# Benchmark "usb_funct" written by ABC on Mon Aug 29 15:33:13 2005
.model usb_funct
.inputs clk_i rst_i wb_we_i wb_stb_i wb_cyc_i resume_req_i phy_clk_pad_i \
 TxReady_pad_i RxValid_pad_i RxActive_pad_i RxError_pad_i usb_vbus_pad_i \
 wb_addr_i[0] wb_addr_i[1] wb_addr_i[2] wb_addr_i[3] wb_addr_i[4] \
 wb_addr_i[5] wb_addr_i[6] wb_addr_i[7] wb_addr_i[8] wb_addr_i[9] \
 wb_addr_i[10] wb_addr_i[11] wb_addr_i[12] wb_addr_i[13] wb_addr_i[14] \
 wb_addr_i[15] wb_addr_i[16] wb_addr_i[17] wb_data_i[0] wb_data_i[1] \
 wb_data_i[2] wb_data_i[3] wb_data_i[4] wb_data_i[5] wb_data_i[6] \
 wb_data_i[7] wb_data_i[8] wb_data_i[9] wb_data_i[10] wb_data_i[11] \
 wb_data_i[12] wb_data_i[13] wb_data_i[14] wb_data_i[15] wb_data_i[16] \
 wb_data_i[17] wb_data_i[18] wb_data_i[19] wb_data_i[20] wb_data_i[21] \
 wb_data_i[22] wb_data_i[23] wb_data_i[24] wb_data_i[25] wb_data_i[26] \
 wb_data_i[27] wb_data_i[28] wb_data_i[29] wb_data_i[30] wb_data_i[31] \
 sram_data_i[0] sram_data_i[1] sram_data_i[2] sram_data_i[3] sram_data_i[4] \
 sram_data_i[5] sram_data_i[6] sram_data_i[7] sram_data_i[8] sram_data_i[9] \
 sram_data_i[10] sram_data_i[11] sram_data_i[12] sram_data_i[13] \
 sram_data_i[14] sram_data_i[15] sram_data_i[16] sram_data_i[17] \
 sram_data_i[18] sram_data_i[19] sram_data_i[20] sram_data_i[21] \
 sram_data_i[22] sram_data_i[23] sram_data_i[24] sram_data_i[25] \
 sram_data_i[26] sram_data_i[27] sram_data_i[28] sram_data_i[29] \
 sram_data_i[30] sram_data_i[31] dma_ack_i[0] dma_ack_i[1] dma_ack_i[2] \
 dma_ack_i[3] dma_ack_i[4] dma_ack_i[5] dma_ack_i[6] dma_ack_i[7] \
 dma_ack_i[8] dma_ack_i[9] dma_ack_i[10] dma_ack_i[11] dma_ack_i[12] \
 dma_ack_i[13] dma_ack_i[14] dma_ack_i[15] DataIn_pad_i[0] DataIn_pad_i[1] \
 DataIn_pad_i[2] DataIn_pad_i[3] DataIn_pad_i[4] DataIn_pad_i[5] \
 DataIn_pad_i[6] DataIn_pad_i[7] VStatus_pad_i[0] VStatus_pad_i[1] \
 VStatus_pad_i[2] VStatus_pad_i[3] VStatus_pad_i[4] VStatus_pad_i[5] \
 VStatus_pad_i[6] VStatus_pad_i[7] LineState_pad_i[0] LineState_pad_i[1]
.outputs wb_data_o[0] wb_data_o[1] wb_data_o[2] wb_data_o[3] wb_data_o[4] \
 wb_data_o[5] wb_data_o[6] wb_data_o[7] wb_data_o[8] wb_data_o[9] \
 wb_data_o[10] wb_data_o[11] wb_data_o[12] wb_data_o[13] wb_data_o[14] \
 wb_data_o[15] wb_data_o[16] wb_data_o[17] wb_data_o[18] wb_data_o[19] \
 wb_data_o[20] wb_data_o[21] wb_data_o[22] wb_data_o[23] wb_data_o[24] \
 wb_data_o[25] wb_data_o[26] wb_data_o[27] wb_data_o[28] wb_data_o[29] \
 wb_data_o[30] wb_data_o[31] sram_data_o[0] sram_data_o[1] sram_data_o[2] \
 sram_data_o[3] sram_data_o[4] sram_data_o[5] sram_data_o[6] sram_data_o[7] \
 sram_data_o[8] sram_data_o[9] sram_data_o[10] sram_data_o[11] \
 sram_data_o[12] sram_data_o[13] sram_data_o[14] sram_data_o[15] \
 sram_data_o[16] sram_data_o[17] sram_data_o[18] sram_data_o[19] \
 sram_data_o[20] sram_data_o[21] sram_data_o[22] sram_data_o[23] \
 sram_data_o[24] sram_data_o[25] sram_data_o[26] sram_data_o[27] \
 sram_data_o[28] sram_data_o[29] sram_data_o[30] sram_data_o[31] wb_ack_o \
 inta_o intb_o susp_o phy_rst_pad_o TxValid_pad_o XcvSelect_pad_o \
 TermSel_pad_o SuspendM_pad_o VControl_Load_pad_o sram_re_o sram_we_o \
 dma_req_o[0] dma_req_o[1] dma_req_o[2] dma_req_o[3] dma_req_o[4] \
 dma_req_o[5] dma_req_o[6] dma_req_o[7] dma_req_o[8] dma_req_o[9] \
 dma_req_o[10] dma_req_o[11] dma_req_o[12] dma_req_o[13] dma_req_o[14] \
 dma_req_o[15] DataOut_pad_o[0] DataOut_pad_o[1] DataOut_pad_o[2] \
 DataOut_pad_o[3] DataOut_pad_o[4] DataOut_pad_o[5] DataOut_pad_o[6] \
 DataOut_pad_o[7] OpMode_pad_o[0] OpMode_pad_o[1] VControl_pad_o[0] \
 VControl_pad_o[1] VControl_pad_o[2] VControl_pad_o[3] sram_adr_o[0] \
 sram_adr_o[1] sram_adr_o[2] sram_adr_o[3] sram_adr_o[4] sram_adr_o[5] \
 sram_adr_o[6] sram_adr_o[7] sram_adr_o[8] sram_adr_o[9] sram_adr_o[10] \
 sram_adr_o[11] sram_adr_o[12] sram_adr_o[13] sram_adr_o[14]

.latch \u0_DataOut_reg[3]_in \u0_DataOut_reg[3]  2
.latch \u0_DataOut_reg[7]_in \u0_DataOut_reg[7]  2
.latch \u0_DataOut_reg[2]_in \u0_DataOut_reg[2]  2
.latch \u0_DataOut_reg[6]_in \u0_DataOut_reg[6]  2
.latch \u1_u3_token_pid_sel_reg[0]_in \u1_u3_token_pid_sel_reg[0]  2
.latch \u1_u3_token_pid_sel_reg[1]_in \u1_u3_token_pid_sel_reg[1]  2
.latch u1_u3_no_bufs0_reg_in u1_u3_no_bufs0_reg  2
.latch \u1_u3_idin_reg[13]_in \u1_u3_idin_reg[13]  2
.latch u1_u3_no_bufs1_reg_in u1_u3_no_bufs1_reg  2
.latch \u1_u1_crc16_reg[15]_in \u1_u1_crc16_reg[15]  2
.latch \u1_u1_crc16_reg[1]_in \u1_u1_crc16_reg[1]  2
.latch \u1_u3_idin_reg[14]_in \u1_u3_idin_reg[14]  2
.latch u1_u3_buffer_done_reg_in u1_u3_buffer_done_reg  2
.latch \u1_u1_crc16_reg[0]_in \u1_u1_crc16_reg[0]  2
.latch \u1_u3_idin_reg[12]_in \u1_u3_idin_reg[12]  2
.latch \u1_u3_idin_reg[16]_in \u1_u3_idin_reg[16]  2
.latch \u1_u3_idin_reg[10]_in \u1_u3_idin_reg[10]  2
.latch \u0_DataOut_reg[4]_in \u0_DataOut_reg[4]  2
.latch \u1_u3_idin_reg[15]_in \u1_u3_idin_reg[15]  2
.latch \u1_u3_idin_reg[11]_in \u1_u3_idin_reg[11]  2
.latch \u0_DataOut_reg[1]_in \u0_DataOut_reg[1]  2
.latch \u0_DataOut_reg[0]_in \u0_DataOut_reg[0]  2
.latch \u1_u3_idin_reg[9]_in \u1_u3_idin_reg[9]  2
.latch \u1_u3_idin_reg[6]_in \u1_u3_idin_reg[6]  2
.latch u1_u3_buffer_full_reg_in u1_u3_buffer_full_reg  2
.latch \u1_u1_crc16_reg[8]_in \u1_u1_crc16_reg[8]  2
.latch \u0_DataOut_reg[5]_in \u0_DataOut_reg[5]  2
.latch \u1_u3_idin_reg[8]_in \u1_u3_idin_reg[8]  2
.latch \u1_u3_idin_reg[5]_in \u1_u3_idin_reg[5]  2
.latch u1_u3_buffer_empty_reg_in u1_u3_buffer_empty_reg  2
.latch \u1_u3_idin_reg[7]_in \u1_u3_idin_reg[7]  2
.latch \u1_u2_adr_cw_reg[11]_in \u1_u2_adr_cw_reg[11]  2
.latch \u1_u2_adr_cw_reg[13]_in \u1_u2_adr_cw_reg[13]  2
.latch \u1_u2_adr_cw_reg[14]_in \u1_u2_adr_cw_reg[14]  2
.latch \u1_u2_adr_cw_reg[5]_in \u1_u2_adr_cw_reg[5]  2
.latch \u1_u2_adr_cw_reg[6]_in \u1_u2_adr_cw_reg[6]  2
.latch \u1_u2_adr_cw_reg[7]_in \u1_u2_adr_cw_reg[7]  2
.latch \u1_u2_adr_cw_reg[8]_in \u1_u2_adr_cw_reg[8]  2
.latch \u1_u2_adr_cw_reg[0]_in \u1_u2_adr_cw_reg[0]  2
.latch \u1_u2_adr_cw_reg[3]_in \u1_u2_adr_cw_reg[3]  2
.latch \u1_u2_adr_cw_reg[2]_in \u1_u2_adr_cw_reg[2]  2
.latch \u1_u2_adr_cw_reg[4]_in \u1_u2_adr_cw_reg[4]  2
.latch \u1_u2_adr_cw_reg[10]_in \u1_u2_adr_cw_reg[10]  2
.latch \u1_u2_adr_cw_reg[12]_in \u1_u2_adr_cw_reg[12]  2
.latch \u1_u2_adr_cw_reg[1]_in \u1_u2_adr_cw_reg[1]  2
.latch \u1_u2_adr_cw_reg[9]_in \u1_u2_adr_cw_reg[9]  2
.latch \u1_u3_idin_reg[4]_in \u1_u3_idin_reg[4]  2
.latch u0_TxValid_reg_in u0_TxValid_reg  2
.latch \u1_u1_crc16_reg[6]_in \u1_u1_crc16_reg[6]  2
.latch \u1_u3_idin_reg[3]_in \u1_u3_idin_reg[3]  2
.latch \u1_u1_crc16_reg[2]_in \u1_u1_crc16_reg[2]  2
.latch \u1_u1_crc16_reg[3]_in \u1_u1_crc16_reg[3]  2
.latch \u1_u1_crc16_reg[4]_in \u1_u1_crc16_reg[4]  2
.latch \u1_u1_crc16_reg[7]_in \u1_u1_crc16_reg[7]  2
.latch \u1_u1_crc16_reg[9]_in \u1_u1_crc16_reg[9]  2
.latch \u1_u1_state_reg[1]_in \u1_u1_state_reg[1]  2
.latch \u1_u3_idin_reg[2]_in \u1_u3_idin_reg[2]  2
.latch \u1_u3_idin_reg[1]_in \u1_u3_idin_reg[1]  2
.latch u1_u1_tx_valid_r_reg_in u1_u1_tx_valid_r_reg  2
.latch \u1_u1_state_reg[0]_in \u1_u1_state_reg[0]  2
.latch \u1_u1_crc16_reg[5]_in \u1_u1_crc16_reg[5]  2
.latch \u1_u1_state_reg[4]_in \u1_u1_state_reg[4]  2
.latch u1_u1_tx_valid_r1_reg_in u1_u1_tx_valid_r1_reg  2
.latch \u1_u3_idin_reg[30]_in \u1_u3_idin_reg[30]  2
.latch \u1_u3_idin_reg[0]_in \u1_u3_idin_reg[0]  2
.latch u1_u1_send_token_r_reg_in u1_u1_send_token_r_reg  2
.latch u1_u1_zero_length_r_reg_in u1_u1_zero_length_r_reg  2
.latch \u1_u3_state_reg[0]_in \u1_u3_state_reg[0]  2
.latch u1_u1_tx_first_r_reg_in u1_u1_tx_first_r_reg  2
.latch \u1_u2_sizd_c_reg[10]_in \u1_u2_sizd_c_reg[10]  2
.latch \u1_u2_sizd_c_reg[12]_in \u1_u2_sizd_c_reg[12]  2
.latch \u1_u2_sizd_c_reg[4]_in \u1_u2_sizd_c_reg[4]  2
.latch u4_u1_dma_req_r_reg_in u4_u1_dma_req_r_reg  2
.latch \u1_u2_sizd_c_reg[0]_in \u1_u2_sizd_c_reg[0]  2
.latch \u1_u2_sizd_c_reg[11]_in \u1_u2_sizd_c_reg[11]  2
.latch \u1_u2_sizd_c_reg[13]_in \u1_u2_sizd_c_reg[13]  2
.latch \u1_u2_sizd_c_reg[1]_in \u1_u2_sizd_c_reg[1]  2
.latch \u1_u2_sizd_c_reg[2]_in \u1_u2_sizd_c_reg[2]  2
.latch \u1_u2_sizd_c_reg[3]_in \u1_u2_sizd_c_reg[3]  2
.latch \u1_u2_sizd_c_reg[5]_in \u1_u2_sizd_c_reg[5]  2
.latch \u1_u2_sizd_c_reg[6]_in \u1_u2_sizd_c_reg[6]  2
.latch \u1_u2_sizd_c_reg[7]_in \u1_u2_sizd_c_reg[7]  2
.latch \u1_u2_sizd_c_reg[8]_in \u1_u2_sizd_c_reg[8]  2
.latch \u1_u2_sizd_c_reg[9]_in \u1_u2_sizd_c_reg[9]  2
.latch u4_u2_dma_req_r_reg_in u4_u2_dma_req_r_reg  2
.latch u4_u0_dma_req_r_reg_in u4_u0_dma_req_r_reg  2
.latch \u1_u3_new_size_reg[13]_in \u1_u3_new_size_reg[13]  2
.latch u4_u3_dma_req_r_reg_in u4_u3_dma_req_r_reg  2
.latch \u1_u3_state_reg[1]_in \u1_u3_state_reg[1]  2
.latch \u1_u3_state_reg[4]_in \u1_u3_state_reg[4]  2
.latch \u1_u2_last_buf_adr_reg[13]_in \u1_u2_last_buf_adr_reg[13]  2
.latch \u1_u2_last_buf_adr_reg[14]_in \u1_u2_last_buf_adr_reg[14]  2
.latch \u1_u3_state_reg[2]_in \u1_u3_state_reg[2]  2
.latch u1_u3_send_token_reg_in u1_u3_send_token_reg  2
.latch u1_u1_send_zero_length_r_reg_in u1_u1_send_zero_length_r_reg  2
.latch \u1_u3_state_reg[8]_in \u1_u3_state_reg[8]  2
.latch u1_u2_send_zero_length_r_reg_in u1_u2_send_zero_length_r_reg  2
.latch u1_u2_rx_dma_en_r_reg_in u1_u2_rx_dma_en_r_reg  2
.latch \u1_u3_new_sizeb_reg[6]_in \u1_u3_new_sizeb_reg[6]  2
.latch \u1_u3_new_sizeb_reg[7]_in \u1_u3_new_sizeb_reg[7]  2
.latch \u1_u3_new_sizeb_reg[8]_in \u1_u3_new_sizeb_reg[8]  2
.latch \u1_u3_new_sizeb_reg[9]_in \u1_u3_new_sizeb_reg[9]  2
.latch \u1_u2_last_buf_adr_reg[10]_in \u1_u2_last_buf_adr_reg[10]  2
.latch \u1_u3_new_sizeb_reg[0]_in \u1_u3_new_sizeb_reg[0]  2
.latch \u1_u3_new_sizeb_reg[1]_in \u1_u3_new_sizeb_reg[1]  2
.latch \u1_u3_new_sizeb_reg[2]_in \u1_u3_new_sizeb_reg[2]  2
.latch \u1_u3_new_sizeb_reg[3]_in \u1_u3_new_sizeb_reg[3]  2
.latch \u1_u3_new_sizeb_reg[5]_in \u1_u3_new_sizeb_reg[5]  2
.latch \u1_u3_state_reg[3]_in \u1_u3_state_reg[3]  2
.latch \u1_u3_state_reg[5]_in \u1_u3_state_reg[5]  2
.latch \u1_u3_state_reg[6]_in \u1_u3_state_reg[6]  2
.latch \u1_u3_state_reg[7]_in \u1_u3_state_reg[7]  2
.latch \u1_u3_state_reg[9]_in \u1_u3_state_reg[9]  2
.latch \u1_u2_last_buf_adr_reg[12]_in \u1_u2_last_buf_adr_reg[12]  2
.latch \u4_u2_int_stat_reg[2]_in \u4_u2_int_stat_reg[2]  2
.latch \u4_u3_int_stat_reg[2]_in \u4_u3_int_stat_reg[2]  2
.latch \u4_u0_int_stat_reg[2]_in \u4_u0_int_stat_reg[2]  2
.latch \u1_u3_new_sizeb_reg[4]_in \u1_u3_new_sizeb_reg[4]  2
.latch \u4_u1_int_stat_reg[2]_in \u4_u1_int_stat_reg[2]  2
.latch \u1_u3_new_sizeb_reg[10]_in \u1_u3_new_sizeb_reg[10]  2
.latch \u1_u2_last_buf_adr_reg[9]_in \u1_u2_last_buf_adr_reg[9]  2
.latch u1_u2_tx_dma_en_r_reg_in u1_u2_tx_dma_en_r_reg  2
.latch \u1_u2_last_buf_adr_reg[11]_in \u1_u2_last_buf_adr_reg[11]  2
.latch \u1_u3_new_sizeb_reg[13]_in \u1_u3_new_sizeb_reg[13]  2
.latch \u1_u3_idin_reg[27]_in \u1_u3_idin_reg[27]  2
.latch u4_dma_out_buf_avail_reg_in u4_dma_out_buf_avail_reg  2
.latch \u1_u3_new_sizeb_reg[11]_in \u1_u3_new_sizeb_reg[11]  2
.latch \u1_u3_new_sizeb_reg[12]_in \u1_u3_new_sizeb_reg[12]  2
.latch \u4_u2_int_stat_reg[5]_in \u4_u2_int_stat_reg[5]  2
.latch \u4_u3_int_stat_reg[5]_in \u4_u3_int_stat_reg[5]  2
.latch \u4_u0_int_stat_reg[5]_in \u4_u0_int_stat_reg[5]  2
.latch \u4_u1_int_stat_reg[5]_in \u4_u1_int_stat_reg[5]  2
.latch \u1_u3_size_next_r_reg[7]_in \u1_u3_size_next_r_reg[7]  2
.latch \u1_u3_size_next_r_reg[6]_in \u1_u3_size_next_r_reg[6]  2
.latch \u1_u3_size_next_r_reg[8]_in \u1_u3_size_next_r_reg[8]  2
.latch \u1_u3_size_next_r_reg[9]_in \u1_u3_size_next_r_reg[9]  2
.latch \u4_int_srcb_reg[2]_in \u4_int_srcb_reg[2]  2
.latch u4_u1_dma_req_in_hold2_reg_in u4_u1_dma_req_in_hold2_reg  2
.latch u1_u3_abort_reg_in u1_u3_abort_reg  2
.latch \u1_u2_last_buf_adr_reg[8]_in \u1_u2_last_buf_adr_reg[8]  2
.latch \u1_u2_last_buf_adr_reg[6]_in \u1_u2_last_buf_adr_reg[6]  2
.latch \u1_u2_dout_r_reg[30]_in \u1_u2_dout_r_reg[30]  2
.latch u4_u2_dma_req_in_hold2_reg_in u4_u2_dma_req_in_hold2_reg  2
.latch u4_u0_dma_req_in_hold2_reg_in u4_u0_dma_req_in_hold2_reg  2
.latch \u1_u2_dout_r_reg[5]_in \u1_u2_dout_r_reg[5]  2
.latch \u1_u2_dout_r_reg[27]_in \u1_u2_dout_r_reg[27]  2
.latch \u1_u2_dout_r_reg[1]_in \u1_u2_dout_r_reg[1]  2
.latch \u1_u2_dout_r_reg[16]_in \u1_u2_dout_r_reg[16]  2
.latch \u1_u3_size_next_r_reg[1]_in \u1_u3_size_next_r_reg[1]  2
.latch \u1_u3_size_next_r_reg[3]_in \u1_u3_size_next_r_reg[3]  2
.latch \u1_u3_size_next_r_reg[2]_in \u1_u3_size_next_r_reg[2]  2
.latch \u1_u3_size_next_r_reg[5]_in \u1_u3_size_next_r_reg[5]  2
.latch \u1_u2_adr_cb_reg[0]_in \u1_u2_adr_cb_reg[0]  2
.latch \u1_mfm_cnt_reg[1]_in \u1_mfm_cnt_reg[1]  2
.latch \u1_u3_idin_reg[25]_in \u1_u3_idin_reg[25]  2
.latch \u1_u3_idin_reg[26]_in \u1_u3_idin_reg[26]  2
.latch \u1_u2_dout_r_reg[0]_in \u1_u2_dout_r_reg[0]  2
.latch \u1_u2_dout_r_reg[10]_in \u1_u2_dout_r_reg[10]  2
.latch \u1_u2_dout_r_reg[12]_in \u1_u2_dout_r_reg[12]  2
.latch \u1_u2_dout_r_reg[11]_in \u1_u2_dout_r_reg[11]  2
.latch \u1_u2_dout_r_reg[13]_in \u1_u2_dout_r_reg[13]  2
.latch \u1_u2_dout_r_reg[14]_in \u1_u2_dout_r_reg[14]  2
.latch \u1_u2_dout_r_reg[15]_in \u1_u2_dout_r_reg[15]  2
.latch \u1_u2_dout_r_reg[17]_in \u1_u2_dout_r_reg[17]  2
.latch \u1_u2_dout_r_reg[18]_in \u1_u2_dout_r_reg[18]  2
.latch \u1_u2_dout_r_reg[19]_in \u1_u2_dout_r_reg[19]  2
.latch \u1_u2_dout_r_reg[20]_in \u1_u2_dout_r_reg[20]  2
.latch \u1_u2_dout_r_reg[21]_in \u1_u2_dout_r_reg[21]  2
.latch \u1_u2_dout_r_reg[22]_in \u1_u2_dout_r_reg[22]  2
.latch \u1_u2_dout_r_reg[23]_in \u1_u2_dout_r_reg[23]  2
.latch \u1_u2_dout_r_reg[24]_in \u1_u2_dout_r_reg[24]  2
.latch \u1_u2_dout_r_reg[25]_in \u1_u2_dout_r_reg[25]  2
.latch \u1_u2_dout_r_reg[26]_in \u1_u2_dout_r_reg[26]  2
.latch \u1_u2_dout_r_reg[28]_in \u1_u2_dout_r_reg[28]  2
.latch \u1_u2_dout_r_reg[29]_in \u1_u2_dout_r_reg[29]  2
.latch \u1_u2_dout_r_reg[2]_in \u1_u2_dout_r_reg[2]  2
.latch \u1_u2_dout_r_reg[31]_in \u1_u2_dout_r_reg[31]  2
.latch \u1_u2_dout_r_reg[3]_in \u1_u2_dout_r_reg[3]  2
.latch \u1_u2_dout_r_reg[4]_in \u1_u2_dout_r_reg[4]  2
.latch \u1_u2_dout_r_reg[6]_in \u1_u2_dout_r_reg[6]  2
.latch \u1_u2_dout_r_reg[7]_in \u1_u2_dout_r_reg[7]  2
.latch \u1_u2_dout_r_reg[8]_in \u1_u2_dout_r_reg[8]  2
.latch \u1_u2_dout_r_reg[9]_in \u1_u2_dout_r_reg[9]  2
.latch u0_u0_me_cnt_100_ms_reg_in u0_u0_me_cnt_100_ms_reg  2
.latch u4_u3_dma_req_in_hold2_reg_in u4_u3_dma_req_in_hold2_reg  2
.latch \u1_mfm_cnt_reg[3]_in \u1_mfm_cnt_reg[3]  2
.latch \u1_mfm_cnt_reg[0]_in \u1_mfm_cnt_reg[0]  2
.latch \u1_u3_size_next_r_reg[0]_in \u1_u3_size_next_r_reg[0]  2
.latch \u1_u3_size_next_r_reg[4]_in \u1_u3_size_next_r_reg[4]  2
.latch \u1_u3_size_next_r_reg[10]_in \u1_u3_size_next_r_reg[10]  2
.latch \u1_u3_size_next_r_reg[11]_in \u1_u3_size_next_r_reg[11]  2
.latch \u1_u3_size_next_r_reg[12]_in \u1_u3_size_next_r_reg[12]  2
.latch \u1_u3_size_next_r_reg[13]_in \u1_u3_size_next_r_reg[13]  2
.latch \u1_u2_adr_cb_reg[2]_in \u1_u2_adr_cb_reg[2]  2
.latch \u1_u3_idin_reg[29]_in \u1_u3_idin_reg[29]  2
.latch \u1_mfm_cnt_reg[2]_in \u1_mfm_cnt_reg[2]  2
.latch u1_u2_word_done_r_reg_in u1_u2_word_done_r_reg  2
.latch \u1_u2_dtmp_r_reg[12]_in \u1_u2_dtmp_r_reg[12]  2
.latch u1_u3_int_upid_set_reg_in u1_u3_int_upid_set_reg  2
.latch \u1_u2_adr_cb_reg[1]_in \u1_u2_adr_cb_reg[1]  2
.latch \u1_u3_new_size_reg[11]_in \u1_u3_new_size_reg[11]  2
.latch \u1_u2_dtmp_r_reg[10]_in \u1_u2_dtmp_r_reg[10]  2
.latch \u1_u2_dtmp_r_reg[11]_in \u1_u2_dtmp_r_reg[11]  2
.latch \u1_u2_dtmp_r_reg[13]_in \u1_u2_dtmp_r_reg[13]  2
.latch \u1_u2_dtmp_r_reg[14]_in \u1_u2_dtmp_r_reg[14]  2
.latch \u1_u2_dtmp_r_reg[15]_in \u1_u2_dtmp_r_reg[15]  2
.latch \u1_u2_dtmp_r_reg[17]_in \u1_u2_dtmp_r_reg[17]  2
.latch \u1_u2_dtmp_r_reg[23]_in \u1_u2_dtmp_r_reg[23]  2
.latch \u1_u2_dtmp_r_reg[25]_in \u1_u2_dtmp_r_reg[25]  2
.latch \u1_u2_dtmp_r_reg[24]_in \u1_u2_dtmp_r_reg[24]  2
.latch \u1_u2_dtmp_r_reg[26]_in \u1_u2_dtmp_r_reg[26]  2
.latch \u1_u2_dtmp_r_reg[27]_in \u1_u2_dtmp_r_reg[27]  2
.latch \u1_u2_dtmp_r_reg[29]_in \u1_u2_dtmp_r_reg[29]  2
.latch \u1_u2_dtmp_r_reg[30]_in \u1_u2_dtmp_r_reg[30]  2
.latch \u1_u2_dtmp_r_reg[31]_in \u1_u2_dtmp_r_reg[31]  2
.latch \u1_u2_last_buf_adr_reg[4]_in \u1_u2_last_buf_adr_reg[4]  2
.latch \u1_u2_last_buf_adr_reg[5]_in \u1_u2_last_buf_adr_reg[5]  2
.latch \u1_u2_dtmp_r_reg[28]_in \u1_u2_dtmp_r_reg[28]  2
.latch \u1_u3_new_size_reg[10]_in \u1_u3_new_size_reg[10]  2
.latch \u1_u2_dtmp_r_reg[19]_in \u1_u2_dtmp_r_reg[19]  2
.latch \u1_u2_dtmp_r_reg[16]_in \u1_u2_dtmp_r_reg[16]  2
.latch \u1_u2_sizu_c_reg[5]_in \u1_u2_sizu_c_reg[5]  2
.latch u4_nse_err_r_reg_in u4_nse_err_r_reg  2
.latch \u1_u3_idin_reg[24]_in \u1_u3_idin_reg[24]  2
.latch \u1_u2_sizu_c_reg[8]_in \u1_u2_sizu_c_reg[8]  2
.latch \u1_u2_dtmp_r_reg[18]_in \u1_u2_dtmp_r_reg[18]  2
.latch \u1_u2_dtmp_r_reg[20]_in \u1_u2_dtmp_r_reg[20]  2
.latch \u1_u2_dtmp_r_reg[21]_in \u1_u2_dtmp_r_reg[21]  2
.latch \u1_u2_dtmp_r_reg[9]_in \u1_u2_dtmp_r_reg[9]  2
.latch \u1_u2_dtmp_r_reg[0]_in \u1_u2_dtmp_r_reg[0]  2
.latch \u1_u2_dtmp_r_reg[1]_in \u1_u2_dtmp_r_reg[1]  2
.latch \u1_u2_dtmp_r_reg[4]_in \u1_u2_dtmp_r_reg[4]  2
.latch \u1_u2_dtmp_r_reg[5]_in \u1_u2_dtmp_r_reg[5]  2
.latch \u1_u2_dtmp_r_reg[6]_in \u1_u2_dtmp_r_reg[6]  2
.latch \u1_u2_dtmp_r_reg[7]_in \u1_u2_dtmp_r_reg[7]  2
.latch \u1_u2_dtmp_r_reg[3]_in \u1_u2_dtmp_r_reg[3]  2
.latch \u1_u2_sizu_c_reg[10]_in \u1_u2_sizu_c_reg[10]  2
.latch \u1_u2_sizu_c_reg[1]_in \u1_u2_sizu_c_reg[1]  2
.latch \u1_u2_sizu_c_reg[2]_in \u1_u2_sizu_c_reg[2]  2
.latch \u1_u2_sizu_c_reg[3]_in \u1_u2_sizu_c_reg[3]  2
.latch \u1_u2_sizu_c_reg[4]_in \u1_u2_sizu_c_reg[4]  2
.latch \u1_u2_sizu_c_reg[6]_in \u1_u2_sizu_c_reg[6]  2
.latch \u1_u2_sizu_c_reg[7]_in \u1_u2_sizu_c_reg[7]  2
.latch \u1_u2_sizu_c_reg[9]_in \u1_u2_sizu_c_reg[9]  2
.latch u1_u3_buffer_overflow_reg_in u1_u3_buffer_overflow_reg  2
.latch \u1_u2_last_buf_adr_reg[7]_in \u1_u2_last_buf_adr_reg[7]  2
.latch \u1_u2_dtmp_r_reg[22]_in \u1_u2_dtmp_r_reg[22]  2
.latch \u1_u2_dtmp_r_reg[2]_in \u1_u2_dtmp_r_reg[2]  2
.latch \u1_u2_dtmp_r_reg[8]_in \u1_u2_dtmp_r_reg[8]  2
.latch u4_u1_dma_out_buf_avail_reg_in u4_u1_dma_out_buf_avail_reg  2
.latch \u1_frame_no_r_reg[10]_in \u1_frame_no_r_reg[10]  2
.latch \u1_frame_no_r_reg[4]_in \u1_frame_no_r_reg[4]  2
.latch \u1_frame_no_r_reg[7]_in \u1_frame_no_r_reg[7]  2
.latch \u1_frame_no_r_reg[8]_in \u1_frame_no_r_reg[8]  2
.latch \u1_u3_idin_reg[23]_in \u1_u3_idin_reg[23]  2
.latch \u1_frame_no_r_reg[9]_in \u1_frame_no_r_reg[9]  2
.latch u5_wb_ack_o_reg_in u5_wb_ack_o_reg  2
.latch \u1_u2_sizu_c_reg[0]_in \u1_u2_sizu_c_reg[0]  2
.latch u1_u2_wr_last_reg_in u1_u2_wr_last_reg  2
.latch u1_u3_int_seqerr_set_reg_in u1_u3_int_seqerr_set_reg  2
.latch \u1_u2_last_buf_adr_reg[2]_in \u1_u2_last_buf_adr_reg[2]  2
.latch u1_u2_word_done_reg_in u1_u2_word_done_reg  2
.latch u0_u0_T2_wakeup_reg_in u0_u0_T2_wakeup_reg  2
.latch \u1_frame_no_r_reg[5]_in \u1_frame_no_r_reg[5]  2
.latch u4_u0_dma_out_buf_avail_reg_in u4_u0_dma_out_buf_avail_reg  2
.latch u4_u2_dma_out_buf_avail_reg_in u4_u2_dma_out_buf_avail_reg  2
.latch u4_u3_dma_out_buf_avail_reg_in u4_u3_dma_out_buf_avail_reg  2
.latch u1_u3_nse_err_reg_in u1_u3_nse_err_reg  2
.latch \u1_hms_cnt_reg[1]_in \u1_hms_cnt_reg[1]  2
.latch \u1_frame_no_r_reg[0]_in \u1_frame_no_r_reg[0]  2
.latch \u1_frame_no_r_reg[3]_in \u1_frame_no_r_reg[3]  2
.latch \u1_frame_no_r_reg[1]_in \u1_frame_no_r_reg[1]  2
.latch \u1_frame_no_r_reg[2]_in \u1_frame_no_r_reg[2]  2
.latch \u1_frame_no_r_reg[6]_in \u1_frame_no_r_reg[6]  2
.latch \u1_hms_cnt_reg[2]_in \u1_hms_cnt_reg[2]  2
.latch \u1_hms_cnt_reg[3]_in \u1_hms_cnt_reg[3]  2
.latch u0_u0_T2_gt_100_uS_reg_in u0_u0_T2_gt_100_uS_reg  2
.latch u0_u0_T2_gt_1_0_mS_reg_in u0_u0_T2_gt_1_0_mS_reg  2
.latch u0_u0_T2_gt_1_2_mS_reg_in u0_u0_T2_gt_1_2_mS_reg  2
.latch \u0_u0_me_ps_reg[1]_in \u0_u0_me_ps_reg[1]  2
.latch \u1_u3_new_size_reg[9]_in \u1_u3_new_size_reg[9]  2
.latch \u1_u3_new_size_reg[12]_in \u1_u3_new_size_reg[12]  2
.latch \u1_u2_last_buf_adr_reg[3]_in \u1_u2_last_buf_adr_reg[3]  2
.latch \u0_u0_me_ps2_reg[5]_in \u0_u0_me_ps2_reg[5]  2
.latch \u0_u0_me_cnt_reg[4]_in \u0_u0_me_cnt_reg[4]  2
.latch \u1_hms_cnt_reg[4]_in \u1_hms_cnt_reg[4]  2
.latch \u1_u3_idin_reg[21]_in \u1_u3_idin_reg[21]  2
.latch \u0_u0_me_ps2_reg[0]_in \u0_u0_me_ps2_reg[0]  2
.latch \u0_u0_me_ps2_reg[1]_in \u0_u0_me_ps2_reg[1]  2
.latch \u0_u0_me_ps2_reg[2]_in \u0_u0_me_ps2_reg[2]  2
.latch \u0_u0_me_ps2_reg[3]_in \u0_u0_me_ps2_reg[3]  2
.latch \u0_u0_me_ps2_reg[4]_in \u0_u0_me_ps2_reg[4]  2
.latch \u0_u0_me_ps2_reg[6]_in \u0_u0_me_ps2_reg[6]  2
.latch \u0_u0_me_ps2_reg[7]_in \u0_u0_me_ps2_reg[7]  2
.latch \u0_u0_me_ps_reg[0]_in \u0_u0_me_ps_reg[0]  2
.latch \u0_u0_me_ps_reg[2]_in \u0_u0_me_ps_reg[2]  2
.latch \u0_u0_me_ps_reg[4]_in \u0_u0_me_ps_reg[4]  2
.latch \u0_u0_me_ps_reg[5]_in \u0_u0_me_ps_reg[5]  2
.latch \u0_u0_me_ps_reg[6]_in \u0_u0_me_ps_reg[6]  2
.latch \u1_u3_idin_reg[20]_in \u1_u3_idin_reg[20]  2
.latch \u0_u0_me_cnt_reg[0]_in \u0_u0_me_cnt_reg[0]  2
.latch \u0_u0_me_cnt_reg[1]_in \u0_u0_me_cnt_reg[1]  2
.latch \u0_u0_me_cnt_reg[2]_in \u0_u0_me_cnt_reg[2]  2
.latch \u0_u0_me_cnt_reg[3]_in \u0_u0_me_cnt_reg[3]  2
.latch \u0_u0_me_cnt_reg[6]_in \u0_u0_me_cnt_reg[6]  2
.latch \u0_u0_me_cnt_reg[7]_in \u0_u0_me_cnt_reg[7]  2
.latch \u0_u0_me_cnt_reg[5]_in \u0_u0_me_cnt_reg[5]  2
.latch \u0_u0_me_ps_reg[3]_in \u0_u0_me_ps_reg[3]  2
.latch \u0_u0_me_ps_reg[7]_in \u0_u0_me_ps_reg[7]  2
.latch \u1_u2_state_reg[0]_in \u1_u2_state_reg[0]  2
.latch \u1_u3_idin_reg[18]_in \u1_u3_idin_reg[18]  2
.latch \u4_u0_buf0_reg[28]_in \u4_u0_buf0_reg[28]  2
.latch \u4_u0_buf0_reg[31]_in \u4_u0_buf0_reg[31]  2
.latch \u4_u0_buf0_reg[9]_in \u4_u0_buf0_reg[9]  2
.latch \u4_u0_buf0_reg[27]_in \u4_u0_buf0_reg[27]  2
.latch \u4_u0_buf0_reg[14]_in \u4_u0_buf0_reg[14]  2
.latch \u4_u0_buf0_reg[10]_in \u4_u0_buf0_reg[10]  2
.latch \u4_u0_buf0_reg[13]_in \u4_u0_buf0_reg[13]  2
.latch \u4_u0_buf1_reg[14]_in \u4_u0_buf1_reg[14]  2
.latch \u4_u0_buf0_reg[11]_in \u4_u0_buf0_reg[11]  2
.latch \u4_u0_buf0_reg[15]_in \u4_u0_buf0_reg[15]  2
.latch \u4_u0_buf0_reg[6]_in \u4_u0_buf0_reg[6]  2
.latch \u4_u0_buf1_reg[10]_in \u4_u0_buf1_reg[10]  2
.latch \u4_u0_buf1_reg[13]_in \u4_u0_buf1_reg[13]  2
.latch \u4_u0_buf0_reg[7]_in \u4_u0_buf0_reg[7]  2
.latch \u4_u0_buf1_reg[11]_in \u4_u0_buf1_reg[11]  2
.latch \u4_u0_buf1_reg[15]_in \u4_u0_buf1_reg[15]  2
.latch \u4_u0_buf1_reg[6]_in \u4_u0_buf1_reg[6]  2
.latch \u4_u0_buf1_reg[4]_in \u4_u0_buf1_reg[4]  2
.latch \u4_u0_buf1_reg[5]_in \u4_u0_buf1_reg[5]  2
.latch \u4_u0_buf1_reg[7]_in \u4_u0_buf1_reg[7]  2
.latch \u1_hms_cnt_reg[0]_in \u1_hms_cnt_reg[0]  2
.latch \u1_u3_idin_reg[19]_in \u1_u3_idin_reg[19]  2
.latch \u1_u3_new_size_reg[5]_in \u1_u3_new_size_reg[5]  2
.latch \u4_u0_buf1_reg[28]_in \u4_u0_buf1_reg[28]  2
.latch \u4_u0_buf1_reg[31]_in \u4_u0_buf1_reg[31]  2
.latch \u1_u2_state_reg[3]_in \u1_u2_state_reg[3]  2
.latch \u4_u0_buf0_reg[0]_in \u4_u0_buf0_reg[0]  2
.latch \u4_u0_buf0_reg[18]_in \u4_u0_buf0_reg[18]  2
.latch \u4_u0_buf0_reg[19]_in \u4_u0_buf0_reg[19]  2
.latch \u4_u0_buf0_reg[1]_in \u4_u0_buf0_reg[1]  2
.latch \u4_u0_buf0_reg[20]_in \u4_u0_buf0_reg[20]  2
.latch \u4_u0_buf0_reg[21]_in \u4_u0_buf0_reg[21]  2
.latch \u4_u0_buf0_reg[23]_in \u4_u0_buf0_reg[23]  2
.latch \u4_u0_buf0_reg[24]_in \u4_u0_buf0_reg[24]  2
.latch \u4_u0_buf0_reg[25]_in \u4_u0_buf0_reg[25]  2
.latch \u4_u0_buf0_reg[26]_in \u4_u0_buf0_reg[26]  2
.latch \u4_u0_buf0_reg[30]_in \u4_u0_buf0_reg[30]  2
.latch \u4_u0_buf0_reg[3]_in \u4_u0_buf0_reg[3]  2
.latch \u4_u0_buf0_reg[8]_in \u4_u0_buf0_reg[8]  2
.latch \u4_u1_buf0_reg[28]_in \u4_u1_buf0_reg[28]  2
.latch \u4_u1_buf0_reg[31]_in \u4_u1_buf0_reg[31]  2
.latch u1_u3_match_r_reg_in u1_u3_match_r_reg  2
.latch \u1_u3_new_size_reg[8]_in \u1_u3_new_size_reg[8]  2
.latch u5_wb_ack_s2_reg_in u5_wb_ack_s2_reg  2
.latch \u1_u3_new_size_reg[7]_in \u1_u3_new_size_reg[7]  2
.latch \u4_u1_buf0_reg[8]_in \u4_u1_buf0_reg[8]  2
.latch \u4_u1_buf1_reg[6]_in \u4_u1_buf1_reg[6]  2
.latch \u4_u2_dma_in_cnt_reg[9]_in \u4_u2_dma_in_cnt_reg[9]  2
.latch \u4_u3_dma_in_cnt_reg[9]_in \u4_u3_dma_in_cnt_reg[9]  2
.latch \u4_u0_buf1_reg[3]_in \u4_u0_buf1_reg[3]  2
.latch \u1_u2_last_buf_adr_reg[1]_in \u1_u2_last_buf_adr_reg[1]  2
.latch \u4_u1_buf0_reg[6]_in \u4_u1_buf0_reg[6]  2
.latch \u4_u1_buf0_reg[14]_in \u4_u1_buf0_reg[14]  2
.latch \u4_u1_buf0_reg[10]_in \u4_u1_buf0_reg[10]  2
.latch \u4_u1_buf0_reg[13]_in \u4_u1_buf0_reg[13]  2
.latch \u4_u1_buf1_reg[14]_in \u4_u1_buf1_reg[14]  2
.latch \u4_u1_buf0_reg[11]_in \u4_u1_buf0_reg[11]  2
.latch \u4_u1_buf0_reg[15]_in \u4_u1_buf0_reg[15]  2
.latch \u4_u1_buf1_reg[10]_in \u4_u1_buf1_reg[10]  2
.latch \u4_u1_buf1_reg[13]_in \u4_u1_buf1_reg[13]  2
.latch \u4_u1_buf0_reg[7]_in \u4_u1_buf0_reg[7]  2
.latch \u4_u1_buf1_reg[11]_in \u4_u1_buf1_reg[11]  2
.latch \u4_u1_buf1_reg[15]_in \u4_u1_buf1_reg[15]  2
.latch \u4_u1_buf1_reg[4]_in \u4_u1_buf1_reg[4]  2
.latch \u4_u1_buf1_reg[7]_in \u4_u1_buf1_reg[7]  2
.latch \u4_u1_buf1_reg[5]_in \u4_u1_buf1_reg[5]  2
.latch \u4_u0_buf1_reg[29]_in \u4_u0_buf1_reg[29]  2
.latch \u4_u0_buf1_reg[21]_in \u4_u0_buf1_reg[21]  2
.latch \u4_u0_dma_in_cnt_reg[9]_in \u4_u0_dma_in_cnt_reg[9]  2
.latch \u4_u1_dma_in_cnt_reg[9]_in \u4_u1_dma_in_cnt_reg[9]  2
.latch \u4_u0_dma_in_cnt_reg[11]_in \u4_u0_dma_in_cnt_reg[11]  2
.latch \u1_u0_state_reg[2]_in \u1_u0_state_reg[2]  2
.latch \u4_u0_dma_out_cnt_reg[11]_in \u4_u0_dma_out_cnt_reg[11]  2
.latch \u4_u0_dma_out_cnt_reg[9]_in \u4_u0_dma_out_cnt_reg[9]  2
.latch u4_dma_in_buf_sz1_reg_in u4_dma_in_buf_sz1_reg  2
.latch \u4_u0_dma_in_cnt_reg[7]_in \u4_u0_dma_in_cnt_reg[7]  2
.latch \u4_u0_dma_in_cnt_reg[6]_in \u4_u0_dma_in_cnt_reg[6]  2
.latch \u4_u0_dma_out_cnt_reg[6]_in \u4_u0_dma_out_cnt_reg[6]  2
.latch \u4_u0_buf1_reg[0]_in \u4_u0_buf1_reg[0]  2
.latch \u4_u0_buf1_reg[12]_in \u4_u0_buf1_reg[12]  2
.latch \u4_u0_buf1_reg[16]_in \u4_u0_buf1_reg[16]  2
.latch \u4_u0_buf1_reg[17]_in \u4_u0_buf1_reg[17]  2
.latch \u4_u0_buf1_reg[19]_in \u4_u0_buf1_reg[19]  2
.latch \u4_u0_buf1_reg[1]_in \u4_u0_buf1_reg[1]  2
.latch \u4_u0_buf1_reg[20]_in \u4_u0_buf1_reg[20]  2
.latch \u4_u0_buf1_reg[22]_in \u4_u0_buf1_reg[22]  2
.latch \u4_u0_buf1_reg[24]_in \u4_u0_buf1_reg[24]  2
.latch \u4_u0_buf1_reg[25]_in \u4_u0_buf1_reg[25]  2
.latch \u4_u0_buf1_reg[23]_in \u4_u0_buf1_reg[23]  2
.latch \u4_u0_buf1_reg[27]_in \u4_u0_buf1_reg[27]  2
.latch \u4_u0_buf1_reg[26]_in \u4_u0_buf1_reg[26]  2
.latch \u4_u0_buf1_reg[2]_in \u4_u0_buf1_reg[2]  2
.latch \u4_u0_buf1_reg[30]_in \u4_u0_buf1_reg[30]  2
.latch \u4_u0_buf1_reg[8]_in \u4_u0_buf1_reg[8]  2
.latch \u4_u0_buf1_reg[9]_in \u4_u0_buf1_reg[9]  2
.latch \u4_u1_buf1_reg[28]_in \u4_u1_buf1_reg[28]  2
.latch \u4_u1_buf1_reg[31]_in \u4_u1_buf1_reg[31]  2
.latch \u4_u0_dma_in_cnt_reg[0]_in \u4_u0_dma_in_cnt_reg[0]  2
.latch \u1_u2_state_reg[4]_in \u1_u2_state_reg[4]  2
.latch \u4_u0_dma_out_cnt_reg[0]_in \u4_u0_dma_out_cnt_reg[0]  2
.latch \u4_u0_dma_out_cnt_reg[1]_in \u4_u0_dma_out_cnt_reg[1]  2
.latch \u4_u0_dma_out_cnt_reg[2]_in \u4_u0_dma_out_cnt_reg[2]  2
.latch \u4_u0_dma_out_cnt_reg[3]_in \u4_u0_dma_out_cnt_reg[3]  2
.latch \u4_u1_buf0_reg[16]_in \u4_u1_buf0_reg[16]  2
.latch \u4_u1_buf0_reg[18]_in \u4_u1_buf0_reg[18]  2
.latch \u4_u1_buf0_reg[19]_in \u4_u1_buf0_reg[19]  2
.latch \u4_u1_buf0_reg[1]_in \u4_u1_buf0_reg[1]  2
.latch \u4_u1_buf0_reg[20]_in \u4_u1_buf0_reg[20]  2
.latch \u4_u1_buf0_reg[21]_in \u4_u1_buf0_reg[21]  2
.latch \u4_u1_buf0_reg[23]_in \u4_u1_buf0_reg[23]  2
.latch \u4_u1_buf0_reg[24]_in \u4_u1_buf0_reg[24]  2
.latch \u4_u1_buf0_reg[25]_in \u4_u1_buf0_reg[25]  2
.latch \u4_u1_buf0_reg[27]_in \u4_u1_buf0_reg[27]  2
.latch \u4_u1_buf0_reg[30]_in \u4_u1_buf0_reg[30]  2
.latch \u4_u1_buf0_reg[3]_in \u4_u1_buf0_reg[3]  2
.latch \u4_u1_buf0_reg[9]_in \u4_u1_buf0_reg[9]  2
.latch \u4_u2_buf0_reg[28]_in \u4_u2_buf0_reg[28]  2
.latch \u4_u2_buf0_reg[31]_in \u4_u2_buf0_reg[31]  2
.latch u1_frame_no_same_reg_in u1_frame_no_same_reg  2
.latch \u4_u0_buf1_reg[18]_in \u4_u0_buf1_reg[18]  2
.latch \u1_u3_new_size_reg[6]_in \u1_u3_new_size_reg[6]  2
.latch \u4_u1_buf0_reg[26]_in \u4_u1_buf0_reg[26]  2
.latch \u1_sof_time_reg[2]_in \u1_sof_time_reg[2]  2
.latch u5_wb_ack_s1a_reg_in u5_wb_ack_s1a_reg  2
.latch \u4_u0_buf0_reg[2]_in \u4_u0_buf0_reg[2]  2
.latch \u4_u2_buf0_reg[8]_in \u4_u2_buf0_reg[8]  2
.latch \u4_u3_buf0_reg[31]_in \u4_u3_buf0_reg[31]  2
.latch \u4_u0_buf0_reg[22]_in \u4_u0_buf0_reg[22]  2
.latch \u4_u2_buf0_reg[12]_in \u4_u2_buf0_reg[12]  2
.latch \u4_u1_buf1_reg[1]_in \u4_u1_buf1_reg[1]  2
.latch \u4_u0_dma_out_cnt_reg[8]_in \u4_u0_dma_out_cnt_reg[8]  2
.latch \u4_u0_dma_out_cnt_reg[4]_in \u4_u0_dma_out_cnt_reg[4]  2
.latch \u4_u1_buf1_reg[9]_in \u4_u1_buf1_reg[9]  2
.latch \u4_u2_buf0_reg[19]_in \u4_u2_buf0_reg[19]  2
.latch \u4_u1_buf1_reg[27]_in \u4_u1_buf1_reg[27]  2
.latch \u4_u1_buf1_reg[23]_in \u4_u1_buf1_reg[23]  2
.latch \u4_u0_buf0_reg[5]_in \u4_u0_buf0_reg[5]  2
.latch \u1_sof_time_reg[6]_in \u1_sof_time_reg[6]  2
.latch \u4_u2_buf0_reg[6]_in \u4_u2_buf0_reg[6]  2
.latch \u4_u2_buf0_reg[11]_in \u4_u2_buf0_reg[11]  2
.latch \u4_u2_buf0_reg[10]_in \u4_u2_buf0_reg[10]  2
.latch \u4_u2_buf0_reg[14]_in \u4_u2_buf0_reg[14]  2
.latch \u4_u2_buf0_reg[13]_in \u4_u2_buf0_reg[13]  2
.latch \u4_u2_buf1_reg[14]_in \u4_u2_buf1_reg[14]  2
.latch \u4_u2_buf0_reg[15]_in \u4_u2_buf0_reg[15]  2
.latch \u4_u2_buf1_reg[10]_in \u4_u2_buf1_reg[10]  2
.latch \u4_u2_buf1_reg[13]_in \u4_u2_buf1_reg[13]  2
.latch \u4_u0_buf0_reg[4]_in \u4_u0_buf0_reg[4]  2
.latch \u4_u2_buf0_reg[7]_in \u4_u2_buf0_reg[7]  2
.latch \u4_u2_buf1_reg[11]_in \u4_u2_buf1_reg[11]  2
.latch \u4_u2_buf1_reg[6]_in \u4_u2_buf1_reg[6]  2
.latch \u4_u2_buf1_reg[4]_in \u4_u2_buf1_reg[4]  2
.latch \u4_u2_buf1_reg[5]_in \u4_u2_buf1_reg[5]  2
.latch \u4_u2_buf1_reg[7]_in \u4_u2_buf1_reg[7]  2
.latch \u1_sof_time_reg[11]_in \u1_sof_time_reg[11]  2
.latch \u4_u0_dma_in_cnt_reg[8]_in \u4_u0_dma_in_cnt_reg[8]  2
.latch \u1_sof_time_reg[7]_in \u1_sof_time_reg[7]  2
.latch \u4_u1_dma_in_cnt_reg[11]_in \u4_u1_dma_in_cnt_reg[11]  2
.latch \u1_sof_time_reg[0]_in \u1_sof_time_reg[0]  2
.latch \u4_u0_dma_in_cnt_reg[10]_in \u4_u0_dma_in_cnt_reg[10]  2
.latch \u4_u1_dma_out_cnt_reg[11]_in \u4_u1_dma_out_cnt_reg[11]  2
.latch \u4_u1_dma_out_cnt_reg[9]_in \u4_u1_dma_out_cnt_reg[9]  2
.latch \u1_sof_time_reg[10]_in \u1_sof_time_reg[10]  2
.latch \u1_sof_time_reg[1]_in \u1_sof_time_reg[1]  2
.latch \u1_sof_time_reg[3]_in \u1_sof_time_reg[3]  2
.latch \u1_sof_time_reg[4]_in \u1_sof_time_reg[4]  2
.latch \u1_sof_time_reg[5]_in \u1_sof_time_reg[5]  2
.latch \u1_sof_time_reg[9]_in \u1_sof_time_reg[9]  2
.latch \u1_sof_time_reg[8]_in \u1_sof_time_reg[8]  2
.latch \u4_u0_dma_in_cnt_reg[5]_in \u4_u0_dma_in_cnt_reg[5]  2
.latch \u4_u0_dma_out_cnt_reg[10]_in \u4_u0_dma_out_cnt_reg[10]  2
.latch \u4_u0_dma_out_cnt_reg[7]_in \u4_u0_dma_out_cnt_reg[7]  2
.latch \u4_u1_dma_in_cnt_reg[7]_in \u4_u1_dma_in_cnt_reg[7]  2
.latch \u4_u0_dma_in_cnt_reg[4]_in \u4_u0_dma_in_cnt_reg[4]  2
.latch \u4_u1_dma_in_cnt_reg[6]_in \u4_u1_dma_in_cnt_reg[6]  2
.latch \u4_u1_dma_out_cnt_reg[6]_in \u4_u1_dma_out_cnt_reg[6]  2
.latch \u4_u1_buf1_reg[0]_in \u4_u1_buf1_reg[0]  2
.latch \u4_u1_buf1_reg[12]_in \u4_u1_buf1_reg[12]  2
.latch \u4_u1_buf1_reg[16]_in \u4_u1_buf1_reg[16]  2
.latch \u4_u1_buf1_reg[17]_in \u4_u1_buf1_reg[17]  2
.latch \u4_u1_buf1_reg[18]_in \u4_u1_buf1_reg[18]  2
.latch \u4_u1_buf1_reg[19]_in \u4_u1_buf1_reg[19]  2
.latch \u4_u1_buf1_reg[20]_in \u4_u1_buf1_reg[20]  2
.latch \u4_u1_buf1_reg[21]_in \u4_u1_buf1_reg[21]  2
.latch \u4_u1_buf1_reg[22]_in \u4_u1_buf1_reg[22]  2
.latch \u4_u1_buf1_reg[24]_in \u4_u1_buf1_reg[24]  2
.latch \u4_u1_buf1_reg[25]_in \u4_u1_buf1_reg[25]  2
.latch \u4_u1_buf1_reg[26]_in \u4_u1_buf1_reg[26]  2
.latch \u4_u1_buf1_reg[2]_in \u4_u1_buf1_reg[2]  2
.latch \u4_u1_buf1_reg[30]_in \u4_u1_buf1_reg[30]  2
.latch \u4_u1_buf1_reg[29]_in \u4_u1_buf1_reg[29]  2
.latch \u4_u1_buf1_reg[3]_in \u4_u1_buf1_reg[3]  2
.latch \u4_u1_buf1_reg[8]_in \u4_u1_buf1_reg[8]  2
.latch \u4_u2_buf1_reg[28]_in \u4_u2_buf1_reg[28]  2
.latch \u4_u2_buf1_reg[31]_in \u4_u2_buf1_reg[31]  2
.latch \u4_u1_dma_in_cnt_reg[0]_in \u4_u1_dma_in_cnt_reg[0]  2
.latch \u4_u0_dma_in_cnt_reg[1]_in \u4_u0_dma_in_cnt_reg[1]  2
.latch \u4_u0_dma_in_cnt_reg[2]_in \u4_u0_dma_in_cnt_reg[2]  2
.latch \u4_u0_dma_in_cnt_reg[3]_in \u4_u0_dma_in_cnt_reg[3]  2
.latch \u4_u0_dma_out_cnt_reg[5]_in \u4_u0_dma_out_cnt_reg[5]  2
.latch \u4_u1_dma_out_cnt_reg[0]_in \u4_u1_dma_out_cnt_reg[0]  2
.latch \u4_u1_dma_out_cnt_reg[1]_in \u4_u1_dma_out_cnt_reg[1]  2
.latch \u4_u1_dma_out_cnt_reg[2]_in \u4_u1_dma_out_cnt_reg[2]  2
.latch \u4_u1_dma_out_cnt_reg[3]_in \u4_u1_dma_out_cnt_reg[3]  2
.latch \u4_u3_buf0_reg[28]_in \u4_u3_buf0_reg[28]  2
.latch \u4_u0_buf0_reg[12]_in \u4_u0_buf0_reg[12]  2
.latch \u4_u0_buf0_reg[16]_in \u4_u0_buf0_reg[16]  2
.latch \u4_u0_buf0_reg[17]_in \u4_u0_buf0_reg[17]  2
.latch \u4_u0_buf0_reg[29]_in \u4_u0_buf0_reg[29]  2
.latch \u4_u2_buf0_reg[0]_in \u4_u2_buf0_reg[0]  2
.latch \u4_u2_buf0_reg[16]_in \u4_u2_buf0_reg[16]  2
.latch \u4_u2_buf0_reg[17]_in \u4_u2_buf0_reg[17]  2
.latch \u4_u2_buf0_reg[18]_in \u4_u2_buf0_reg[18]  2
.latch \u4_u2_buf0_reg[20]_in \u4_u2_buf0_reg[20]  2
.latch \u4_u2_buf0_reg[22]_in \u4_u2_buf0_reg[22]  2
.latch \u4_u2_buf0_reg[24]_in \u4_u2_buf0_reg[24]  2
.latch \u4_u2_buf0_reg[25]_in \u4_u2_buf0_reg[25]  2
.latch \u4_u2_buf0_reg[29]_in \u4_u2_buf0_reg[29]  2
.latch \u4_u2_buf0_reg[1]_in \u4_u2_buf0_reg[1]  2
.latch \u4_u2_buf0_reg[30]_in \u4_u2_buf0_reg[30]  2
.latch \u4_u2_buf0_reg[3]_in \u4_u2_buf0_reg[3]  2
.latch \u4_u2_buf1_reg[15]_in \u4_u2_buf1_reg[15]  2
.latch \u4_u1_dma_in_cnt_reg[8]_in \u4_u1_dma_in_cnt_reg[8]  2
.latch \u4_u1_buf0_reg[2]_in \u4_u1_buf0_reg[2]  2
.latch \u4_u3_int_stat_reg[0]_in \u4_u3_int_stat_reg[0]  2
.latch \u4_u1_buf0_reg[22]_in \u4_u1_buf0_reg[22]  2
.latch \u4_u2_buf1_reg[3]_in \u4_u2_buf1_reg[3]  2
.latch \u4_u2_buf1_reg[20]_in \u4_u2_buf1_reg[20]  2
.latch \u4_u2_buf1_reg[27]_in \u4_u2_buf1_reg[27]  2
.latch \u4_u2_buf1_reg[24]_in \u4_u2_buf1_reg[24]  2
.latch \u4_u1_dma_out_cnt_reg[4]_in \u4_u1_dma_out_cnt_reg[4]  2
.latch \u4_u3_buf0_reg[29]_in \u4_u3_buf0_reg[29]  2
.latch \u4_u2_buf1_reg[17]_in \u4_u2_buf1_reg[17]  2
.latch \u4_u3_buf0_reg[25]_in \u4_u3_buf0_reg[25]  2
.latch \u1_u3_new_size_reg[3]_in \u1_u3_new_size_reg[3]  2
.latch \u4_u3_buf0_reg[21]_in \u4_u3_buf0_reg[21]  2
.latch \u4_u3_buf0_reg[5]_in \u4_u3_buf0_reg[5]  2
.latch \u4_u1_buf0_reg[5]_in \u4_u1_buf0_reg[5]  2
.latch \u4_u1_dma_in_cnt_reg[5]_in \u4_u1_dma_in_cnt_reg[5]  2
.latch \u4_u3_buf0_reg[6]_in \u4_u3_buf0_reg[6]  2
.latch \u4_u3_buf0_reg[10]_in \u4_u3_buf0_reg[10]  2
.latch \u4_u2_dma_out_cnt_reg[9]_in \u4_u2_dma_out_cnt_reg[9]  2
.latch \u4_u3_buf0_reg[14]_in \u4_u3_buf0_reg[14]  2
.latch \u4_u3_buf0_reg[13]_in \u4_u3_buf0_reg[13]  2
.latch \u4_u3_buf0_reg[11]_in \u4_u3_buf0_reg[11]  2
.latch \u4_u3_buf0_reg[15]_in \u4_u3_buf0_reg[15]  2
.latch \u4_u3_buf0_reg[4]_in \u4_u3_buf0_reg[4]  2
.latch \u4_u3_buf0_reg[7]_in \u4_u3_buf0_reg[7]  2
.latch \u4_u1_buf0_reg[4]_in \u4_u1_buf0_reg[4]  2
.latch \u4_u1_dma_out_cnt_reg[8]_in \u4_u1_dma_out_cnt_reg[8]  2
.latch \u5_wb_data_o_reg[1]_in \u5_wb_data_o_reg[1]  2
.latch \u4_u1_dma_in_cnt_reg[10]_in \u4_u1_dma_in_cnt_reg[10]  2
.latch \u4_u2_dma_out_cnt_reg[11]_in \u4_u2_dma_out_cnt_reg[11]  2
.latch \u4_u1_dma_out_cnt_reg[10]_in \u4_u1_dma_out_cnt_reg[10]  2
.latch \u4_u1_dma_out_cnt_reg[7]_in \u4_u1_dma_out_cnt_reg[7]  2
.latch \u4_u2_dma_in_cnt_reg[7]_in \u4_u2_dma_in_cnt_reg[7]  2
.latch \u4_u1_dma_in_cnt_reg[4]_in \u4_u1_dma_in_cnt_reg[4]  2
.latch \u4_u2_dma_out_cnt_reg[6]_in \u4_u2_dma_out_cnt_reg[6]  2
.latch \u4_u2_dma_in_cnt_reg[6]_in \u4_u2_dma_in_cnt_reg[6]  2
.latch \u4_u2_buf1_reg[0]_in \u4_u2_buf1_reg[0]  2
.latch \u4_u2_buf1_reg[12]_in \u4_u2_buf1_reg[12]  2
.latch \u4_u2_buf1_reg[16]_in \u4_u2_buf1_reg[16]  2
.latch \u4_u2_buf1_reg[18]_in \u4_u2_buf1_reg[18]  2
.latch \u4_u2_buf1_reg[19]_in \u4_u2_buf1_reg[19]  2
.latch \u4_u2_buf1_reg[1]_in \u4_u2_buf1_reg[1]  2
.latch \u4_u2_buf1_reg[22]_in \u4_u2_buf1_reg[22]  2
.latch \u4_u2_buf1_reg[23]_in \u4_u2_buf1_reg[23]  2
.latch \u4_u2_buf1_reg[21]_in \u4_u2_buf1_reg[21]  2
.latch \u4_u2_buf1_reg[26]_in \u4_u2_buf1_reg[26]  2
.latch \u4_u2_buf1_reg[25]_in \u4_u2_buf1_reg[25]  2
.latch \u4_u2_buf1_reg[29]_in \u4_u2_buf1_reg[29]  2
.latch \u4_u2_buf1_reg[2]_in \u4_u2_buf1_reg[2]  2
.latch \u4_u2_buf1_reg[30]_in \u4_u2_buf1_reg[30]  2
.latch \u4_u2_buf1_reg[8]_in \u4_u2_buf1_reg[8]  2
.latch \u4_u2_buf1_reg[9]_in \u4_u2_buf1_reg[9]  2
.latch \u4_u2_dma_in_cnt_reg[0]_in \u4_u2_dma_in_cnt_reg[0]  2
.latch \u4_u1_dma_in_cnt_reg[2]_in \u4_u1_dma_in_cnt_reg[2]  2
.latch \u4_u1_dma_out_cnt_reg[5]_in \u4_u1_dma_out_cnt_reg[5]  2
.latch \u4_u2_dma_out_cnt_reg[1]_in \u4_u2_dma_out_cnt_reg[1]  2
.latch \u4_u2_dma_out_cnt_reg[2]_in \u4_u2_dma_out_cnt_reg[2]  2
.latch \u4_u2_dma_out_cnt_reg[3]_in \u4_u2_dma_out_cnt_reg[3]  2
.latch \u4_u2_int_stat_reg[0]_in \u4_u2_int_stat_reg[0]  2
.latch \u4_u3_buf0_reg[0]_in \u4_u3_buf0_reg[0]  2
.latch \u4_u2_dma_out_cnt_reg[0]_in \u4_u2_dma_out_cnt_reg[0]  2
.latch \u4_u3_buf0_reg[16]_in \u4_u3_buf0_reg[16]  2
.latch \u4_u3_buf0_reg[17]_in \u4_u3_buf0_reg[17]  2
.latch \u4_u3_buf0_reg[18]_in \u4_u3_buf0_reg[18]  2
.latch \u4_u3_buf0_reg[19]_in \u4_u3_buf0_reg[19]  2
.latch \u4_u3_buf0_reg[1]_in \u4_u3_buf0_reg[1]  2
.latch \u4_u3_buf0_reg[20]_in \u4_u3_buf0_reg[20]  2
.latch \u4_u3_buf0_reg[12]_in \u4_u3_buf0_reg[12]  2
.latch \u4_u3_buf0_reg[23]_in \u4_u3_buf0_reg[23]  2
.latch \u4_u3_buf0_reg[24]_in \u4_u3_buf0_reg[24]  2
.latch \u4_u3_buf0_reg[22]_in \u4_u3_buf0_reg[22]  2
.latch \u4_u3_buf0_reg[27]_in \u4_u3_buf0_reg[27]  2
.latch \u4_u3_buf0_reg[26]_in \u4_u3_buf0_reg[26]  2
.latch \u4_u3_buf0_reg[2]_in \u4_u3_buf0_reg[2]  2
.latch \u4_u3_buf0_reg[30]_in \u4_u3_buf0_reg[30]  2
.latch \u4_u3_buf0_reg[3]_in \u4_u3_buf0_reg[3]  2
.latch \u4_u3_buf0_reg[8]_in \u4_u3_buf0_reg[8]  2
.latch \u4_u3_buf0_reg[9]_in \u4_u3_buf0_reg[9]  2
.latch \u4_u1_buf0_reg[0]_in \u4_u1_buf0_reg[0]  2
.latch \u4_u1_buf0_reg[12]_in \u4_u1_buf0_reg[12]  2
.latch \u4_u1_buf0_reg[17]_in \u4_u1_buf0_reg[17]  2
.latch \u4_u0_int_stat_reg[0]_in \u4_u0_int_stat_reg[0]  2
.latch \u4_u1_buf0_reg[29]_in \u4_u1_buf0_reg[29]  2
.latch \u4_u1_int_stat_reg[0]_in \u4_u1_int_stat_reg[0]  2
.latch \u4_u1_dma_in_cnt_reg[1]_in \u4_u1_dma_in_cnt_reg[1]  2
.latch \u5_state_reg[0]_in \u5_state_reg[0]  2
.latch \u1_u3_new_size_reg[4]_in \u1_u3_new_size_reg[4]  2
.latch \u4_u2_dma_in_cnt_reg[11]_in \u4_u2_dma_in_cnt_reg[11]  2
.latch \u4_u1_dma_in_cnt_reg[3]_in \u4_u1_dma_in_cnt_reg[3]  2
.latch \u4_u2_dma_in_cnt_reg[8]_in \u4_u2_dma_in_cnt_reg[8]  2
.latch \u4_u3_buf1_reg[7]_in \u4_u3_buf1_reg[7]  2
.latch u1_u3_pid_seq_err_reg_in u1_u3_pid_seq_err_reg  2
.latch \u4_u2_buf0_reg[2]_in \u4_u2_buf0_reg[2]  2
.latch \u4_u2_dma_out_cnt_reg[4]_in \u4_u2_dma_out_cnt_reg[4]  2
.latch \u4_u3_buf1_reg[5]_in \u4_u3_buf1_reg[5]  2
.latch \u4_u2_buf0_reg[26]_in \u4_u2_buf0_reg[26]  2
.latch u5_wb_ack_s1_reg_in u5_wb_ack_s1_reg  2
.latch \u4_u2_dma_out_cnt_reg[7]_in \u4_u2_dma_out_cnt_reg[7]  2
.latch \u4_u2_buf0_reg[4]_in \u4_u2_buf0_reg[4]  2
.latch \u4_u3_buf1_reg[6]_in \u4_u3_buf1_reg[6]  2
.latch \u5_state_reg[5]_in \u5_state_reg[5]  2
.latch \u4_u3_buf1_reg[14]_in \u4_u3_buf1_reg[14]  2
.latch \u4_u3_buf1_reg[10]_in \u4_u3_buf1_reg[10]  2
.latch \u4_u3_buf1_reg[13]_in \u4_u3_buf1_reg[13]  2
.latch \u4_u3_buf1_reg[11]_in \u4_u3_buf1_reg[11]  2
.latch \u4_u3_buf1_reg[15]_in \u4_u3_buf1_reg[15]  2
.latch \u4_u2_buf0_reg[5]_in \u4_u2_buf0_reg[5]  2
.latch \u4_u3_buf1_reg[4]_in \u4_u3_buf1_reg[4]  2
.latch \u4_u2_dma_out_cnt_reg[8]_in \u4_u2_dma_out_cnt_reg[8]  2
.latch \u5_wb_data_o_reg[3]_in \u5_wb_data_o_reg[3]  2
.latch \u4_int_srcb_reg[0]_in \u4_int_srcb_reg[0]  2
.latch \u4_u2_dma_in_cnt_reg[10]_in \u4_u2_dma_in_cnt_reg[10]  2
.latch u2_wack_r_reg_in u2_wack_r_reg  2
.latch \u1_u0_state_reg[3]_in \u1_u0_state_reg[3]  2
.latch \u4_u2_dma_in_cnt_reg[5]_in \u4_u2_dma_in_cnt_reg[5]  2
.latch \u4_u2_dma_out_cnt_reg[10]_in \u4_u2_dma_out_cnt_reg[10]  2
.latch \u4_u2_dma_in_cnt_reg[4]_in \u4_u2_dma_in_cnt_reg[4]  2
.latch \u4_u3_buf1_reg[28]_in \u4_u3_buf1_reg[28]  2
.latch \u4_u3_buf1_reg[31]_in \u4_u3_buf1_reg[31]  2
.latch \u4_u2_dma_in_cnt_reg[2]_in \u4_u2_dma_in_cnt_reg[2]  2
.latch \u4_u2_dma_in_cnt_reg[3]_in \u4_u2_dma_in_cnt_reg[3]  2
.latch \u4_u2_dma_out_cnt_reg[5]_in \u4_u2_dma_out_cnt_reg[5]  2
.latch \u4_u2_buf0_reg[21]_in \u4_u2_buf0_reg[21]  2
.latch \u4_u2_buf0_reg[23]_in \u4_u2_buf0_reg[23]  2
.latch \u4_u2_buf0_reg[27]_in \u4_u2_buf0_reg[27]  2
.latch \u4_u2_buf0_reg[9]_in \u4_u2_buf0_reg[9]  2
.latch \u1_u2_state_reg[2]_in \u1_u2_state_reg[2]  2
.latch \u5_wb_data_o_reg[0]_in \u5_wb_data_o_reg[0]  2
.latch \u4_u2_dma_in_cnt_reg[1]_in \u4_u2_dma_in_cnt_reg[1]  2
.latch \u4_u3_dma_out_cnt_reg[9]_in \u4_u3_dma_out_cnt_reg[9]  2
.latch \u4_u3_dma_in_cnt_reg[10]_in \u4_u3_dma_in_cnt_reg[10]  2
.latch \u4_u3_dma_in_cnt_reg[11]_in \u4_u3_dma_in_cnt_reg[11]  2
.latch \u5_wb_data_o_reg[2]_in \u5_wb_data_o_reg[2]  2
.latch \u4_u3_buf1_reg[25]_in \u4_u3_buf1_reg[25]  2
.latch \u4_u3_buf1_reg[21]_in \u4_u3_buf1_reg[21]  2
.latch \u4_u3_dma_out_cnt_reg[3]_in \u4_u3_dma_out_cnt_reg[3]  2
.latch \u4_u3_buf1_reg[0]_in \u4_u3_buf1_reg[0]  2
.latch \u4_u3_buf1_reg[18]_in \u4_u3_buf1_reg[18]  2
.latch u1_u3_buf1_st_max_reg_in u1_u3_buf1_st_max_reg  2
.latch \u1_u3_new_size_reg[2]_in \u1_u3_new_size_reg[2]  2
.latch \u4_u3_dma_out_cnt_reg[11]_in \u4_u3_dma_out_cnt_reg[11]  2
.latch \u4_u3_dma_in_cnt_reg[7]_in \u4_u3_dma_in_cnt_reg[7]  2
.latch u4_u0_r1_reg_in u4_u0_r1_reg  2
.latch \u5_state_reg[4]_in \u5_state_reg[4]  2
.latch \u4_u3_dma_in_cnt_reg[6]_in \u4_u3_dma_in_cnt_reg[6]  2
.latch \u4_u3_dma_out_cnt_reg[6]_in \u4_u3_dma_out_cnt_reg[6]  2
.latch \u4_u3_buf1_reg[12]_in \u4_u3_buf1_reg[12]  2
.latch \u4_u3_buf1_reg[16]_in \u4_u3_buf1_reg[16]  2
.latch \u4_u3_buf1_reg[17]_in \u4_u3_buf1_reg[17]  2
.latch \u4_u3_buf1_reg[19]_in \u4_u3_buf1_reg[19]  2
.latch \u4_u3_buf1_reg[1]_in \u4_u3_buf1_reg[1]  2
.latch \u4_u3_buf1_reg[20]_in \u4_u3_buf1_reg[20]  2
.latch \u4_u3_buf1_reg[22]_in \u4_u3_buf1_reg[22]  2
.latch \u4_u3_buf1_reg[23]_in \u4_u3_buf1_reg[23]  2
.latch \u4_u3_buf1_reg[24]_in \u4_u3_buf1_reg[24]  2
.latch \u4_u3_buf1_reg[27]_in \u4_u3_buf1_reg[27]  2
.latch \u4_u3_buf1_reg[26]_in \u4_u3_buf1_reg[26]  2
.latch \u4_u3_buf1_reg[30]_in \u4_u3_buf1_reg[30]  2
.latch \u4_u3_buf1_reg[2]_in \u4_u3_buf1_reg[2]  2
.latch \u4_u3_buf1_reg[9]_in \u4_u3_buf1_reg[9]  2
.latch \u4_u3_buf1_reg[8]_in \u4_u3_buf1_reg[8]  2
.latch \u1_u0_state_reg[0]_in \u1_u0_state_reg[0]  2
.latch \u1_u0_state_reg[1]_in \u1_u0_state_reg[1]  2
.latch \u4_u3_dma_in_cnt_reg[0]_in \u4_u3_dma_in_cnt_reg[0]  2
.latch \u4_u3_dma_out_cnt_reg[1]_in \u4_u3_dma_out_cnt_reg[1]  2
.latch \u4_u3_dma_out_cnt_reg[2]_in \u4_u3_dma_out_cnt_reg[2]  2
.latch \u4_u3_dma_out_cnt_reg[0]_in \u4_u3_dma_out_cnt_reg[0]  2
.latch \u1_u2_last_buf_adr_reg[0]_in \u1_u2_last_buf_adr_reg[0]  2
.latch \u5_state_reg[1]_in \u5_state_reg[1]  2
.latch \u4_u3_buf1_reg[3]_in \u4_u3_buf1_reg[3]  2
.latch \u4_u3_buf1_reg[29]_in \u4_u3_buf1_reg[29]  2
.latch u1_clr_sof_time_reg_in u1_clr_sof_time_reg  2
.latch u1_frame_no_we_r_reg_in u1_frame_no_we_r_reg  2
.latch \u4_u3_dma_out_cnt_reg[5]_in \u4_u3_dma_out_cnt_reg[5]  2
.latch \u4_u3_dma_in_cnt_reg[3]_in \u4_u3_dma_in_cnt_reg[3]  2
.latch \u4_u3_dma_out_cnt_reg[8]_in \u4_u3_dma_out_cnt_reg[8]  2
.latch \u4_u3_dma_out_cnt_reg[4]_in \u4_u3_dma_out_cnt_reg[4]  2
.latch u4_u1_r1_reg_in u4_u1_r1_reg  2
.latch \u4_u3_dma_in_cnt_reg[8]_in \u4_u3_dma_in_cnt_reg[8]  2
.latch u4_u2_r1_reg_in u4_u2_r1_reg  2
.latch \u4_u3_dma_in_cnt_reg[5]_in \u4_u3_dma_in_cnt_reg[5]  2
.latch \u4_u3_dma_out_cnt_reg[10]_in \u4_u3_dma_out_cnt_reg[10]  2
.latch \u5_state_reg[2]_in \u5_state_reg[2]  2
.latch \u4_u3_dma_in_cnt_reg[4]_in \u4_u3_dma_in_cnt_reg[4]  2
.latch \u4_u3_dma_in_cnt_reg[1]_in \u4_u3_dma_in_cnt_reg[1]  2
.latch \u4_u3_dma_in_cnt_reg[2]_in \u4_u3_dma_in_cnt_reg[2]  2
.latch \u4_u3_dma_out_cnt_reg[7]_in \u4_u3_dma_out_cnt_reg[7]  2
.latch u4_u3_r1_reg_in u4_u3_r1_reg  2
.latch \u1_u0_crc16_sum_reg[1]_in \u1_u0_crc16_sum_reg[1]  2
.latch \u1_u0_crc16_sum_reg[11]_in \u1_u0_crc16_sum_reg[11]  2
.latch u0_u0_T1_gt_2_5_uS_reg_in u0_u0_T1_gt_2_5_uS_reg  2
.latch u1_u3_to_large_reg_in u1_u3_to_large_reg  2
.latch \u1_u3_new_size_reg[1]_in \u1_u3_new_size_reg[1]  2
.latch \u1_u0_crc16_sum_reg[15]_in \u1_u0_crc16_sum_reg[15]  2
.latch \u4_int_srcb_reg[6]_in \u4_int_srcb_reg[6]  2
.latch \u1_u0_crc16_sum_reg[0]_in \u1_u0_crc16_sum_reg[0]  2
.latch \u1_u0_crc16_sum_reg[10]_in \u1_u0_crc16_sum_reg[10]  2
.latch \u1_u0_crc16_sum_reg[12]_in \u1_u0_crc16_sum_reg[12]  2
.latch \u1_u0_crc16_sum_reg[14]_in \u1_u0_crc16_sum_reg[14]  2
.latch \u1_u0_crc16_sum_reg[3]_in \u1_u0_crc16_sum_reg[3]  2
.latch \u1_u0_crc16_sum_reg[4]_in \u1_u0_crc16_sum_reg[4]  2
.latch \u1_u0_crc16_sum_reg[5]_in \u1_u0_crc16_sum_reg[5]  2
.latch \u1_u0_crc16_sum_reg[7]_in \u1_u0_crc16_sum_reg[7]  2
.latch \u1_u0_crc16_sum_reg[8]_in \u1_u0_crc16_sum_reg[8]  2
.latch \u1_u0_crc16_sum_reg[9]_in \u1_u0_crc16_sum_reg[9]  2
.latch \u1_u3_adr_r_reg[10]_in \u1_u3_adr_r_reg[10]  2
.latch \u1_u3_adr_r_reg[13]_in \u1_u3_adr_r_reg[13]  2
.latch \u1_u3_adr_r_reg[3]_in \u1_u3_adr_r_reg[3]  2
.latch \u1_u3_adr_r_reg[4]_in \u1_u3_adr_r_reg[4]  2
.latch u1_u3_to_small_reg_in u1_u3_to_small_reg  2
.latch \u1_u0_crc16_sum_reg[13]_in \u1_u0_crc16_sum_reg[13]  2
.latch \u1_u0_crc16_sum_reg[6]_in \u1_u0_crc16_sum_reg[6]  2
.latch \u1_u0_crc16_sum_reg[2]_in \u1_u0_crc16_sum_reg[2]  2
.latch \u1_u1_crc16_reg[14]_in \u1_u1_crc16_reg[14]  2
.latch \u4_buf1_reg[25]_in \u4_buf1_reg[25]  2
.latch \u4_buf1_reg[29]_in \u4_buf1_reg[29]  2
.latch \u4_csr_reg[1]_in \u4_csr_reg[1]  2
.latch \u4_buf1_reg[21]_in \u4_buf1_reg[21]  2
.latch \u4_buf1_reg[14]_in \u4_buf1_reg[14]  2
.latch \u4_dout_reg[1]_in \u4_dout_reg[1]  2
.latch \u4_buf1_reg[18]_in \u4_buf1_reg[18]  2
.latch \u4_csr_reg[5]_in \u4_csr_reg[5]  2
.latch \u4_buf0_reg[3]_in \u4_buf0_reg[3]  2
.latch \u4_buf0_reg[7]_in \u4_buf0_reg[7]  2
.latch \u4_buf1_reg[10]_in \u4_buf1_reg[10]  2
.latch \u4_csr_reg[9]_in \u4_csr_reg[9]  2
.latch \u0_u0_state_reg[13]_in \u0_u0_state_reg[13]  2
.latch \u0_u0_idle_cnt1_reg[1]_in \u0_u0_idle_cnt1_reg[1]  2
.latch \u4_buf0_reg[29]_in \u4_buf0_reg[29]  2
.latch \u0_u0_ps_cnt_reg[2]_in \u0_u0_ps_cnt_reg[2]  2
.latch \u0_u0_idle_cnt1_reg[4]_in \u0_u0_idle_cnt1_reg[4]  2
.latch \u0_u0_idle_cnt1_reg[6]_in \u0_u0_idle_cnt1_reg[6]  2
.latch \u0_u0_idle_cnt1_reg[7]_in \u0_u0_idle_cnt1_reg[7]  2
.latch \u4_csr_reg[30]_in \u4_csr_reg[30]  2
.latch \u4_buf0_reg[30]_in \u4_buf0_reg[30]  2
.latch \u5_wb_data_o_reg[23]_in \u5_wb_data_o_reg[23]  2
.latch \u4_buf0_reg[21]_in \u4_buf0_reg[21]  2
.latch \u4_csr_reg[27]_in \u4_csr_reg[27]  2
.latch \u4_buf0_reg[25]_in \u4_buf0_reg[25]  2
.latch \u0_u0_state_reg[11]_in \u0_u0_state_reg[11]  2
.latch \u1_u3_adr_r_reg[12]_in \u1_u3_adr_r_reg[12]  2
.latch \u1_u3_adr_r_reg[16]_in \u1_u3_adr_r_reg[16]  2
.latch u1_u3_buf0_st_max_reg_in u1_u3_buf0_st_max_reg  2
.latch \u1_u1_crc16_reg[10]_in \u1_u1_crc16_reg[10]  2
.latch \u1_u1_crc16_reg[13]_in \u1_u1_crc16_reg[13]  2
.latch \u1_u1_crc16_reg[12]_in \u1_u1_crc16_reg[12]  2
.latch \u4_csr_reg[23]_in \u4_csr_reg[23]  2
.latch \u5_wb_data_o_reg[22]_in \u5_wb_data_o_reg[22]  2
.latch \u5_wb_data_o_reg[7]_in \u5_wb_data_o_reg[7]  2
.latch \u0_u0_idle_cnt1_reg[3]_in \u0_u0_idle_cnt1_reg[3]  2
.latch \u5_wb_data_o_reg[8]_in \u5_wb_data_o_reg[8]  2
.latch u0_u0_T1_gt_3_0_mS_reg_in u0_u0_T1_gt_3_0_mS_reg  2
.latch \u4_int_srcb_reg[3]_in \u4_int_srcb_reg[3]  2
.latch \u0_u0_idle_cnt1_reg[0]_in \u0_u0_idle_cnt1_reg[0]  2
.latch \u0_u0_idle_cnt1_reg[2]_in \u0_u0_idle_cnt1_reg[2]  2
.latch u1_u0_rxv2_reg_in u1_u0_rxv2_reg  2
.latch \u0_u0_idle_cnt1_reg[5]_in \u0_u0_idle_cnt1_reg[5]  2
.latch \u0_u0_ps_cnt_reg[0]_in \u0_u0_ps_cnt_reg[0]  2
.latch \u0_u0_ps_cnt_reg[1]_in \u0_u0_ps_cnt_reg[1]  2
.latch \u0_u0_ps_cnt_reg[3]_in \u0_u0_ps_cnt_reg[3]  2
.latch resume_req_r_reg_in resume_req_r_reg  2
.latch \u4_csr_reg[12]_in \u4_csr_reg[12]  2
.latch \u4_csr_reg[15]_in \u4_csr_reg[15]  2
.latch \u4_csr_reg[17]_in \u4_csr_reg[17]  2
.latch \u4_csr_reg[22]_in \u4_csr_reg[22]  2
.latch \u4_csr_reg[24]_in \u4_csr_reg[24]  2
.latch \u4_csr_reg[25]_in \u4_csr_reg[25]  2
.latch \u4_csr_reg[26]_in \u4_csr_reg[26]  2
.latch \u4_csr_reg[28]_in \u4_csr_reg[28]  2
.latch \u4_csr_reg[29]_in \u4_csr_reg[29]  2
.latch \u4_csr_reg[2]_in \u4_csr_reg[2]  2
.latch \u4_csr_reg[31]_in \u4_csr_reg[31]  2
.latch \u4_csr_reg[3]_in \u4_csr_reg[3]  2
.latch \u4_csr_reg[4]_in \u4_csr_reg[4]  2
.latch \u4_csr_reg[6]_in \u4_csr_reg[6]  2
.latch \u4_csr_reg[7]_in \u4_csr_reg[7]  2
.latch \u4_csr_reg[8]_in \u4_csr_reg[8]  2
.latch \u4_buf0_reg[0]_in \u4_buf0_reg[0]  2
.latch \u4_buf0_reg[10]_in \u4_buf0_reg[10]  2
.latch \u4_buf0_reg[11]_in \u4_buf0_reg[11]  2
.latch \u4_buf0_reg[12]_in \u4_buf0_reg[12]  2
.latch \u4_buf0_reg[13]_in \u4_buf0_reg[13]  2
.latch \u4_buf0_reg[15]_in \u4_buf0_reg[15]  2
.latch \u4_buf0_reg[16]_in \u4_buf0_reg[16]  2
.latch \u4_buf0_reg[17]_in \u4_buf0_reg[17]  2
.latch \u4_buf0_reg[19]_in \u4_buf0_reg[19]  2
.latch \u4_buf0_reg[1]_in \u4_buf0_reg[1]  2
.latch \u4_buf0_reg[20]_in \u4_buf0_reg[20]  2
.latch \u4_buf0_reg[22]_in \u4_buf0_reg[22]  2
.latch \u4_buf0_reg[23]_in \u4_buf0_reg[23]  2
.latch \u4_buf0_reg[24]_in \u4_buf0_reg[24]  2
.latch \u4_buf0_reg[26]_in \u4_buf0_reg[26]  2
.latch \u4_buf0_reg[27]_in \u4_buf0_reg[27]  2
.latch \u4_buf0_reg[28]_in \u4_buf0_reg[28]  2
.latch \u4_buf0_reg[2]_in \u4_buf0_reg[2]  2
.latch \u4_buf0_reg[31]_in \u4_buf0_reg[31]  2
.latch \u4_buf0_reg[4]_in \u4_buf0_reg[4]  2
.latch \u4_buf0_reg[5]_in \u4_buf0_reg[5]  2
.latch \u4_buf0_reg[6]_in \u4_buf0_reg[6]  2
.latch \u4_buf0_reg[8]_in \u4_buf0_reg[8]  2
.latch \u4_buf0_reg[9]_in \u4_buf0_reg[9]  2
.latch \u4_buf1_reg[0]_in \u4_buf1_reg[0]  2
.latch \u4_buf1_reg[11]_in \u4_buf1_reg[11]  2
.latch \u4_buf1_reg[12]_in \u4_buf1_reg[12]  2
.latch \u4_buf1_reg[13]_in \u4_buf1_reg[13]  2
.latch \u4_buf1_reg[15]_in \u4_buf1_reg[15]  2
.latch \u4_buf1_reg[16]_in \u4_buf1_reg[16]  2
.latch \u4_buf1_reg[17]_in \u4_buf1_reg[17]  2
.latch \u4_buf1_reg[19]_in \u4_buf1_reg[19]  2
.latch \u4_buf1_reg[1]_in \u4_buf1_reg[1]  2
.latch \u4_buf1_reg[20]_in \u4_buf1_reg[20]  2
.latch \u4_buf1_reg[22]_in \u4_buf1_reg[22]  2
.latch \u4_buf1_reg[23]_in \u4_buf1_reg[23]  2
.latch \u4_buf1_reg[24]_in \u4_buf1_reg[24]  2
.latch \u4_buf1_reg[26]_in \u4_buf1_reg[26]  2
.latch \u4_buf1_reg[27]_in \u4_buf1_reg[27]  2
.latch \u4_buf1_reg[28]_in \u4_buf1_reg[28]  2
.latch \u4_buf1_reg[2]_in \u4_buf1_reg[2]  2
.latch \u4_buf1_reg[30]_in \u4_buf1_reg[30]  2
.latch \u4_buf1_reg[31]_in \u4_buf1_reg[31]  2
.latch \u4_buf1_reg[4]_in \u4_buf1_reg[4]  2
.latch \u4_buf1_reg[5]_in \u4_buf1_reg[5]  2
.latch \u4_buf1_reg[6]_in \u4_buf1_reg[6]  2
.latch \u4_buf1_reg[8]_in \u4_buf1_reg[8]  2
.latch \u4_buf1_reg[9]_in \u4_buf1_reg[9]  2
.latch \u4_csr_reg[0]_in \u4_csr_reg[0]  2
.latch \u4_csr_reg[11]_in \u4_csr_reg[11]  2
.latch \u4_u0_uc_bsel_reg[0]_in \u4_u0_uc_bsel_reg[0]  2
.latch \u4_u0_uc_bsel_reg[1]_in \u4_u0_uc_bsel_reg[1]  2
.latch \u4_u0_uc_dpd_reg[0]_in \u4_u0_uc_dpd_reg[0]  2
.latch \u1_u3_adr_r_reg[11]_in \u1_u3_adr_r_reg[11]  2
.latch \u1_u3_adr_r_reg[14]_in \u1_u3_adr_r_reg[14]  2
.latch \u1_u3_adr_r_reg[15]_in \u1_u3_adr_r_reg[15]  2
.latch \u1_u3_adr_r_reg[6]_in \u1_u3_adr_r_reg[6]  2
.latch \u1_u3_adr_r_reg[7]_in \u1_u3_adr_r_reg[7]  2
.latch \u1_u3_adr_r_reg[8]_in \u1_u3_adr_r_reg[8]  2
.latch \u4_buf0_reg[14]_in \u4_buf0_reg[14]  2
.latch \u4_buf0_reg[18]_in \u4_buf0_reg[18]  2
.latch u0_u0_T1_gt_5_0_mS_reg_in u0_u0_T1_gt_5_0_mS_reg  2
.latch \u4_csr_reg[16]_in \u4_csr_reg[16]  2
.latch u1_u2_rx_data_valid_r_reg_in u1_u2_rx_data_valid_r_reg  2
.latch \u1_u3_adr_r_reg[9]_in \u1_u3_adr_r_reg[9]  2
.latch \u4_u0_uc_dpd_reg[1]_in \u4_u0_uc_dpd_reg[1]  2
.latch \u4_csr_reg[10]_in \u4_csr_reg[10]  2
.latch \u1_u1_crc16_reg[11]_in \u1_u1_crc16_reg[11]  2
.latch \u4_buf1_reg[7]_in \u4_buf1_reg[7]  2
.latch \u4_buf1_reg[3]_in \u4_buf1_reg[3]  2
.latch \u1_u0_d1_reg[0]_in \u1_u0_d1_reg[0]  2
.latch \u5_wb_data_o_reg[25]_in \u5_wb_data_o_reg[25]  2
.latch \u4_dout_reg[0]_in \u4_dout_reg[0]  2
.latch \u1_u0_d1_reg[4]_in \u1_u0_d1_reg[4]  2
.latch \u4_dout_reg[2]_in \u4_dout_reg[2]  2
.latch \u4_dout_reg[3]_in \u4_dout_reg[3]  2
.latch \u1_u0_d0_reg[4]_in \u1_u0_d0_reg[4]  2
.latch \u5_wb_data_o_reg[26]_in \u5_wb_data_o_reg[26]  2
.latch \u1_u0_d0_reg[1]_in \u1_u0_d0_reg[1]  2
.latch \u1_u0_d0_reg[3]_in \u1_u0_d0_reg[3]  2
.latch \u4_u1_int_stat_reg[4]_in \u4_u1_int_stat_reg[4]  2
.latch \u4_u3_int_stat_reg[4]_in \u4_u3_int_stat_reg[4]  2
.latch u4_crc5_err_r_reg_in u4_crc5_err_r_reg  2
.latch \u1_u3_next_dpid_reg[0]_in \u1_u3_next_dpid_reg[0]  2
.latch \u1_u3_adr_r_reg[0]_in \u1_u3_adr_r_reg[0]  2
.latch u4_u1_dma_in_buf_sz1_reg_in u4_u1_dma_in_buf_sz1_reg  2
.latch u4_u0_dma_in_buf_sz1_reg_in u4_u0_dma_in_buf_sz1_reg  2
.latch u4_u3_dma_in_buf_sz1_reg_in u4_u3_dma_in_buf_sz1_reg  2
.latch u4_u2_dma_in_buf_sz1_reg_in u4_u2_dma_in_buf_sz1_reg  2
.latch u0_u0_TermSel_reg_in u0_u0_TermSel_reg  2
.latch \u4_int_srcb_reg[5]_in \u4_int_srcb_reg[5]  2
.latch \u5_wb_data_o_reg[4]_in \u5_wb_data_o_reg[4]  2
.latch \u4_u2_int_stat_reg[4]_in \u4_u2_int_stat_reg[4]  2
.latch \u4_u0_int_stat_reg[4]_in \u4_u0_int_stat_reg[4]  2
.latch \u5_wb_data_o_reg[16]_in \u5_wb_data_o_reg[16]  2
.latch \u5_wb_data_o_reg[24]_in \u5_wb_data_o_reg[24]  2
.latch \u5_wb_data_o_reg[28]_in \u5_wb_data_o_reg[28]  2
.latch \u5_wb_data_o_reg[21]_in \u5_wb_data_o_reg[21]  2
.latch \u5_wb_data_o_reg[20]_in \u5_wb_data_o_reg[20]  2
.latch \u5_wb_data_o_reg[19]_in \u5_wb_data_o_reg[19]  2
.latch \u5_wb_data_o_reg[6]_in \u5_wb_data_o_reg[6]  2
.latch \u5_wb_data_o_reg[5]_in \u5_wb_data_o_reg[5]  2
.latch \u5_wb_data_o_reg[18]_in \u5_wb_data_o_reg[18]  2
.latch \u5_wb_data_o_reg[17]_in \u5_wb_data_o_reg[17]  2
.latch \u4_int_srcb_reg[4]_in \u4_int_srcb_reg[4]  2
.latch \u0_u0_state_reg[1]_in \u0_u0_state_reg[1]  2
.latch u1_u0_rxv1_reg_in u1_u0_rxv1_reg  2
.latch \u1_u0_d0_reg[0]_in \u1_u0_d0_reg[0]  2
.latch \u0_u0_chirp_cnt_reg[1]_in \u0_u0_chirp_cnt_reg[1]  2
.latch \u1_u0_d0_reg[2]_in \u1_u0_d0_reg[2]  2
.latch \u0_u0_chirp_cnt_reg[2]_in \u0_u0_chirp_cnt_reg[2]  2
.latch \u1_u0_d0_reg[5]_in \u1_u0_d0_reg[5]  2
.latch \u1_u0_d0_reg[6]_in \u1_u0_d0_reg[6]  2
.latch \u1_u0_d0_reg[7]_in \u1_u0_d0_reg[7]  2
.latch \u1_u0_d1_reg[1]_in \u1_u0_d1_reg[1]  2
.latch \u1_u0_d1_reg[2]_in \u1_u0_d1_reg[2]  2
.latch \u1_u0_d1_reg[3]_in \u1_u0_d1_reg[3]  2
.latch \u1_u0_d1_reg[5]_in \u1_u0_d1_reg[5]  2
.latch \u1_u0_d1_reg[6]_in \u1_u0_d1_reg[6]  2
.latch \u1_u0_d1_reg[7]_in \u1_u0_d1_reg[7]  2
.latch \u1_u0_d2_reg[1]_in \u1_u0_d2_reg[1]  2
.latch \u1_u0_d2_reg[2]_in \u1_u0_d2_reg[2]  2
.latch \u1_u0_d2_reg[3]_in \u1_u0_d2_reg[3]  2
.latch \u1_u0_d2_reg[5]_in \u1_u0_d2_reg[5]  2
.latch \u1_u0_d2_reg[6]_in \u1_u0_d2_reg[6]  2
.latch \u1_u0_d2_reg[7]_in \u1_u0_d2_reg[7]  2
.latch \u0_u0_state_reg[12]_in \u0_u0_state_reg[12]  2
.latch \u4_u1_uc_bsel_reg[0]_in \u4_u1_uc_bsel_reg[0]  2
.latch \u4_u1_uc_dpd_reg[0]_in \u4_u1_uc_dpd_reg[0]  2
.latch \u1_u3_adr_r_reg[2]_in \u1_u3_adr_r_reg[2]  2
.latch \u4_u1_uc_bsel_reg[1]_in \u4_u1_uc_bsel_reg[1]  2
.latch \u4_u1_uc_dpd_reg[1]_in \u4_u1_uc_dpd_reg[1]  2
.latch \u1_u0_d2_reg[0]_in \u1_u0_d2_reg[0]  2
.latch \u1_u0_d2_reg[4]_in \u1_u0_d2_reg[4]  2
.latch \u1_u3_adr_r_reg[5]_in \u1_u3_adr_r_reg[5]  2
.latch \u1_u3_adr_r_reg[1]_in \u1_u3_adr_r_reg[1]  2
.latch \u4_u3_dma_out_left_reg[10]_in \u4_u3_dma_out_left_reg[10]  2
.latch \u4_u0_dma_out_left_reg[10]_in \u4_u0_dma_out_left_reg[10]  2
.latch \u4_u1_dma_out_left_reg[10]_in \u4_u1_dma_out_left_reg[10]  2
.latch \u4_u2_dma_out_left_reg[10]_in \u4_u2_dma_out_left_reg[10]  2
.latch \u5_wb_data_o_reg[30]_in \u5_wb_data_o_reg[30]  2
.latch \u5_wb_data_o_reg[31]_in \u5_wb_data_o_reg[31]  2
.latch \u1_u3_idin_reg[17]_in \u1_u3_idin_reg[17]  2
.latch \u0_u0_state_reg[9]_in \u0_u0_state_reg[9]  2
.latch \u5_wb_data_o_reg[27]_in \u5_wb_data_o_reg[27]  2
.latch \u5_wb_data_o_reg[29]_in \u5_wb_data_o_reg[29]  2
.latch \u4_u3_int_stat_reg[3]_in \u4_u3_int_stat_reg[3]  2
.latch \u4_u0_int_stat_reg[3]_in \u4_u0_int_stat_reg[3]  2
.latch \u4_u1_int_stat_reg[3]_in \u4_u1_int_stat_reg[3]  2
.latch u0_u0_T1_st_3_0_mS_reg_in u0_u0_T1_st_3_0_mS_reg  2
.latch \u5_wb_data_o_reg[11]_in \u5_wb_data_o_reg[11]  2
.latch \u5_wb_data_o_reg[9]_in \u5_wb_data_o_reg[9]  2
.latch \u0_u0_chirp_cnt_reg[0]_in \u0_u0_chirp_cnt_reg[0]  2
.latch \u5_wb_data_o_reg[12]_in \u5_wb_data_o_reg[12]  2
.latch \u4_u0_int_stat_reg[6]_in \u4_u0_int_stat_reg[6]  2
.latch \u0_u0_state_reg[4]_in \u0_u0_state_reg[4]  2
.latch \u4_u2_uc_bsel_reg[0]_in \u4_u2_uc_bsel_reg[0]  2
.latch \u4_u2_uc_bsel_reg[1]_in \u4_u2_uc_bsel_reg[1]  2
.latch \u4_u2_uc_dpd_reg[0]_in \u4_u2_uc_dpd_reg[0]  2
.latch \u4_u2_int_stat_reg[3]_in \u4_u2_int_stat_reg[3]  2
.latch \u0_u0_state_reg[3]_in \u0_u0_state_reg[3]  2
.latch \u5_wb_data_o_reg[10]_in \u5_wb_data_o_reg[10]  2
.latch \u4_u2_uc_dpd_reg[1]_in \u4_u2_uc_dpd_reg[1]  2
.latch u1_u0_data_valid0_reg_in u1_u0_data_valid0_reg  2
.latch u0_u0_XcvSelect_reg_in u0_u0_XcvSelect_reg  2
.latch \u0_u0_OpMode_reg[1]_in \u0_u0_OpMode_reg[1]  2
.latch \u4_int_srcb_reg[8]_in \u4_int_srcb_reg[8]  2
.latch \u4_u3_dma_out_left_reg[9]_in \u4_u3_dma_out_left_reg[9]  2
.latch \u4_u0_dma_out_left_reg[9]_in \u4_u0_dma_out_left_reg[9]  2
.latch \u4_u1_dma_out_left_reg[9]_in \u4_u1_dma_out_left_reg[9]  2
.latch \u4_u2_dma_out_left_reg[9]_in \u4_u2_dma_out_left_reg[9]  2
.latch \u1_u3_this_dpid_reg[0]_in \u1_u3_this_dpid_reg[0]  2
.latch \u1_u3_next_dpid_reg[1]_in \u1_u3_next_dpid_reg[1]  2
.latch \u0_u0_state_reg[10]_in \u0_u0_state_reg[10]  2
.latch \u0_u0_OpMode_reg[0]_in \u0_u0_OpMode_reg[0]  2
.latch \u4_int_srcb_reg[7]_in \u4_int_srcb_reg[7]  2
.latch \u4_int_srcb_reg[1]_in \u4_int_srcb_reg[1]  2
.latch \u5_wb_data_o_reg[13]_in \u5_wb_data_o_reg[13]  2
.latch \u5_wb_data_o_reg[15]_in \u5_wb_data_o_reg[15]  2
.latch \u4_u1_int_stat_reg[6]_in \u4_u1_int_stat_reg[6]  2
.latch \u4_u0_int_stat_reg[1]_in \u4_u0_int_stat_reg[1]  2
.latch \u4_u3_uc_bsel_reg[0]_in \u4_u3_uc_bsel_reg[0]  2
.latch \u4_u3_uc_bsel_reg[1]_in \u4_u3_uc_bsel_reg[1]  2
.latch \u4_u3_uc_dpd_reg[0]_in \u4_u3_uc_dpd_reg[0]  2
.latch \u0_u0_state_reg[6]_in \u0_u0_state_reg[6]  2
.latch u1_u3_buf1_set_reg_in u1_u3_buf1_set_reg  2
.latch \u1_u3_adr_reg[0]_in \u1_u3_adr_reg[0]  2
.latch \u1_u3_adr_reg[1]_in \u1_u3_adr_reg[1]  2
.latch \u1_u3_adr_reg[2]_in \u1_u3_adr_reg[2]  2
.latch \u1_u3_adr_reg[12]_in \u1_u3_adr_reg[12]  2
.latch \u1_u3_adr_reg[13]_in \u1_u3_adr_reg[13]  2
.latch \u1_u3_adr_reg[14]_in \u1_u3_adr_reg[14]  2
.latch \u1_u3_adr_reg[15]_in \u1_u3_adr_reg[15]  2
.latch \u1_u3_adr_reg[16]_in \u1_u3_adr_reg[16]  2
.latch \u1_u3_adr_reg[3]_in \u1_u3_adr_reg[3]  2
.latch \u1_u3_adr_reg[4]_in \u1_u3_adr_reg[4]  2
.latch \u1_u3_adr_reg[5]_in \u1_u3_adr_reg[5]  2
.latch \u1_u3_adr_reg[6]_in \u1_u3_adr_reg[6]  2
.latch \u1_u3_adr_reg[7]_in \u1_u3_adr_reg[7]  2
.latch \u1_u3_adr_reg[8]_in \u1_u3_adr_reg[8]  2
.latch \u1_u3_adr_reg[9]_in \u1_u3_adr_reg[9]  2
.latch \u1_u3_adr_reg[10]_in \u1_u3_adr_reg[10]  2
.latch \u1_u3_adr_reg[11]_in \u1_u3_adr_reg[11]  2
.latch \u4_u3_uc_dpd_reg[1]_in \u4_u3_uc_dpd_reg[1]  2
.latch u4_intb_reg_in u4_intb_reg  2
.latch \u1_u3_this_dpid_reg[1]_in \u1_u3_this_dpid_reg[1]  2
.latch \u1_u0_token0_reg[6]_in \u1_u0_token0_reg[6]  2
.latch u1_u2_send_data_r_reg_in u1_u2_send_data_r_reg  2
.latch \u0_u0_state_reg[5]_in \u0_u0_state_reg[5]  2
.latch u4_inta_reg_in u4_inta_reg  2
.latch \u0_u0_state_reg[14]_in \u0_u0_state_reg[14]  2
.latch \u4_u0_csr0_reg[2]_in \u4_u0_csr0_reg[2]  2
.latch \u4_u0_csr0_reg[4]_in \u4_u0_csr0_reg[4]  2
.latch \u4_u0_csr1_reg[1]_in \u4_u0_csr1_reg[1]  2
.latch \u4_u0_csr1_reg[2]_in \u4_u0_csr1_reg[2]  2
.latch \u4_u0_csr1_reg[3]_in \u4_u0_csr1_reg[3]  2
.latch \u4_u1_csr0_reg[2]_in \u4_u1_csr0_reg[2]  2
.latch \u4_u1_csr0_reg[5]_in \u4_u1_csr0_reg[5]  2
.latch \u4_u1_csr0_reg[9]_in \u4_u1_csr0_reg[9]  2
.latch \u4_u1_csr1_reg[10]_in \u4_u1_csr1_reg[10]  2
.latch \u4_u2_csr0_reg[0]_in \u4_u2_csr0_reg[0]  2
.latch \u4_u2_csr0_reg[2]_in \u4_u2_csr0_reg[2]  2
.latch \u4_u2_csr0_reg[6]_in \u4_u2_csr0_reg[6]  2
.latch \u4_u2_csr0_reg[9]_in \u4_u2_csr0_reg[9]  2
.latch \u4_u2_int_stat_reg[1]_in \u4_u2_int_stat_reg[1]  2
.latch \u4_u1_buf0_orig_reg[30]_in \u4_u1_buf0_orig_reg[30]  2
.latch \u4_u1_int_stat_reg[1]_in \u4_u1_int_stat_reg[1]  2
.latch u0_u0_usb_suspend_reg_in u0_u0_usb_suspend_reg  2
.latch \u1_u0_token0_reg[0]_in \u1_u0_token0_reg[0]  2
.latch \u1_u0_token0_reg[1]_in \u1_u0_token0_reg[1]  2
.latch \u1_u0_token0_reg[3]_in \u1_u0_token0_reg[3]  2
.latch \u1_u0_token0_reg[4]_in \u1_u0_token0_reg[4]  2
.latch \u1_u0_token0_reg[5]_in \u1_u0_token0_reg[5]  2
.latch \u1_u0_token0_reg[7]_in \u1_u0_token0_reg[7]  2
.latch \u0_u0_state_reg[7]_in \u0_u0_state_reg[7]  2
.latch \u0_u0_state_reg[2]_in \u0_u0_state_reg[2]  2
.latch u1_u3_buf0_set_reg_in u1_u3_buf0_set_reg  2
.latch \u4_u2_int_stat_reg[6]_in \u4_u2_int_stat_reg[6]  2
.latch \u1_u0_token0_reg[2]_in \u1_u0_token0_reg[2]  2
.latch \u0_u0_state_reg[8]_in \u0_u0_state_reg[8]  2
.latch \u4_u3_csr1_reg[2]_in \u4_u3_csr1_reg[2]  2
.latch u4_u3_ots_stop_reg_in u4_u3_ots_stop_reg  2
.latch \u4_u0_buf0_orig_reg[7]_in \u4_u0_buf0_orig_reg[7]  2
.latch \u4_u1_csr1_reg[3]_in \u4_u1_csr1_reg[3]  2
.latch \u4_u0_buf0_orig_reg[8]_in \u4_u0_buf0_orig_reg[8]  2
.latch \u4_u2_buf0_orig_reg[27]_in \u4_u2_buf0_orig_reg[27]  2
.latch \u4_u2_buf0_orig_reg[28]_in \u4_u2_buf0_orig_reg[28]  2
.latch \u1_u0_pid_reg[6]_in \u1_u0_pid_reg[6]  2
.latch \u4_dout_reg[22]_in \u4_dout_reg[22]  2
.latch \u4_dout_reg[23]_in \u4_dout_reg[23]  2
.latch \u4_dout_reg[7]_in \u4_dout_reg[7]  2
.latch \u4_u2_buf0_orig_reg[14]_in \u4_u2_buf0_orig_reg[14]  2
.latch \u4_u1_buf0_orig_reg[13]_in \u4_u1_buf0_orig_reg[13]  2
.latch \u4_u2_buf0_orig_reg[1]_in \u4_u2_buf0_orig_reg[1]  2
.latch \u4_u1_buf0_orig_reg[0]_in \u4_u1_buf0_orig_reg[0]  2
.latch \u4_u2_buf0_orig_reg[23]_in \u4_u2_buf0_orig_reg[23]  2
.latch \u4_u0_buf0_orig_reg[4]_in \u4_u0_buf0_orig_reg[4]  2
.latch \u4_funct_adr_reg[5]_in \u4_funct_adr_reg[5]  2
.latch \u4_funct_adr_reg[3]_in \u4_funct_adr_reg[3]  2
.latch \u4_u3_csr1_reg[6]_in \u4_u3_csr1_reg[6]  2
.latch \u4_u2_buf0_orig_reg[16]_in \u4_u2_buf0_orig_reg[16]  2
.latch \u4_dout_reg[8]_in \u4_dout_reg[8]  2
.latch \u4_u0_buf0_orig_reg[6]_in \u4_u0_buf0_orig_reg[6]  2
.latch \u4_u3_csr1_reg[10]_in \u4_u3_csr1_reg[10]  2
.latch \u4_u0_buf0_orig_reg[31]_in \u4_u0_buf0_orig_reg[31]  2
.latch \u4_u1_csr0_reg[8]_in \u4_u1_csr0_reg[8]  2
.latch \u4_u0_buf0_orig_reg[20]_in \u4_u0_buf0_orig_reg[20]  2
.latch \u4_u1_csr1_reg[1]_in \u4_u1_csr1_reg[1]  2
.latch \u1_u0_pid_reg[7]_in \u1_u0_pid_reg[7]  2
.latch \u4_u1_csr1_reg[11]_in \u4_u1_csr1_reg[11]  2
.latch \u4_u3_csr0_reg[7]_in \u4_u3_csr0_reg[7]  2
.latch \u4_u0_buf0_orig_reg[28]_in \u4_u0_buf0_orig_reg[28]  2
.latch \u4_u1_csr0_reg[6]_in \u4_u1_csr0_reg[6]  2
.latch \u4_u1_csr0_reg[12]_in \u4_u1_csr0_reg[12]  2
.latch \u4_u2_buf0_orig_reg[10]_in \u4_u2_buf0_orig_reg[10]  2
.latch \u4_u2_buf0_orig_reg[12]_in \u4_u2_buf0_orig_reg[12]  2
.latch \u4_u0_buf0_orig_reg[22]_in \u4_u0_buf0_orig_reg[22]  2
.latch \u1_u2_state_reg[6]_in \u1_u2_state_reg[6]  2
.latch \u4_u0_buf0_orig_reg[26]_in \u4_u0_buf0_orig_reg[26]  2
.latch \u1_u2_state_reg[1]_in \u1_u2_state_reg[1]  2
.latch \u1_u2_state_reg[5]_in \u1_u2_state_reg[5]  2
.latch \u4_u1_csr0_reg[1]_in \u4_u1_csr0_reg[1]  2
.latch \u4_u0_buf0_orig_reg[24]_in \u4_u0_buf0_orig_reg[24]  2
.latch \u4_funct_adr_reg[0]_in \u4_funct_adr_reg[0]  2
.latch \u4_funct_adr_reg[1]_in \u4_funct_adr_reg[1]  2
.latch \u4_funct_adr_reg[2]_in \u4_funct_adr_reg[2]  2
.latch \u4_funct_adr_reg[4]_in \u4_funct_adr_reg[4]  2
.latch \u4_funct_adr_reg[6]_in \u4_funct_adr_reg[6]  2
.latch u1_u3_out_to_small_r_reg_in u1_u3_out_to_small_r_reg  2
.latch u4_u2_ots_stop_reg_in u4_u2_ots_stop_reg  2
.latch u1_u2_mack_r_reg_in u1_u2_mack_r_reg  2
.latch \u4_u3_csr0_reg[10]_in \u4_u3_csr0_reg[10]  2
.latch \u4_u3_csr0_reg[12]_in \u4_u3_csr0_reg[12]  2
.latch \u4_u3_csr0_reg[1]_in \u4_u3_csr0_reg[1]  2
.latch \u4_u3_csr0_reg[2]_in \u4_u3_csr0_reg[2]  2
.latch \u4_u3_csr0_reg[4]_in \u4_u3_csr0_reg[4]  2
.latch \u4_u3_csr0_reg[5]_in \u4_u3_csr0_reg[5]  2
.latch \u4_u3_csr0_reg[6]_in \u4_u3_csr0_reg[6]  2
.latch \u4_u3_csr0_reg[8]_in \u4_u3_csr0_reg[8]  2
.latch \u4_u3_csr0_reg[9]_in \u4_u3_csr0_reg[9]  2
.latch \u4_u3_csr1_reg[0]_in \u4_u3_csr1_reg[0]  2
.latch \u4_u3_csr1_reg[11]_in \u4_u3_csr1_reg[11]  2
.latch \u4_u3_csr1_reg[12]_in \u4_u3_csr1_reg[12]  2
.latch \u4_u3_csr1_reg[1]_in \u4_u3_csr1_reg[1]  2
.latch \u4_u3_csr1_reg[3]_in \u4_u3_csr1_reg[3]  2
.latch \u4_u3_csr1_reg[4]_in \u4_u3_csr1_reg[4]  2
.latch \u4_u3_csr1_reg[5]_in \u4_u3_csr1_reg[5]  2
.latch \u4_u3_csr1_reg[9]_in \u4_u3_csr1_reg[9]  2
.latch \u4_u0_csr0_reg[10]_in \u4_u0_csr0_reg[10]  2
.latch \u4_u0_csr0_reg[12]_in \u4_u0_csr0_reg[12]  2
.latch \u4_u0_csr0_reg[6]_in \u4_u0_csr0_reg[6]  2
.latch \u4_u0_csr1_reg[0]_in \u4_u0_csr1_reg[0]  2
.latch \u4_u0_csr1_reg[5]_in \u4_u0_csr1_reg[5]  2
.latch \u4_u0_csr1_reg[9]_in \u4_u0_csr1_reg[9]  2
.latch u4_u0_ots_stop_reg_in u4_u0_ots_stop_reg  2
.latch \u4_u1_csr0_reg[0]_in \u4_u1_csr0_reg[0]  2
.latch \u4_u1_csr0_reg[10]_in \u4_u1_csr0_reg[10]  2
.latch \u4_u1_csr0_reg[11]_in \u4_u1_csr0_reg[11]  2
.latch \u4_u1_csr0_reg[4]_in \u4_u1_csr0_reg[4]  2
.latch \u4_u1_csr0_reg[7]_in \u4_u1_csr0_reg[7]  2
.latch \u4_u1_csr1_reg[0]_in \u4_u1_csr1_reg[0]  2
.latch \u4_u1_csr1_reg[12]_in \u4_u1_csr1_reg[12]  2
.latch \u4_u1_csr1_reg[2]_in \u4_u1_csr1_reg[2]  2
.latch \u4_u1_csr1_reg[4]_in \u4_u1_csr1_reg[4]  2
.latch \u4_u1_csr1_reg[5]_in \u4_u1_csr1_reg[5]  2
.latch \u4_u1_csr1_reg[6]_in \u4_u1_csr1_reg[6]  2
.latch \u4_u1_csr1_reg[9]_in \u4_u1_csr1_reg[9]  2
.latch u4_u1_ots_stop_reg_in u4_u1_ots_stop_reg  2
.latch \u4_u2_csr0_reg[10]_in \u4_u2_csr0_reg[10]  2
.latch \u4_u2_csr0_reg[12]_in \u4_u2_csr0_reg[12]  2
.latch \u4_u2_csr0_reg[4]_in \u4_u2_csr0_reg[4]  2
.latch \u4_u2_csr0_reg[7]_in \u4_u2_csr0_reg[7]  2
.latch \u4_u2_csr1_reg[0]_in \u4_u2_csr1_reg[0]  2
.latch \u4_u2_csr1_reg[11]_in \u4_u2_csr1_reg[11]  2
.latch \u4_u2_csr1_reg[1]_in \u4_u2_csr1_reg[1]  2
.latch \u4_u2_csr1_reg[3]_in \u4_u2_csr1_reg[3]  2
.latch \u4_u2_csr1_reg[6]_in \u4_u2_csr1_reg[6]  2
.latch \u4_u2_csr1_reg[5]_in \u4_u2_csr1_reg[5]  2
.latch \u4_u3_buf0_orig_reg[0]_in \u4_u3_buf0_orig_reg[0]  2
.latch \u4_u3_buf0_orig_reg[12]_in \u4_u3_buf0_orig_reg[12]  2
.latch \u4_u3_buf0_orig_reg[14]_in \u4_u3_buf0_orig_reg[14]  2
.latch \u4_u3_buf0_orig_reg[15]_in \u4_u3_buf0_orig_reg[15]  2
.latch \u4_u3_buf0_orig_reg[16]_in \u4_u3_buf0_orig_reg[16]  2
.latch \u4_u3_buf0_orig_reg[21]_in \u4_u3_buf0_orig_reg[21]  2
.latch \u4_u3_buf0_orig_reg[22]_in \u4_u3_buf0_orig_reg[22]  2
.latch \u4_u3_buf0_orig_reg[23]_in \u4_u3_buf0_orig_reg[23]  2
.latch \u4_u3_buf0_orig_reg[24]_in \u4_u3_buf0_orig_reg[24]  2
.latch \u4_u3_buf0_orig_reg[26]_in \u4_u3_buf0_orig_reg[26]  2
.latch \u4_u3_buf0_orig_reg[28]_in \u4_u3_buf0_orig_reg[28]  2
.latch \u4_u3_buf0_orig_reg[30]_in \u4_u3_buf0_orig_reg[30]  2
.latch \u4_u3_buf0_orig_reg[31]_in \u4_u3_buf0_orig_reg[31]  2
.latch \u4_u3_buf0_orig_reg[5]_in \u4_u3_buf0_orig_reg[5]  2
.latch \u4_u3_buf0_orig_reg[8]_in \u4_u3_buf0_orig_reg[8]  2
.latch \u4_u3_csr1_reg[8]_in \u4_u3_csr1_reg[8]  2
.latch \u4_u3_int_stat_reg[1]_in \u4_u3_int_stat_reg[1]  2
.latch \u4_u0_buf0_orig_reg[10]_in \u4_u0_buf0_orig_reg[10]  2
.latch \u4_u0_buf0_orig_reg[11]_in \u4_u0_buf0_orig_reg[11]  2
.latch \u4_u0_buf0_orig_reg[12]_in \u4_u0_buf0_orig_reg[12]  2
.latch \u4_u0_buf0_orig_reg[14]_in \u4_u0_buf0_orig_reg[14]  2
.latch \u4_u0_buf0_orig_reg[16]_in \u4_u0_buf0_orig_reg[16]  2
.latch \u4_u0_buf0_orig_reg[18]_in \u4_u0_buf0_orig_reg[18]  2
.latch \u4_u0_buf0_orig_reg[1]_in \u4_u0_buf0_orig_reg[1]  2
.latch \u4_u0_buf0_orig_reg[21]_in \u4_u0_buf0_orig_reg[21]  2
.latch \u4_u0_buf0_orig_reg[23]_in \u4_u0_buf0_orig_reg[23]  2
.latch \u4_u0_buf0_orig_reg[25]_in \u4_u0_buf0_orig_reg[25]  2
.latch \u4_u0_buf0_orig_reg[27]_in \u4_u0_buf0_orig_reg[27]  2
.latch \u4_u0_buf0_orig_reg[29]_in \u4_u0_buf0_orig_reg[29]  2
.latch \u4_u0_buf0_orig_reg[2]_in \u4_u0_buf0_orig_reg[2]  2
.latch \u4_u0_buf0_orig_reg[30]_in \u4_u0_buf0_orig_reg[30]  2
.latch \u4_u0_buf0_orig_reg[3]_in \u4_u0_buf0_orig_reg[3]  2
.latch \u4_u0_buf0_orig_reg[5]_in \u4_u0_buf0_orig_reg[5]  2
.latch \u4_u0_buf0_orig_reg[9]_in \u4_u0_buf0_orig_reg[9]  2
.latch \u4_u3_buf0_orig_reg[9]_in \u4_u3_buf0_orig_reg[9]  2
.latch \u4_u0_csr1_reg[8]_in \u4_u0_csr1_reg[8]  2
.latch \u4_u1_buf0_orig_reg[10]_in \u4_u1_buf0_orig_reg[10]  2
.latch \u4_u1_buf0_orig_reg[11]_in \u4_u1_buf0_orig_reg[11]  2
.latch \u4_u1_buf0_orig_reg[12]_in \u4_u1_buf0_orig_reg[12]  2
.latch \u4_u1_buf0_orig_reg[14]_in \u4_u1_buf0_orig_reg[14]  2
.latch \u4_u1_buf0_orig_reg[15]_in \u4_u1_buf0_orig_reg[15]  2
.latch \u4_u1_buf0_orig_reg[16]_in \u4_u1_buf0_orig_reg[16]  2
.latch \u4_u1_buf0_orig_reg[18]_in \u4_u1_buf0_orig_reg[18]  2
.latch \u4_u1_buf0_orig_reg[19]_in \u4_u1_buf0_orig_reg[19]  2
.latch \u4_u1_buf0_orig_reg[1]_in \u4_u1_buf0_orig_reg[1]  2
.latch \u4_u1_buf0_orig_reg[21]_in \u4_u1_buf0_orig_reg[21]  2
.latch \u4_u1_buf0_orig_reg[22]_in \u4_u1_buf0_orig_reg[22]  2
.latch \u4_u1_buf0_orig_reg[23]_in \u4_u1_buf0_orig_reg[23]  2
.latch \u4_u1_buf0_orig_reg[25]_in \u4_u1_buf0_orig_reg[25]  2
.latch \u4_u1_buf0_orig_reg[26]_in \u4_u1_buf0_orig_reg[26]  2
.latch \u4_u1_buf0_orig_reg[27]_in \u4_u1_buf0_orig_reg[27]  2
.latch \u4_u1_buf0_orig_reg[2]_in \u4_u1_buf0_orig_reg[2]  2
.latch \u4_u1_buf0_orig_reg[29]_in \u4_u1_buf0_orig_reg[29]  2
.latch \u4_u1_buf0_orig_reg[3]_in \u4_u1_buf0_orig_reg[3]  2
.latch \u4_u1_buf0_orig_reg[4]_in \u4_u1_buf0_orig_reg[4]  2
.latch \u4_u1_buf0_orig_reg[5]_in \u4_u1_buf0_orig_reg[5]  2
.latch \u4_u1_buf0_orig_reg[7]_in \u4_u1_buf0_orig_reg[7]  2
.latch \u4_u1_csr1_reg[8]_in \u4_u1_csr1_reg[8]  2
.latch \u4_u2_buf0_orig_reg[0]_in \u4_u2_buf0_orig_reg[0]  2
.latch \u4_u2_buf0_orig_reg[11]_in \u4_u2_buf0_orig_reg[11]  2
.latch \u4_u2_buf0_orig_reg[13]_in \u4_u2_buf0_orig_reg[13]  2
.latch \u4_u2_buf0_orig_reg[15]_in \u4_u2_buf0_orig_reg[15]  2
.latch \u4_u2_buf0_orig_reg[17]_in \u4_u2_buf0_orig_reg[17]  2
.latch \u4_u2_buf0_orig_reg[18]_in \u4_u2_buf0_orig_reg[18]  2
.latch \u4_u2_buf0_orig_reg[19]_in \u4_u2_buf0_orig_reg[19]  2
.latch \u4_u2_buf0_orig_reg[20]_in \u4_u2_buf0_orig_reg[20]  2
.latch \u4_u2_buf0_orig_reg[21]_in \u4_u2_buf0_orig_reg[21]  2
.latch \u4_u2_buf0_orig_reg[22]_in \u4_u2_buf0_orig_reg[22]  2
.latch \u4_u2_buf0_orig_reg[24]_in \u4_u2_buf0_orig_reg[24]  2
.latch \u4_u2_buf0_orig_reg[25]_in \u4_u2_buf0_orig_reg[25]  2
.latch \u4_u2_buf0_orig_reg[26]_in \u4_u2_buf0_orig_reg[26]  2
.latch \u4_u2_buf0_orig_reg[2]_in \u4_u2_buf0_orig_reg[2]  2
.latch \u4_u2_buf0_orig_reg[31]_in \u4_u2_buf0_orig_reg[31]  2
.latch \u4_u2_buf0_orig_reg[4]_in \u4_u2_buf0_orig_reg[4]  2
.latch \u4_u2_buf0_orig_reg[7]_in \u4_u2_buf0_orig_reg[7]  2
.latch \u4_u2_buf0_orig_reg[9]_in \u4_u2_buf0_orig_reg[9]  2
.latch \u4_u2_csr1_reg[8]_in \u4_u2_csr1_reg[8]  2
.latch \u5_wb_data_o_reg[14]_in \u5_wb_data_o_reg[14]  2
.latch \u1_u0_pid_reg[0]_in \u1_u0_pid_reg[0]  2
.latch \u1_u0_pid_reg[1]_in \u1_u0_pid_reg[1]  2
.latch \u1_u0_pid_reg[2]_in \u1_u0_pid_reg[2]  2
.latch \u1_u0_pid_reg[4]_in \u1_u0_pid_reg[4]  2
.latch \u1_u0_pid_reg[5]_in \u1_u0_pid_reg[5]  2
.latch \u4_u2_buf0_orig_reg[29]_in \u4_u2_buf0_orig_reg[29]  2
.latch u1_u0_token_valid_str1_reg_in u1_u0_token_valid_str1_reg  2
.latch u4_match_r1_reg_in u4_match_r1_reg  2
.latch \u4_u0_csr0_reg[0]_in \u4_u0_csr0_reg[0]  2
.latch \u1_u0_pid_reg[3]_in \u1_u0_pid_reg[3]  2
.latch \u4_u3_csr0_reg[0]_in \u4_u3_csr0_reg[0]  2
.latch \u4_u1_buf0_orig_reg[31]_in \u4_u1_buf0_orig_reg[31]  2
.latch \u4_u0_buf0_orig_reg[13]_in \u4_u0_buf0_orig_reg[13]  2
.latch \u4_u1_buf0_orig_reg[9]_in \u4_u1_buf0_orig_reg[9]  2
.latch \u4_u0_buf0_orig_reg[19]_in \u4_u0_buf0_orig_reg[19]  2
.latch \u4_u2_csr1_reg[9]_in \u4_u2_csr1_reg[9]  2
.latch \u4_u3_csr0_reg[11]_in \u4_u3_csr0_reg[11]  2
.latch \u4_u1_buf0_orig_reg[6]_in \u4_u1_buf0_orig_reg[6]  2
.latch \u4_u1_buf0_orig_reg[8]_in \u4_u1_buf0_orig_reg[8]  2
.latch \u4_u0_buf0_orig_reg[15]_in \u4_u0_buf0_orig_reg[15]  2
.latch \u4_u0_buf0_orig_reg[17]_in \u4_u0_buf0_orig_reg[17]  2
.latch \u4_u1_buf0_orig_reg[17]_in \u4_u1_buf0_orig_reg[17]  2
.latch \u4_u1_buf0_orig_reg[28]_in \u4_u1_buf0_orig_reg[28]  2
.latch u1_u2_wr_done_reg_in u1_u2_wr_done_reg  2
.latch u1_u2_idma_done_reg_in u1_u2_idma_done_reg  2
.latch \u4_u0_csr1_reg[10]_in \u4_u0_csr1_reg[10]  2
.latch \u4_u2_csr1_reg[4]_in \u4_u2_csr1_reg[4]  2
.latch \u4_u0_buf0_orig_reg[0]_in \u4_u0_buf0_orig_reg[0]  2
.latch \u4_u2_csr1_reg[2]_in \u4_u2_csr1_reg[2]  2
.latch \u4_u0_csr1_reg[11]_in \u4_u0_csr1_reg[11]  2
.latch \u4_u0_csr1_reg[12]_in \u4_u0_csr1_reg[12]  2
.latch \u4_u2_csr0_reg[5]_in \u4_u2_csr0_reg[5]  2
.latch \u4_u2_csr1_reg[12]_in \u4_u2_csr1_reg[12]  2
.latch \u4_u0_csr1_reg[4]_in \u4_u0_csr1_reg[4]  2
.latch \u4_u2_csr1_reg[10]_in \u4_u2_csr1_reg[10]  2
.latch \u4_u0_csr1_reg[6]_in \u4_u0_csr1_reg[6]  2
.latch \u4_u3_buf0_orig_reg[3]_in \u4_u3_buf0_orig_reg[3]  2
.latch \u4_u1_buf0_orig_reg[24]_in \u4_u1_buf0_orig_reg[24]  2
.latch \u4_u2_csr0_reg[8]_in \u4_u2_csr0_reg[8]  2
.latch \u4_u2_buf0_orig_reg[30]_in \u4_u2_buf0_orig_reg[30]  2
.latch \u4_u0_csr0_reg[9]_in \u4_u0_csr0_reg[9]  2
.latch \u4_u0_csr0_reg[11]_in \u4_u0_csr0_reg[11]  2
.latch \u4_u3_buf0_orig_reg[29]_in \u4_u3_buf0_orig_reg[29]  2
.latch \u4_u0_csr0_reg[8]_in \u4_u0_csr0_reg[8]  2
.latch \u4_u2_csr0_reg[1]_in \u4_u2_csr0_reg[1]  2
.latch \u4_u0_csr0_reg[5]_in \u4_u0_csr0_reg[5]  2
.latch \u4_u2_csr0_reg[11]_in \u4_u2_csr0_reg[11]  2
.latch \u4_u0_csr0_reg[7]_in \u4_u0_csr0_reg[7]  2
.latch \u4_u3_buf0_orig_reg[25]_in \u4_u3_buf0_orig_reg[25]  2
.latch \u4_u1_buf0_orig_reg[20]_in \u4_u1_buf0_orig_reg[20]  2
.latch \u4_u0_csr0_reg[3]_in \u4_u0_csr0_reg[3]  2
.latch \u4_u2_buf0_orig_reg[6]_in \u4_u2_buf0_orig_reg[6]  2
.latch \u4_u2_buf0_orig_reg[8]_in \u4_u2_buf0_orig_reg[8]  2
.latch \u4_u0_csr0_reg[1]_in \u4_u0_csr0_reg[1]  2
.latch \u4_u2_buf0_orig_reg[5]_in \u4_u2_buf0_orig_reg[5]  2
.latch \u4_u2_buf0_orig_reg[3]_in \u4_u2_buf0_orig_reg[3]  2
.latch \u4_u3_buf0_orig_reg[20]_in \u4_u3_buf0_orig_reg[20]  2
.latch \u4_u3_buf0_orig_reg[18]_in \u4_u3_buf0_orig_reg[18]  2
.latch \u1_u0_token1_reg[6]_in \u1_u0_token1_reg[6]  2
.latch \u4_dout_reg[4]_in \u4_dout_reg[4]  2
.latch \u4_inta_msk_reg[8]_in \u4_inta_msk_reg[8]  2
.latch \u4_intb_msk_reg[3]_in \u4_intb_msk_reg[3]  2
.latch \u4_inta_msk_reg[2]_in \u4_inta_msk_reg[2]  2
.latch \u4_inta_msk_reg[4]_in \u4_inta_msk_reg[4]  2
.latch \u4_inta_msk_reg[0]_in \u4_inta_msk_reg[0]  2
.latch \u4_u3_buf0_orig_reg[1]_in \u4_u3_buf0_orig_reg[1]  2
.latch \u4_dout_reg[20]_in \u4_dout_reg[20]  2
.latch \u4_dout_reg[16]_in \u4_dout_reg[16]  2
.latch \u4_dout_reg[17]_in \u4_dout_reg[17]  2
.latch \u4_dout_reg[18]_in \u4_dout_reg[18]  2
.latch \u4_dout_reg[19]_in \u4_dout_reg[19]  2
.latch \u4_dout_reg[21]_in \u4_dout_reg[21]  2
.latch \u4_dout_reg[24]_in \u4_dout_reg[24]  2
.latch \u4_dout_reg[25]_in \u4_dout_reg[25]  2
.latch \u4_dout_reg[26]_in \u4_dout_reg[26]  2
.latch \u4_dout_reg[28]_in \u4_dout_reg[28]  2
.latch \u4_dout_reg[5]_in \u4_dout_reg[5]  2
.latch \u4_dout_reg[6]_in \u4_dout_reg[6]  2
.latch \u4_u3_buf0_orig_reg[17]_in \u4_u3_buf0_orig_reg[17]  2
.latch \u4_u3_dma_out_left_reg[8]_in \u4_u3_dma_out_left_reg[8]  2
.latch \u4_u0_dma_out_left_reg[8]_in \u4_u0_dma_out_left_reg[8]  2
.latch \u4_u1_dma_out_left_reg[8]_in \u4_u1_dma_out_left_reg[8]  2
.latch \u4_u2_dma_out_left_reg[8]_in \u4_u2_dma_out_left_reg[8]  2
.latch \u4_u1_csr0_reg[3]_in \u4_u1_csr0_reg[3]  2
.latch \u4_u3_buf0_orig_reg[11]_in \u4_u3_buf0_orig_reg[11]  2
.latch \u4_u3_buf0_orig_reg[13]_in \u4_u3_buf0_orig_reg[13]  2
.latch \u1_u0_token1_reg[0]_in \u1_u0_token1_reg[0]  2
.latch \u4_u3_int_stat_reg[6]_in \u4_u3_int_stat_reg[6]  2
.latch suspend_clr_wr_reg_in suspend_clr_wr_reg  2
.latch \u4_u3_buf0_orig_reg[10]_in \u4_u3_buf0_orig_reg[10]  2
.latch \u1_u0_token1_reg[1]_in \u1_u0_token1_reg[1]  2
.latch \u1_u0_token1_reg[2]_in \u1_u0_token1_reg[2]  2
.latch \u4_inta_msk_reg[1]_in \u4_inta_msk_reg[1]  2
.latch \u4_inta_msk_reg[3]_in \u4_inta_msk_reg[3]  2
.latch \u4_inta_msk_reg[5]_in \u4_inta_msk_reg[5]  2
.latch \u4_inta_msk_reg[6]_in \u4_inta_msk_reg[6]  2
.latch \u4_inta_msk_reg[7]_in \u4_inta_msk_reg[7]  2
.latch \u4_intb_msk_reg[0]_in \u4_intb_msk_reg[0]  2
.latch \u4_intb_msk_reg[1]_in \u4_intb_msk_reg[1]  2
.latch \u4_intb_msk_reg[2]_in \u4_intb_msk_reg[2]  2
.latch \u4_intb_msk_reg[4]_in \u4_intb_msk_reg[4]  2
.latch \u4_intb_msk_reg[5]_in \u4_intb_msk_reg[5]  2
.latch \u4_intb_msk_reg[6]_in \u4_intb_msk_reg[6]  2
.latch \u4_intb_msk_reg[8]_in \u4_intb_msk_reg[8]  2
.latch \u4_u3_buf0_orig_reg[19]_in \u4_u3_buf0_orig_reg[19]  2
.latch \u4_u3_buf0_orig_reg[4]_in \u4_u3_buf0_orig_reg[4]  2
.latch \u4_u3_buf0_orig_reg[7]_in \u4_u3_buf0_orig_reg[7]  2
.latch \u1_u0_token1_reg[3]_in \u1_u0_token1_reg[3]  2
.latch \u1_u0_token1_reg[4]_in \u1_u0_token1_reg[4]  2
.latch \u1_u0_token1_reg[5]_in \u1_u0_token1_reg[5]  2
.latch \u1_u0_token1_reg[7]_in \u1_u0_token1_reg[7]  2
.latch \u4_u3_csr0_reg[3]_in \u4_u3_csr0_reg[3]  2
.latch \u4_intb_msk_reg[7]_in \u4_intb_msk_reg[7]  2
.latch \u4_u0_dma_out_left_reg[11]_in \u4_u0_dma_out_left_reg[11]  2
.latch \u4_u1_dma_out_left_reg[11]_in \u4_u1_dma_out_left_reg[11]  2
.latch \u4_u2_csr0_reg[3]_in \u4_u2_csr0_reg[3]  2
.latch \u4_u3_buf0_orig_reg[6]_in \u4_u3_buf0_orig_reg[6]  2
.latch \u4_u3_buf0_orig_reg[2]_in \u4_u3_buf0_orig_reg[2]  2
.latch u0_u0_idle_long_reg_in u0_u0_idle_long_reg  2
.latch \u4_u3_buf0_orig_reg[27]_in \u4_u3_buf0_orig_reg[27]  2
.latch \u4_u3_ienb_reg[5]_in \u4_u3_ienb_reg[5]  2
.latch \u4_u3_iena_reg[3]_in \u4_u3_iena_reg[3]  2
.latch \u4_u1_iena_reg[4]_in \u4_u1_iena_reg[4]  2
.latch \u4_u3_ienb_reg[2]_in \u4_u3_ienb_reg[2]  2
.latch \u4_u3_ienb_reg[4]_in \u4_u3_ienb_reg[4]  2
.latch \u4_u1_iena_reg[5]_in \u4_u1_iena_reg[5]  2
.latch \u4_u3_iena_reg[4]_in \u4_u3_iena_reg[4]  2
.latch \u4_u3_ienb_reg[3]_in \u4_u3_ienb_reg[3]  2
.latch \u4_u3_ienb_reg[1]_in \u4_u3_ienb_reg[1]  2
.latch \u4_u3_iena_reg[5]_in \u4_u3_iena_reg[5]  2
.latch \u4_u3_ienb_reg[0]_in \u4_u3_ienb_reg[0]  2
.latch \u1_u3_new_size_reg[0]_in \u1_u3_new_size_reg[0]  2
.latch \u4_u1_iena_reg[0]_in \u4_u1_iena_reg[0]  2
.latch \u4_u0_csr1_reg[7]_in \u4_u0_csr1_reg[7]  2
.latch \u4_u3_csr1_reg[7]_in \u4_u3_csr1_reg[7]  2
.latch \u4_u1_iena_reg[1]_in \u4_u1_iena_reg[1]  2
.latch \u4_u3_iena_reg[1]_in \u4_u3_iena_reg[1]  2
.latch \u4_u1_iena_reg[3]_in \u4_u1_iena_reg[3]  2
.latch \u4_dout_reg[29]_in \u4_dout_reg[29]  2
.latch \u4_dout_reg[30]_in \u4_dout_reg[30]  2
.latch \u4_dout_reg[31]_in \u4_dout_reg[31]  2
.latch \u4_dout_reg[27]_in \u4_dout_reg[27]  2
.latch \u4_u1_csr1_reg[7]_in \u4_u1_csr1_reg[7]  2
.latch \u1_u2_state_reg[7]_in \u1_u2_state_reg[7]  2
.latch \u4_dout_reg[10]_in \u4_dout_reg[10]  2
.latch \u4_dout_reg[11]_in \u4_dout_reg[11]  2
.latch \u4_dout_reg[9]_in \u4_dout_reg[9]  2
.latch \u4_u2_iena_reg[1]_in \u4_u2_iena_reg[1]  2
.latch \u4_u2_iena_reg[3]_in \u4_u2_iena_reg[3]  2
.latch \u4_u2_iena_reg[5]_in \u4_u2_iena_reg[5]  2
.latch \u4_u2_ienb_reg[0]_in \u4_u2_ienb_reg[0]  2
.latch \u4_u2_ienb_reg[1]_in \u4_u2_ienb_reg[1]  2
.latch \u4_u2_ienb_reg[4]_in \u4_u2_ienb_reg[4]  2
.latch \u4_u2_ienb_reg[3]_in \u4_u2_ienb_reg[3]  2
.latch \u4_u3_iena_reg[0]_in \u4_u3_iena_reg[0]  2
.latch \u4_u3_iena_reg[2]_in \u4_u3_iena_reg[2]  2
.latch \u4_u0_iena_reg[1]_in \u4_u0_iena_reg[1]  2
.latch \u4_u0_iena_reg[2]_in \u4_u0_iena_reg[2]  2
.latch \u4_u0_iena_reg[3]_in \u4_u0_iena_reg[3]  2
.latch \u4_u0_iena_reg[5]_in \u4_u0_iena_reg[5]  2
.latch \u4_u0_ienb_reg[1]_in \u4_u0_ienb_reg[1]  2
.latch \u4_u0_ienb_reg[4]_in \u4_u0_ienb_reg[4]  2
.latch \u4_u0_ienb_reg[3]_in \u4_u0_ienb_reg[3]  2
.latch \u4_u1_iena_reg[2]_in \u4_u1_iena_reg[2]  2
.latch \u4_u1_ienb_reg[4]_in \u4_u1_ienb_reg[4]  2
.latch \u4_dout_reg[12]_in \u4_dout_reg[12]  2
.latch \u4_u0_ienb_reg[5]_in \u4_u0_ienb_reg[5]  2
.latch \u4_u1_ienb_reg[0]_in \u4_u1_ienb_reg[0]  2
.latch \u4_u0_ienb_reg[2]_in \u4_u0_ienb_reg[2]  2
.latch \u4_u0_iena_reg[4]_in \u4_u0_iena_reg[4]  2
.latch \u4_u0_ienb_reg[0]_in \u4_u0_ienb_reg[0]  2
.latch \u4_u3_dma_out_left_reg[11]_in \u4_u3_dma_out_left_reg[11]  2
.latch \u4_u2_dma_out_left_reg[11]_in \u4_u2_dma_out_left_reg[11]  2
.latch \u4_u2_iena_reg[0]_in \u4_u2_iena_reg[0]  2
.latch \u5_state_reg[3]_in \u5_state_reg[3]  2
.latch \u4_u1_ienb_reg[1]_in \u4_u1_ienb_reg[1]  2
.latch \u4_u2_ienb_reg[5]_in \u4_u2_ienb_reg[5]  2
.latch \u4_u0_iena_reg[0]_in \u4_u0_iena_reg[0]  2
.latch \u4_u2_ienb_reg[2]_in \u4_u2_ienb_reg[2]  2
.latch \u4_u2_iena_reg[2]_in \u4_u2_iena_reg[2]  2
.latch \u4_u2_iena_reg[4]_in \u4_u2_iena_reg[4]  2
.latch \u4_u1_ienb_reg[2]_in \u4_u1_ienb_reg[2]  2
.latch u1_u2_rx_data_done_r2_reg_in u1_u2_rx_data_done_r2_reg  2
.latch u1_u2_wr_done_r_reg_in u1_u2_wr_done_r_reg  2
.latch \u4_u1_ienb_reg[3]_in \u4_u1_ienb_reg[3]  2
.latch \u4_u1_ienb_reg[5]_in \u4_u1_ienb_reg[5]  2
.latch \u4_u2_csr1_reg[7]_in \u4_u2_csr1_reg[7]  2
.latch \u4_dout_reg[13]_in \u4_dout_reg[13]  2
.latch \u4_dout_reg[15]_in \u4_dout_reg[15]  2
.latch u1_u3_tx_data_to_reg_in u1_u3_tx_data_to_reg  2
.latch u1_u3_rx_ack_to_reg_in u1_u3_rx_ack_to_reg  2
.latch u1_u2_rx_data_done_r_reg_in u1_u2_rx_data_done_r_reg  2
.latch \u4_utmi_vend_ctrl_r_reg[2]_in \u4_utmi_vend_ctrl_r_reg[2]  2
.latch \u4_u1_dma_out_left_reg[7]_in \u4_u1_dma_out_left_reg[7]  2
.latch \u4_u1_buf0_orig_m3_reg[11]_in \u4_u1_buf0_orig_m3_reg[11]  2
.latch \u1_u1_state_reg[2]_in \u1_u1_state_reg[2]  2
.latch \u4_utmi_vend_ctrl_r_reg[1]_in \u4_utmi_vend_ctrl_r_reg[1]  2
.latch u4_int_src_re_reg_in u4_int_src_re_reg  2
.latch \u4_utmi_vend_ctrl_r_reg[0]_in \u4_utmi_vend_ctrl_r_reg[0]  2
.latch \u4_utmi_vend_ctrl_r_reg[3]_in \u4_utmi_vend_ctrl_r_reg[3]  2
.latch u1_u0_token_valid_r1_reg_in u1_u0_token_valid_r1_reg  2
.latch u4_utmi_vend_wr_r_reg_in u4_utmi_vend_wr_r_reg  2
.latch \u1_u1_state_reg[3]_in \u1_u1_state_reg[3]  2
.latch u4_u0_ep_match_r_reg_in u4_u0_ep_match_r_reg  2
.latch \u4_u3_dma_out_left_reg[7]_in \u4_u3_dma_out_left_reg[7]  2
.latch \u4_u0_dma_out_left_reg[7]_in \u4_u0_dma_out_left_reg[7]  2
.latch \u4_u2_dma_out_left_reg[7]_in \u4_u2_dma_out_left_reg[7]  2
.latch \u4_u0_buf0_orig_m3_reg[11]_in \u4_u0_buf0_orig_m3_reg[11]  2
.latch \u4_u0_buf0_orig_m3_reg[9]_in \u4_u0_buf0_orig_m3_reg[9]  2
.latch \u4_u2_buf0_orig_m3_reg[9]_in \u4_u2_buf0_orig_m3_reg[9]  2
.latch u4_u1_int_re_reg_in u4_u1_int_re_reg  2
.latch \u4_u0_buf0_orig_m3_reg[10]_in \u4_u0_buf0_orig_m3_reg[10]  2
.latch u4_u2_int_re_reg_in u4_u2_int_re_reg  2
.latch u4_u0_int_re_reg_in u4_u0_int_re_reg  2
.latch \u4_u2_buf0_orig_m3_reg[10]_in \u4_u2_buf0_orig_m3_reg[10]  2
.latch \u4_u3_dma_out_left_reg[6]_in \u4_u3_dma_out_left_reg[6]  2
.latch \u4_u0_dma_out_left_reg[6]_in \u4_u0_dma_out_left_reg[6]  2
.latch \u4_u1_dma_out_left_reg[6]_in \u4_u1_dma_out_left_reg[6]  2
.latch \u4_dout_reg[14]_in \u4_dout_reg[14]  2
.latch \u4_u2_dma_out_left_reg[6]_in \u4_u2_dma_out_left_reg[6]  2
.latch u4_u1_ep_match_r_reg_in u4_u1_ep_match_r_reg  2
.latch \u4_u3_buf0_orig_m3_reg[11]_in \u4_u3_buf0_orig_m3_reg[11]  2
.latch \u4_u2_buf0_orig_m3_reg[11]_in \u4_u2_buf0_orig_m3_reg[11]  2
.latch \u4_u0_dma_out_left_reg[5]_in \u4_u0_dma_out_left_reg[5]  2
.latch \u4_u3_dma_out_left_reg[5]_in \u4_u3_dma_out_left_reg[5]  2
.latch \u4_u1_dma_out_left_reg[5]_in \u4_u1_dma_out_left_reg[5]  2
.latch \u4_u2_dma_out_left_reg[5]_in \u4_u2_dma_out_left_reg[5]  2
.latch \u4_u1_buf0_orig_m3_reg[7]_in \u4_u1_buf0_orig_m3_reg[7]  2
.latch \u4_u1_buf0_orig_m3_reg[8]_in \u4_u1_buf0_orig_m3_reg[8]  2
.latch \u4_u1_buf0_orig_m3_reg[10]_in \u4_u1_buf0_orig_m3_reg[10]  2
.latch u0_u0_usb_attached_reg_in u0_u0_usb_attached_reg  2
.latch u1_u3_in_token_reg_in u1_u3_in_token_reg  2
.latch u4_u2_ep_match_r_reg_in u4_u2_ep_match_r_reg  2
.latch \u1_u3_tx_data_to_cnt_reg[4]_in \u1_u3_tx_data_to_cnt_reg[4]  2
.latch \u4_u0_buf0_orig_m3_reg[7]_in \u4_u0_buf0_orig_m3_reg[7]  2
.latch \u4_u0_buf0_orig_m3_reg[8]_in \u4_u0_buf0_orig_m3_reg[8]  2
.latch \u1_u3_tx_data_to_cnt_reg[6]_in \u1_u3_tx_data_to_cnt_reg[6]  2
.latch \u1_u3_tx_data_to_cnt_reg[2]_in \u1_u3_tx_data_to_cnt_reg[2]  2
.latch \u1_u3_tx_data_to_cnt_reg[1]_in \u1_u3_tx_data_to_cnt_reg[1]  2
.latch \u1_u3_tx_data_to_cnt_reg[0]_in \u1_u3_tx_data_to_cnt_reg[0]  2
.latch \u4_u3_buf0_orig_m3_reg[9]_in \u4_u3_buf0_orig_m3_reg[9]  2
.latch \u4_u1_buf0_orig_m3_reg[9]_in \u4_u1_buf0_orig_m3_reg[9]  2
.latch \u4_u3_buf0_orig_m3_reg[10]_in \u4_u3_buf0_orig_m3_reg[10]  2
.latch u1_u3_buf0_na_reg_in u1_u3_buf0_na_reg  2
.latch u1_u3_buf1_na_reg_in u1_u3_buf1_na_reg  2
.latch \u1_u3_tx_data_to_cnt_reg[3]_in \u1_u3_tx_data_to_cnt_reg[3]  2
.latch u4_u3_int_re_reg_in u4_u3_int_re_reg  2
.latch \u4_u0_buf0_orig_m3_reg[6]_in \u4_u0_buf0_orig_m3_reg[6]  2
.latch \u4_u2_buf0_orig_m3_reg[6]_in \u4_u2_buf0_orig_m3_reg[6]  2
.latch \u1_u3_tx_data_to_cnt_reg[7]_in \u1_u3_tx_data_to_cnt_reg[7]  2
.latch u4_u0_dma_req_in_hold_reg_in u4_u0_dma_req_in_hold_reg  2
.latch \u1_u3_tx_data_to_cnt_reg[5]_in \u1_u3_tx_data_to_cnt_reg[5]  2
.latch u0_u0_mode_hs_reg_in u0_u0_mode_hs_reg  2
.latch u4_u3_ep_match_r_reg_in u4_u3_ep_match_r_reg  2
.latch \u1_u3_idin_reg[22]_in \u1_u3_idin_reg[22]  2
.latch \u4_u1_buf0_orig_m3_reg[3]_in \u4_u1_buf0_orig_m3_reg[3]  2
.latch \u4_u3_buf0_orig_m3_reg[7]_in \u4_u3_buf0_orig_m3_reg[7]  2
.latch \u4_u2_buf0_orig_m3_reg[7]_in \u4_u2_buf0_orig_m3_reg[7]  2
.latch \u4_u3_buf0_orig_m3_reg[8]_in \u4_u3_buf0_orig_m3_reg[8]  2
.latch \u4_u2_buf0_orig_m3_reg[8]_in \u4_u2_buf0_orig_m3_reg[8]  2
.latch \u4_int_srca_reg[1]_in \u4_int_srca_reg[1]  2
.latch \u4_u1_buf0_orig_m3_reg[4]_in \u4_u1_buf0_orig_m3_reg[4]  2
.latch \u4_u1_buf0_orig_m3_reg[2]_in \u4_u1_buf0_orig_m3_reg[2]  2
.latch \u4_u1_buf0_orig_m3_reg[6]_in \u4_u1_buf0_orig_m3_reg[6]  2
.latch u4_u2_dma_req_in_hold_reg_in u4_u2_dma_req_in_hold_reg  2
.latch u4_u1_dma_req_in_hold_reg_in u4_u1_dma_req_in_hold_reg  2
.latch u1_u3_out_token_reg_in u1_u3_out_token_reg  2
.latch u1_u3_setup_token_reg_in u1_u3_setup_token_reg  2
.latch u0_u0_ls_idle_r_reg_in u0_u0_ls_idle_r_reg  2
.latch u1_u0_rx_active_r_reg_in u1_u0_rx_active_r_reg  2
.latch \u4_u0_buf0_orig_m3_reg[3]_in \u4_u0_buf0_orig_m3_reg[3]  2
.latch \u4_u3_dma_out_left_reg[4]_in \u4_u3_dma_out_left_reg[4]  2
.latch \u4_u0_dma_out_left_reg[4]_in \u4_u0_dma_out_left_reg[4]  2
.latch \u4_u1_dma_out_left_reg[4]_in \u4_u1_dma_out_left_reg[4]  2
.latch \u4_u2_dma_out_left_reg[4]_in \u4_u2_dma_out_left_reg[4]  2
.latch \u1_u3_rx_ack_to_cnt_reg[4]_in \u1_u3_rx_ack_to_cnt_reg[4]  2
.latch \u4_int_srca_reg[0]_in \u4_int_srca_reg[0]  2
.latch \u4_int_srca_reg[3]_in \u4_int_srca_reg[3]  2
.latch \u4_int_srca_reg[2]_in \u4_int_srca_reg[2]  2
.latch \u1_u3_rx_ack_to_cnt_reg[3]_in \u1_u3_rx_ack_to_cnt_reg[3]  2
.latch \u4_u0_buf0_orig_m3_reg[4]_in \u4_u0_buf0_orig_m3_reg[4]  2
.latch \u1_u3_rx_ack_to_cnt_reg[2]_in \u1_u3_rx_ack_to_cnt_reg[2]  2
.latch \u4_u0_buf0_orig_m3_reg[2]_in \u4_u0_buf0_orig_m3_reg[2]  2
.latch u1_u3_buf1_not_aloc_reg_in u1_u3_buf1_not_aloc_reg  2
.latch u1_u3_buf0_not_aloc_reg_in u1_u3_buf0_not_aloc_reg  2
.latch \u4_u0_buf0_orig_m3_reg[5]_in \u4_u0_buf0_orig_m3_reg[5]  2
.latch \u4_u1_buf0_orig_m3_reg[5]_in \u4_u1_buf0_orig_m3_reg[5]  2
.latch \u4_u3_buf0_orig_m3_reg[6]_in \u4_u3_buf0_orig_m3_reg[6]  2
.latch \u4_u2_buf0_orig_m3_reg[5]_in \u4_u2_buf0_orig_m3_reg[5]  2
.latch \u1_u3_rx_ack_to_cnt_reg[6]_in \u1_u3_rx_ack_to_cnt_reg[6]  2
.latch \u1_u3_rx_ack_to_cnt_reg[0]_in \u1_u3_rx_ack_to_cnt_reg[0]  2
.latch \u1_u3_rx_ack_to_cnt_reg[1]_in \u1_u3_rx_ack_to_cnt_reg[1]  2
.latch \u1_u3_rx_ack_to_cnt_reg[7]_in \u1_u3_rx_ack_to_cnt_reg[7]  2
.latch u4_u3_dma_req_in_hold_reg_in u4_u3_dma_req_in_hold_reg  2
.latch \u1_u3_rx_ack_to_cnt_reg[5]_in \u1_u3_rx_ack_to_cnt_reg[5]  2
.latch \u0_u0_idle_cnt1_next_reg[7]_in \u0_u0_idle_cnt1_next_reg[7]  2
.latch u4_pid_cs_err_r_reg_in u4_pid_cs_err_r_reg  2
.latch \u4_u3_buf0_orig_m3_reg[3]_in \u4_u3_buf0_orig_m3_reg[3]  2
.latch \u4_u2_buf0_orig_m3_reg[3]_in \u4_u2_buf0_orig_m3_reg[3]  2
.latch u1_u3_buf0_rl_reg_in u1_u3_buf0_rl_reg  2
.latch \u0_u0_idle_cnt1_next_reg[6]_in \u0_u0_idle_cnt1_next_reg[6]  2
.latch \u4_u3_dma_out_left_reg[3]_in \u4_u3_dma_out_left_reg[3]  2
.latch \u4_u0_dma_out_left_reg[3]_in \u4_u0_dma_out_left_reg[3]  2
.latch \u4_u1_dma_out_left_reg[3]_in \u4_u1_dma_out_left_reg[3]  2
.latch \u4_u2_dma_out_left_reg[3]_in \u4_u2_dma_out_left_reg[3]  2
.latch \u0_u0_idle_cnt1_next_reg[4]_in \u0_u0_idle_cnt1_next_reg[4]  2
.latch \u4_u3_buf0_orig_m3_reg[4]_in \u4_u3_buf0_orig_m3_reg[4]  2
.latch u0_u0_me_ps2_0_5_ms_reg_in u0_u0_me_ps2_0_5_ms_reg  2
.latch \u4_u2_buf0_orig_m3_reg[4]_in \u4_u2_buf0_orig_m3_reg[4]  2
.latch \u4_u2_buf0_orig_m3_reg[2]_in \u4_u2_buf0_orig_m3_reg[2]  2
.latch \u4_u3_buf0_orig_m3_reg[5]_in \u4_u3_buf0_orig_m3_reg[5]  2
.latch u4_u2_dma_req_out_hold_reg_in u4_u2_dma_req_out_hold_reg  2
.latch u4_u3_dma_req_out_hold_reg_in u4_u3_dma_req_out_hold_reg  2
.latch u4_u0_dma_req_out_hold_reg_in u4_u0_dma_req_out_hold_reg  2
.latch u4_u1_dma_req_out_hold_reg_in u4_u1_dma_req_out_hold_reg  2
.latch u1_u1_send_data_r2_reg_in u1_u1_send_data_r2_reg  2
.latch u4_usb_reset_r_reg_in u4_usb_reset_r_reg  2
.latch u0_u0_idle_cnt1_clr_reg_in u0_u0_idle_cnt1_clr_reg  2
.latch \u4_u3_buf0_orig_m3_reg[2]_in \u4_u3_buf0_orig_m3_reg[2]  2
.latch \u0_u0_idle_cnt1_next_reg[5]_in \u0_u0_idle_cnt1_next_reg[5]  2
.latch u1_u2_sizd_is_zero_reg_in u1_u2_sizd_is_zero_reg  2
.latch u4_rx_err_r_reg_in u4_rx_err_r_reg  2
.latch u0_drive_k_r_reg_in u0_drive_k_r_reg  2
.latch \u0_u0_idle_cnt1_next_reg[3]_in \u0_u0_idle_cnt1_next_reg[3]  2
.latch u4_u2_dma_ack_wr1_reg_in u4_u2_dma_ack_wr1_reg  2
.latch \u4_u1_dma_out_left_reg[2]_in \u4_u1_dma_out_left_reg[2]  2
.latch \u4_u0_dma_out_left_reg[2]_in \u4_u0_dma_out_left_reg[2]  2
.latch \u4_u3_dma_out_left_reg[2]_in \u4_u3_dma_out_left_reg[2]  2
.latch \u4_u2_dma_out_left_reg[2]_in \u4_u2_dma_out_left_reg[2]  2
.latch u4_u1_dma_ack_wr1_reg_in u4_u1_dma_ack_wr1_reg  2
.latch \u4_u2_dma_out_left_reg[1]_in \u4_u2_dma_out_left_reg[1]  2
.latch \u4_u1_dma_out_left_reg[1]_in \u4_u1_dma_out_left_reg[1]  2
.latch \u4_u0_dma_out_left_reg[1]_in \u4_u0_dma_out_left_reg[1]  2
.latch \u4_u3_dma_out_left_reg[1]_in \u4_u3_dma_out_left_reg[1]  2
.latch u4_u0_dma_ack_wr1_reg_in u4_u0_dma_ack_wr1_reg  2
.latch u4_u3_dma_ack_wr1_reg_in u4_u3_dma_ack_wr1_reg  2
.latch \u1_u2_rd_buf1_reg[19]_in \u1_u2_rd_buf1_reg[19]  2
.latch \u1_u2_rd_buf1_reg[1]_in \u1_u2_rd_buf1_reg[1]  2
.latch \u4_u0_buf0_orig_m3_reg[1]_in \u4_u0_buf0_orig_m3_reg[1]  2
.latch \u4_u3_buf0_orig_m3_reg[1]_in \u4_u3_buf0_orig_m3_reg[1]  2
.latch \u4_u2_buf0_orig_m3_reg[1]_in \u4_u2_buf0_orig_m3_reg[1]  2
.latch u1_u3_pid_OUT_r_reg_in u1_u3_pid_OUT_r_reg  2
.latch u4_u2_set_r_reg_in u4_u2_set_r_reg  2
.latch u1_u3_pid_IN_r_reg_in u1_u3_pid_IN_r_reg  2
.latch u4_u0_set_r_reg_in u4_u0_set_r_reg  2
.latch u4_u1_set_r_reg_in u4_u1_set_r_reg  2
.latch \u1_u2_rd_buf1_reg[31]_in \u1_u2_rd_buf1_reg[31]  2
.latch \u1_u2_rd_buf1_reg[30]_in \u1_u2_rd_buf1_reg[30]  2
.latch \u1_u2_rd_buf1_reg[7]_in \u1_u2_rd_buf1_reg[7]  2
.latch \u1_u2_rd_buf1_reg[24]_in \u1_u2_rd_buf1_reg[24]  2
.latch \u1_u2_rd_buf1_reg[21]_in \u1_u2_rd_buf1_reg[21]  2
.latch u0_u0_usb_reset_reg_in u0_u0_usb_reset_reg  2
.latch u1_u2_dtmp_sel_r_reg_in u1_u2_dtmp_sel_r_reg  2
.latch u1_u3_pid_SETUP_r_reg_in u1_u3_pid_SETUP_r_reg  2
.latch u1_u3_rx_ack_to_clr_reg_in u1_u3_rx_ack_to_clr_reg  2
.latch u1_u3_pid_PING_r_reg_in u1_u3_pid_PING_r_reg  2
.latch u4_u2_r2_reg_in u4_u2_r2_reg  2
.latch \u1_u2_rd_buf1_reg[26]_in \u1_u2_rd_buf1_reg[26]  2
.latch \u1_u2_rd_buf1_reg[27]_in \u1_u2_rd_buf1_reg[27]  2
.latch \u1_u2_rd_buf1_reg[3]_in \u1_u2_rd_buf1_reg[3]  2
.latch \u1_u2_rd_buf1_reg[0]_in \u1_u2_rd_buf1_reg[0]  2
.latch \u1_u2_rd_buf1_reg[12]_in \u1_u2_rd_buf1_reg[12]  2
.latch \u1_u2_rd_buf1_reg[2]_in \u1_u2_rd_buf1_reg[2]  2
.latch \u1_u2_rd_buf1_reg[8]_in \u1_u2_rd_buf1_reg[8]  2
.latch \u1_u2_rd_buf1_reg[18]_in \u1_u2_rd_buf1_reg[18]  2
.latch \u1_u2_rd_buf1_reg[28]_in \u1_u2_rd_buf1_reg[28]  2
.latch \u1_u2_rd_buf1_reg[14]_in \u1_u2_rd_buf1_reg[14]  2
.latch u4_u3_set_r_reg_in u4_u3_set_r_reg  2
.latch \u1_u2_rd_buf1_reg[6]_in \u1_u2_rd_buf1_reg[6]  2
.latch \u1_u2_rd_buf1_reg[5]_in \u1_u2_rd_buf1_reg[5]  2
.latch \u1_u2_rd_buf1_reg[9]_in \u1_u2_rd_buf1_reg[9]  2
.latch \u1_u2_rd_buf1_reg[20]_in \u1_u2_rd_buf1_reg[20]  2
.latch \u1_u2_rd_buf1_reg[22]_in \u1_u2_rd_buf1_reg[22]  2
.latch \u1_u2_rd_buf1_reg[15]_in \u1_u2_rd_buf1_reg[15]  2
.latch \u1_u2_rd_buf1_reg[23]_in \u1_u2_rd_buf1_reg[23]  2
.latch \u1_u2_rd_buf1_reg[25]_in \u1_u2_rd_buf1_reg[25]  2
.latch \u1_u2_rd_buf1_reg[17]_in \u1_u2_rd_buf1_reg[17]  2
.latch u4_u3_r2_reg_in u4_u3_r2_reg  2
.latch \u1_u2_rd_buf1_reg[16]_in \u1_u2_rd_buf1_reg[16]  2
.latch \u1_u2_rd_buf1_reg[4]_in \u1_u2_rd_buf1_reg[4]  2
.latch u4_u0_r2_reg_in u4_u0_r2_reg  2
.latch u4_u1_r2_reg_in u4_u1_r2_reg  2
.latch \u1_u2_rd_buf1_reg[29]_in \u1_u2_rd_buf1_reg[29]  2
.latch \u1_u2_rd_buf1_reg[10]_in \u1_u2_rd_buf1_reg[10]  2
.latch u4_u1_intb_reg_in u4_u1_intb_reg  2
.latch u4_u2_intb_reg_in u4_u2_intb_reg  2
.latch u4_u0_intb_reg_in u4_u0_intb_reg  2
.latch \u1_u2_rd_buf1_reg[11]_in \u1_u2_rd_buf1_reg[11]  2
.latch \u1_u2_rd_buf1_reg[13]_in \u1_u2_rd_buf1_reg[13]  2
.latch u4_u0_inta_reg_in u4_u0_inta_reg  2
.latch u4_u1_inta_reg_in u4_u1_inta_reg  2
.latch u4_u2_inta_reg_in u4_u2_inta_reg  2
.latch u4_u3_inta_reg_in u4_u3_inta_reg  2
.latch u4_u3_intb_reg_in u4_u3_intb_reg  2
.latch u0_u0_me_ps_2_5_us_reg_in u0_u0_me_ps_2_5_us_reg  2
.latch \u4_u3_dma_out_left_reg[0]_in \u4_u3_dma_out_left_reg[0]  2
.latch \u4_u2_dma_out_left_reg[0]_in \u4_u2_dma_out_left_reg[0]  2
.latch \u4_u0_dma_out_left_reg[0]_in \u4_u0_dma_out_left_reg[0]  2
.latch u1_u1_send_data_r_reg_in u1_u1_send_data_r_reg  2
.latch u0_rx_active_reg_in u0_rx_active_reg  2
.latch u0_rx_err_reg_in u0_rx_err_reg  2
.latch u0_rx_valid_reg_in u0_rx_valid_reg  2
.latch u0_u0_ls_se0_r_reg_in u0_u0_ls_se0_r_reg  2
.latch \u4_u1_dma_out_left_reg[0]_in \u4_u1_dma_out_left_reg[0]  2
.latch \u0_u0_idle_cnt1_next_reg[2]_in \u0_u0_idle_cnt1_next_reg[2]  2
.latch \u1_u2_rd_buf0_reg[2]_in \u1_u2_rd_buf0_reg[2]  2
.latch \u1_u2_rd_buf0_reg[31]_in \u1_u2_rd_buf0_reg[31]  2
.latch \u1_u2_rd_buf0_reg[28]_in \u1_u2_rd_buf0_reg[28]  2
.latch \u1_u2_rd_buf0_reg[6]_in \u1_u2_rd_buf0_reg[6]  2
.latch \u1_u2_rd_buf0_reg[23]_in \u1_u2_rd_buf0_reg[23]  2
.latch \u4_u1_buf0_orig_m3_reg[1]_in \u4_u1_buf0_orig_m3_reg[1]  2
.latch \u1_u2_rd_buf0_reg[19]_in \u1_u2_rd_buf0_reg[19]  2
.latch \u1_u2_rd_buf0_reg[24]_in \u1_u2_rd_buf0_reg[24]  2
.latch \u1_u2_rd_buf0_reg[18]_in \u1_u2_rd_buf0_reg[18]  2
.latch \u1_u2_rd_buf0_reg[10]_in \u1_u2_rd_buf0_reg[10]  2
.latch \u1_u2_rd_buf0_reg[4]_in \u1_u2_rd_buf0_reg[4]  2
.latch \u1_u2_rd_buf0_reg[30]_in \u1_u2_rd_buf0_reg[30]  2
.latch \u1_u2_rd_buf0_reg[27]_in \u1_u2_rd_buf0_reg[27]  2
.latch \u1_u2_rd_buf0_reg[3]_in \u1_u2_rd_buf0_reg[3]  2
.latch \u1_u2_rd_buf0_reg[5]_in \u1_u2_rd_buf0_reg[5]  2
.latch \u1_u2_rd_buf0_reg[8]_in \u1_u2_rd_buf0_reg[8]  2
.latch \u1_u2_rd_buf0_reg[26]_in \u1_u2_rd_buf0_reg[26]  2
.latch \u1_u2_rd_buf0_reg[14]_in \u1_u2_rd_buf0_reg[14]  2
.latch \u1_u2_rd_buf0_reg[0]_in \u1_u2_rd_buf0_reg[0]  2
.latch \u1_u2_rd_buf0_reg[1]_in \u1_u2_rd_buf0_reg[1]  2
.latch \u1_u2_rd_buf0_reg[29]_in \u1_u2_rd_buf0_reg[29]  2
.latch \u1_u2_rd_buf0_reg[9]_in \u1_u2_rd_buf0_reg[9]  2
.latch \u1_u2_rd_buf0_reg[21]_in \u1_u2_rd_buf0_reg[21]  2
.latch \u1_u2_rd_buf0_reg[20]_in \u1_u2_rd_buf0_reg[20]  2
.latch \u1_u2_rd_buf0_reg[16]_in \u1_u2_rd_buf0_reg[16]  2
.latch \u1_u2_rd_buf0_reg[17]_in \u1_u2_rd_buf0_reg[17]  2
.latch \u1_u2_rd_buf0_reg[7]_in \u1_u2_rd_buf0_reg[7]  2
.latch \u1_u2_rd_buf0_reg[22]_in \u1_u2_rd_buf0_reg[22]  2
.latch \u1_u2_rd_buf0_reg[13]_in \u1_u2_rd_buf0_reg[13]  2
.latch \u1_u2_rd_buf0_reg[25]_in \u1_u2_rd_buf0_reg[25]  2
.latch \u1_u2_rd_buf0_reg[12]_in \u1_u2_rd_buf0_reg[12]  2
.latch \u1_u2_rd_buf0_reg[15]_in \u1_u2_rd_buf0_reg[15]  2
.latch \u1_u2_rd_buf0_reg[11]_in \u1_u2_rd_buf0_reg[11]  2
.latch u0_u0_ps_cnt_clr_reg_in u0_u0_ps_cnt_clr_reg  2
.latch \u1_u3_idin_reg[31]_in \u1_u3_idin_reg[31]  2
.latch u0_u0_drive_k_reg_in u0_u0_drive_k_reg  2
.latch u0_u0_ls_j_r_reg_in u0_u0_ls_j_r_reg  2
.latch u1_u2_mwe_reg_in u1_u2_mwe_reg  2
.latch u0_u0_chirp_cnt_is_6_reg_in u0_u0_chirp_cnt_is_6_reg  2
.latch u1_hms_clk_reg_in u1_hms_clk_reg  2
.latch \u1_u3_idin_reg[28]_in \u1_u3_idin_reg[28]  2
.latch \u0_u0_idle_cnt1_next_reg[1]_in \u0_u0_idle_cnt1_next_reg[1]  2
.latch u0_u0_ls_k_r_reg_in u0_u0_ls_k_r_reg  2
.latch u4_suspend_r1_reg_in u4_suspend_r1_reg  2
.latch u4_attach_r1_reg_in u4_attach_r1_reg  2
.latch \u0_u0_state_reg[0]_in \u0_u0_state_reg[0]  2
.latch \u4_u1_buf0_orig_m3_reg[0]_in \u4_u1_buf0_orig_m3_reg[0]  2
.latch u4_u1_r5_reg_in u4_u1_r5_reg  2
.latch u4_suspend_r_reg_in u4_suspend_r_reg  2
.latch \u4_utmi_vend_stat_r_reg[5]_in \u4_utmi_vend_stat_r_reg[5]  2
.latch \u4_utmi_vend_stat_r_reg[2]_in \u4_utmi_vend_stat_r_reg[2]  2
.latch u0_u0_resume_req_s_reg_in u0_u0_resume_req_s_reg  2
.latch \u4_utmi_vend_stat_r_reg[1]_in \u4_utmi_vend_stat_r_reg[1]  2
.latch \u4_utmi_vend_stat_r_reg[7]_in \u4_utmi_vend_stat_r_reg[7]  2
.latch \u4_utmi_vend_stat_r_reg[4]_in \u4_utmi_vend_stat_r_reg[4]  2
.latch \u4_utmi_vend_stat_r_reg[0]_in \u4_utmi_vend_stat_r_reg[0]  2
.latch u5_wb_req_s1_reg_in u5_wb_req_s1_reg  2
.latch u4_u1_dma_ack_clr1_reg_in u4_u1_dma_ack_clr1_reg  2
.latch u4_u0_r5_reg_in u4_u0_r5_reg  2
.latch u4_u0_dma_ack_clr1_reg_in u4_u0_dma_ack_clr1_reg  2
.latch u0_tx_ready_reg_in u0_tx_ready_reg  2
.latch \u4_utmi_vend_stat_r_reg[6]_in \u4_utmi_vend_stat_r_reg[6]  2
.latch u4_u2_dma_ack_clr1_reg_in u4_u2_dma_ack_clr1_reg  2
.latch u1_u3_uc_dpd_set_reg_in u1_u3_uc_dpd_set_reg  2
.latch u4_u3_dma_ack_clr1_reg_in u4_u3_dma_ack_clr1_reg  2
.latch u4_u2_r5_reg_in u4_u2_r5_reg  2
.latch u1_u3_uc_bsel_set_reg_in u1_u3_uc_bsel_set_reg  2
.latch u4_u3_r5_reg_in u4_u3_r5_reg  2
.latch \u4_utmi_vend_stat_r_reg[3]_in \u4_utmi_vend_stat_r_reg[3]  2
.latch susp_o_reg_in susp_o_reg  2
.latch \u4_u0_buf0_orig_m3_reg[0]_in \u4_u0_buf0_orig_m3_reg[0]  2
.latch \u4_u2_buf0_orig_m3_reg[0]_in \u4_u2_buf0_orig_m3_reg[0]  2
.latch \u4_u3_buf0_orig_m3_reg[0]_in \u4_u3_buf0_orig_m3_reg[0]  2
.latch \u0_u0_idle_cnt1_next_reg[0]_in \u0_u0_idle_cnt1_next_reg[0]  2
.latch \u4_utmi_vend_ctrl_reg[3]_in \u4_utmi_vend_ctrl_reg[3]  2
.latch u4_utmi_vend_wr_reg_in u4_utmi_vend_wr_reg  2
.latch \u4_utmi_vend_ctrl_reg[0]_in \u4_utmi_vend_ctrl_reg[0]  2
.latch \u1_u2_rx_data_st_r_reg[4]_in \u1_u2_rx_data_st_r_reg[4]  2
.latch \u4_utmi_vend_ctrl_reg[2]_in \u4_utmi_vend_ctrl_reg[2]  2
.latch \u1_u2_rx_data_st_r_reg[7]_in \u1_u2_rx_data_st_r_reg[7]  2
.latch \u1_u2_rx_data_st_r_reg[0]_in \u1_u2_rx_data_st_r_reg[0]  2
.latch \u1_u2_rx_data_st_r_reg[2]_in \u1_u2_rx_data_st_r_reg[2]  2
.latch \u1_u2_rx_data_st_r_reg[3]_in \u1_u2_rx_data_st_r_reg[3]  2
.latch \u4_utmi_vend_ctrl_reg[1]_in \u4_utmi_vend_ctrl_reg[1]  2
.latch \u1_u2_rx_data_st_r_reg[1]_in \u1_u2_rx_data_st_r_reg[1]  2
.latch \u1_u2_rx_data_st_r_reg[5]_in \u1_u2_rx_data_st_r_reg[5]  2
.latch \u1_u2_rx_data_st_r_reg[6]_in \u1_u2_rx_data_st_r_reg[6]  2
.latch \VStatus_r_reg[5]_in \VStatus_r_reg[5]  2
.latch \VStatus_r_reg[1]_in \VStatus_r_reg[1]  2
.latch \VStatus_r_reg[3]_in \VStatus_r_reg[3]  2
.latch \u0_rx_data_reg[2]_in \u0_rx_data_reg[2]  2
.latch \VStatus_r_reg[2]_in \VStatus_r_reg[2]  2
.latch u0_u0_resume_req_s1_reg_in u0_u0_resume_req_s1_reg  2
.latch \u0_rx_data_reg[7]_in \u0_rx_data_reg[7]  2
.latch u4_attach_r_reg_in u4_attach_r_reg  2
.latch \u0_rx_data_reg[3]_in \u0_rx_data_reg[3]  2
.latch u4_u3_r4_reg_in u4_u3_r4_reg  2
.latch u1_u3_out_to_small_reg_in u1_u3_out_to_small_reg  2
.latch u4_u1_r4_reg_in u4_u1_r4_reg  2
.latch \LineState_r_reg[0]_in \LineState_r_reg[0]  2
.latch \VStatus_r_reg[4]_in \VStatus_r_reg[4]  2
.latch \u0_rx_data_reg[0]_in \u0_rx_data_reg[0]  2
.latch u4_u0_r4_reg_in u4_u0_r4_reg  2
.latch \u0_rx_data_reg[5]_in \u0_rx_data_reg[5]  2
.latch \VStatus_r_reg[7]_in \VStatus_r_reg[7]  2
.latch \u0_u0_line_state_r_reg[1]_in \u0_u0_line_state_r_reg[1]  2
.latch \u0_rx_data_reg[6]_in \u0_rx_data_reg[6]  2
.latch \u0_u0_line_state_r_reg[0]_in \u0_u0_line_state_r_reg[0]  2
.latch \u0_rx_data_reg[4]_in \u0_rx_data_reg[4]  2
.latch \u0_rx_data_reg[1]_in \u0_rx_data_reg[1]  2
.latch \LineState_r_reg[1]_in \LineState_r_reg[1]  2
.latch u4_u2_r4_reg_in u4_u2_r4_reg  2
.latch \VStatus_r_reg[6]_in \VStatus_r_reg[6]  2
.latch \VStatus_r_reg[0]_in \VStatus_r_reg[0]  2

.names [1995]
 0
.names [1996]
 1
.names [1996] sram_re_o
1 1
.names [1995] dma_req_o[4]
1 1
.names [1995] dma_req_o[5]
1 1
.names [1995] dma_req_o[6]
1 1
.names [1995] dma_req_o[7]
1 1
.names [1995] dma_req_o[8]
1 1
.names [1995] dma_req_o[9]
1 1
.names [1995] dma_req_o[10]
1 1
.names [1995] dma_req_o[11]
1 1
.names [1995] dma_req_o[12]
1 1
.names [1995] dma_req_o[13]
1 1
.names [1995] dma_req_o[14]
1 1
.names [1995] dma_req_o[15]
1 1
.names \u0_DataOut_reg[3] DataOut_pad_o[3]
1 1
.names \u0_DataOut_reg[7] DataOut_pad_o[7]
1 1
.names [2014] [2257] [2227] \u0_DataOut_reg[3]_in
00- 1
--0 1
.names [2015] [2257] [2233] \u0_DataOut_reg[7]_in
00- 1
--0 1
.names [2018] [2198] [2328] [2014]
01- 1
1-1 1
.names [2021] [2200] [2328] [2015]
01- 1
1-1 1
.names \u0_DataOut_reg[2] DataOut_pad_o[2]
1 1
.names \u0_DataOut_reg[6] DataOut_pad_o[6]
1 1
.names [2022] [2027] [2018]
01 1
10 1
.names [2023] [2257] [2226] \u0_DataOut_reg[2]_in
00- 1
--0 1
.names [2024] [2257] [2231] \u0_DataOut_reg[6]_in
00- 1
--0 1
.names [2025] [2027] [2021]
01 1
10 1
.names [2025] [2022]
0 1
.names [2027] [2197] [2328] [2023]
01- 1
1-1 1
.names [2328] [2027] [2159] [2024]
00- 1
--0 1
.names \u1_u3_token_pid_sel_reg[0] [2025]
0 1
.names [2611] [2029] [11023] [2725] [11024] [12680] \
 \u1_u3_token_pid_sel_reg[0]_in
000--- 1
---000 1
.names \u1_u3_token_pid_sel_reg[1] [2027]
0 1
.names [2030] [3243] [2572] \u1_u3_token_pid_sel_reg[1]_in
00- 1
--0 1
.names [2031] [3597] [4148] [2029]
11- 0
--1 0
.names [2032] [11023] [2030]
00 0
.names [2032] [2031]
0 1
.names [2036] [2033] [8959] [2032]
111 0
.names u1_u3_no_bufs0_reg [2033]
1 1
.names \u1_u3_idin_reg[13] [2034]
1 1
.names [2043] [13072] [2102] \u1_u3_idin_reg[13]_in
111 0
.names u1_u3_no_bufs1_reg [2036]
1 1
.names [9561] [13658] [2054] [4270] u1_u3_no_bufs0_reg_in
1111 0
.names \u1_u1_crc16_reg[15] [2038]
1 1
.names \u1_u1_crc16_reg[1] [2039]
0 1
.names \u1_u3_idin_reg[14] [2040]
1 1
.names [2056] [8810] u1_u3_no_bufs1_reg_in
00 0
.names u1_u3_buffer_done_reg [2042]
1 1
.names [14284] [2043]
0 1
.names [2070] [10117] [6207] \u1_u1_crc16_reg[1]_in
111 0
.names [2065] [13594] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[14]_in
01- 1
1-1 1
.names \u1_u1_crc16_reg[0] [2046]
0 1
.names \u1_u3_idin_reg[12] [2047]
1 1
.names \u1_u3_idin_reg[16] [2048]
1 1
.names \u1_u3_idin_reg[10] [2049]
1 1
.names [2066] [10117] [6206] \u1_u1_crc16_reg[15]_in
111 0
.names \u0_DataOut_reg[4] DataOut_pad_o[4]
1 1
.names \u1_u3_idin_reg[15] [2052]
1 1
.names \u1_u3_idin_reg[11] [2053]
1 1
.names [8261] [2072] [11573] [2054]
111 0
.names [2072] [2081] [9036] u1_u3_buffer_done_reg_in
01- 1
1-1 1
.names [2072] [4011] [8261] [2056]
01- 1
1-1 1
.names [2099] [14019] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[10]_in
01- 1
1-1 1
.names [2100] [13921] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[12]_in
01- 1
1-1 1
.names [2101] [14247] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[16]_in
01- 1
1-1 1
.names \u0_DataOut_reg[1] DataOut_pad_o[1]
1 1
.names \u0_DataOut_reg[0] DataOut_pad_o[0]
1 1
.names \u1_u3_idin_reg[9] [2062]
1 1
.names [10117] [2080] [6202] \u1_u1_crc16_reg[0]_in
111 0
.names \u1_u3_idin_reg[6] [2064]
1 1
.names [4858] [2109] [2065]
01 1
10 1
.names [6759] [14763] [2066]
11 0
.names [2228] [2079] \u0_DataOut_reg[4]_in
11 0
.names [2111] u1_u3_out_to_small_reg_in [13067] \u1_u3_idin_reg[15]_in
00- 1
--0 1
.names [14433] [13654] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[11]_in
01- 1
1-1 1
.names [6759] [14303] [2070]
11 0
.names [2224] [2106] \u0_DataOut_reg[1]_in
11 0
.names u1_u3_buffer_full_reg [2072]
1 1
.names \u1_u1_crc16_reg[8] [2073]
0 1
.names \u0_DataOut_reg[5] DataOut_pad_o[5]
1 1
.names \u1_u3_idin_reg[8] [2075]
1 1
.names \u1_u3_idin_reg[5] [2076]
1 1
.names [2229] [2103] \u0_DataOut_reg[0]_in
11 0
.names [2117] [13628] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[9]_in
01- 1
1-1 1
.names [2112] [2225] [2079]
00 1
.names [6759] [2113] [2080]
11 0
.names u1_u3_buffer_empty_reg [2081]
1 1
.names \u1_u3_idin_reg[7] [2082]
1 1
.names \u1_u2_adr_cw_reg[11] [2083]
1 1
.names \u1_u2_adr_cw_reg[13] [2084]
1 1
.names \u1_u2_adr_cw_reg[14] [2085]
1 1
.names \u1_u2_adr_cw_reg[5] [2086]
1 1
.names \u1_u2_adr_cw_reg[6] [2087]
1 1
.names \u1_u2_adr_cw_reg[7] [2088]
1 1
.names \u1_u2_adr_cw_reg[8] [2089]
1 1
.names \u1_u2_adr_cw_reg[0] [2090]
1 1
.names \u1_u2_adr_cw_reg[3] [2091]
1 1
.names \u1_u2_adr_cw_reg[2] [2092]
1 1
.names \u1_u2_adr_cw_reg[4] [2093]
1 1
.names \u1_u2_adr_cw_reg[10] [2094]
1 1
.names \u1_u2_adr_cw_reg[12] [2095]
1 1
.names \u1_u2_adr_cw_reg[1] [2096]
1 1
.names \u1_u2_adr_cw_reg[9] [2097]
1 1
.names [2140] [13526] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[6]_in
01- 1
1-1 1
.names [2357] [2138] [2099]
01 1
10 1
.names [2466] [2139] [2100]
01 1
10 1
.names [4743] [2137] [2101]
01 1
10 1
.names [14290] [2195] [2489] [2419] [2102]
1111 0
.names [2160] [2190] [2223] [2103]
00- 1
--0 1
.names [2162] [2204] [2230] \u0_DataOut_reg[5]_in
00- 1
--0 1
.names [2134] [10117] \u1_u1_crc16_reg[8]_in
11 0
.names [2143] [2225] [2106]
00 1
.names [2164] [13505] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[8]_in
01- 1
1-1 1
.names [2191] [2142] u1_u3_buffer_full_reg_in
00 0
.names [14359] [2324] [2141] [2109]
00- 1
--0 1
.names [2166] [14051] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[5]_in
01- 1
1-1 1
.names [4859] [2165] [2111]
01 1
10 1
.names [2161] [2257] [2112]
00 1
.names [10362] [2170] [2113]
01 1
10 1
.names \u1_u3_idin_reg[4] [2114]
1 1
.names u0_TxValid_reg TxValid_pad_o
1 1
.names [2183] [13990] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[7]_in
01- 1
1-1 1
.names [2298] [2181] [2117]
01 1
10 1
.names [2168] [3393] u1_u3_buffer_empty_reg_in
00 1
.names [2144] [4490] \u1_u2_adr_cw_reg[0]_in
11 0
.names [13330] [5774] [2145] \u1_u2_adr_cw_reg[10]_in
00- 1
--0 1
.names [13330] [5514] [2146] \u1_u2_adr_cw_reg[11]_in
00- 1
--0 1
.names [13330] [5776] [2147] \u1_u2_adr_cw_reg[12]_in
00- 1
--0 1
.names [13330] [5777] [2148] \u1_u2_adr_cw_reg[13]_in
00- 1
--0 1
.names [13330] [5778] [2149] \u1_u2_adr_cw_reg[14]_in
00- 1
--0 1
.names [13330] [5518] [2150] \u1_u2_adr_cw_reg[1]_in
00- 1
--0 1
.names [13330] [5519] [2151] \u1_u2_adr_cw_reg[2]_in
00- 1
--0 1
.names [13330] [5520] [2152] \u1_u2_adr_cw_reg[3]_in
00- 1
--0 1
.names [13330] [5782] [2153] \u1_u2_adr_cw_reg[4]_in
00- 1
--0 1
.names [13330] [5783] [2154] \u1_u2_adr_cw_reg[5]_in
00- 1
--0 1
.names [13330] [5784] [2155] \u1_u2_adr_cw_reg[6]_in
00- 1
--0 1
.names [13330] [5785] [2156] \u1_u2_adr_cw_reg[7]_in
00- 1
--0 1
.names [13330] [5525] [2157] \u1_u2_adr_cw_reg[8]_in
00- 1
--0 1
.names [13330] [5787] [2158] \u1_u2_adr_cw_reg[9]_in
00- 1
--0 1
.names [7178] [13845] [7436] [2189] [2134]
11-- 0
--11 0
.names \u1_u1_crc16_reg[6] [2135]
0 1
.names \u1_u3_idin_reg[3] [2136]
1 1
.names [2245] [14632] [2185] [2137]
11- 0
--1 0
.names [14620] [14359] [2138]
11 0
.names [2180] [2236] [2139]
11 0
.names [2295] [2194] [2140]
01 1
10 1
.names [2203] [2420] [2388] [2141]
11- 0
--1 0
.names [2821] [3007] [2169] [2142]
11- 0
--1 0
.names [2196] [2207] [2257] [2143]
11- 0
--1 0
.names [14799] [8632] [13330] [2144]
111 0
.names [14799] [8283] [13330] [2145]
111 0
.names [14799] [7871] [13330] [2146]
111 0
.names [14799] [8593] [13330] [2147]
111 0
.names [14799] [8293] [13330] [2148]
111 0
.names [14799] [7282] [13330] [2149]
111 0
.names [14799] [8969] [13330] [2150]
111 0
.names [14799] [8852] [13330] [2151]
111 0
.names [14799] [8668] [13330] [2152]
111 0
.names [14799] [8683] [13330] [2153]
111 0
.names [14799] [8851] [13330] [2154]
111 0
.names [14799] [8680] [13330] [2155]
111 0
.names [14799] [8679] [13330] [2156]
111 0
.names [14799] [8630] [13330] [2157]
111 0
.names [14799] [9069] [13330] [2158]
111 0
.names [2199] [2328] [2159]
11 0
.names [2268] [7166] [2186] [2160]
11- 0
--1 0
.names [2252] [14681] [2187] [2161]
11- 0
--1 0
.names [2252] [14682] [2188] [2162]
11- 0
--1 0
.names [2218] [13523] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[4]_in
01- 1
1-1 1
.names [2297] [14633] [2164]
01 1
10 1
.names [2237] [14327] [2201] [2165]
11- 0
--1 0
.names [2331] [2220] [2166]
01 1
10 1
.names [2202] [12158] u0_TxValid_reg_in
11 1
.names [3632] [2208] [4013] [4491] [2168]
1111 0
.names [9945] [2239] [3002] [2744] [2169]
1111 0
.names [14572] [2232] [2270] [2170]
01- 1
1-1 1
.names \u1_u1_crc16_reg[2] [2171]
0 1
.names \u1_u1_crc16_reg[3] [2172]
0 1
.names \u1_u1_crc16_reg[4] [2173]
0 1
.names \u1_u1_crc16_reg[7] [2174]
1 1
.names \u1_u1_crc16_reg[9] [2175]
1 1
.names \u1_u1_state_reg[1] [2176]
1 1
.names \u1_u3_idin_reg[2] [2177]
1 1
.names \u1_u3_idin_reg[1] [2178]
1 1
.names [2206] [10117] \u1_u1_crc16_reg[6]_in
11 0
.names [14632] [2264] [2180]
11 0
.names [2240] [2274] [2242] [2181]
00- 1
--0 1
.names [2221] [4694] [9842] \u1_u3_idin_reg[3]_in
01- 1
1-1 1
.names [2296] [14327] [2183]
01 1
10 1
.names [2205] [2293] [2184]
00 0
.names [2236] [2368] [2335] [2185]
00- 1
--0 1
.names [2268] [2448] [2186]
00 1
.names [7168] [2238] [2187]
00 1
.names [7172] [2238] [2188]
00 1
.names [12676] [14607] [2189]
01 1
10 1
.names [2207] [2190]
0 1
.names [2239] [2530] [2191]
11 1
.names u1_u1_tx_valid_r_reg [2192]
1 1
.names \u1_u1_state_reg[0] [2193]
1 1
.names [14360] [2194]
0 1
.names [2244] [2254] [2294] [2195]
111 0
.names [2252] [14269] [2268] [6753] [2196]
11-- 0
--11 0
.names [2252] [14271] [2268] [5030] [2197]
11-- 0
--11 0
.names [2252] [14272] [2268] [4706] [2198]
11-- 0
--11 0
.names [2252] [14407] [2268] [5031] [2199]
11-- 0
--11 0
.names [2252] [14402] [2268] [4710] [2200]
11-- 0
--11 0
.names [14438] [2387] [2299] [2201]
00- 1
--0 1
.names [2234] [2406] [9521] [9587] [2202]
1111 0
.names [14620] [2358] [2326] [2203]
00- 1
--0 1
.names [2223] [2204]
0 1
.names [2242] [2308] [2205]
00 1
.names [7178] [13817] [7436] [2262] [2206]
11-- 0
--11 0
.names [2252] [7939] [2207]
00 0
.names [2251] [6874] [2208]
00 1
.names \u1_u1_crc16_reg[5] [2209]
0 1
.names \u1_u1_state_reg[4] [2210]
1 1
.names [9639] [2261] [12804] \u1_u1_state_reg[1]_in
11- 0
--1 0
.names [2243] [10117] \u1_u1_crc16_reg[2]_in
11 0
.names [2247] [10117] \u1_u1_crc16_reg[3]_in
11 0
.names [2248] [10117] \u1_u1_crc16_reg[4]_in
11 0
.names [2249] [10117] \u1_u1_crc16_reg[7]_in
11 0
.names [2250] [10117] \u1_u1_crc16_reg[9]_in
11 0
.names [2255] [4228] [9842] \u1_u3_idin_reg[2]_in
01- 1
1-1 1
.names [2360] [14300] [2218]
01 1
10 1
.names [9196] [9289] [2256] \u1_u3_idin_reg[1]_in
111 0
.names [2240] [2220]
0 1
.names [2329] [14319] [2221]
01 1
10 1
.names u1_u1_tx_valid_r1_reg u1_u1_tx_valid_r_reg_in
1 1
.names [2257] [2307] [2223]
00 1
.names [2257] [11651] DataOut_pad_o[1] [2224]
111 0
.names [2257] [2328] [2225]
00 1
.names [2257] [11651] DataOut_pad_o[2] [2226]
111 0
.names [2257] [11651] DataOut_pad_o[3] [2227]
111 0
.names [2257] [11651] DataOut_pad_o[4] [2228]
111 0
.names [2257] [11651] DataOut_pad_o[0] [2229]
111 0
.names [2257] [11651] DataOut_pad_o[5] [2230]
111 0
.names [2257] [11651] DataOut_pad_o[6] [2231]
111 0
.names [14572] [2232]
0 1
.names [2257] [11651] DataOut_pad_o[7] [2233]
111 0
.names u1_u1_tx_valid_r1_reg_in u0_drive_k_r_reg_in [2234]
00 1
.names [13165] [2275] [9825] [9828] \u1_u1_state_reg[0]_in
1111 0
.names [2260] [2326] [2236]
11 1
.names [2263] [2387] [2237]
00 1
.names [2268] [7939] [2238]
11 0
.names [2269] [2375] [2239]
11 1
.names [2254] [2240]
0 1
.names [9832] [2288] [12849] \u1_u1_state_reg[4]_in
11- 0
--1 0
.names [2290] [2309] [2292] [2242]
11- 0
--1 0
.names [7178] [13844] [7436] [2280] [2243]
11-- 0
--11 0
.names [2417] [2274] [2244]
00 1
.names [2273] [2368] [2245]
00 1
.names [2263] [2246]
0 1
.names [7178] [13977] [7436] [2282] [2247]
11-- 0
--11 0
.names [7178] [13823] [7436] [2284] [2248]
11-- 0
--11 0
.names [7178] [2174] [7436] [2289] [2249]
11-- 0
--11 0
.names [7178] [2175] [7436] [2291] [2250]
11-- 0
--11 0
.names [2749] [2302] [13520] [2755] [2251]
0000 0
.names [2268] [2252]
0 1
.names [2276] [10117] \u1_u1_crc16_reg[5]_in
11 0
.names [2306] [2285] [2279] [2254]
111 0
.names [14692] [2330] [2255]
01 1
10 1
.names [2283] [9842] [2256]
00 0
.names [2305] u1_u1_tx_first_r_reg_in TxReady_pad_i [2257]
11- 0
--1 0
.names [14364] [14366] [14629] [2258]
11- 0
--1 0
.names [2287] [11818] [11153] [10847] u1_u1_tx_valid_r1_reg_in
1111 0
.names [14628] [14651] [2260]
11 0
.names [11206] [2310] [10074] [2261]
11- 0
--1 0
.names [14307] [2320] [2262]
01 1
10 1
.names [2294] [2309] [2263]
11 0
.names [2273] [2264]
0 1
.names \u1_u3_idin_reg[30] [2265]
1 1
.names \u1_u3_idin_reg[0] [2266]
1 1
.names u1_u1_send_token_r_reg [2267]
1 1
.names [2287] [11490] [11051] [9400] [2268]
1111 0
.names [2302] [13520] [2269]
00 1
.names [2311] [2312] [2270]
11 0
.names [2314] [2337] [2271]
11 0
.names [14366] [14362] [2272]
11 0
.names [14651] [14630] [2273]
11 0
.names [14379] [2309] [2274]
11 0
.names [2310] [2193] [13443] [2275]
111 0
.names [7178] [14146] [7436] [2323] [2276]
11-- 0
--11 0
.names [14462] [2038] [2277]
11 0
.names u1_u1_zero_length_r_reg [2278]
1 1
.names [2322] [14512] [14689] [2279]
111 0
.names [12645] [2379] [2280]
01 1
10 1
.names [2361] [9842] [8950] \u1_u3_idin_reg[0]_in
00- 1
--0 1
.names [12903] [2381] [2282]
01 1
10 1
.names [14318] [2359] [2283]
01 1
10 1
.names [13169] [2380] [2284]
01 1
10 1
.names [14320] [14512] [2285]
11 0
.names [10252] [2406] [12732] u1_u1_send_token_r_reg_in
11- 0
--1 0
.names [10870] [2327] [2287]
00 1
.names [10500] [2327] [2288]
00 1
.names [14602] [2353] [2289]
01 1
10 1
.names [2367] [2410] [2364] [2290]
00- 1
--0 1
.names [2038] [2354] [2291]
01 1
10 1
.names [2365] [2366] [14622] [2292]
00- 1
--0 1
.names [14652] [14627] [2428] [2293]
00- 1
--0 1
.names [2308] [2294]
0 1
.names [2364] [2334] [2295]
11 0
.names [2332] [2363] [2296]
00 1
.names [2333] [2366] [2297]
00 1
.names [14623] [14626] [2298]
00 1
.names [2469] [4858] [2369] [2433] [2299]
11-- 0
--11 0
.names [14761] [14077] [2300]
11 0
.names \u1_u3_state_reg[0] [2301]
1 1
.names [3005] [2352] [2302]
11 0
.names [2352] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[30]_in
00 1
.names [9567] [2382] [9183] u1_u1_zero_length_r_reg_in
11- 0
--1 0
.names u1_u1_tx_first_r_reg [2305]
0 1
.names [2325] [2306]
0 1
.names [2328] [2307]
0 1
.names [14652] [14623] [2308]
00 0
.names [2363] [2366] [2309]
00 1
.names [11513] [2362] [2310]
00 1
.names [2379] [14796] [2311]
11 0
.names [14406] [2380] [2312]
11 0
.names [2389] [8293] [2313]
01 1
10 1
.names [2380] [14399] [2314]
11 0
.names [7283] [2370] [2315]
11 0
.names \u1_u2_sizd_c_reg[10] [2316]
1 1
.names \u1_u2_sizd_c_reg[12] [2317]
1 1
.names \u1_u2_sizd_c_reg[4] [2318]
1 1
.names u4_u1_dma_req_r_reg dma_req_o[1]
1 1
.names [14794] [2320]
0 1
.names [3105] [4971] [9491] [2430] \u1_u3_state_reg[0]_in
1111 0
.names [2355] [2322]
0 1
.names [13241] [2426] [2323]
01 1
10 1
.names [14651] [2420] [2324]
11 0
.names [14697] [14667] [2427] [2325]
00- 1
--0 1
.names [2383] [2488] [2326]
00 1
.names [11513] [2385] [2327]
00 1
.names [2267] [2384] [2328]
00 1
.names [14697] [14690] [2329]
11 0
.names [14378] [14689] [2330]
11 1
.names [14444] [2386] [2331]
00 1
.names [2365] [2332]
0 1
.names [14622] [2333]
0 1
.names [2367] [2334]
0 1
.names [2388] [13376] [2335]
11 0
.names [14406] [14405] [2336]
11 0
.names [14796] [14407] [2337]
11 0
.names [7282] [2390] [2338]
11 0
.names \u1_u2_sizd_c_reg[0] [2339]
1 1
.names \u1_u2_sizd_c_reg[11] [2340]
1 1
.names \u1_u2_sizd_c_reg[13] [2341]
1 1
.names \u1_u2_sizd_c_reg[1] [2342]
1 1
.names \u1_u2_sizd_c_reg[2] [2343]
1 1
.names \u1_u2_sizd_c_reg[3] [2344]
1 1
.names \u1_u2_sizd_c_reg[5] [2345]
1 1
.names \u1_u2_sizd_c_reg[6] [2346]
1 1
.names \u1_u2_sizd_c_reg[7] [2347]
1 1
.names \u1_u2_sizd_c_reg[8] [2348]
1 1
.names \u1_u2_sizd_c_reg[9] [2349]
1 1
.names u4_u2_dma_req_r_reg dma_req_o[2]
1 1
.names u4_u0_dma_req_r_reg dma_req_o[0]
1 1
.names \u1_u3_new_size_reg[13] [2352]
0 1
.names [14271] [14269] [2353]
01 1
10 1
.names [13561] [2448] [2354]
01 1
10 1
.names [14318] [2407] [2355]
11 0
.names [2406] [13443] u1_u1_tx_first_r_reg_in
11 0
.names [2411] [14652] [2357]
00 1
.names [14651] [2358]
0 1
.names [2407] [2408] [2359]
11 0
.names [2427] [2409] [2360]
11 0
.names [5075] [2431] [2361]
01 1
10 1
.names [2385] [2362]
0 1
.names [2414] [4861] [2363]
00 1
.names [2415] [4860] [2364]
11 0
.names [2414] [4861] [2365]
11 0
.names [2416] [4862] [2366]
00 1
.names [2415] [4860] [2367]
00 1
.names [2420] [13376] [2368]
11 0
.names [2418] [2514] [2369]
00 0
.names [2390] [2370]
0 1
.names u4_u3_dma_req_r_reg dma_req_o[3]
1 1
.names \u1_u3_state_reg[1] [2372]
1 1
.names \u1_u3_state_reg[4] [2373]
1 1
.names [11679] [10668] [2425] u4_u1_dma_req_r_reg_in
00- 1
--0 1
.names [2434] [2754] [2753] [2375]
11- 0
--1 0
.names [2423] [12100] \u1_u2_sizd_c_reg[12]_in
11 0
.names [2421] [13165] \u1_u2_sizd_c_reg[10]_in
11 0
.names [2422] [13165] \u1_u2_sizd_c_reg[4]_in
11 0
.names [14406] [2379]
0 1
.names [14796] [2380]
0 1
.names [14682] [14407] [2381]
01 1
10 1
.names [2432] [10117] [2382]
00 0
.names [2428] [14653] [2383]
00 1
.names [2406] [2384]
0 1
.names [2432] [13443] [2385]
00 0
.names [2410] [2386]
0 1
.names [2435] [2433] [2387]
11 0
.names [2436] [2489] [2388]
11 0
.names \u1_u2_last_buf_adr_reg[13] [2389]
1 1
.names \u1_u2_last_buf_adr_reg[14] [2390]
1 1
.names [2470] [8283] [2391]
01 1
10 1
.names \u1_u3_state_reg[2] [2392]
1 1
.names [11672] [10631] [2459] u4_u2_dma_req_r_reg_in
00- 1
--0 1
.names [11708] [10667] [2460] u4_u0_dma_req_r_reg_in
00- 1
--0 1
.names [2437] [13165] \u1_u2_sizd_c_reg[0]_in
11 0
.names [2446] [12067] \u1_u2_sizd_c_reg[11]_in
11 0
.names [2447] [12100] \u1_u2_sizd_c_reg[13]_in
11 0
.names [2438] rst_i \u1_u2_sizd_c_reg[2]_in
11 0
.names [2439] rst_i \u1_u2_sizd_c_reg[3]_in
11 0
.names [2440] [13165] \u1_u2_sizd_c_reg[5]_in
11 0
.names [2444] [13165] \u1_u2_sizd_c_reg[6]_in
11 0
.names [2441] [13165] \u1_u2_sizd_c_reg[7]_in
11 0
.names [2442] [13165] \u1_u2_sizd_c_reg[8]_in
11 0
.names [2443] rst_i \u1_u2_sizd_c_reg[9]_in
11 0
.names [2467] [3066] \u1_u3_new_size_reg[13]_in
01 1
10 1
.names u1_u3_send_token_reg [2406]
0 1
.names [14608] [5249] [2407]
00 0
.names [14608] [5249] [2408]
11 0
.names [14667] [2409]
0 1
.names [14445] [5248] [2410]
11 0
.names [2428] [2411]
0 1
.names [4972] [2487] [14417] \u1_u3_state_reg[4]_in
11- 0
--1 0
.names [5367] [2485] [14417] \u1_u3_state_reg[1]_in
11- 0
--1 0
.names [10034] [2496] [9282] [2414]
111 0
.names [10036] [2497] [9274] [2415]
111 0
.names [10044] [2498] [9529] [2416]
111 0
.names [2435] [2417]
0 1
.names [2468] [2515] [2418]
00 1
.names [14292] u1_u3_out_to_small_reg_in [2419]
00 1
.names [14292] [2515] [2420]
00 1
.names [8764] [14499] [2461] [2421]
11- 0
--1 0
.names [8775] [14499] [2463] [2422]
11- 0
--1 0
.names [7747] [14499] [2462] [2423]
11- 0
--1 0
.names [11575] [10653] [2481] u4_u3_dma_req_r_reg_in
00- 1
--0 1
.names [2482] [13162] [11616] [2425]
11- 0
--1 0
.names [14681] [14272] [2426]
01 1
10 1
.names [14668] [4515] [2427]
11 0
.names [2483] [4512] [2428]
11 0
.names [5376] [2508] [14417] \u1_u3_state_reg[2]_in
11- 0
--1 0
.names [10376] [3243] [2484] [2430]
11- 0
--1 0
.names [2464] [2431]
0 1
.names u1_u1_send_zero_length_r_reg [2432]
0 1
.names [14289] [4858] [2433]
11 1
.names [2610] [2886] [2521] [2434]
111 0
.names [14653] [2515] [2435]
00 1
.names [2514] [14289] [2436]
11 0
.names [2798] [8720] [14499] [2437]
01- 1
1-1 1
.names [2732] [8338] [14499] [2438]
01- 1
1-1 1
.names [2733] [8358] [14499] [2439]
01- 1
1-1 1
.names [2736] [8371] [14499] [2440]
01- 1
1-1 1
.names [2739] [8379] [14499] [2441]
01- 1
1-1 1
.names [2740] [7964] [14499] [2442]
01- 1
1-1 1
.names [2742] [7731] [14499] [2443]
01- 1
1-1 1
.names [2738] [8403] [14499] [2444]
01- 1
1-1 1
.names [4263] [2522] \u1_u2_last_buf_adr_reg[13]_in
01 1
10 1
.names [2818] [7173] [14499] [2446]
01- 1
1-1 1
.names [2820] [7174] [14499] [2447]
01- 1
1-1 1
.names [14309] [2448]
0 1
.names [2523] [9069] [2449]
01 1
10 1
.names [5776] [2528] \u1_u2_last_buf_adr_reg[14]_in
01 1
10 1
.names [2527] [7871] [2451]
01 1
10 1
.names \u1_u3_state_reg[8] [2452]
1 1
.names u1_u2_send_zero_length_r_reg [2453]
1 1
.names u1_u2_rx_dma_en_r_reg [2454]
1 1
.names \u1_u3_new_sizeb_reg[6] [2455]
0 1
.names \u1_u3_new_sizeb_reg[7] [2456]
0 1
.names \u1_u3_new_sizeb_reg[8] [2457]
0 1
.names \u1_u3_new_sizeb_reg[9] [2458]
0 1
.names [2506] [13162] [11728] [2459]
11- 0
--1 0
.names [2507] [13162] [11608] [2460]
11- 0
--1 0
.names [14499] [2797] [2461]
00 1
.names [14499] [2819] [2462]
00 1
.names [14499] [2800] [2463]
00 1
.names [2542] [14833] [10035] [2464]
11- 0
--1 0
.names [3358] [2540] [2572] u1_u3_send_token_reg_in
111 0
.names [2514] [2515] [2466]
00 1
.names [2544] [14275] [2467]
01 1
10 1
.names [2488] [2468]
0 1
.names [2489] [2469]
0 1
.names \u1_u2_last_buf_adr_reg[10] [2470]
0 1
.names \u1_u3_new_sizeb_reg[0] [2471]
0 1
.names \u1_u3_new_sizeb_reg[1] [2472]
0 1
.names \u1_u3_new_sizeb_reg[2] [2473]
0 1
.names \u1_u3_new_sizeb_reg[3] [2474]
0 1
.names \u1_u3_new_sizeb_reg[5] [2475]
0 1
.names \u1_u3_state_reg[3] [2476]
1 1
.names \u1_u3_state_reg[5] [2477]
1 1
.names \u1_u3_state_reg[6] [2478]
1 1
.names \u1_u3_state_reg[7] [2479]
1 1
.names \u1_u3_state_reg[9] u1_u3_uc_bsel_set_reg_in
1 1
.names [2531] [13162] [11572] [2481]
11- 0
--1 0
.names [9155] [2532] [2482]
11 0
.names [2560] [14829] [9522] [2483]
00- 1
--0 1
.names [4667] [10801] [2539] [2484]
00- 1
--0 1
.names [9779] [2852] [2541] [2485]
11- 0
--1 0
.names [2848] [2562] [14417] \u1_u3_state_reg[8]_in
11- 0
--1 0
.names [2563] [11106] [4959] [2487]
11- 0
--1 0
.names [14654] [4857] [2488]
11 1
.names [2546] [4513] [2489]
11 0
.names [8937] [2545] u1_u2_send_zero_length_r_reg_in
00 1
.names [2545] [8930] u1_u2_rx_dma_en_r_reg_in
00 1
.names [10036] [2568] [9274] \u1_u3_new_sizeb_reg[6]_in
111 0
.names [10034] [2569] [9282] \u1_u3_new_sizeb_reg[7]_in
111 0
.names [10044] [2570] [9529] \u1_u3_new_sizeb_reg[8]_in
111 0
.names [14337] [2571] [14408] \u1_u3_new_sizeb_reg[9]_in
111 0
.names [14833] [2564] [10116] [2496]
111 0
.names [14833] [2565] [10116] [2497]
111 0
.names [14833] [2566] [10116] [2498]
111 0
.names \u1_u2_last_buf_adr_reg[12] [2499]
1 1
.names \u4_u2_int_stat_reg[2] [2500]
1 1
.names \u4_u3_int_stat_reg[2] [2501]
1 1
.names \u4_u0_int_stat_reg[2] [2502]
1 1
.names \u1_u3_new_sizeb_reg[4] [2503]
0 1
.names \u4_u1_int_stat_reg[2] [2504]
1 1
.names \u1_u3_new_sizeb_reg[10] [2505]
0 1
.names [9148] [2556] [2506]
11 0
.names [9153] [2557] [2507]
11 0
.names [2559] [10806] [2508]
00 0
.names [2558] [10035] \u1_u3_new_sizeb_reg[0]_in
00 0
.names [2591] [9834] [14612] \u1_u3_new_sizeb_reg[1]_in
00- 1
--0 1
.names [2592] [9834] [14831] \u1_u3_new_sizeb_reg[2]_in
00- 1
--0 1
.names [2593] [9834] [14516] \u1_u3_new_sizeb_reg[3]_in
00- 1
--0 1
.names [2594] [9834] [14447] \u1_u3_new_sizeb_reg[5]_in
00- 1
--0 1
.names [2561] [4742] [2514]
00 1
.names [2561] [4742] [2515]
11 1
.names [2601] [4924] [14417] \u1_u3_state_reg[5]_in
11- 0
--1 0
.names [10042] [2602] [14417] \u1_u3_state_reg[6]_in
11- 0
--1 0
.names [2603] [4925] [14417] \u1_u3_state_reg[7]_in
11- 0
--1 0
.names [2604] [10755] [14417] \u1_u3_state_reg[9]_in
11- 0
--1 0
.names [2600] [4159] [14417] \u1_u3_state_reg[3]_in
11- 0
--1 0
.names [3058] [2607] [2889] [2607] [2521]
11-- 0
--11 0
.names [5100] [3077] [2612] [2522]
111 0
.names \u1_u2_last_buf_adr_reg[9] [2523]
0 1
.names u1_u2_tx_dma_en_r_reg [2524]
1 1
.names [2613] [8630] [2525]
01 1
10 1
.names [2614] [8680] [2526]
01 1
10 1
.names \u1_u2_last_buf_adr_reg[11] [2527]
0 1
.names [3804] [14487] [3556] [2528]
11- 0
--1 0
.names [4262] [14487] \u1_u2_last_buf_adr_reg[10]_in
01 1
10 1
.names [2754] [2824] [2607] [2530]
111 0
.names [9149] [2582] [2531]
11 0
.names [2583] [9179] dma_req_o[1] [13251] [2532]
1111 0
.names [2585] [7411] \u4_u2_int_stat_reg[2]_in
00 1
.names [2586] [8124] \u4_u3_int_stat_reg[2]_in
00 1
.names [2587] [7414] \u4_u0_int_stat_reg[2]_in
00 1
.names [2588] [7418] \u4_u1_int_stat_reg[2]_in
00 1
.names [2628] [9834] [9522] \u1_u3_new_sizeb_reg[10]_in
00- 1
--0 1
.names [2629] [9834] [14672] \u1_u3_new_sizeb_reg[4]_in
00- 1
--0 1
.names [2627] [10041] [10365] [2852] [2539]
11-- 0
--11 0
.names [2590] [11024] [2540]
00 0
.names [2634] [2725] [10806] [2541]
11- 0
--1 0
.names [2589] [9821] [2542]
11 0
.names [2631] [14834] [9558] [2543]
11- 0
--1 0
.names \u1_u3_new_sizeb_reg[13] [2544]
0 1
.names [8134] [12680] [2852] [11775] [2545]
0000 0
.names [2596] [9834] [2546]
00 1
.names \u1_u3_idin_reg[27] [2547]
1 1
.names u4_dma_out_buf_avail_reg [2548]
1 1
.names \u1_u3_new_sizeb_reg[11] [2549]
0 1
.names \u1_u3_new_sizeb_reg[12] [2550]
0 1
.names \u4_u2_int_stat_reg[5] [2551]
1 1
.names \u4_u3_int_stat_reg[5] [2552]
1 1
.names \u4_u0_int_stat_reg[5] [2553]
1 1
.names \u4_u1_int_stat_reg[5] [2554]
1 1
.names [4457] [2672] \u1_u2_last_buf_adr_reg[12]_in
01 1
10 1
.names [2620] [9178] dma_req_o[2] [13040] [2556]
1111 0
.names [2621] [8929] dma_req_o[0] [13124] [2557]
1111 0
.names [2724] [9821] [9834] [2558]
11- 0
--1 0
.names [2722] [7762] [2852] [2392] [2559]
11-- 0
--11 0
.names [2720] [14834] [9560] [2560]
11- 0
--1 0
.names [9610] [2727] [9036] [2561]
111 0
.names [4668] [7208] [9500] [2852] [2562]
11-- 0
--11 0
.names [7415] [2923] [2635] [2563]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[7] [2564]
1 1
.names \u1_u3_size_next_r_reg[6] [2565]
1 1
.names \u1_u3_size_next_r_reg[8] [2566]
1 1
.names \u1_u3_size_next_r_reg[9] [2567]
1 1
.names \u1_u3_size_next_r_reg[6]_in [8257] [2568]
11 0
.names \u1_u3_size_next_r_reg[7]_in [8257] [2569]
11 0
.names \u1_u3_size_next_r_reg[8]_in [8257] [2570]
11 0
.names \u1_u3_size_next_r_reg[9]_in [8257] [2571]
11 0
.names [2923] [10725] [12680] [2572]
111 0
.names \u4_int_srcb_reg[2] [2573]
1 1
.names [4269] [14517] \u1_u2_last_buf_adr_reg[9]_in
01 1
10 1
.names [4456] [2752] \u1_u2_last_buf_adr_reg[11]_in
01 1
10 1
.names [2694] [2678] [2576]
11 0
.names [2696] [2695] [2577]
11 0
.names [2709] [2683] [2578]
11 0
.names [2708] [2710] [2579]
11 0
.names [2714] [2685] [2580]
11 0
.names [2715] [2716] [2581]
11 0
.names [2674] [9462] dma_req_o[3] [13080] [2582]
1111 0
.names u4_u1_dma_req_in_hold2_reg [2583]
1 1
.names [2693] [2793] [2792] u4_dma_out_buf_avail_reg_in
111 0
.names [8633] [2794] [2500] [2585]
11- 0
--1 0
.names [2794] [8970] [2501] [2586]
11- 0
--1 0
.names [7866] [2794] [2502] [2587]
11- 0
--1 0
.names [8247] [2794] [2504] [2588]
11- 0
--1 0
.names [2718] [14610] [2589]
11 0
.names [2721] [2725] [2590]
11 1
.names \u1_u3_size_next_r_reg[1]_in [9036] [14611] [2591]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[2]_in [9036] [14828] [2592]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[3]_in [9036] [9558] [2593]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[5]_in [9036] [9559] [2594]
11- 0
--1 0
.names [2726] [9036] [2595]
11 0
.names [2728] [9036] [2596]
11 0
.names [2729] [9834] \u1_u3_new_sizeb_reg[11]_in
00 1
.names [2730] [9834] \u1_u3_new_sizeb_reg[12]_in
00 1
.names [2731] [9834] \u1_u3_new_sizeb_reg[13]_in
00 1
.names [2852] [11106] [2476] [2600]
111 0
.names [2852] [11106] [2477] [2601]
111 0
.names [2852] [11106] [2478] [2602]
111 0
.names [2852] [11106] [2479] [2603]
111 0
.names [2852] [11106] u1_u3_uc_bsel_set_reg_in [2604]
111 0
.names [2745] [7411] \u4_u2_int_stat_reg[5]_in
00 1
.names [2746] [8124] \u4_u3_int_stat_reg[5]_in
00 1
.names [2888] [14452] [3047] [2887] [2607]
1111 0
.names [2747] [7414] \u4_u0_int_stat_reg[5]_in
00 1
.names [2748] [7418] \u4_u1_int_stat_reg[5]_in
00 1
.names [3108] [12591] [2743] [2610]
11- 0
--1 0
.names u1_u3_abort_reg [2611]
1 1
.names [14517] [4454] [5099] [5101] [2612]
1111 0
.names \u1_u2_last_buf_adr_reg[8] [2613]
0 1
.names \u1_u2_last_buf_adr_reg[6] [2614]
0 1
.names [2894] [2827] [3447] [3011] [2615]
1111 0
.names [2825] [8683] [2616]
01 1
10 1
.names [2826] [8851] [2617]
01 1
10 1
.names [2755] [2869] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[27]_in
01- 1
1-1 1
.names \u1_u2_dout_r_reg[30] [2619]
1 1
.names u4_u2_dma_req_in_hold2_reg [2620]
1 1
.names u4_u0_dma_req_in_hold2_reg [2621]
1 1
.names \u1_u2_dout_r_reg[5] [2622]
1 1
.names \u1_u2_dout_r_reg[27] [2623]
1 1
.names \u1_u2_dout_r_reg[1] [2624]
1 1
.names \u1_u2_dout_r_reg[16] [2625]
1 1
.names [2839] [13757] [6963] \u4_int_srcb_reg[2]_in
11- 0
--1 0
.names [9457] [2795] [2627]
00 1
.names \u1_u3_size_next_r_reg[10]_in [9036] [9560] [2628]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[4]_in [9036] [9312] [2629]
11- 0
--1 0
.names \u1_u3_size_next_r_reg[1] [2630]
1 1
.names \u1_u3_size_next_r_reg[3] [2631]
1 1
.names \u1_u3_size_next_r_reg[2] [2632]
1 1
.names \u1_u3_size_next_r_reg[5] [2633]
1 1
.names [8566] [2923] [2634]
11 0
.names [2923] [2373] [2635]
00 1
.names \u1_u2_adr_cb_reg[0] [2636]
1 1
.names \u1_mfm_cnt_reg[1] [2637]
1 1
.names \u1_u3_idin_reg[25] [2638]
1 1
.names \u1_u3_idin_reg[26] [2639]
1 1
.names [2738] \u1_u3_size_next_r_reg[6]_in
0 1
.names [2739] \u1_u3_size_next_r_reg[7]_in
0 1
.names [2740] \u1_u3_size_next_r_reg[8]_in
0 1
.names \u1_u2_dout_r_reg[0] [2643]
1 1
.names \u1_u2_dout_r_reg[10] [2644]
1 1
.names \u1_u2_dout_r_reg[12] [2645]
1 1
.names \u1_u2_dout_r_reg[11] [2646]
1 1
.names \u1_u2_dout_r_reg[13] [2647]
1 1
.names \u1_u2_dout_r_reg[14] [2648]
1 1
.names \u1_u2_dout_r_reg[15] [2649]
1 1
.names \u1_u2_dout_r_reg[17] [2650]
1 1
.names \u1_u2_dout_r_reg[18] [2651]
1 1
.names \u1_u2_dout_r_reg[19] [2652]
1 1
.names \u1_u2_dout_r_reg[20] [2653]
1 1
.names \u1_u2_dout_r_reg[21] [2654]
1 1
.names \u1_u2_dout_r_reg[22] [2655]
1 1
.names \u1_u2_dout_r_reg[23] [2656]
1 1
.names \u1_u2_dout_r_reg[24] [2657]
1 1
.names \u1_u2_dout_r_reg[25] [2658]
1 1
.names \u1_u2_dout_r_reg[26] [2659]
1 1
.names \u1_u2_dout_r_reg[28] [2660]
1 1
.names \u1_u2_dout_r_reg[29] [2661]
1 1
.names \u1_u2_dout_r_reg[2] [2662]
1 1
.names \u1_u2_dout_r_reg[31] [2663]
1 1
.names \u1_u2_dout_r_reg[3] [2664]
1 1
.names \u1_u2_dout_r_reg[4] [2665]
1 1
.names \u1_u2_dout_r_reg[6] [2666]
1 1
.names \u1_u2_dout_r_reg[7] [2667]
1 1
.names \u1_u2_dout_r_reg[8] [2668]
1 1
.names \u1_u2_dout_r_reg[9] [2669]
1 1
.names [2742] \u1_u3_size_next_r_reg[9]_in
0 1
.names [2892] [8679] [2671]
01 1
10 1
.names [4232] [2831] [2939] [2672]
111 0
.names u0_u0_me_cnt_100_ms_reg [2673]
0 1
.names u4_u3_dma_req_in_hold2_reg [2674]
1 1
.names [2837] [2919] u4_u1_dma_req_in_hold2_reg_in
11 0
.names [2841] [10552] [2676]
11 0
.names [14753] [11334] [2677]
11 0
.names [2841] [10640] [2678]
11 0
.names [2840] [11028] [2679]
11 0
.names [2841] [10669] [2680]
11 0
.names [2840] [11365] [2681]
11 0
.names [2840] [11327] [2682]
11 0
.names [2841] [10515] [2683]
11 0
.names [2840] [11018] [2684]
11 0
.names [2841] [10507] [2685]
11 0
.names [14824] [10656] [2686]
11 0
.names [2844] [11363] [2687]
11 0
.names [2845] [11352] [2688]
11 0
.names [2846] [10645] [2689]
11 0
.names [14721] [11216] [2690]
11 0
.names [14596] [10634] [2691]
11 0
.names [2847] [10694] [2692]
11 0
.names [7482] [2977] [2838] [2693]
11- 0
--1 0
.names [14824] [10646] [2694]
11 0
.names [2845] [11391] [2695]
11 0
.names [2844] [11218] [2696]
11 0
.names [14596] [10664] [2697]
11 0
.names [14566] [10636] [2698]
11 0
.names [14721] [11381] [2699]
11 0
.names [14596] [10644] [2700]
11 0
.names [14566] [10695] [2701]
11 0
.names [14824] [10568] [2702]
11 0
.names [14721] [11380] [2703]
11 0
.names \u1_mfm_cnt_reg[3] [2704]
1 1
.names [14721] [11386] [2705]
11 0
.names [2844] [11030] [2706]
11 0
.names [2845] [11355] [2707]
11 0
.names [14596] [10643] [2708]
11 0
.names [14824] [10647] [2709]
11 0
.names [14566] [10641] [2710]
11 0
.names [14721] [11057] [2711]
11 0
.names [2844] [11384] [2712]
11 0
.names [2845] [11398] [2713]
11 0
.names [14824] [10649] [2714]
11 0
.names [14596] [10547] [2715]
11 0
.names [14566] [10648] [2716]
11 0
.names \u1_mfm_cnt_reg[0] [2717]
1 1
.names \u1_u3_size_next_r_reg[0] [2718]
1 1
.names \u1_u3_size_next_r_reg[4] [2719]
1 1
.names \u1_u3_size_next_r_reg[10] [2720]
1 1
.names [2852] [10479] [2721]
00 0
.names [2852] [9910] [2722]
00 1
.names [2980] [2878] u1_u3_abort_reg_in
11 0
.names \u1_u3_size_next_r_reg[0]_in [9036] [2724]
11 0
.names [9140] [2852] [2725]
00 0
.names \u1_u3_size_next_r_reg[11] [2726]
1 1
.names \u1_u3_size_next_r_reg[12] [2727]
1 1
.names \u1_u3_size_next_r_reg[13] [2728]
1 1
.names \u1_u3_size_next_r_reg[11]_in [9036] [2729]
11 0
.names \u1_u3_size_next_r_reg[12]_in [9036] [2730]
11 0
.names \u1_u3_size_next_r_reg[13]_in [9036] [2731]
11 0
.names \u1_u3_size_next_r_reg[2]_in [2732]
0 1
.names \u1_u3_size_next_r_reg[3]_in [2733]
0 1
.names \u1_u2_adr_cb_reg[2] [2734]
1 1
.names \u1_u3_idin_reg[29] [2735]
1 1
.names \u1_u3_size_next_r_reg[5]_in [2736]
0 1
.names \u1_mfm_cnt_reg[2] [2737]
1 1
.names [3000] [4800] [2881] [2738]
11- 0
--1 0
.names [3000] [4801] [2882] [2739]
11- 0
--1 0
.names [3000] [4802] [2883] [2740]
11- 0
--1 0
.names u1_u2_word_done_r_reg [2741]
1 1
.names [3000] [4651] [2884] [2742]
11- 0
--1 0
.names [2888] [4802] [2743]
00 1
.names [2890] [2999] [2744]
11 0
.names [8633] [2936] [2551] [2745]
11- 0
--1 0
.names [2936] [8970] [2552] [2746]
11- 0
--1 0
.names [7866] [2936] [2553] [2747]
11- 0
--1 0
.names [8247] [2936] [2554] [2748]
11- 0
--1 0
.names [3395] [3267] [3003] [3245] [2749]
1111 0
.names [4034] [14495] \u1_u2_last_buf_adr_reg[6]_in
01 1
10 1
.names [4268] [2938] \u1_u2_last_buf_adr_reg[8]_in
01 1
10 1
.names [4231] [2899] [3134] [2752]
111 0
.names [2829] [4923] [2753]
00 1
.names [2829] [4923] [2754]
11 0
.names [2829] [2755]
0 1
.names [2862] [2643] [2960] \u1_u2_dout_r_reg[0]_in
01- 1
1-1 1
.names [2804] [2644] [2960] \u1_u2_dout_r_reg[10]_in
01- 1
1-1 1
.names [2805] [2646] [2960] \u1_u2_dout_r_reg[11]_in
01- 1
1-1 1
.names [2788] [2645] [2960] \u1_u2_dout_r_reg[12]_in
01- 1
1-1 1
.names [2806] [2647] [2960] \u1_u2_dout_r_reg[13]_in
01- 1
1-1 1
.names [2807] [2648] [2960] \u1_u2_dout_r_reg[14]_in
01- 1
1-1 1
.names [2808] [2649] [2960] \u1_u2_dout_r_reg[15]_in
01- 1
1-1 1
.names [2833] [2625] [2960] \u1_u2_dout_r_reg[16]_in
01- 1
1-1 1
.names [2809] [2650] [2960] \u1_u2_dout_r_reg[17]_in
01- 1
1-1 1
.names [2858] [2651] [2960] \u1_u2_dout_r_reg[18]_in
01- 1
1-1 1
.names [2830] [2652] [2960] \u1_u2_dout_r_reg[19]_in
01- 1
1-1 1
.names [2863] [2624] [2960] \u1_u2_dout_r_reg[1]_in
01- 1
1-1 1
.names [2859] [2653] [2960] \u1_u2_dout_r_reg[20]_in
01- 1
1-1 1
.names [2860] [2654] [2960] \u1_u2_dout_r_reg[21]_in
01- 1
1-1 1
.names [2893] [2655] [2960] \u1_u2_dout_r_reg[22]_in
01- 1
1-1 1
.names [2810] [2656] [2960] \u1_u2_dout_r_reg[23]_in
01- 1
1-1 1
.names [2812] [2657] [2960] \u1_u2_dout_r_reg[24]_in
01- 1
1-1 1
.names [2811] [2658] [2960] \u1_u2_dout_r_reg[25]_in
01- 1
1-1 1
.names [2813] [2659] [2960] \u1_u2_dout_r_reg[26]_in
01- 1
1-1 1
.names [2814] [2623] [2960] \u1_u2_dout_r_reg[27]_in
01- 1
1-1 1
.names [2828] [2660] [2960] \u1_u2_dout_r_reg[28]_in
01- 1
1-1 1
.names [2815] [2661] [2960] \u1_u2_dout_r_reg[29]_in
01- 1
1-1 1
.names [2895] [2662] [2960] \u1_u2_dout_r_reg[2]_in
01- 1
1-1 1
.names [2816] [2619] [2960] \u1_u2_dout_r_reg[30]_in
01- 1
1-1 1
.names [2817] [2663] [2960] \u1_u2_dout_r_reg[31]_in
01- 1
1-1 1
.names [2868] [2664] [2960] \u1_u2_dout_r_reg[3]_in
01- 1
1-1 1
.names [2864] [2665] [2960] \u1_u2_dout_r_reg[4]_in
01- 1
1-1 1
.names [2865] [2622] [2960] \u1_u2_dout_r_reg[5]_in
01- 1
1-1 1
.names [2866] [2666] [2960] \u1_u2_dout_r_reg[6]_in
01- 1
1-1 1
.names [2867] [2667] [2960] \u1_u2_dout_r_reg[7]_in
01- 1
1-1 1
.names [2896] [2668] [2960] \u1_u2_dout_r_reg[8]_in
01- 1
1-1 1
.names [2861] [2669] [2960] \u1_u2_dout_r_reg[9]_in
01- 1
1-1 1
.names \u1_u2_dtmp_r_reg[12] [2788]
1 1
.names [2917] [2971] u4_u2_dma_req_in_hold2_reg_in
11 0
.names [2918] [2974] u4_u0_dma_req_in_hold2_reg_in
11 0
.names [2931] [12804] \u1_u2_adr_cb_reg[0]_in
00 1
.names [7483] [2548] u4_u0_ep_match_r_reg_in [2975] [2792]
11-- 0
--11 0
.names [8634] [2920] [2793]
11 0
.names u1_u3_int_upid_set_reg [2794]
1 1
.names [9140] [2923] [2795]
11 0
.names [2998] [3046] [2994] \u1_mfm_cnt_reg[1]_in
11- 0
--1 0
.names \u1_u3_size_next_r_reg[10]_in [2797]
0 1
.names \u1_u3_size_next_r_reg[0]_in [2798]
0 1
.names [7298] [4798] [14781] \u1_u3_size_next_r_reg[3]_in
01- 1
1-1 1
.names \u1_u3_size_next_r_reg[4]_in [2800]
0 1
.names \u1_u2_adr_cb_reg[1] [2801]
1 1
.names \u1_u3_new_size_reg[11] [2802]
0 1
.names [7846] [4620] [14781] \u1_u3_size_next_r_reg[5]_in
01- 1
1-1 1
.names \u1_u2_dtmp_r_reg[10] [2804]
1 1
.names \u1_u2_dtmp_r_reg[11] [2805]
1 1
.names \u1_u2_dtmp_r_reg[13] [2806]
1 1
.names \u1_u2_dtmp_r_reg[14] [2807]
1 1
.names \u1_u2_dtmp_r_reg[15] [2808]
1 1
.names \u1_u2_dtmp_r_reg[17] [2809]
1 1
.names \u1_u2_dtmp_r_reg[23] [2810]
1 1
.names \u1_u2_dtmp_r_reg[25] [2811]
1 1
.names \u1_u2_dtmp_r_reg[24] [2812]
1 1
.names \u1_u2_dtmp_r_reg[26] [2813]
1 1
.names \u1_u2_dtmp_r_reg[27] [2814]
1 1
.names \u1_u2_dtmp_r_reg[29] [2815]
1 1
.names \u1_u2_dtmp_r_reg[30] [2816]
1 1
.names \u1_u2_dtmp_r_reg[31] [2817]
1 1
.names \u1_u3_size_next_r_reg[11]_in [2818]
0 1
.names \u1_u3_size_next_r_reg[12]_in [2819]
0 1
.names \u1_u3_size_next_r_reg[13]_in [2820]
0 1
.names [3414] [13118] [2935] [2821]
11- 0
--1 0
.names [3108] [2857] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[25]_in
01- 1
1-1 1
.names [3003] u1_u3_out_to_small_reg_in [13312] \u1_u3_idin_reg[26]_in
00- 1
--0 1
.names [3061] [14582] [3124] [3059] [2824]
1111 0
.names \u1_u2_last_buf_adr_reg[4] [2825]
0 1
.names \u1_u2_last_buf_adr_reg[5] [2826]
0 1
.names [2942] [8852] [2827]
01 1
10 1
.names \u1_u2_dtmp_r_reg[28] [2828]
1 1
.names \u1_u3_new_size_reg[10] [2829]
0 1
.names \u1_u2_dtmp_r_reg[19] [2830]
1 1
.names [2973] [4453] [2831]
11 0
.names [2960] [2741] u1_u2_word_done_r_reg_in
00 1
.names \u1_u2_dtmp_r_reg[16] [2833]
1 1
.names [2963] [3015] u4_u3_dma_req_in_hold2_reg_in
11 0
.names [2978] [12804] \u1_u2_adr_cb_reg[2]_in
00 1
.names \u1_u2_sizu_c_reg[5] [2836]
1 1
.names [8275] [3017] [7180] [6674] [2837]
1111 0
.names [8622] [2976] [2838]
00 1
.names u4_nse_err_r_reg [2839]
0 1
.names [14755] [2840]
0 1
.names [2921] [2841]
0 1
.names [2921] [2842]
0 1
.names [2921] [2843]
0 1
.names [14639] [2844]
0 1
.names [14675] [2845]
0 1
.names [14567] [2846]
0 1
.names [14567] [2847]
0 1
.names [10402] [5154] [2981] [2848]
11- 0
--1 0
.names [3045] [2994] \u1_mfm_cnt_reg[0]_in
00 1
.names [2995] [2994] \u1_mfm_cnt_reg[2]_in
00 1
.names [2996] [2994] \u1_mfm_cnt_reg[3]_in
00 1
.names [2923] [2852]
0 1
.names [14548] [4852] [3048] \u1_u3_size_next_r_reg[0]_in
01- 1
1-1 1
.names [14507] [4923] [3048] \u1_u3_size_next_r_reg[10]_in
01- 1
1-1 1
.names [8602] [12760] [3048] \u1_u3_size_next_r_reg[4]_in
01- 1
1-1 1
.names \u1_u3_idin_reg[24] [2856]
1 1
.names \u1_u2_sizu_c_reg[8] [2857]
1 1
.names \u1_u2_dtmp_r_reg[18] [2858]
1 1
.names \u1_u2_dtmp_r_reg[20] [2859]
1 1
.names \u1_u2_dtmp_r_reg[21] [2860]
1 1
.names \u1_u2_dtmp_r_reg[9] [2861]
1 1
.names \u1_u2_dtmp_r_reg[0] [2862]
1 1
.names \u1_u2_dtmp_r_reg[1] [2863]
1 1
.names \u1_u2_dtmp_r_reg[4] [2864]
1 1
.names \u1_u2_dtmp_r_reg[5] [2865]
1 1
.names \u1_u2_dtmp_r_reg[6] [2866]
1 1
.names \u1_u2_dtmp_r_reg[7] [2867]
1 1
.names \u1_u2_dtmp_r_reg[3] [2868]
1 1
.names \u1_u2_sizu_c_reg[10] [2869]
1 1
.names \u1_u2_sizu_c_reg[1] [2870]
1 1
.names \u1_u2_sizu_c_reg[2] [2871]
1 1
.names \u1_u2_sizu_c_reg[3] [2872]
1 1
.names \u1_u2_sizu_c_reg[4] [2873]
1 1
.names \u1_u2_sizu_c_reg[6] [2874]
1 1
.names \u1_u2_sizu_c_reg[7] [2875]
1 1
.names \u1_u2_sizu_c_reg[9] [2876]
1 1
.names [3000] [14270] \u1_u3_size_next_r_reg[11]_in
00 1
.names u1_u3_buffer_overflow_reg [2878]
0 1
.names [14276] [3000] \u1_u3_size_next_r_reg[12]_in
00 1
.names [3000] [14312] \u1_u3_size_next_r_reg[13]_in
00 1
.names [3001] [8224] [2881]
00 1
.names [3001] [8601] [2882]
00 1
.names [3000] [8603] [2883]
00 1
.names [3001] [8600] [2884]
00 1
.names [2934] u0_u0_me_cnt_100_ms_reg_in
0 1
.names [3003] [4651] [2886]
00 0
.names [3003] [4802] [2887]
00 0
.names [3245] [3003] [2888]
00 0
.names [3061] [4800] [3395] [14582] [2889]
00-- 1
--00 1
.names [3632] [4798] [3008] [2890]
00- 1
--0 1
.names [3005] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[29]_in
00 1
.names \u1_u2_last_buf_adr_reg[7] [2892]
0 1
.names \u1_u2_dtmp_r_reg[22] [2893]
1 1
.names [3009] [8668] [2894]
01 1
10 1
.names \u1_u2_dtmp_r_reg[2] [2895]
1 1
.names \u1_u2_dtmp_r_reg[8] [2896]
1 1
.names [4033] [14471] \u1_u2_last_buf_adr_reg[4]_in
01 1
10 1
.names [4266] [14521] \u1_u2_last_buf_adr_reg[5]_in
01 1
10 1
.names [3016] [4454] [2899]
11 0
.names [3085] [9914] [9335] \u1_u2_dtmp_r_reg[10]_in
00- 1
--0 1
.names [3086] [9914] [9315] \u1_u2_dtmp_r_reg[11]_in
00- 1
--0 1
.names [3087] [9914] [9319] \u1_u2_dtmp_r_reg[12]_in
00- 1
--0 1
.names [3088] [9914] [9320] \u1_u2_dtmp_r_reg[13]_in
00- 1
--0 1
.names [3089] [9914] [9339] \u1_u2_dtmp_r_reg[14]_in
00- 1
--0 1
.names [3090] [9914] [9340] \u1_u2_dtmp_r_reg[15]_in
00- 1
--0 1
.names [3091] [9914] [9323] \u1_u2_dtmp_r_reg[17]_in
00- 1
--0 1
.names [3092] [9914] [9330] \u1_u2_dtmp_r_reg[23]_in
00- 1
--0 1
.names [3093] [9914] [9341] \u1_u2_dtmp_r_reg[24]_in
00- 1
--0 1
.names [3094] [9914] [9342] \u1_u2_dtmp_r_reg[25]_in
00- 1
--0 1
.names [3095] [9914] [9344] \u1_u2_dtmp_r_reg[26]_in
00- 1
--0 1
.names [3096] [9914] [9331] \u1_u2_dtmp_r_reg[27]_in
00- 1
--0 1
.names [3097] [9914] [9322] \u1_u2_dtmp_r_reg[28]_in
00- 1
--0 1
.names [3098] [9914] [9345] \u1_u2_dtmp_r_reg[29]_in
00- 1
--0 1
.names [3099] [9914] [9317] \u1_u2_dtmp_r_reg[30]_in
00- 1
--0 1
.names [3100] [9914] [9329] \u1_u2_dtmp_r_reg[31]_in
00- 1
--0 1
.names [3020] [12804] \u1_u2_adr_cb_reg[1]_in
00 1
.names [9026] [3070] [7734] [7390] [2917]
1111 0
.names [8656] [3071] [7437] [7071] [2918]
1111 0
.names [5543] [3017] [2919]
11 0
.names u4_u1_dma_out_buf_avail_reg [2920]
1 1
.names [3120] [14820] [2921]
11 0
.names [8968] [9194] [3042] u1_u3_int_upid_set_reg_in
11- 0
--1 0
.names [4790] [13692] [3042] [2923]
11- 0
--1 0
.names \u1_frame_no_r_reg[10] [2924]
1 1
.names \u1_frame_no_r_reg[4] [2925]
1 1
.names \u1_frame_no_r_reg[7] [2926]
1 1
.names \u1_frame_no_r_reg[8] [2927]
1 1
.names \u1_u3_idin_reg[23] [2928]
1 1
.names \u1_frame_no_r_reg[9] [2929]
1 1
.names u5_wb_ack_o_reg wb_ack_o
1 1
.names [14657] [13330] [4747] [2931]
11- 0
--1 0
.names \u1_u2_sizu_c_reg[0] [2932]
1 1
.names u1_u2_wr_last_reg [2933]
1 1
.names [3050] [13694] [13608] [2934]
111 0
.names [2999] [2935]
0 1
.names u1_u3_int_seqerr_set_reg [2936]
1 1
.names [6707] [3065] \u1_u3_new_size_reg[11]_in
01 1
10 1
.names [14471] [3803] [3388] [2938]
11- 0
--1 0
.names [14471] [4453] [3803] [14489] [2939]
1111 0
.names [4267] [3133] \u1_u2_last_buf_adr_reg[7]_in
01 1
10 1
.names [3615] [3413] [3067] \u1_u3_new_size_reg[10]_in
00- 1
--0 1
.names \u1_u2_last_buf_adr_reg[2] [2942]
0 1
.names [3068] [12681] \u1_u2_sizu_c_reg[10]_in
00 1
.names [3139] [9914] [9348] \u1_u2_dtmp_r_reg[16]_in
00- 1
--0 1
.names [3140] [9914] [9334] \u1_u2_dtmp_r_reg[18]_in
00- 1
--0 1
.names [3141] [9914] [9347] \u1_u2_dtmp_r_reg[19]_in
00- 1
--0 1
.names [3142] [9914] [9326] \u1_u2_dtmp_r_reg[20]_in
00- 1
--0 1
.names [3143] [9914] [9321] \u1_u2_dtmp_r_reg[21]_in
00- 1
--0 1
.names [3144] [9914] [9316] \u1_u2_dtmp_r_reg[22]_in
00- 1
--0 1
.names [3145] [9914] [9343] \u1_u2_dtmp_r_reg[8]_in
00- 1
--0 1
.names [3146] [9914] [9346] \u1_u2_dtmp_r_reg[9]_in
00- 1
--0 1
.names [3147] sram_data_i[0] [9914] \u1_u2_dtmp_r_reg[0]_in
01- 1
1-1 1
.names [3148] sram_data_i[1] [9914] \u1_u2_dtmp_r_reg[1]_in
01- 1
1-1 1
.names [3149] sram_data_i[2] [9914] \u1_u2_dtmp_r_reg[2]_in
01- 1
1-1 1
.names [3150] sram_data_i[3] [9914] \u1_u2_dtmp_r_reg[3]_in
01- 1
1-1 1
.names [3151] sram_data_i[4] [9914] \u1_u2_dtmp_r_reg[4]_in
01- 1
1-1 1
.names [3152] sram_data_i[5] [9914] \u1_u2_dtmp_r_reg[5]_in
01- 1
1-1 1
.names [3153] sram_data_i[6] [9914] \u1_u2_dtmp_r_reg[6]_in
01- 1
1-1 1
.names [3154] sram_data_i[7] [9914] \u1_u2_dtmp_r_reg[7]_in
01- 1
1-1 1
.names u1_u2_word_done_reg [2960]
0 1
.names u0_u0_T2_wakeup_reg [2961]
1 1
.names \u1_frame_no_r_reg[5] [2962]
1 1
.names [9027] [3136] [7737] [7391] [2963]
1111 0
.names [3081] [12681] \u1_u2_sizu_c_reg[2]_in
00 1
.names [3082] [12681] \u1_u2_sizu_c_reg[3]_in
00 1
.names [3083] [12681] \u1_u2_sizu_c_reg[4]_in
00 1
.names [3084] [12681] \u1_u2_sizu_c_reg[5]_in
00 1
.names [3078] [12681] \u1_u2_sizu_c_reg[6]_in
00 1
.names [3079] [12681] \u1_u2_sizu_c_reg[7]_in
00 1
.names [3080] [12681] \u1_u2_sizu_c_reg[9]_in
00 1
.names [4876] [3070] [2971]
11 0
.names [3359] [3193] [12681] \u1_u2_sizu_c_reg[1]_in
11- 0
--1 0
.names [3072] [14491] [2973]
11 0
.names [4877] [3071] [2974]
11 0
.names u4_u0_dma_out_buf_avail_reg [2975]
1 1
.names u4_u2_dma_out_buf_avail_reg [2976]
0 1
.names u4_u3_dma_out_buf_avail_reg [2977]
1 1
.names [3248] [13330] [4748] [2978]
11- 0
--1 0
.names u1_u3_nse_err_reg u4_nse_err_r_reg_in
1 1
.names u1_u3_match_r_reg_in [10382] [3242] [4413] [2980]
11-- 0
--11 0
.names [10726] [3243] [9803] [2981]
00- 1
--0 1
.names \u1_hms_cnt_reg[1] [2982]
1 1
.names \u1_frame_no_r_reg[0] [2983]
1 1
.names \u1_frame_no_r_reg[3] [2984]
1 1
.names \u1_frame_no_r_reg[1] [2985]
1 1
.names \u1_frame_no_r_reg[2] [2986]
1 1
.names \u1_frame_no_r_reg[6] [2987]
1 1
.names \u1_hms_cnt_reg[2] [2988]
1 1
.names \u1_hms_cnt_reg[3] [2989]
1 1
.names u0_u0_T2_gt_100_uS_reg [2990]
1 1
.names u0_u0_T2_gt_1_0_mS_reg [2991]
1 1
.names u0_u0_T2_gt_1_2_mS_reg [2992]
1 1
.names \u0_u0_me_ps_reg[1] [2993]
0 1
.names [4191] [3244] phy_rst_pad_o [2994]
00- 1
--0 1
.names [11449] [3244] [3387] [2737] [2995]
11-- 0
--11 0
.names [10978] [3244] [3387] [2704] [2996]
11-- 0
--11 0
.names [3571] [4554] [3113] u1_u3_buffer_overflow_reg_in
00- 1
--0 1
.names [3387] [2637] [2998]
11 0
.names [3394] [14424] [3392] [11715] [2999]
1111 0
.names [3049] [3000]
0 1
.names [14782] [3001]
0 1
.names [3782] [12565] [3112] [3002]
11- 0
--1 0
.names \u1_u3_new_size_reg[9] [3003]
0 1
.names [3267] u1_u3_out_to_small_reg_in [13410] \u1_u3_idin_reg[24]_in
00- 1
--0 1
.names \u1_u3_new_size_reg[12] [3005]
0 1
.names [3064] [12681] \u1_u2_sizu_c_reg[8]_in
00 1
.names [3279] [12932] [3598] [3278] [3007]
1111 0
.names [3599] [3129] [3008]
00 1
.names \u1_u2_last_buf_adr_reg[3] [3009]
0 1
.names \u0_u0_me_ps2_reg[5] [3010]
0 1
.names [3286] [8969] [3011]
01 1
10 1
.names \u0_u0_me_cnt_reg[4] [3012]
0 1
.names \u1_hms_cnt_reg[4] [3013]
1 1
.names [3155] [12681] \u1_u2_sizu_c_reg[0]_in
00 1
.names [5542] [3136] [3015]
11 0
.names [3137] [14523] [3016]
11 0
.names [5581] [4062] [3138] [3017]
00- 1
--0 1
.names [3194] [5224] u1_u2_wr_last_reg_in
00 1
.names [4938] [4942] [6781] [3531] u4_u1_dma_out_buf_avail_reg_in
1111 0
.names [5511] [14774] [13330] [3020]
01- 1
1-1 1
.names \u1_u3_idin_reg[21] [3021]
1 1
.names \u0_u0_me_ps2_reg[0] [3022]
0 1
.names \u0_u0_me_ps2_reg[1] [3023]
0 1
.names \u0_u0_me_ps2_reg[2] [3024]
0 1
.names \u0_u0_me_ps2_reg[3] [3025]
1 1
.names \u0_u0_me_ps2_reg[4] [3026]
0 1
.names \u0_u0_me_ps2_reg[6] [3027]
0 1
.names \u0_u0_me_ps2_reg[7] [3028]
0 1
.names \u0_u0_me_ps_reg[0] [3029]
0 1
.names \u0_u0_me_ps_reg[2] [3030]
0 1
.names \u0_u0_me_ps_reg[4] [3031]
0 1
.names \u0_u0_me_ps_reg[5] [3032]
0 1
.names \u0_u0_me_ps_reg[6] [3033]
0 1
.names \u1_u3_idin_reg[20] [3034]
1 1
.names \u0_u0_me_cnt_reg[0] [3035]
1 1
.names \u0_u0_me_cnt_reg[1] [3036]
1 1
.names \u0_u0_me_cnt_reg[2] [3037]
1 1
.names \u0_u0_me_cnt_reg[3] [3038]
1 1
.names \u0_u0_me_cnt_reg[6] [3039]
0 1
.names \u0_u0_me_cnt_reg[7] [3040]
0 1
.names \u0_u0_me_cnt_reg[5] [3041]
0 1
.names [11725] [3242] [3042]
11 0
.names [3400] [7654] [3253] sram_we_o
00- 1
--0 1
.names [3107] [3044]
0 1
.names [2717] [3387] [3045]
01 1
10 1
.names [12889] [3244] [3046]
11 0
.names [3245] [4651] [3047]
00 0
.names [14791] [3048]
1 1
.names [14791] [3049]
0 1
.names [3265] [3036] [3050]
00 1
.names [3402] [3576] [12245] \u1_frame_no_r_reg[10]_in
11- 0
--1 0
.names [3403] [3583] [12732] \u1_frame_no_r_reg[4]_in
11- 0
--1 0
.names [3404] [3588] [12849] \u1_frame_no_r_reg[7]_in
11- 0
--1 0
.names [3405] [3589] [12505] \u1_frame_no_r_reg[8]_in
11- 0
--1 0
.names [3406] [3590] [12505] \u1_frame_no_r_reg[9]_in
11- 0
--1 0
.names [3395] u1_u3_out_to_small_reg_in [13362] \u1_u3_idin_reg[23]_in
00- 1
--0 1
.names [3276] [3266] u5_wb_ack_o_reg_in
11 1
.names [3267] [4801] [3058]
00 1
.names [3267] [4800] [3059]
00 0
.names [3126] u1_u3_int_seqerr_set_reg_in
0 1
.names [3395] [3267] [3061]
00 0
.names \u0_u0_me_ps_reg[3] [3062]
0 1
.names \u0_u0_me_ps_reg[7] [3063]
0 1
.names [4154] [2857] [3277] [3064]
11- 0
--1 0
.names [5623] [3420] [4201] [3065]
111 0
.names [4969] [14613] [4373] [3066]
00- 1
--0 1
.names [3413] [5632] [3616] [3067]
11- 0
--1 0
.names [4154] [2869] [3291] [3068]
11- 0
--1 0
.names [4264] [3553] \u1_u2_last_buf_adr_reg[2]_in
01 1
10 1
.names [5564] [4282] [3289] [3070]
00- 1
--0 1
.names [5576] [4283] [3290] [3071]
00- 1
--0 1
.names [3388] [14489] [3072]
11 0
.names [3367] [2933] u1_u2_word_done_reg_in
00 0
.names [4935] [4940] [7203] [3742] u4_u3_dma_out_buf_avail_reg_in
1111 0
.names [4937] [4941] [6780] [3743] u4_u0_dma_out_buf_avail_reg_in
1111 0
.names [4939] [4943] [7204] [3744] u4_u2_dma_out_buf_avail_reg_in
1111 0
.names [3389] [5101] [3077]
11 0
.names [4154] [2874] [3364] [3078]
11- 0
--1 0
.names [4154] [2875] [3365] [3079]
11- 0
--1 0
.names [4154] [2876] [3366] [3080]
11- 0
--1 0
.names [4154] [2871] [3360] [3081]
11- 0
--1 0
.names [4154] [2872] [3361] [3082]
11- 0
--1 0
.names [4154] [2873] [3362] [3083]
11- 0
--1 0
.names [4154] [2836] [3363] [3084]
11- 0
--1 0
.names [2804] [4153] [3370] [3085]
11- 0
--1 0
.names [2805] [4154] [3371] [3086]
11- 0
--1 0
.names [2788] [4154] [3372] [3087]
11- 0
--1 0
.names [2806] [4153] [3373] [3088]
11- 0
--1 0
.names [2807] [4153] [3374] [3089]
11- 0
--1 0
.names [2808] [4153] [3375] [3090]
11- 0
--1 0
.names [2809] [4153] [3376] [3091]
11- 0
--1 0
.names [2810] [4153] [3378] [3092]
11- 0
--1 0
.names [2812] [4154] [3379] [3093]
11- 0
--1 0
.names [2811] [4153] [3380] [3094]
11- 0
--1 0
.names [2813] [4153] [3381] [3095]
11- 0
--1 0
.names [2814] [4154] [3382] [3096]
11- 0
--1 0
.names [2828] [4153] [3383] [3097]
11- 0
--1 0
.names [2815] [4153] [3384] [3098]
11- 0
--1 0
.names [2816] [4153] [3385] [3099]
11- 0
--1 0
.names [2817] [4154] [3386] [3100]
11- 0
--1 0
.names \u1_u2_state_reg[0] [3101]
1 1
.names \u1_u3_idin_reg[18] [3102]
1 1
.names \u4_u0_buf0_reg[28] [3103]
0 1
.names \u4_u0_buf0_reg[31] [3104]
0 1
.names [12456] [11816] [14411] [3105]
11- 0
--1 0
.names [10596] [11626] [3377] u1_u3_nse_err_reg_in
11- 0
--1 0
.names [14774] [14730] [3107]
11 0
.names [3245] [3108]
0 1
.names [12891] [3391] \u1_hms_cnt_reg[1]_in
11 1
.names [11720] [3391] \u1_hms_cnt_reg[2]_in
11 1
.names [10975] [3391] \u1_hms_cnt_reg[3]_in
11 1
.names [3394] [12760] [3112]
00 1
.names [3398] [4517] [4586] [7186] [3113]
1111 0
.names [3574] [3575] [12505] \u1_frame_no_r_reg[0]_in
11- 0
--1 0
.names [3578] [3577] [12505] \u1_frame_no_r_reg[1]_in
11- 0
--1 0
.names [3582] [3581] [12505] \u1_frame_no_r_reg[3]_in
11- 0
--1 0
.names [3579] [3580] [12849] \u1_frame_no_r_reg[2]_in
11- 0
--1 0
.names [3584] [3585] [12505] \u1_frame_no_r_reg[5]_in
11- 0
--1 0
.names [3586] [3587] [12794] \u1_frame_no_r_reg[6]_in
11- 0
--1 0
.names [14822] [3120]
0 1
.names [12271] [3407] u0_u0_T2_gt_100_uS_reg_in
11 1
.names [3396] [3408] u0_u0_T2_gt_1_2_mS_reg_in
00 0
.names [3397] [3408] u0_u0_T2_wakeup_reg_in
00 0
.names [3395] [4801] [3124]
00 0
.names [12526] [3401] \u0_u0_me_ps_reg[1]_in
11 1
.names [5710] [3794] u1_u2_rx_data_done_r_reg_in [2373] [3126]
1111 0
.names [5984] [3591] \u1_u3_new_size_reg[12]_in
01 1
10 1
.names [6230] [14613] \u1_u3_new_size_reg[9]_in
01 1
10 1
.names [3279] [4796] [3129]
00 1
.names [3632] u1_u3_out_to_small_reg_in [11675] \u1_u3_idin_reg[20]_in
00- 1
--0 1
.names \u4_u0_buf0_reg[9] [3131]
0 1
.names \u4_u0_buf0_reg[27] [3132]
0 1
.names [3618] [3764] [3555] [3133]
11- 0
--1 0
.names [3764] [4454] [4451] [3802] [3134]
1111 0
.names [4265] [3764] \u1_u2_last_buf_adr_reg[3]_in
01 1
10 1
.names [6063] [4489] [3444] [3136]
00- 1
--0 1
.names [3555] [14526] [3137]
11 0
.names [6114] [3672] [5858] [6081] [3138]
1111 0
.names [2833] [4154] [3545] [3139]
11- 0
--1 0
.names [2858] [4153] [3546] [3140]
11- 0
--1 0
.names [2830] [4154] [3547] [3141]
11- 0
--1 0
.names [2859] [4154] [3548] [3142]
11- 0
--1 0
.names [2860] [4153] [3549] [3143]
11- 0
--1 0
.names [2893] [4153] [3550] [3144]
11- 0
--1 0
.names [2896] [4153] [3551] [3145]
11- 0
--1 0
.names [2861] [4153] [3552] [3146]
11- 0
--1 0
.names [10970] [2862] [4154] [3147]
01- 1
1-1 1
.names [10979] [2863] [4154] [3148]
01- 1
1-1 1
.names [10958] [2895] [4154] [3149]
01- 1
1-1 1
.names [10953] [2868] [4154] [3150]
01- 1
1-1 1
.names [10964] [2864] [4154] [3151]
01- 1
1-1 1
.names [10878] [2865] [4154] [3152]
01- 1
1-1 1
.names [10962] [2866] [4154] [3153]
01- 1
1-1 1
.names [10980] [2867] [4154] [3154]
01- 1
1-1 1
.names [4153] [2932] [3155]
01 1
10 1
.names \u4_u0_buf0_reg[14] [3156]
0 1
.names \u4_u0_buf0_reg[10] [3157]
0 1
.names \u4_u0_buf0_reg[13] [3158]
0 1
.names \u4_u0_buf1_reg[14] [3159]
0 1
.names \u4_u0_buf0_reg[11] [3160]
0 1
.names \u4_u0_buf0_reg[15] [3161]
0 1
.names \u4_u0_buf0_reg[6] [3162]
0 1
.names \u4_u0_buf1_reg[10] [3163]
0 1
.names \u4_u0_buf1_reg[13] [3164]
0 1
.names \u4_u0_buf0_reg[7] [3165]
0 1
.names \u4_u0_buf1_reg[11] [3166]
0 1
.names \u4_u0_buf1_reg[15] [3167]
0 1
.names \u4_u0_buf1_reg[6] [3168]
0 1
.names \u4_u0_buf1_reg[4] [3169]
0 1
.names \u4_u0_buf1_reg[5] [3170]
0 1
.names \u4_u0_buf1_reg[7] [3171]
0 1
.names \u1_hms_cnt_reg[0] [3172]
1 1
.names \u1_u3_idin_reg[19] [3173]
1 1
.names \u1_u3_new_size_reg[5] [3174]
1 1
.names \u4_u0_buf1_reg[28] [3175]
0 1
.names \u4_u0_buf1_reg[31] [3176]
0 1
.names \u1_u2_state_reg[3] [3177]
1 1
.names \u4_u0_buf0_reg[0] [3178]
0 1
.names \u4_u0_buf0_reg[18] [3179]
0 1
.names \u4_u0_buf0_reg[19] [3180]
0 1
.names \u4_u0_buf0_reg[1] [3181]
0 1
.names \u4_u0_buf0_reg[20] [3182]
0 1
.names \u4_u0_buf0_reg[21] [3183]
0 1
.names \u4_u0_buf0_reg[23] [3184]
0 1
.names \u4_u0_buf0_reg[24] [3185]
0 1
.names \u4_u0_buf0_reg[25] [3186]
0 1
.names \u4_u0_buf0_reg[26] [3187]
0 1
.names \u4_u0_buf0_reg[30] [3188]
0 1
.names \u4_u0_buf0_reg[3] [3189]
0 1
.names \u4_u0_buf0_reg[8] [3190]
0 1
.names \u4_u1_buf0_reg[28] [3191]
0 1
.names \u4_u1_buf0_reg[31] [3192]
0 1
.names [11463] [4337] [3193]
11 0
.names [4337] [12130] [3194]
00 0
.names [2085] wb_addr_i[16] [3611] sram_adr_o[14]
01- 1
1-1 1
.names [2084] wb_addr_i[15] [3608] sram_adr_o[13]
01- 1
1-1 1
.names [2095] wb_addr_i[14] [3603] sram_adr_o[12]
01- 1
1-1 1
.names [2083] wb_addr_i[13] [3603] sram_adr_o[11]
01- 1
1-1 1
.names [2094] wb_addr_i[12] [3609] sram_adr_o[10]
01- 1
1-1 1
.names [2097] wb_addr_i[11] [3610] sram_adr_o[9]
01- 1
1-1 1
.names [2089] wb_addr_i[10] [3605] sram_adr_o[8]
01- 1
1-1 1
.names [2088] wb_addr_i[9] [3605] sram_adr_o[7]
01- 1
1-1 1
.names [2087] wb_addr_i[8] [3613] sram_adr_o[6]
01- 1
1-1 1
.names [2086] wb_addr_i[7] [3607] sram_adr_o[5]
01- 1
1-1 1
.names [2093] wb_addr_i[6] [3612] sram_adr_o[4]
01- 1
1-1 1
.names [2091] wb_addr_i[5] [3603] sram_adr_o[3]
01- 1
1-1 1
.names [2092] wb_addr_i[4] [3603] sram_adr_o[2]
01- 1
1-1 1
.names [2096] wb_addr_i[3] [3609] sram_adr_o[1]
01- 1
1-1 1
.names [2090] wb_addr_i[2] [3607] sram_adr_o[0]
01- 1
1-1 1
.names [2663] wb_data_i[31] [3612] sram_data_o[31]
01- 1
1-1 1
.names [2619] wb_data_i[30] [3609] sram_data_o[30]
01- 1
1-1 1
.names [2661] wb_data_i[29] [3613] sram_data_o[29]
01- 1
1-1 1
.names [2660] wb_data_i[28] [3612] sram_data_o[28]
01- 1
1-1 1
.names [2623] wb_data_i[27] [3613] sram_data_o[27]
01- 1
1-1 1
.names [2659] wb_data_i[26] [3605] sram_data_o[26]
01- 1
1-1 1
.names [2658] wb_data_i[25] [3613] sram_data_o[25]
01- 1
1-1 1
.names [2657] wb_data_i[24] [3610] sram_data_o[24]
01- 1
1-1 1
.names [2656] wb_data_i[23] [3608] sram_data_o[23]
01- 1
1-1 1
.names [2655] wb_data_i[22] [3608] sram_data_o[22]
01- 1
1-1 1
.names [2654] wb_data_i[21] [3603] sram_data_o[21]
01- 1
1-1 1
.names [2653] wb_data_i[20] [3603] sram_data_o[20]
01- 1
1-1 1
.names [2652] wb_data_i[19] [3605] sram_data_o[19]
01- 1
1-1 1
.names [2651] wb_data_i[18] [3608] sram_data_o[18]
01- 1
1-1 1
.names [2650] wb_data_i[17] [3603] sram_data_o[17]
01- 1
1-1 1
.names [2625] wb_data_i[16] [3606] sram_data_o[16]
01- 1
1-1 1
.names [2649] wb_data_i[15] [3611] sram_data_o[15]
01- 1
1-1 1
.names [2648] wb_data_i[14] [3603] sram_data_o[14]
01- 1
1-1 1
.names [2647] wb_data_i[13] [3603] sram_data_o[13]
01- 1
1-1 1
.names [2645] wb_data_i[12] [3609] sram_data_o[12]
01- 1
1-1 1
.names [2646] wb_data_i[11] [3603] sram_data_o[11]
01- 1
1-1 1
.names [2644] wb_data_i[10] [3606] sram_data_o[10]
01- 1
1-1 1
.names [2669] wb_data_i[9] [3612] sram_data_o[9]
01- 1
1-1 1
.names [2668] wb_data_i[8] [3611] sram_data_o[8]
01- 1
1-1 1
.names [2667] wb_data_i[7] [3610] sram_data_o[7]
01- 1
1-1 1
.names [2666] wb_data_i[6] [3611] sram_data_o[6]
01- 1
1-1 1
.names [2622] wb_data_i[5] [3603] sram_data_o[5]
01- 1
1-1 1
.names [2665] wb_data_i[4] [3607] sram_data_o[4]
01- 1
1-1 1
.names [2664] wb_data_i[3] [3607] sram_data_o[3]
01- 1
1-1 1
.names [2662] wb_data_i[2] [3606] sram_data_o[2]
01- 1
1-1 1
.names [2624] wb_data_i[1] [3606] sram_data_o[1]
01- 1
1-1 1
.names [2643] wb_data_i[0] [3610] sram_data_o[0]
01- 1
1-1 1
.names u1_u3_match_r_reg [3242]
1 1
.names [3573] [4148] [3243]
00 0
.names [3387] [3244]
0 1
.names \u1_u3_new_size_reg[8] [3245]
0 1
.names [10718] [3566] \u1_hms_cnt_reg[4]_in
00 1
.names [3782] [2873] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[21]_in
01- 1
1-1 1
.names [14775] [3248]
0 1
.names [14321] [14000] \u0_u0_me_ps_reg[0]_in
00 1
.names [10845] [14321] \u0_u0_me_ps_reg[5]_in
00 1
.names [10622] [14321] \u0_u0_me_ps_reg[6]_in
00 1
.names [10624] [14321] \u0_u0_me_ps_reg[7]_in
00 1
.names [5032] [4480] [3604] [3253]
111 0
.names [12791] [3572] \u0_u0_me_ps2_reg[0]_in
11 1
.names [11403] [3572] \u0_u0_me_ps2_reg[1]_in
11 1
.names [10313] [3572] \u0_u0_me_ps2_reg[2]_in
11 1
.names [9607] [3572] \u0_u0_me_ps2_reg[3]_in
11 1
.names [9103] [3572] \u0_u0_me_ps2_reg[4]_in
11 1
.names [9648] [3572] \u0_u0_me_ps2_reg[5]_in
11 1
.names [8675] [3572] \u0_u0_me_ps2_reg[6]_in
11 1
.names [8947] [3572] \u0_u0_me_ps2_reg[7]_in
11 1
.names [11056] [14321] \u0_u0_me_ps_reg[2]_in
00 1
.names [10959] [14321] \u0_u0_me_ps_reg[3]_in
00 1
.names [10493] [14321] \u0_u0_me_ps_reg[4]_in
00 1
.names [3601] [13476] [3038] [12728] [3265]
1111 0
.names u5_wb_ack_s2_reg [3266]
0 1
.names \u1_u3_new_size_reg[7] [3267]
0 1
.names [12583] [11774] [3602] \u0_u0_me_cnt_reg[1]_in
11- 0
--1 0
.names [12397] [3602] \u0_u0_me_cnt_reg[0]_in
00 1
.names [9632] [3602] \u0_u0_me_cnt_reg[2]_in
00 1
.names [9593] [3602] \u0_u0_me_cnt_reg[3]_in
00 1
.names [9081] [3602] \u0_u0_me_cnt_reg[4]_in
00 1
.names [9406] [3602] \u0_u0_me_cnt_reg[5]_in
00 1
.names [9035] [3602] \u0_u0_me_cnt_reg[6]_in
00 1
.names [9165] [3602] \u0_u0_me_cnt_reg[7]_in
00 1
.names [3630] wb_ack_o [3276]
00 1
.names [9882] [4154] [3277]
00 1
.names [3632] [4796] [3278]
00 0
.names [4013] [3632] [3279]
00 0
.names \u4_u1_buf0_reg[8] [3280]
0 1
.names \u4_u1_buf1_reg[6] [3281]
0 1
.names \u4_u2_dma_in_cnt_reg[9] [3282]
1 1
.names \u4_u3_dma_in_cnt_reg[9] [3283]
1 1
.names [4285] [2870] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[18]_in
01- 1
1-1 1
.names \u4_u0_buf1_reg[3] [3285]
0 1
.names \u1_u2_last_buf_adr_reg[1] [3286]
0 1
.names [3600] [7940] phy_rst_pad_o [4717] \u1_u2_state_reg[0]_in
1111 0
.names \u4_u1_buf0_reg[6] [3288]
0 1
.names [6617] [3859] [6071] [6566] [3289]
1111 0
.names [6618] [3860] [6072] [6589] [3290]
1111 0
.names [9397] [4154] [3291]
00 1
.names \u4_u1_buf0_reg[14] [3292]
0 1
.names \u4_u1_buf0_reg[10] [3293]
0 1
.names \u4_u1_buf0_reg[13] [3294]
0 1
.names \u4_u1_buf1_reg[14] [3295]
0 1
.names \u4_u1_buf0_reg[11] [3296]
0 1
.names \u4_u1_buf0_reg[15] [3297]
0 1
.names \u4_u1_buf1_reg[10] [3298]
0 1
.names \u4_u1_buf1_reg[13] [3299]
0 1
.names \u4_u1_buf0_reg[7] [3300]
0 1
.names \u4_u1_buf1_reg[11] [3301]
0 1
.names \u4_u1_buf1_reg[15] [3302]
0 1
.names \u4_u1_buf1_reg[4] [3303]
0 1
.names \u4_u1_buf1_reg[7] [3304]
0 1
.names \u4_u1_buf1_reg[5] [3305]
0 1
.names \u4_u0_buf1_reg[29] [3306]
0 1
.names \u4_u0_buf1_reg[21] [3307]
0 1
.names \u4_u0_dma_in_cnt_reg[9] [3308]
1 1
.names \u4_u1_dma_in_cnt_reg[9] [3309]
1 1
.names \u4_u0_dma_in_cnt_reg[11] [3310]
1 1
.names \u1_u0_state_reg[2] [3311]
1 1
.names \u4_u0_dma_out_cnt_reg[11] [3312]
1 1
.names \u4_u0_dma_out_cnt_reg[9] [3313]
1 1
.names u4_dma_in_buf_sz1_reg [3314]
1 1
.names \u4_u0_dma_in_cnt_reg[7] [3315]
1 1
.names \u4_u0_dma_in_cnt_reg[6] [3316]
1 1
.names \u4_u0_dma_out_cnt_reg[6] [3317]
1 1
.names \u4_u0_buf1_reg[0] [3318]
0 1
.names \u4_u0_buf1_reg[12] [3319]
0 1
.names \u4_u0_buf1_reg[16] [3320]
0 1
.names \u4_u0_buf1_reg[17] [3321]
0 1
.names \u4_u0_buf1_reg[19] [3322]
0 1
.names \u4_u0_buf1_reg[1] [3323]
0 1
.names \u4_u0_buf1_reg[20] [3324]
0 1
.names \u4_u0_buf1_reg[22] [3325]
0 1
.names \u4_u0_buf1_reg[24] [3326]
0 1
.names \u4_u0_buf1_reg[25] [3327]
0 1
.names \u4_u0_buf1_reg[23] [3328]
0 1
.names \u4_u0_buf1_reg[27] [3329]
0 1
.names \u4_u0_buf1_reg[26] [3330]
0 1
.names \u4_u0_buf1_reg[2] [3331]
0 1
.names \u4_u0_buf1_reg[30] [3332]
0 1
.names \u4_u0_buf1_reg[8] [3333]
0 1
.names \u4_u0_buf1_reg[9] [3334]
0 1
.names \u4_u1_buf1_reg[28] [3335]
0 1
.names \u4_u1_buf1_reg[31] [3336]
0 1
.names \u4_u0_dma_in_cnt_reg[0] [3337]
1 1
.names \u1_u2_state_reg[4] [3338]
1 1
.names \u4_u0_dma_out_cnt_reg[0] [3339]
1 1
.names \u4_u0_dma_out_cnt_reg[1] [3340]
1 1
.names \u4_u0_dma_out_cnt_reg[2] [3341]
1 1
.names \u4_u0_dma_out_cnt_reg[3] [3342]
1 1
.names \u4_u1_buf0_reg[16] [3343]
0 1
.names \u4_u1_buf0_reg[18] [3344]
0 1
.names \u4_u1_buf0_reg[19] [3345]
0 1
.names \u4_u1_buf0_reg[1] [3346]
0 1
.names \u4_u1_buf0_reg[20] [3347]
0 1
.names \u4_u1_buf0_reg[21] [3348]
0 1
.names \u4_u1_buf0_reg[23] [3349]
0 1
.names \u4_u1_buf0_reg[24] [3350]
0 1
.names \u4_u1_buf0_reg[25] [3351]
0 1
.names \u4_u1_buf0_reg[27] [3352]
0 1
.names \u4_u1_buf0_reg[30] [3353]
0 1
.names \u4_u1_buf0_reg[3] [3354]
0 1
.names \u4_u1_buf0_reg[9] [3355]
0 1
.names \u4_u2_buf0_reg[28] [3356]
0 1
.names \u4_u2_buf0_reg[31] [3357]
0 1
.names [3763] [11023] [3358]
00 0
.names [4154] [2870] [3359]
11 0
.names [11035] [4154] [3360]
00 1
.names [10665] [4154] [3361]
00 1
.names [10118] [4154] [3362]
00 1
.names [10065] [4154] [3363]
00 1
.names [10071] [4154] [3364]
00 1
.names [10286] [4154] [3365]
00 1
.names [9492] [4154] [3366]
00 1
.names [14314] [4154] [3367]
00 1
.names [13165] [3800] [8357] \u4_u0_buf0_reg[28]_in
111 0
.names [12197] [3801] [8362] \u4_u0_buf0_reg[31]_in
111 0
.names [10925] [10897] [4154] [3370]
11- 0
--1 0
.names [10929] [10917] [4154] [3371]
11- 0
--1 0
.names [10926] [10900] [4154] [3372]
11- 0
--1 0
.names [10920] [10908] [4154] [3373]
11- 0
--1 0
.names [10921] [10894] [4154] [3374]
11- 0
--1 0
.names [10932] [10918] [4154] [3375]
11- 0
--1 0
.names [10931] [10905] [4153] [3376]
11- 0
--1 0
.names [14412] [6464] [3377]
11 0
.names [10909] [10923] [4153] [3378]
11- 0
--1 0
.names [10671] [4153] [3379]
00 1
.names [10567] [4153] [3380]
00 1
.names [10565] [4153] [3381]
00 1
.names [10670] [4153] [3382]
00 1
.names [10563] [4153] [3383]
00 1
.names [10564] [4153] [3384]
00 1
.names [10562] [4153] [3385]
00 1
.names [10655] [4153] [3386]
00 1
.names u1_frame_no_same_reg [3387]
0 1
.names [3775] [4229] [3388]
11 0
.names [3776] [5098] [3389]
11 0
.names \u4_u0_buf1_reg[18] [3390]
0 1
.names [3566] [3391]
0 1
.names [3782] [13646] [3392]
11 0
.names [3782] [3174] [3393]
00 0
.names [3782] [3174] [3394]
11 0
.names \u1_u3_new_size_reg[6] [3395]
0 1
.names [11459] [13606] [3602] [3396]
11- 0
--1 0
.names [10983] [3602] [3397]
00 1
.names [3571] [3398]
0 1
.names \u4_u1_buf0_reg[26] [3399]
0 1
.names [3604] [11687] [3400]
00 0
.names [14321] [3401]
0 1
.names [3967] [6718] [3402]
11 0
.names [3967] [6018] [3403]
11 0
.names [3967] [12396] [3404]
11 0
.names [3967] [6696] [3405]
11 0
.names [3967] [6716] [3406]
11 0
.names [12250] [11731] [3602] [3407]
11- 0
--1 0
.names [12728] [12510] [3602] [3408]
11- 0
--1 0
.names [12258] [4162] [8342] \u4_u0_buf0_reg[14]_in
111 0
.names \u1_sof_time_reg[2] [3410]
1 1
.names [4013] u1_u3_out_to_small_reg_in [11662] \u1_u3_idin_reg[19]_in
00- 1
--0 1
.names u5_wb_ack_s1a_reg u5_wb_ack_s2_reg_in
1 1
.names [4057] [6220] [5721] [3413]
00- 1
--0 1
.names [4285] [14546] [3822] [3414]
11- 0
--1 0
.names [8368] [4151] [12067] \u4_u0_buf0_reg[7]_in
111 0
.names \u4_u0_buf0_reg[2] [3416]
0 1
.names [3829] phy_rst_pad_o \u4_u0_buf1_reg[11]_in
11 0
.names [3830] phy_rst_pad_o \u4_u0_buf1_reg[15]_in
11 0
.names [3831] phy_rst_pad_o \u4_u0_buf1_reg[6]_in
11 0
.names [3617] [3420]
0 1
.names \u4_u2_buf0_reg[8] [3421]
0 1
.names \u4_u3_buf0_reg[31] [3422]
0 1
.names \u4_u0_buf0_reg[22] [3423]
0 1
.names \u4_u2_buf0_reg[12] [3424]
0 1
.names \u4_u1_buf1_reg[1] [3425]
0 1
.names [5988] [14614] \u1_u3_new_size_reg[5]_in
01 1
10 1
.names [6228] [4029] \u1_u3_new_size_reg[7]_in
01 1
10 1
.names \u4_u0_dma_out_cnt_reg[8] [3428]
1 1
.names \u4_u0_dma_out_cnt_reg[4] [3429]
1 1
.names \u4_u1_buf1_reg[9] [3430]
0 1
.names \u4_u2_buf0_reg[19] [3431]
0 1
.names \u4_u1_buf1_reg[27] [3432]
0 1
.names \u4_u1_buf1_reg[23] [3433]
0 1
.names \u4_u0_buf0_reg[5] [3434]
0 1
.names \u1_sof_time_reg[6] [3435]
1 1
.names [12255] [3987] [8350] \u4_u0_buf0_reg[21]_in
111 0
.names [12486] [3970] [8339] \u4_u0_buf0_reg[11]_in
111 0
.names [12339] [3971] [8343] \u4_u0_buf0_reg[15]_in
111 0
.names \u4_u2_buf0_reg[6] [3439]
0 1
.names \u4_u2_buf0_reg[11] [3440]
0 1
.names [13165] [3975] [8367] \u4_u0_buf0_reg[6]_in
111 0
.names \u4_u2_buf0_reg[10] [3442]
0 1
.names [3924] phy_rst_pad_o \u4_u0_buf1_reg[10]_in
11 0
.names [6894] [4060] [6542] [6852] [3444]
1111 0
.names [3920] phy_rst_pad_o \u4_u0_buf1_reg[28]_in
11 0
.names [3921] phy_rst_pad_o \u4_u0_buf1_reg[31]_in
11 0
.names [4157] [8632] [3447]
01 1
10 1
.names \u4_u2_buf0_reg[14] [3448]
0 1
.names \u4_u2_buf0_reg[13] [3449]
0 1
.names \u4_u2_buf1_reg[14] [3450]
0 1
.names \u4_u2_buf0_reg[15] [3451]
0 1
.names \u4_u2_buf1_reg[10] [3452]
0 1
.names \u4_u2_buf1_reg[13] [3453]
0 1
.names \u4_u0_buf0_reg[4] [3454]
0 1
.names \u4_u2_buf0_reg[7] [3455]
0 1
.names \u4_u2_buf1_reg[11] [3456]
0 1
.names \u4_u2_buf1_reg[6] [3457]
0 1
.names \u4_u2_buf1_reg[4] [3458]
0 1
.names \u4_u2_buf1_reg[5] [3459]
0 1
.names \u4_u2_buf1_reg[7] [3460]
0 1
.names \u1_sof_time_reg[11] [3461]
0 1
.names \u4_u0_dma_in_cnt_reg[8] [3462]
1 1
.names \u1_sof_time_reg[7] [3463]
1 1
.names \u4_u1_dma_in_cnt_reg[11] [3464]
1 1
.names \u1_sof_time_reg[0] [3465]
1 1
.names \u4_u0_dma_in_cnt_reg[10] [3466]
1 1
.names \u4_u1_dma_out_cnt_reg[11] [3467]
1 1
.names \u4_u1_dma_out_cnt_reg[9] [3468]
1 1
.names \u1_sof_time_reg[10] [3469]
1 1
.names \u1_sof_time_reg[1] [3470]
1 1
.names \u1_sof_time_reg[3] [3471]
1 1
.names \u1_sof_time_reg[4] [3472]
1 1
.names \u1_sof_time_reg[5] [3473]
1 1
.names \u1_sof_time_reg[9] [3474]
1 1
.names \u1_sof_time_reg[8] [3475]
1 1
.names \u4_u0_dma_in_cnt_reg[5] [3476]
1 1
.names \u4_u0_dma_out_cnt_reg[10] [3477]
1 1
.names \u4_u0_dma_out_cnt_reg[7] [3478]
1 1
.names \u4_u1_dma_in_cnt_reg[7] [3479]
1 1
.names \u4_u0_dma_in_cnt_reg[4] [3480]
1 1
.names \u4_u1_dma_in_cnt_reg[6] [3481]
1 1
.names \u4_u1_dma_out_cnt_reg[6] [3482]
1 1
.names \u4_u1_buf1_reg[0] [3483]
0 1
.names \u4_u1_buf1_reg[12] [3484]
0 1
.names \u4_u1_buf1_reg[16] [3485]
0 1
.names \u4_u1_buf1_reg[17] [3486]
0 1
.names \u4_u1_buf1_reg[18] [3487]
0 1
.names \u4_u1_buf1_reg[19] [3488]
0 1
.names \u4_u1_buf1_reg[20] [3489]
0 1
.names \u4_u1_buf1_reg[21] [3490]
0 1
.names \u4_u1_buf1_reg[22] [3491]
0 1
.names \u4_u1_buf1_reg[24] [3492]
0 1
.names \u4_u1_buf1_reg[25] [3493]
0 1
.names \u4_u1_buf1_reg[26] [3494]
0 1
.names \u4_u1_buf1_reg[2] [3495]
0 1
.names \u4_u1_buf1_reg[30] [3496]
0 1
.names \u4_u1_buf1_reg[29] [3497]
0 1
.names \u4_u1_buf1_reg[3] [3498]
0 1
.names \u4_u1_buf1_reg[8] [3499]
0 1
.names \u4_u2_buf1_reg[28] [3500]
0 1
.names \u4_u2_buf1_reg[31] [3501]
0 1
.names \u4_u1_dma_in_cnt_reg[0] [3502]
1 1
.names \u4_u0_dma_in_cnt_reg[1] [3503]
1 1
.names \u4_u0_dma_in_cnt_reg[2] [3504]
1 1
.names \u4_u0_dma_in_cnt_reg[3] [3505]
1 1
.names \u4_u0_dma_out_cnt_reg[5] [3506]
1 1
.names \u4_u1_dma_out_cnt_reg[0] [3507]
1 1
.names \u4_u1_dma_out_cnt_reg[1] [3508]
1 1
.names \u4_u1_dma_out_cnt_reg[2] [3509]
1 1
.names \u4_u1_dma_out_cnt_reg[3] [3510]
1 1
.names \u4_u3_buf0_reg[28] [3511]
0 1
.names \u4_u0_buf0_reg[12] [3512]
0 1
.names \u4_u0_buf0_reg[16] [3513]
0 1
.names \u4_u0_buf0_reg[17] [3514]
0 1
.names \u4_u0_buf0_reg[29] [3515]
0 1
.names \u4_u2_buf0_reg[0] [3516]
0 1
.names \u4_u2_buf0_reg[16] [3517]
0 1
.names \u4_u2_buf0_reg[17] [3518]
0 1
.names \u4_u2_buf0_reg[18] [3519]
0 1
.names \u4_u2_buf0_reg[20] [3520]
0 1
.names \u4_u2_buf0_reg[22] [3521]
0 1
.names \u4_u2_buf0_reg[24] [3522]
0 1
.names \u4_u2_buf0_reg[25] [3523]
0 1
.names \u4_u2_buf0_reg[29] [3524]
0 1
.names \u4_u2_buf0_reg[1] [3525]
0 1
.names \u4_u2_buf0_reg[30] [3526]
0 1
.names \u4_u2_buf0_reg[3] [3527]
0 1
.names [12158] [4024] [8337] \u4_u0_buf0_reg[10]_in
111 0
.names [3937] [12197] \u1_u2_state_reg[3]_in
11 1
.names [12255] [3981] [8336] \u4_u0_buf0_reg[0]_in
111 0
.names [4129] [5922] [5924] [3531]
11- 0
--1 0
.names [12255] [3984] [8347] \u4_u0_buf0_reg[19]_in
111 0
.names [12255] [3985] [8348] \u4_u0_buf0_reg[1]_in
111 0
.names [12158] [3988] [8352] \u4_u0_buf0_reg[23]_in
111 0
.names [12197] [3989] [8353] \u4_u0_buf0_reg[24]_in
111 0
.names [12197] [3990] [8354] \u4_u0_buf0_reg[25]_in
111 0
.names [12197] [3991] [8355] \u4_u0_buf0_reg[26]_in
111 0
.names [12197] [3992] [8356] \u4_u0_buf0_reg[27]_in
111 0
.names [12252] [3993] [8361] \u4_u0_buf0_reg[30]_in
111 0
.names [12197] [3994] [8363] \u4_u0_buf0_reg[3]_in
111 0
.names [13165] [3995] [8369] \u4_u0_buf0_reg[8]_in
111 0
.names [13165] [3996] [8370] \u4_u0_buf0_reg[9]_in
111 0
.names [12491] [4000] [8501] \u4_u1_buf0_reg[28]_in
111 0
.names [12491] [4001] [8133] \u4_u1_buf0_reg[31]_in
111 0
.names [10785] [10919] [4153] [3545]
11- 0
--1 0
.names [10934] [10733] [4153] [3546]
11- 0
--1 0
.names [10928] [10771] [4153] [3547]
11- 0
--1 0
.names [10924] [10910] [4153] [3548]
11- 0
--1 0
.names [10922] [10884] [4153] [3549]
11- 0
--1 0
.names [10927] [10915] [4153] [3550]
11- 0
--1 0
.names [10822] [10930] [4153] [3551]
11- 0
--1 0
.names [10901] [10935] [4153] [3552]
11- 0
--1 0
.names [3765] [3553]
0 1
.names [3935] [4451] [5082] [3554]
111 0
.names [3929] [14525] [3555]
00 0
.names [4232] [4260] [3936] [3556]
00- 1
--0 1
.names [12258] [3983] [8346] \u4_u0_buf0_reg[18]_in
111 0
.names [3818] phy_rst_pad_o \u4_u0_buf1_reg[13]_in
11 0
.names [14412] u1_u3_match_r_reg_in
0 1
.names [3958] phy_rst_pad_o \u4_u0_buf1_reg[4]_in
11 0
.names [3959] [12058] \u4_u0_buf1_reg[5]_in
11 0
.names [3960] phy_rst_pad_o \u4_u0_buf1_reg[7]_in
11 0
.names [3805] [4451] [3563]
11 0
.names \u4_u2_buf1_reg[15] [3564]
0 1
.names [3944] [3172] [13296] \u1_hms_cnt_reg[0]_in
000 1
.names [3944] [12368] [3566]
00 0
.names [12244] [4128] [8341] \u4_u0_buf0_reg[13]_in
111 0
.names [3862] phy_rst_pad_o \u4_u0_buf1_reg[14]_in
11 0
.names [12067] [3986] [8349] \u4_u0_buf0_reg[20]_in
111 0
.names [6229] [3977] \u1_u3_new_size_reg[8]_in
01 1
10 1
.names [3797] u1_u2_rx_data_valid_r_reg_in [14274] [3571]
111 0
.names [14326] [9645] [3572]
00 1
.names [3794] [2611] [3573]
00 0
.names [3967] [6015] [3574]
11 0
.names [4191] [2983] [3575]
11 0
.names [4191] [2924] [3576]
11 0
.names [4191] [2985] [3577]
11 0
.names [3967] [6016] [3578]
11 0
.names [3967] [6033] [3579]
11 0
.names [4191] [2986] [3580]
11 0
.names [4191] [2984] [3581]
11 0
.names [3967] [6017] [3582]
11 0
.names [4191] [2925] [3583]
11 0
.names [3967] [6019] [3584]
11 0
.names [4191] [2962] [3585]
11 0
.names [3967] [5978] [3586]
11 0
.names [4191] [2987] [3587]
11 0
.names [4191] [2926] [3588]
11 0
.names [4191] [2927] [3589]
11 0
.names [4191] [2929] [3590]
11 0
.names [4192] [3972] [7448] [3591]
111 0
.names \u4_u1_dma_in_cnt_reg[8] [3592]
1 1
.names [13165] [4352] [8011] \u4_u1_buf0_reg[14]_in
111 0
.names \u4_u1_buf0_reg[2] [3594]
0 1
.names \u4_u3_int_stat_reg[0] [3595]
1 1
.names \u4_u1_buf0_reg[22] [3596]
0 1
.names [3794] [3597]
0 1
.names [4013] [4798] [3598]
00 0
.names [4013] [12932] [3599]
00 1
.names [7873] [4170] [3600]
00 1
.names [14326] [3601]
0 1
.names [14322] [3602]
1 1
.names [3798] [3603]
0 1
.names [3798] [3604]
0 1
.names [3798] [3605]
0 1
.names [3798] [3606]
0 1
.names [3798] [3607]
0 1
.names [3798] [3608]
0 1
.names [3798] [3609]
0 1
.names [3798] [3610]
0 1
.names [3798] [3611]
0 1
.names [3798] [3612]
0 1
.names [3798] [3613]
0 1
.names \u4_u2_buf1_reg[3] [3614]
0 1
.names [4059] [5914] [3615]
11 0
.names [4059] [5914] [3616]
00 1
.names [4249] [6180] [5912] [3617]
11- 0
--1 0
.names [4451] [4031] [3618]
11 1
.names [12197] [4336] [8507] \u4_u1_buf0_reg[7]_in
111 0
.names [4030] [12067] \u4_u1_buf1_reg[11]_in
11 0
.names \u4_u2_buf1_reg[20] [3621]
0 1
.names \u4_u2_buf1_reg[27] [3622]
0 1
.names [4032] [12100] \u4_u1_buf1_reg[15]_in
11 0
.names \u4_u2_buf1_reg[24] [3624]
0 1
.names [4035] phy_rst_pad_o \u4_u1_buf1_reg[6]_in
11 0
.names \u4_u1_dma_out_cnt_reg[4] [3626]
1 1
.names [5990] [4274] \u1_u3_new_size_reg[6]_in
01 1
10 1
.names \u4_u3_buf0_reg[29] [3628]
0 1
.names \u4_u2_buf1_reg[17] [3629]
0 1
.names u5_wb_ack_s1a_reg_in [3630]
0 1
.names \u4_u3_buf0_reg[25] [3631]
0 1
.names \u1_u3_new_size_reg[3] [3632]
0 1
.names \u4_u3_buf0_reg[21] [3633]
0 1
.names \u4_u3_buf0_reg[5] [3634]
0 1
.names [4058] [6267] \u4_u0_dma_in_cnt_reg[7]_in
11 1
.names \u4_u1_buf0_reg[5] [3636]
0 1
.names [4176] [6267] \u4_u0_dma_out_cnt_reg[3]_in
11 1
.names \u4_u1_dma_in_cnt_reg[5] [3638]
1 1
.names \u4_u3_buf0_reg[6] [3639]
0 1
.names [4124] [6267] \u4_u0_dma_in_cnt_reg[6]_in
11 1
.names [4125] [6267] \u4_u0_dma_out_cnt_reg[6]_in
11 1
.names [13165] [4204] [8494] \u4_u1_buf0_reg[11]_in
111 0
.names [4130] phy_rst_pad_o \u4_u0_buf1_reg[0]_in
11 0
.names [4131] [12067] \u4_u0_buf1_reg[12]_in
11 0
.names [4132] [12067] \u4_u0_buf1_reg[16]_in
11 0
.names [4133] phy_rst_pad_o \u4_u0_buf1_reg[17]_in
11 0
.names [4134] phy_rst_pad_o \u4_u0_buf1_reg[18]_in
11 0
.names [4135] [12067] \u4_u0_buf1_reg[19]_in
11 0
.names [4136] [12067] \u4_u0_buf1_reg[1]_in
11 0
.names [4137] phy_rst_pad_o \u4_u0_buf1_reg[20]_in
11 0
.names [4138] phy_rst_pad_o \u4_u0_buf1_reg[21]_in
11 0
.names [4139] [12067] \u4_u0_buf1_reg[22]_in
11 0
.names [4140] [12067] \u4_u0_buf1_reg[23]_in
11 0
.names [4141] phy_rst_pad_o \u4_u0_buf1_reg[24]_in
11 0
.names [4142] phy_rst_pad_o \u4_u0_buf1_reg[25]_in
11 0
.names [4143] phy_rst_pad_o \u4_u0_buf1_reg[26]_in
11 0
.names [4144] phy_rst_pad_o \u4_u0_buf1_reg[27]_in
11 0
.names [4145] phy_rst_pad_o \u4_u0_buf1_reg[29]_in
11 0
.names \u4_u3_buf0_reg[10] [3659]
0 1
.names [4146] phy_rst_pad_o \u4_u0_buf1_reg[2]_in
11 0
.names [4147] phy_rst_pad_o \u4_u0_buf1_reg[30]_in
11 0
.names [4149] phy_rst_pad_o \u4_u0_buf1_reg[3]_in
11 0
.names [4150] phy_rst_pad_o \u4_u0_buf1_reg[8]_in
11 0
.names [4174] [6267] \u4_u0_dma_out_cnt_reg[1]_in
11 1
.names [4152] phy_rst_pad_o \u4_u0_buf1_reg[9]_in
11 0
.names [12158] [4205] [8496] \u4_u1_buf0_reg[15]_in
111 0
.names [4126] phy_rst_pad_o \u4_u1_buf1_reg[28]_in
11 0
.names [4127] phy_rst_pad_o \u4_u1_buf1_reg[31]_in
11 0
.names [4156] phy_rst_pad_o \u4_u1_buf1_reg[10]_in
11 0
.names [12387] [4222] [8505] \u4_u1_buf0_reg[6]_in
111 0
.names \u4_u2_dma_out_cnt_reg[9] [3671]
1 1
.names [8306] [3479] [4062] [3672]
11- 0
--1 0
.names [4171] [6267] \u4_u0_dma_in_cnt_reg[0]_in
11 1
.names [4172] [12849] \u1_u2_state_reg[4]_in
00 1
.names [4173] [6267] \u4_u0_dma_out_cnt_reg[0]_in
11 1
.names \u4_u3_buf0_reg[14] [3676]
0 1
.names \u4_u3_buf0_reg[13] [3677]
0 1
.names [4175] [6267] \u4_u0_dma_out_cnt_reg[2]_in
11 1
.names \u4_u3_buf0_reg[11] [3679]
0 1
.names \u4_u3_buf0_reg[15] [3680]
0 1
.names \u4_u3_buf0_reg[4] [3681]
0 1
.names \u4_u3_buf0_reg[7] [3682]
0 1
.names \u4_u1_buf0_reg[4] [3683]
0 1
.names \u4_u1_dma_out_cnt_reg[8] [3684]
1 1
.names \u5_wb_data_o_reg[1] wb_data_o[1]
1 1
.names \u4_u1_dma_in_cnt_reg[10] [3686]
1 1
.names \u4_u2_dma_out_cnt_reg[11] [3687]
1 1
.names \u4_u1_dma_out_cnt_reg[10] [3688]
1 1
.names \u4_u1_dma_out_cnt_reg[7] [3689]
1 1
.names \u4_u2_dma_in_cnt_reg[7] [3690]
1 1
.names \u4_u1_dma_in_cnt_reg[4] [3691]
1 1
.names \u4_u2_dma_out_cnt_reg[6] [3692]
1 1
.names \u4_u2_dma_in_cnt_reg[6] [3693]
1 1
.names \u4_u2_buf1_reg[0] [3694]
0 1
.names \u4_u2_buf1_reg[12] [3695]
0 1
.names \u4_u2_buf1_reg[16] [3696]
0 1
.names \u4_u2_buf1_reg[18] [3697]
0 1
.names \u4_u2_buf1_reg[19] [3698]
0 1
.names \u4_u2_buf1_reg[1] [3699]
0 1
.names \u4_u2_buf1_reg[22] [3700]
0 1
.names \u4_u2_buf1_reg[23] [3701]
0 1
.names \u4_u2_buf1_reg[21] [3702]
0 1
.names \u4_u2_buf1_reg[26] [3703]
0 1
.names \u4_u2_buf1_reg[25] [3704]
0 1
.names \u4_u2_buf1_reg[29] [3705]
0 1
.names \u4_u2_buf1_reg[2] [3706]
0 1
.names \u4_u2_buf1_reg[30] [3707]
0 1
.names \u4_u2_buf1_reg[8] [3708]
0 1
.names \u4_u2_buf1_reg[9] [3709]
0 1
.names \u4_u2_dma_in_cnt_reg[0] [3710]
1 1
.names \u4_u1_dma_in_cnt_reg[2] [3711]
1 1
.names \u4_u1_dma_out_cnt_reg[5] [3712]
1 1
.names \u4_u2_dma_out_cnt_reg[1] [3713]
1 1
.names \u4_u2_dma_out_cnt_reg[2] [3714]
1 1
.names \u4_u2_dma_out_cnt_reg[3] [3715]
1 1
.names \u4_u2_int_stat_reg[0] [3716]
1 1
.names \u4_u3_buf0_reg[0] [3717]
0 1
.names \u4_u2_dma_out_cnt_reg[0] [3718]
1 1
.names \u4_u3_buf0_reg[16] [3719]
0 1
.names \u4_u3_buf0_reg[17] [3720]
0 1
.names \u4_u3_buf0_reg[18] [3721]
0 1
.names \u4_u3_buf0_reg[19] [3722]
0 1
.names \u4_u3_buf0_reg[1] [3723]
0 1
.names \u4_u3_buf0_reg[20] [3724]
0 1
.names \u4_u3_buf0_reg[12] [3725]
0 1
.names \u4_u3_buf0_reg[23] [3726]
0 1
.names \u4_u3_buf0_reg[24] [3727]
0 1
.names \u4_u3_buf0_reg[22] [3728]
0 1
.names \u4_u3_buf0_reg[27] [3729]
0 1
.names \u4_u3_buf0_reg[26] [3730]
0 1
.names \u4_u3_buf0_reg[2] [3731]
0 1
.names \u4_u3_buf0_reg[30] [3732]
0 1
.names \u4_u3_buf0_reg[3] [3733]
0 1
.names \u4_u3_buf0_reg[8] [3734]
0 1
.names \u4_u3_buf0_reg[9] [3735]
0 1
.names \u4_u1_buf0_reg[0] [3736]
0 1
.names \u4_u1_buf0_reg[12] [3737]
0 1
.names \u4_u1_buf0_reg[17] [3738]
0 1
.names \u4_u0_int_stat_reg[0] [3739]
1 1
.names \u4_u1_buf0_reg[29] [3740]
0 1
.names \u4_u1_int_stat_reg[0] [3741]
1 1
.names [4309] [5916] [5918] [3742]
11- 0
--1 0
.names [4310] [5919] [5921] [3743]
11- 0
--1 0
.names [4311] [5925] [5927] [3744]
11- 0
--1 0
.names [12244] [4261] [8129] \u4_u1_buf0_reg[10]_in
111 0
.names [13165] [4207] [8130] \u4_u1_buf0_reg[16]_in
111 0
.names [13165] [4208] [8497] \u4_u1_buf0_reg[18]_in
111 0
.names [13165] [4209] [8009] \u4_u1_buf0_reg[19]_in
111 0
.names [12387] [4210] [8498] \u4_u1_buf0_reg[1]_in
111 0
.names [12387] [4211] [8016] \u4_u1_buf0_reg[20]_in
111 0
.names [13165] [4212] [8540] \u4_u1_buf0_reg[21]_in
111 0
.names [12158] [4213] [8481] \u4_u1_buf0_reg[23]_in
111 0
.names [12387] [4214] [8466] \u4_u1_buf0_reg[24]_in
111 0
.names [12491] [4215] [8463] \u4_u1_buf0_reg[25]_in
111 0
.names [12491] [4216] [8132] \u4_u1_buf0_reg[26]_in
111 0
.names [12491] [4217] [8500] \u4_u1_buf0_reg[27]_in
111 0
.names [12244] [4218] [8512] \u4_u1_buf0_reg[30]_in
111 0
.names [12491] [4219] [8503] \u4_u1_buf0_reg[3]_in
111 0
.names [12158] [4220] [8508] \u4_u1_buf0_reg[8]_in
111 0
.names [12244] [4221] [8510] \u4_u1_buf0_reg[9]_in
111 0
.names [12197] [4224] [8557] \u4_u2_buf0_reg[28]_in
111 0
.names [12197] [4225] [8546] \u4_u2_buf0_reg[31]_in
111 0
.names [4148] [2611] [3763]
00 0
.names [4163] [4007] [3764]
11 0
.names [4164] [5080] [3765]
11 0
.names [4165] [6256] \u4_u3_dma_in_cnt_reg[9]_in
11 1
.names [4166] [6267] \u4_u0_dma_in_cnt_reg[9]_in
11 1
.names [4167] [6276] \u4_u1_dma_in_cnt_reg[9]_in
11 1
.names [4168] [6288] \u4_u2_dma_in_cnt_reg[9]_in
11 1
.names [4017] [12067] \u4_u1_buf1_reg[13]_in
11 0
.names [4246] [4459] \u1_u2_last_buf_adr_reg[1]_in
01 1
10 1
.names [4184] [12100] \u4_u1_buf1_reg[4]_in
11 0
.names [3961] phy_rst_pad_o \u4_u1_buf1_reg[5]_in
11 0
.names [3962] phy_rst_pad_o \u4_u1_buf1_reg[7]_in
11 0
.names [14463] [14494] [3775]
11 0
.names [4008] [5099] [3776]
11 0
.names \u4_u1_dma_in_cnt_reg[1] [3777]
1 1
.names [3934] u1_frame_no_same_reg_in
0 1
.names [12244] [4312] [8432] \u4_u1_buf0_reg[13]_in
111 0
.names [4063] phy_rst_pad_o \u4_u1_buf1_reg[14]_in
11 0
.names \u5_state_reg[0] [3781]
1 1
.names \u1_u3_new_size_reg[4] [3782]
1 1
.names [3978] [13296] \u1_u0_state_reg[2]_in
00 1
.names [3979] [6267] \u4_u0_dma_in_cnt_reg[11]_in
11 1
.names [3980] [6267] \u4_u0_dma_out_cnt_reg[11]_in
11 1
.names [3982] [6267] \u4_u0_dma_out_cnt_reg[9]_in
11 1
.names \u4_u2_dma_in_cnt_reg[11] [3787]
1 1
.names \u4_u1_dma_in_cnt_reg[3] [3788]
1 1
.names [4020] [4464] [4248] u4_dma_in_buf_sz1_reg_in
111 0
.names \u4_u2_dma_in_cnt_reg[8] [3790]
1 1
.names \u4_u3_buf1_reg[7] [3791]
0 1
.names [12158] [4381] [8351] \u4_u0_buf0_reg[22]_in
111 0
.names [12387] [4598] [8539] \u4_u2_buf0_reg[14]_in
111 0
.names u1_u3_pid_seq_err_reg [3794]
1 1
.names [12197] [4521] [8364] \u4_u0_buf0_reg[4]_in
111 0
.names [12197] [4522] [8365] \u4_u0_buf0_reg[5]_in
111 0
.names [4478] [6469] [6629] [3797]
11- 0
--1 0
.names [4242] [7654] [3798]
11 0
.names \u4_u2_buf0_reg[2] [3799]
0 1
.names [4275] [9380] [3800]
11 0
.names [4276] [8877] [3801]
11 0
.names [14528] [14527] [3802]
00 1
.names [14470] [14494] [3803]
11 1
.names [4259] [4260] [3804]
00 1
.names [4007] [3805]
0 1
.names \u4_u2_dma_out_cnt_reg[4] [3806]
1 1
.names \u4_u3_buf1_reg[5] [3807]
0 1
.names \u4_u2_buf0_reg[26] [3808]
0 1
.names [12216] [4551] [8555] \u4_u2_buf0_reg[7]_in
111 0
.names [4271] [12067] \u4_u2_buf1_reg[11]_in
11 0
.names u5_wb_ack_s1_reg u5_wb_ack_s1a_reg_in
1 1
.names [4360] [6267] \u4_u0_dma_in_cnt_reg[2]_in
11 1
.names [4272] phy_rst_pad_o \u4_u2_buf1_reg[15]_in
11 0
.names [4273] [12058] \u4_u2_buf1_reg[6]_in
11 0
.names \u4_u2_dma_out_cnt_reg[7] [3815]
1 1
.names \u4_u2_buf0_reg[4] [3816]
0 1
.names [4278] [6276] \u4_u1_dma_in_cnt_reg[7]_in
11 1
.names [9135] wb_data_i[13] [4254] [3818]
11- 0
--1 0
.names [4279] [6267] \u4_u0_dma_out_cnt_reg[7]_in
11 1
.names [4280] [6267] \u4_u0_dma_out_cnt_reg[10]_in
11 1
.names [4281] [6267] \u4_u0_dma_in_cnt_reg[5]_in
11 1
.names [4491] [4615] [6606] [3822]
11- 0
--1 0
.names [4355] [6276] \u4_u1_dma_out_cnt_reg[0]_in
11 1
.names \u4_u3_buf1_reg[6] [3824]
0 1
.names [4300] [6276] \u4_u1_dma_in_cnt_reg[6]_in
11 1
.names [4301] [6276] \u4_u1_dma_out_cnt_reg[6]_in
11 1
.names [4302] [6267] \u4_u0_dma_in_cnt_reg[4]_in
11 1
.names [4313] [6267] \u4_u0_dma_out_cnt_reg[4]_in
11 1
.names [9135] wb_data_i[11] [4340] [3829]
11- 0
--1 0
.names [9135] wb_data_i[15] [4339] [3830]
11- 0
--1 0
.names [9135] wb_data_i[6] [4341] [3831]
11- 0
--1 0
.names \u5_state_reg[5] [3832]
1 1
.names [4314] phy_rst_pad_o \u4_u1_buf1_reg[0]_in
11 0
.names [4315] phy_rst_pad_o \u4_u1_buf1_reg[12]_in
11 0
.names [4316] phy_rst_pad_o \u4_u1_buf1_reg[16]_in
11 0
.names [4317] phy_rst_pad_o \u4_u1_buf1_reg[17]_in
11 0
.names [4318] phy_rst_pad_o \u4_u1_buf1_reg[18]_in
11 0
.names [4319] phy_rst_pad_o \u4_u1_buf1_reg[19]_in
11 0
.names [4320] phy_rst_pad_o \u4_u1_buf1_reg[1]_in
11 0
.names [4321] phy_rst_pad_o \u4_u1_buf1_reg[20]_in
11 0
.names [4322] phy_rst_pad_o \u4_u1_buf1_reg[21]_in
11 0
.names [4323] phy_rst_pad_o \u4_u1_buf1_reg[22]_in
11 0
.names [4324] phy_rst_pad_o \u4_u1_buf1_reg[23]_in
11 0
.names [4325] phy_rst_pad_o \u4_u1_buf1_reg[24]_in
11 0
.names [4326] phy_rst_pad_o \u4_u1_buf1_reg[25]_in
11 0
.names [4327] [13165] \u4_u1_buf1_reg[26]_in
11 0
.names [4328] [13165] \u4_u1_buf1_reg[27]_in
11 0
.names [4329] phy_rst_pad_o \u4_u1_buf1_reg[29]_in
11 0
.names [4330] [13165] \u4_u1_buf1_reg[2]_in
11 0
.names [4331] [13165] \u4_u1_buf1_reg[30]_in
11 0
.names [4332] phy_rst_pad_o \u4_u1_buf1_reg[3]_in
11 0
.names [4333] phy_rst_pad_o \u4_u1_buf1_reg[8]_in
11 0
.names [4334] phy_rst_pad_o \u4_u1_buf1_reg[9]_in
11 0
.names [4305] [12067] \u4_u2_buf1_reg[28]_in
11 0
.names [4306] phy_rst_pad_o \u4_u2_buf1_reg[31]_in
11 0
.names [12158] [4412] [8439] \u4_u2_buf0_reg[11]_in
111 0
.names [12442] [4414] [8472] \u4_u2_buf0_reg[15]_in
111 0
.names [4338] phy_rst_pad_o \u4_u2_buf1_reg[10]_in
11 0
.names [9055] [3690] [4282] [3859]
11- 0
--1 0
.names [8691] [3315] [4283] [3860]
11- 0
--1 0
.names [12244] [4415] [8548] \u4_u2_buf0_reg[6]_in
111 0
.names [9135] wb_data_i[14] [4335] [3862]
11- 0
--1 0
.names [4354] [6276] \u4_u1_dma_in_cnt_reg[0]_in
11 1
.names \u4_u3_buf1_reg[14] [3864]
0 1
.names \u4_u3_buf1_reg[10] [3865]
0 1
.names \u4_u3_buf1_reg[13] [3866]
0 1
.names \u4_u3_buf1_reg[11] [3867]
0 1
.names \u4_u3_buf1_reg[15] [3868]
0 1
.names \u4_u2_buf0_reg[5] [3869]
0 1
.names \u4_u3_buf1_reg[4] [3870]
0 1
.names [4356] [6276] \u4_u1_dma_out_cnt_reg[1]_in
11 1
.names [4357] [6276] \u4_u1_dma_out_cnt_reg[2]_in
11 1
.names [4358] [6276] \u4_u1_dma_out_cnt_reg[3]_in
11 1
.names [4361] [6267] \u4_u0_dma_in_cnt_reg[3]_in
11 1
.names \u4_u2_dma_out_cnt_reg[8] [3875]
1 1
.names \u5_wb_data_o_reg[3] wb_data_o[3]
1 1
.names [4362] [6267] \u4_u0_dma_out_cnt_reg[5]_in
11 1
.names \u4_int_srcb_reg[0] [3878]
1 1
.names \u4_u2_dma_in_cnt_reg[10] [3879]
1 1
.names u2_wack_r_reg [3880]
1 1
.names \u1_u0_state_reg[3] [3881]
1 1
.names \u4_u2_dma_in_cnt_reg[5] [3882]
1 1
.names \u4_u2_dma_out_cnt_reg[10] [3883]
1 1
.names \u4_u2_dma_in_cnt_reg[4] [3884]
1 1
.names [4366] [6267] \u4_u0_dma_in_cnt_reg[1]_in
11 1
.names \u4_u3_buf1_reg[28] [3886]
0 1
.names \u4_u3_buf1_reg[31] [3887]
0 1
.names \u4_u2_dma_in_cnt_reg[2] [3888]
1 1
.names \u4_u2_dma_in_cnt_reg[3] [3889]
1 1
.names \u4_u2_dma_out_cnt_reg[5] [3890]
1 1
.names \u4_u2_buf0_reg[21] [3891]
0 1
.names \u4_u2_buf0_reg[23] [3892]
0 1
.names \u4_u2_buf0_reg[27] [3893]
0 1
.names \u4_u2_buf0_reg[9] [3894]
0 1
.names \u1_u2_state_reg[2] [3895]
1 1
.names [13165] [4375] [8554] \u4_u3_buf0_reg[28]_in
111 0
.names [12491] [4376] [8462] \u4_u3_buf0_reg[31]_in
111 0
.names [12197] [4378] [8340] \u4_u0_buf0_reg[12]_in
111 0
.names [12197] [4379] [8344] \u4_u0_buf0_reg[16]_in
111 0
.names [12258] [4380] [8345] \u4_u0_buf0_reg[17]_in
111 0
.names [13165] [4382] [8359] \u4_u0_buf0_reg[29]_in
111 0
.names [12252] [4383] [8360] \u4_u0_buf0_reg[2]_in
111 0
.names [12442] [4395] [8535] \u4_u2_buf0_reg[0]_in
111 0
.names [12442] [4396] [8537] \u4_u2_buf0_reg[12]_in
111 0
.names [12197] [4397] [8471] \u4_u2_buf0_reg[16]_in
111 0
.names [12244] [4398] [8465] \u4_u2_buf0_reg[17]_in
111 0
.names [12244] [4487] [8536] \u4_u2_buf0_reg[10]_in
111 0
.names [12244] [4399] [8532] \u4_u2_buf0_reg[18]_in
111 0
.names [12197] [4400] [8541] \u4_u2_buf0_reg[19]_in
111 0
.names [12244] [4393] [8542] \u4_u2_buf0_reg[1]_in
111 0
.names [12244] [4401] [8511] \u4_u2_buf0_reg[20]_in
111 0
.names [13162] [4389] [8531] \u4_u2_buf0_reg[22]_in
111 0
.names [13165] [4402] [8543] \u4_u2_buf0_reg[24]_in
111 0
.names [13165] [4403] [8457] \u4_u2_buf0_reg[25]_in
111 0
.names [12197] [4404] [8544] \u4_u2_buf0_reg[29]_in
111 0
.names [12486] [4405] [8428] \u4_u2_buf0_reg[30]_in
111 0
.names [12197] [4394] [8556] \u4_u2_buf0_reg[3]_in
111 0
.names [12197] [4406] [8553] \u4_u2_buf0_reg[8]_in
111 0
.names [7456] [4190] \u1_sof_time_reg[11]_in
00 1
.names [9135] wb_data_i[28] [4345] [3920]
11- 0
--1 0
.names [9135] wb_data_i[31] [4346] [3921]
11- 0
--1 0
.names [4243] [13165] \u4_u2_buf1_reg[13]_in
11 0
.names \u5_wb_data_o_reg[0] wb_data_o[0]
1 1
.names [9135] wb_data_i[10] [4238] [3924]
11- 0
--1 0
.names [4186] [12100] \u4_u2_buf1_reg[5]_in
11 0
.names [4188] phy_rst_pad_o \u4_u2_buf1_reg[7]_in
11 0
.names [4187] phy_rst_pad_o \u4_u2_buf1_reg[4]_in
11 0
.names [4185] [6267] \u4_u0_dma_in_cnt_reg[8]_in
11 1
.names [4230] [14528] [3929]
00 1
.names \u4_u2_dma_in_cnt_reg[1] [3930]
1 1
.names [4189] [6267] \u4_u0_dma_out_cnt_reg[8]_in
11 1
.names \u4_u3_dma_out_cnt_reg[9] [3932]
1 1
.names [8260] [4190] \u1_sof_time_reg[7]_in
00 1
.names [10070] [4374] [10486] [10046] [3934]
1111 0
.names [4164] [3935]
0 1
.names [4458] [4233] [3936]
11 0
.names [6027] [10372] [4746] [8795] [3937]
1111 0
.names \u4_u3_dma_in_cnt_reg[10] [3938]
1 1
.names [4199] [6276] \u4_u1_dma_in_cnt_reg[11]_in
11 1
.names \u4_u3_dma_in_cnt_reg[11] [3940]
1 1
.names [4202] [6276] \u4_u1_dma_out_cnt_reg[11]_in
11 1
.names [4203] [6276] \u4_u1_dma_out_cnt_reg[9]_in
11 1
.names [4227] [6267] \u4_u0_dma_in_cnt_reg[10]_in
11 1
.names [4191] [13315] [3944]
11 0
.names [12046] [4190] \u1_sof_time_reg[0]_in
00 1
.names [12244] [4546] [8538] \u4_u2_buf0_reg[13]_in
111 0
.names [4284] phy_rst_pad_o \u4_u2_buf1_reg[14]_in
11 0
.names [8945] [4190] \u1_sof_time_reg[10]_in
00 1
.names [11455] [4190] \u1_sof_time_reg[1]_in
00 1
.names [10672] [4190] \u1_sof_time_reg[2]_in
00 1
.names [9878] [4190] \u1_sof_time_reg[3]_in
00 1
.names \u5_wb_data_o_reg[2] wb_data_o[2]
1 1
.names [9379] [4190] \u1_sof_time_reg[4]_in
00 1
.names [9977] [4190] \u1_sof_time_reg[5]_in
00 1
.names [9365] [4190] \u1_sof_time_reg[6]_in
00 1
.names [8689] [4190] \u1_sof_time_reg[8]_in
00 1
.names [9123] [4190] \u1_sof_time_reg[9]_in
00 1
.names [9135] wb_data_i[4] [4251] [3958]
11- 0
--1 0
.names [9135] wb_data_i[5] [4252] [3959]
11- 0
--1 0
.names [9135] wb_data_i[7] [4253] [3960]
11- 0
--1 0
.names [9141] wb_data_i[5] [4423] [3961]
11- 0
--1 0
.names [9141] wb_data_i[7] [4424] [3962]
11- 0
--1 0
.names [4592] [6276] \u4_u1_dma_in_cnt_reg[2]_in
11 1
.names [12244] [4866] [8433] \u4_u3_buf0_reg[4]_in
111 0
.names [12244] [4867] [8478] \u4_u3_buf0_reg[5]_in
111 0
.names [12197] [4868] [8437] \u4_u3_buf0_reg[7]_in
111 0
.names [4191] [3967]
0 1
.names \u4_u3_buf1_reg[25] [3968]
0 1
.names [12244] [4629] [8550] \u4_u3_buf0_reg[19]_in
111 0
.names [4492] [8877] [3970]
11 0
.names [4494] [9380] [3971]
11 0
.names [4654] [7449] [5191] [5355] [3972]
11-- 0
--11 0
.names rst_i [11781] [8916] [5156] \u5_state_reg[0]_in
1111 0
.names \u4_u3_buf1_reg[21] [3974]
0 1
.names [4499] [8877] [3975]
11 0
.names [12197] [4624] [8485] \u4_u3_buf0_reg[12]_in
111 0
.names [4718] [5419] [5191] [3977]
11- 0
--1 0
.names [7542] [9021] [4418] [3978]
11- 0
--1 0
.names [7694] [12650] [4460] [3979]
00- 1
--0 1
.names [8678] [12650] [4516] [3980]
00- 1
--0 1
.names [4463] [9380] [3981]
11 0
.names [9962] [12650] [4420] [3982]
00- 1
--0 1
.names [4465] [8876] [3983]
11 0
.names [4466] [8876] [3984]
11 0
.names [4467] [8877] [3985]
11 0
.names [4468] [8877] [3986]
11 0
.names [4469] [8877] [3987]
11 0
.names [4470] [8878] [3988]
11 0
.names [4471] [8876] [3989]
11 0
.names [4472] [8876] [3990]
11 0
.names [4473] [9380] [3991]
11 0
.names [4474] [9380] [3992]
11 0
.names [4475] [8876] [3993]
11 0
.names [4476] [8877] [3994]
11 0
.names [4477] [8874] [3995]
11 0
.names [4479] [9380] [3996]
11 0
.names \u4_u3_dma_out_cnt_reg[3] [3997]
1 1
.names \u4_u3_buf1_reg[0] [3998]
0 1
.names [12339] [4879] [8504] \u4_u1_buf0_reg[4]_in
111 0
.names [4482] [9138] [4000]
11 0
.names [4483] [9138] [4001]
11 0
.names [13165] [4880] [8482] \u4_u1_buf0_reg[5]_in
111 0
.names \u4_u3_buf1_reg[18] [4003]
0 1
.names [4594] [6276] \u4_u1_dma_in_cnt_reg[3]_in
11 1
.names [4595] [6276] \u4_u1_dma_out_cnt_reg[5]_in
11 1
.names [4229] [4006]
0 1
.names [5082] [4750] [5083] [4007]
11- 0
--1 0
.names [4231] [4008]
0 1
.names [6708] [4718] \u1_u3_new_size_reg[4]_in
01 1
10 1
.names [12491] [4693] [8455] \u4_u3_buf0_reg[10]_in
111 0
.names u1_u3_buf1_st_max_reg [4011]
1 1
.names [12252] [4630] [8528] \u4_u3_buf0_reg[1]_in
111 0
.names \u1_u3_new_size_reg[2] [4013]
0 1
.names [4481] [6288] \u4_u2_dma_in_cnt_reg[7]_in
11 1
.names [4484] [6276] \u4_u1_dma_out_cnt_reg[7]_in
11 1
.names [4485] [6276] \u4_u1_dma_out_cnt_reg[10]_in
11 1
.names [9141] wb_data_i[13] [4425] [4017]
11- 0
--1 0
.names [4486] [6276] \u4_u1_dma_in_cnt_reg[5]_in
11 1
.names [12244] [4627] [8435] \u4_u3_buf0_reg[17]_in
111 0
.names [7482] [5078] [4428] [4020]
11- 0
--1 0
.names [12197] [4610] [8421] \u4_u3_buf0_reg[11]_in
111 0
.names [12486] [4611] [8424] \u4_u3_buf0_reg[15]_in
111 0
.names [12486] [4614] [8456] \u4_u3_buf0_reg[6]_in
111 0
.names [4555] [8877] [4024]
11 0
.names [4518] [6288] \u4_u2_dma_in_cnt_reg[6]_in
11 1
.names [4519] [6288] \u4_u2_dma_out_cnt_reg[6]_in
11 1
.names [4520] [6276] \u4_u1_dma_in_cnt_reg[4]_in
11 1
.names [4523] [6276] \u4_u1_dma_out_cnt_reg[4]_in
11 1
.names [5420] [4894] [4891] [4029]
11- 0
--1 0
.names [9141] wb_data_i[11] [4547] [4030]
11- 0
--1 0
.names [14528] [4031]
0 1
.names [9141] wb_data_i[15] [4548] [4032]
11- 0
--1 0
.names [5086] [4764] [4033]
00 1
.names [5092] [5091] [4034]
00 0
.names [9141] wb_data_i[6] [4549] [4035]
11- 0
--1 0
.names [4525] phy_rst_pad_o \u4_u2_buf1_reg[0]_in
11 0
.names [4526] [12100] \u4_u2_buf1_reg[12]_in
11 0
.names [4527] phy_rst_pad_o \u4_u2_buf1_reg[16]_in
11 0
.names [4528] phy_rst_pad_o \u4_u2_buf1_reg[17]_in
11 0
.names [4529] phy_rst_pad_o \u4_u2_buf1_reg[18]_in
11 0
.names [4530] [12067] \u4_u2_buf1_reg[19]_in
11 0
.names [4531] [12067] \u4_u2_buf1_reg[1]_in
11 0
.names [4532] [12100] \u4_u2_buf1_reg[20]_in
11 0
.names [4533] [12100] \u4_u2_buf1_reg[21]_in
11 0
.names [4534] phy_rst_pad_o \u4_u2_buf1_reg[22]_in
11 0
.names [4535] phy_rst_pad_o \u4_u2_buf1_reg[23]_in
11 0
.names [4536] phy_rst_pad_o \u4_u2_buf1_reg[24]_in
11 0
.names [4537] phy_rst_pad_o \u4_u2_buf1_reg[25]_in
11 0
.names [4538] phy_rst_pad_o \u4_u2_buf1_reg[26]_in
11 0
.names [4539] phy_rst_pad_o \u4_u2_buf1_reg[27]_in
11 0
.names [4540] [12067] \u4_u2_buf1_reg[29]_in
11 0
.names [4541] phy_rst_pad_o \u4_u2_buf1_reg[2]_in
11 0
.names [4542] [12067] \u4_u2_buf1_reg[30]_in
11 0
.names [4543] [12067] \u4_u2_buf1_reg[3]_in
11 0
.names [4544] phy_rst_pad_o \u4_u2_buf1_reg[8]_in
11 0
.names [4545] phy_rst_pad_o \u4_u2_buf1_reg[9]_in
11 0
.names [4890] [6222] [5720] [4057]
11- 0
--1 0
.names [9164] [12650] [4580] [4058]
00- 1
--0 1
.names [5575] [5981] [6222] [5029] [4059]
1111 0
.names [9054] [4070] [4489] [4060]
11- 0
--1 0
.names [5987] [4894] \u1_u3_new_size_reg[3]_in
01 1
10 1
.names [5607] [6905] [5184] [5582] [4062]
1111 0
.names [9141] wb_data_i[14] [4524] [4063]
11- 0
--1 0
.names [4587] [6288] \u4_u2_dma_in_cnt_reg[0]_in
11 1
.names [4588] [6288] \u4_u2_dma_out_cnt_reg[0]_in
11 1
.names [4589] [6288] \u4_u2_dma_out_cnt_reg[1]_in
11 1
.names [4590] [6288] \u4_u2_dma_out_cnt_reg[2]_in
11 1
.names [4591] [6288] \u4_u2_dma_out_cnt_reg[3]_in
11 1
.names \u4_u3_dma_out_cnt_reg[11] [4069]
1 1
.names \u4_u3_dma_in_cnt_reg[7] [4070]
1 1
.names u4_u0_r1_reg [4071]
0 1
.names \u5_state_reg[4] [4072]
1 1
.names \u4_u3_dma_in_cnt_reg[6] [4073]
1 1
.names \u4_u3_dma_out_cnt_reg[6] [4074]
1 1
.names \u4_u3_buf1_reg[12] [4075]
0 1
.names \u4_u3_buf1_reg[16] [4076]
0 1
.names \u4_u3_buf1_reg[17] [4077]
0 1
.names \u4_u3_buf1_reg[19] [4078]
0 1
.names \u4_u3_buf1_reg[1] [4079]
0 1
.names \u4_u3_buf1_reg[20] [4080]
0 1
.names \u4_u3_buf1_reg[22] [4081]
0 1
.names \u4_u3_buf1_reg[23] [4082]
0 1
.names \u4_u3_buf1_reg[24] [4083]
0 1
.names [4596] [6276] \u4_u1_dma_in_cnt_reg[1]_in
11 1
.names \u4_u3_buf1_reg[27] [4085]
0 1
.names \u4_u3_buf1_reg[26] [4086]
0 1
.names \u4_u3_buf1_reg[30] [4087]
0 1
.names \u4_u3_buf1_reg[2] [4088]
0 1
.names \u4_u3_buf1_reg[9] [4089]
0 1
.names \u4_u3_buf1_reg[8] [4090]
0 1
.names \u1_u0_state_reg[0] [4091]
1 1
.names \u1_u0_state_reg[1] [4092]
1 1
.names [4582] [7411] \u4_u2_int_stat_reg[0]_in
00 1
.names [12197] [4652] [8427] \u4_u3_buf0_reg[0]_in
111 0
.names \u4_u3_dma_in_cnt_reg[0] [4095]
1 1
.names \u4_u3_dma_out_cnt_reg[1] [4096]
1 1
.names \u4_u3_dma_out_cnt_reg[2] [4097]
1 1
.names \u4_u3_dma_out_cnt_reg[0] [4098]
1 1
.names [12244] [4625] [8425] \u4_u3_buf0_reg[16]_in
111 0
.names [12244] [4628] [8426] \u4_u3_buf0_reg[18]_in
111 0
.names [12252] [4631] [8420] \u4_u3_buf0_reg[20]_in
111 0
.names [12339] [4632] [8477] \u4_u3_buf0_reg[21]_in
111 0
.names [12067] [4633] [8458] \u4_u3_buf0_reg[22]_in
111 0
.names [12491] [4634] [8419] \u4_u3_buf0_reg[23]_in
111 0
.names [12491] [4635] [8474] \u4_u3_buf0_reg[24]_in
111 0
.names [12486] [4636] [8475] \u4_u3_buf0_reg[25]_in
111 0
.names [12486] [4637] [8492] \u4_u3_buf0_reg[26]_in
111 0
.names [13165] [4639] [8429] \u4_u3_buf0_reg[27]_in
111 0
.names [12486] [4640] [8430] \u4_u3_buf0_reg[29]_in
111 0
.names [12486] [4642] [8431] \u4_u3_buf0_reg[2]_in
111 0
.names [12491] [4644] [8488] \u4_u3_buf0_reg[30]_in
111 0
.names [12197] [4645] [8491] \u4_u3_buf0_reg[3]_in
111 0
.names [12197] [4646] [8530] \u4_u3_buf0_reg[8]_in
111 0
.names [12258] [4647] [8434] \u4_u3_buf0_reg[9]_in
111 0
.names [4583] [8124] \u4_u3_int_stat_reg[0]_in
00 1
.names [4584] [7414] \u4_u0_int_stat_reg[0]_in
00 1
.names [13165] [4656] [8495] \u4_u1_buf0_reg[12]_in
111 0
.names [13165] [4655] [8493] \u4_u1_buf0_reg[0]_in
111 0
.names [13165] [4657] [8131] \u4_u1_buf0_reg[17]_in
111 0
.names [12158] [4658] [8489] \u4_u1_buf0_reg[22]_in
111 0
.names [12491] [4659] [8188] \u4_u1_buf0_reg[29]_in
111 0
.names [12244] [4660] [8502] \u4_u1_buf0_reg[2]_in
111 0
.names [4585] [7418] \u4_u1_int_stat_reg[0]_in
00 1
.names [9676] [12650] [4579] [4124]
00- 1
--0 1
.names [10688] [12650] [4581] [4125]
00- 1
--0 1
.names [9141] wb_data_i[28] [4556] [4126]
11- 0
--1 0
.names [9141] wb_data_i[31] [4557] [4127]
11- 0
--1 0
.names [4421] [8876] [4128]
11 0
.names [5700] [6897] [4613] [4129]
111 0
.names [9135] wb_data_i[0] [4558] [4130]
11- 0
--1 0
.names [9135] wb_data_i[12] [4559] [4131]
11- 0
--1 0
.names [9135] wb_data_i[16] [4560] [4132]
11- 0
--1 0
.names [9135] wb_data_i[17] [4561] [4133]
11- 0
--1 0
.names [9135] wb_data_i[18] [4562] [4134]
11- 0
--1 0
.names [9135] wb_data_i[19] [4563] [4135]
11- 0
--1 0
.names [9135] wb_data_i[1] [4564] [4136]
11- 0
--1 0
.names [9135] wb_data_i[20] [4565] [4137]
11- 0
--1 0
.names [9135] wb_data_i[21] [4566] [4138]
11- 0
--1 0
.names [9135] wb_data_i[22] [4567] [4139]
11- 0
--1 0
.names [9135] wb_data_i[23] [4568] [4140]
11- 0
--1 0
.names [9135] wb_data_i[24] [4569] [4141]
11- 0
--1 0
.names [9135] wb_data_i[25] [4570] [4142]
11- 0
--1 0
.names [9135] wb_data_i[26] [4571] [4143]
11- 0
--1 0
.names [9135] wb_data_i[27] [4572] [4144]
11- 0
--1 0
.names [9135] wb_data_i[29] [4573] [4145]
11- 0
--1 0
.names [9135] wb_data_i[2] [4574] [4146]
11- 0
--1 0
.names [9135] wb_data_i[30] [4575] [4147]
11- 0
--1 0
.names [4550] [4413] [4148]
00 0
.names [9135] wb_data_i[3] [4576] [4149]
11- 0
--1 0
.names [9135] wb_data_i[8] [4577] [4150]
11- 0
--1 0
.names [4410] [8877] [4151]
11 0
.names [9135] wb_data_i[9] [4578] [4152]
11- 0
--1 0
.names [4337] [4153]
0 1
.names [4337] [4154]
0 1
.names [12244] [4870] [8422] \u4_u3_buf0_reg[13]_in
111 0
.names [9141] wb_data_i[10] [4407] [4156]
11- 0
--1 0
.names \u1_u2_last_buf_adr_reg[0] [4157]
0 1
.names [4369] [6276] \u4_u1_dma_in_cnt_reg[8]_in
11 1
.names [4707] [6477] [5509] [10402] [4159]
11-- 0
--11 0
.names [4371] [6276] \u4_u1_dma_out_cnt_reg[8]_in
11 1
.names \u5_state_reg[1] [4161]
1 1
.names [4411] [8877] [4162]
11 0
.names [4604] [5105] [5082] [4163]
111 0
.names [4604] [5105] [4164]
11 0
.names [9201] [12840] [4599] [4165]
00- 1
--0 1
.names [9202] [12650] [4601] [4166]
00- 1
--0 1
.names [9203] [12502] [4602] [4167]
00- 1
--0 1
.names [9204] [12835] [4603] [4168]
00- 1
--0 1
.names [4618] sram_data_i[1] wb_addr_i[17] \u5_wb_data_o_reg[1]_in
01- 1
1-1 1
.names [9789] [4697] [11621] [10007] [4170]
00-- 1
--00 1
.names [3337] [12650] [4384] [4171]
00- 1
--0 1
.names [4699] [13595] [9109] [13369] [4172]
11-- 0
--11 0
.names [3339] [12650] [4388] [4173]
00- 1
--0 1
.names [11624] [12650] [4390] [4174]
00- 1
--0 1
.names [11379] [12650] [4391] [4175]
00- 1
--0 1
.names [10660] [12650] [4392] [4176]
00- 1
--0 1
.names [4377] [6288] \u4_u2_dma_in_cnt_reg[11]_in
11 1
.names [4385] [6288] \u4_u2_dma_out_cnt_reg[11]_in
11 1
.names [4386] [6288] \u4_u2_dma_out_cnt_reg[9]_in
11 1
.names [4409] [6276] \u4_u1_dma_in_cnt_reg[10]_in
11 1
.names \u4_u3_buf1_reg[3] [4181]
0 1
.names \u4_u3_buf1_reg[29] [4182]
0 1
.names [12339] [4888] [8423] \u4_u3_buf0_reg[14]_in
111 0
.names [9141] wb_data_i[4] [4422] [4184]
11- 0
--1 0
.names [9173] [5025] [12650] [4185]
01- 1
1-1 1
.names [9142] wb_data_i[5] [4701] [4186]
11- 0
--1 0
.names [9142] wb_data_i[4] [4700] [4187]
11- 0
--1 0
.names [9142] wb_data_i[7] [4703] [4188]
11- 0
--1 0
.names [9726] [5026] [12650] [4189]
01- 1
1-1 1
.names u1_clr_sof_time_reg [4190]
1 1
.names u1_frame_no_we_r_reg [4191]
0 1
.names [4718] [5355] [5419] [4192]
111 0
.names [4711] phy_rst_pad_o \u4_u3_buf1_reg[11]_in
11 0
.names [4714] phy_rst_pad_o \u4_u3_buf1_reg[15]_in
11 0
.names [4715] phy_rst_pad_o \u4_u3_buf1_reg[6]_in
11 0
.names [6831] [5042] [12732] \u1_u0_state_reg[3]_in
11- 0
--1 0
.names \u4_u3_dma_out_cnt_reg[5] [4197]
1 1
.names [4698] [12794] \u1_u2_state_reg[2]_in
00 1
.names [7695] [12502] [4719] [4199]
00- 1
--0 1
.names [4928] [6288] \u4_u2_dma_in_cnt_reg[3]_in
11 1
.names [4894] [5627] [14618] [6226] [4201]
1111 0
.names [8681] [12502] [4865] [4202]
00- 1
--0 1
.names [10325] [12502] [4689] [4203]
00- 1
--0 1
.names [4671] [9138] [4204]
11 0
.names [4772] [9138] [4205]
11 0
.names \u4_u3_dma_in_cnt_reg[3] [4206]
1 1
.names [4720] [9138] [4207]
11 0
.names [4721] [9138] [4208]
11 0
.names [4722] [9138] [4209]
11 0
.names [4723] [9138] [4210]
11 0
.names [4724] [9138] [4211]
11 0
.names [4725] [9138] [4212]
11 0
.names [4726] [8884] [4213]
11 0
.names [4727] [9138] [4214]
11 0
.names [4728] [9138] [4215]
11 0
.names [4729] [9138] [4216]
11 0
.names [4730] [9138] [4217]
11 0
.names [4731] [9138] [4218]
11 0
.names [4732] [9138] [4219]
11 0
.names [4733] [9138] [4220]
11 0
.names [4734] [9138] [4221]
11 0
.names [4775] [9138] [4222]
11 0
.names [4927] [6288] \u4_u2_dma_in_cnt_reg[2]_in
11 1
.names [4736] [8909] [4224]
11 0
.names [4737] [8910] [4225]
11 0
.names [4408] u2_wack_r_reg_in
0 1
.names [9050] [5073] [12650] [4227]
01- 1
1-1 1
.names [5028] [13801] u1_u3_out_to_small_reg_in [4228]
01- 1
1-1 1
.names [5089] [5092] [5093] [4229]
11- 0
--1 0
.names [5084] [5104] [5086] [4230]
11- 0
--1 0
.names [5096] [5095] [5097] [4231]
11- 0
--1 0
.names [5099] [5097] [4762] [4232]
11- 0
--1 0
.names [14312] [5100] [5102] [5103] [4233]
11-- 0
--11 0
.names [12244] [5189] [8552] \u4_u2_buf0_reg[4]_in
111 0
.names [12244] [5190] [8547] \u4_u2_buf0_reg[5]_in
111 0
.names \u4_u3_dma_out_cnt_reg[8] [4236]
1 1
.names \u4_u3_dma_out_cnt_reg[4] [4237]
1 1
.names [4738] [9135] [4238]
00 1
.names [4735] [6288] \u4_u2_dma_out_cnt_reg[7]_in
11 1
.names [4739] [6288] \u4_u2_dma_out_cnt_reg[10]_in
11 1
.names [4740] [6288] \u4_u2_dma_in_cnt_reg[5]_in
11 1
.names [4712] [6621] [4242]
11 0
.names [9142] wb_data_i[13] [4705] [4243]
11- 0
--1 0
.names [5158] [11464] [12842] \u5_state_reg[5]_in
11- 0
--1 0
.names u4_u1_r1_reg [4245]
0 1
.names [4604] [4246]
0 1
.names [5241] [5746] [5240] [5475] u1_u3_pid_seq_err_reg_in
11-- 0
--11 0
.names [7483] [3314] [9029] [5077] [4248]
11-- 0
--11 0
.names [4891] [6225] [4249]
11 0
.names [4881] phy_rst_pad_o \u4_u3_buf1_reg[10]_in
11 0
.names [4749] [9135] [4251]
00 1
.names [4752] [9135] [4252]
00 1
.names [4760] [9135] [4253]
00 1
.names [4893] [9135] [4254]
00 1
.names [4869] [6288] \u4_u2_dma_in_cnt_reg[4]_in
11 1
.names [4874] [6288] \u4_u2_dma_out_cnt_reg[4]_in
11 1
.names [4871] phy_rst_pad_o \u4_u3_buf1_reg[28]_in
11 0
.names [4872] phy_rst_pad_o \u4_u3_buf1_reg[31]_in
11 0
.names [4453] [4259]
0 1
.names [5101] [4763] [4260]
11 0
.names [4916] [9138] [4261]
11 0
.names [4761] [5097] [4262]
00 1
.names [5102] [4763] [4263]
11 1
.names [4753] [5082] [4264]
11 0
.names [5084] [4751] [4265]
00 1
.names [4754] [5087] [4266]
11 1
.names [4758] [5089] [4267]
11 0
.names [4759] [5088] [4268]
11 0
.names [4756] [5095] [4269]
00 1
.names [8261] [4745] [4270]
00 0
.names [9142] wb_data_i[11] [4884] [4271]
11- 0
--1 0
.names [9142] wb_data_i[15] [4885] [4272]
11- 0
--1 0
.names [9142] wb_data_i[6] [4887] [4273]
11- 0
--1 0
.names [5575] [5029] [4890] [4274]
11- 0
--1 0
.names [6198] [5186] [7307] [4275]
01- 1
1-1 1
.names [13507] [5187] [7307] [4276]
01- 1
1-1 1
.names [5234] [5233] [10710] u5_wb_ack_s1_reg_in
111 0
.names [9166] [12502] [4921] [4278]
00- 1
--0 1
.names [9711] [4998] [12650] [4279]
01- 1
1-1 1
.names [9937] [5244] [12650] [4280]
01- 1
1-1 1
.names [9555] [5245] [12650] [4281]
01- 1
1-1 1
.names [5885] [7601] [5540] [5841] [4282]
1111 0
.names [5886] [7365] [5541] [5853] [4283]
1111 0
.names [9142] wb_data_i[14] [4878] [4284]
11- 0
--1 0
.names [4491] [4285]
0 1
.names \u4_u3_dma_in_cnt_reg[8] [4286]
1 1
.names u4_u2_r1_reg [4287]
0 1
.names \u4_u3_dma_in_cnt_reg[5] [4288]
1 1
.names \u4_u3_dma_out_cnt_reg[10] [4289]
1 1
.names \u5_state_reg[2] [4290]
1 1
.names \u4_u3_dma_in_cnt_reg[4] [4291]
1 1
.names \u4_u3_dma_in_cnt_reg[1] [4292]
1 1
.names \u4_u3_dma_in_cnt_reg[2] [4293]
1 1
.names [12244] [4974] [8438] \u4_u2_buf0_reg[21]_in
111 0
.names [13162] [4975] [8529] \u4_u2_buf0_reg[23]_in
111 0
.names [12197] [4976] [8486] \u4_u2_buf0_reg[26]_in
111 0
.names [12197] [4977] [8436] \u4_u2_buf0_reg[27]_in
111 0
.names [12197] [4978] [8545] \u4_u2_buf0_reg[2]_in
111 0
.names [12197] [4979] [8549] \u4_u2_buf0_reg[9]_in
111 0
.names [9638] [12502] [4920] [4300]
00- 1
--0 1
.names [10323] [12502] [4922] [4301]
00- 1
--0 1
.names [9598] [4993] [12650] [4302]
01- 1
1-1 1
.names [4679] phy_rst_pad_o \u4_u3_buf1_reg[13]_in
11 0
.names [4933] phy_rst_pad_o \u4_u3_buf1_reg[4]_in
11 0
.names [9142] wb_data_i[28] [4917] [4305]
11- 0
--1 0
.names [9142] wb_data_i[31] [4918] [4306]
11- 0
--1 0
.names [4934] [12058] \u4_u3_buf1_reg[5]_in
11 0
.names [4936] [12058] \u4_u3_buf1_reg[7]_in
11 0
.names [5929] [7346] [4947] [4309]
111 0
.names [5930] [7345] [4948] [4310]
111 0
.names [5931] [7348] [4949] [4311]
111 0
.names [4696] [9138] [4312]
11 0
.names [10229] [4996] [12650] [4313]
01- 1
1-1 1
.names [9141] wb_data_i[0] [4895] [4314]
11- 0
--1 0
.names [9141] wb_data_i[12] [4896] [4315]
11- 0
--1 0
.names [9141] wb_data_i[16] [4897] [4316]
11- 0
--1 0
.names [9141] wb_data_i[17] [4898] [4317]
11- 0
--1 0
.names [9141] wb_data_i[18] [4899] [4318]
11- 0
--1 0
.names [9141] wb_data_i[19] [4900] [4319]
11- 0
--1 0
.names [9141] wb_data_i[1] [4901] [4320]
11- 0
--1 0
.names [9141] wb_data_i[20] [4902] [4321]
11- 0
--1 0
.names [9141] wb_data_i[21] [4903] [4322]
11- 0
--1 0
.names [9141] wb_data_i[22] [4904] [4323]
11- 0
--1 0
.names [9141] wb_data_i[23] [4905] [4324]
11- 0
--1 0
.names [9141] wb_data_i[24] [4906] [4325]
11- 0
--1 0
.names [9141] wb_data_i[25] [4907] [4326]
11- 0
--1 0
.names [9141] wb_data_i[26] [4908] [4327]
11- 0
--1 0
.names [9141] wb_data_i[27] [4909] [4328]
11- 0
--1 0
.names [9141] wb_data_i[29] [4910] [4329]
11- 0
--1 0
.names [9141] wb_data_i[2] [4911] [4330]
11- 0
--1 0
.names [9141] wb_data_i[30] [4912] [4331]
11- 0
--1 0
.names [9141] wb_data_i[3] [4913] [4332]
11- 0
--1 0
.names [9141] wb_data_i[8] [4914] [4333]
11- 0
--1 0
.names [9141] wb_data_i[9] [4915] [4334]
11- 0
--1 0
.names [4691] [9135] [4335]
00 1
.names [4672] [9138] [4336]
11 0
.names [14483] [4337]
0 1
.names [9142] wb_data_i[10] [4675] [4338]
11- 0
--1 0
.names [4643] [9135] [4339]
00 1
.names [4626] [9135] [4340]
00 1
.names [4649] [9135] [4341]
00 1
.names [4744] phy_rst_pad_o \u4_u3_buf1_reg[14]_in
11 0
.names [4606] [6288] \u4_u2_dma_in_cnt_reg[8]_in
11 1
.names [4612] [6288] \u4_u2_dma_out_cnt_reg[8]_in
11 1
.names [4673] [9135] [4345]
00 1
.names [4674] [9135] [4346]
00 1
.names \u4_u3_dma_out_cnt_reg[7] [4347]
1 1
.names [4932] [6288] \u4_u2_dma_in_cnt_reg[1]_in
11 1
.names [4952] sram_data_i[0] wb_addr_i[17] \u5_wb_data_o_reg[0]_in
01- 1
1-1 1
.names [4954] sram_data_i[2] wb_addr_i[17] \u5_wb_data_o_reg[2]_in
01- 1
1-1 1
.names [4955] sram_data_i[3] wb_addr_i[17] \u5_wb_data_o_reg[3]_in
01- 1
1-1 1
.names [4803] [9138] [4352]
11 0
.names u4_u3_r1_reg [4353]
0 1
.names [3502] [12502] [4661] [4354]
00- 1
--0 1
.names [3507] [12502] [4662] [4355]
00- 1
--0 1
.names [11633] [12502] [4663] [4356]
00- 1
--0 1
.names [10398] [12502] [4664] [4357]
00- 1
--0 1
.names [10661] [12502] [4665] [4358]
00- 1
--0 1
.names [4638] [6256] \u4_u3_dma_in_cnt_reg[11]_in
11 1
.names [10761] [5049] [12650] [4360]
01- 1
1-1 1
.names [10308] [5050] [12650] [4361]
01- 1
1-1 1
.names [10066] [5055] [12650] [4362]
01- 1
1-1 1
.names [4650] [6256] \u4_u3_dma_out_cnt_reg[9]_in
11 1
.names [4669] [6256] \u4_u3_dma_in_cnt_reg[10]_in
11 1
.names [4670] [6288] \u4_u2_dma_in_cnt_reg[10]_in
11 1
.names [12211] [5048] [12650] [4366]
01- 1
1-1 1
.names [4929] [6288] \u4_u2_dma_out_cnt_reg[5]_in
11 1
.names [4990] [13522] [6963] \u4_int_srcb_reg[0]_in
11- 0
--1 0
.names [9174] [5410] [12502] [4369]
01- 1
1-1 1
.names \u1_u0_crc16_sum_reg[1] [4370]
1 1
.names [9727] [5411] [12502] [4371]
01- 1
1-1 1
.names \u1_u0_crc16_sum_reg[11] [4372]
1 1
.names [6702] [5726] [4962] [4373]
11- 0
--1 0
.names [5022] [11428] [4374]
00 1
.names [5034] [8860] [4375]
11 0
.names [5035] [9128] [4376]
11 0
.names [7696] [12835] [5036] [4377]
00- 1
--0 1
.names [5039] [8878] [4378]
11 0
.names [5040] [8877] [4379]
11 0
.names [5041] [8877] [4380]
11 0
.names [5043] [8878] [4381]
11 0
.names [5045] [9380] [4382]
11 0
.names [5046] [8876] [4383]
11 0
.names [5033] [12650] [4384]
11 0
.names [8682] [12835] [5155] [4385]
00- 1
--0 1
.names [9965] [12835] [5023] [4386]
00- 1
--0 1
.names u0_u0_T1_gt_2_5_uS_reg [4387]
1 1
.names [5051] [12650] [4388]
11 0
.names [5066] [8911] [4389]
11 0
.names [5052] [12650] [4390]
11 0
.names [5053] [12650] [4391]
11 0
.names [5054] [12650] [4392]
11 0
.names [5064] [8909] [4393]
11 0
.names [5057] [8911] [4394]
11 0
.names [5058] [8910] [4395]
11 0
.names [5059] [8910] [4396]
11 0
.names [5060] [8909] [4397]
11 0
.names [5061] [8910] [4398]
11 0
.names [5062] [8910] [4399]
11 0
.names [5063] [8910] [4400]
11 0
.names [5065] [8910] [4401]
11 0
.names [5067] [8909] [4402]
11 0
.names [5068] [8909] [4403]
11 0
.names [5069] [8909] [4404]
11 0
.names [5070] [8910] [4405]
11 0
.names [5071] [9448] [4406]
11 0
.names [5072] [9141] [4407]
00 1
.names [5032] [7654] phy_rst_pad_o [6621] [4408]
1111 0
.names [9051] [5469] [12502] [4409]
01- 1
1-1 1
.names [14194] [5484] [7307] [4410]
01- 1
1-1 1
.names [13967] [5403] [7307] [4411]
01- 1
1-1 1
.names [4945] [8910] [4412]
11 0
.names u1_u3_to_large_reg [4413]
1 1
.names [5146] [8909] [4414]
11 0
.names [5152] [8909] [4415]
11 0
.names [5047] [6256] \u4_u3_dma_in_cnt_reg[7]_in
11 1
.names [11522] [5527] [12245] \u5_state_reg[4]_in
11- 0
--1 0
.names [8267] [12099] [5056] [4418]
00- 1
--0 1
.names [5044] [11609] u4_u0_r1_reg_in
11 1
.names [5074] [12650] [4420]
11 0
.names [13855] [5567] [7307] [4421]
01- 1
1-1 1
.names [5106] [9141] [4422]
00 1
.names [5107] [9141] [4423]
00 1
.names [5000] [9141] [4424]
00 1
.names [5192] [9141] [4425]
00 1
.names [5159] [6256] \u4_u3_dma_in_cnt_reg[6]_in
11 1
.names [5160] [6256] \u4_u3_dma_out_cnt_reg[6]_in
11 1
.names [8622] [5079] [4428]
00 1
.names [5162] phy_rst_pad_o \u4_u3_buf1_reg[0]_in
11 0
.names [5163] phy_rst_pad_o \u4_u3_buf1_reg[12]_in
11 0
.names [5164] [12058] \u4_u3_buf1_reg[16]_in
11 0
.names [5165] [12058] \u4_u3_buf1_reg[17]_in
11 0
.names [5166] phy_rst_pad_o \u4_u3_buf1_reg[18]_in
11 0
.names [5167] phy_rst_pad_o \u4_u3_buf1_reg[19]_in
11 0
.names [5168] [12058] \u4_u3_buf1_reg[1]_in
11 0
.names [5169] [12058] \u4_u3_buf1_reg[20]_in
11 0
.names [5170] [13165] \u4_u3_buf1_reg[21]_in
11 0
.names [5171] [13165] \u4_u3_buf1_reg[22]_in
11 0
.names [5172] phy_rst_pad_o \u4_u3_buf1_reg[23]_in
11 0
.names [5173] phy_rst_pad_o \u4_u3_buf1_reg[24]_in
11 0
.names [5175] phy_rst_pad_o \u4_u3_buf1_reg[25]_in
11 0
.names [5176] phy_rst_pad_o \u4_u3_buf1_reg[26]_in
11 0
.names [5177] phy_rst_pad_o \u4_u3_buf1_reg[27]_in
11 0
.names [5178] phy_rst_pad_o \u4_u3_buf1_reg[29]_in
11 0
.names [5179] phy_rst_pad_o \u4_u3_buf1_reg[2]_in
11 0
.names [5180] phy_rst_pad_o \u4_u3_buf1_reg[30]_in
11 0
.names [5181] phy_rst_pad_o \u4_u3_buf1_reg[3]_in
11 0
.names [5182] phy_rst_pad_o \u4_u3_buf1_reg[8]_in
11 0
.names [5183] phy_rst_pad_o \u4_u3_buf1_reg[9]_in
11 0
.names [8853] [12804] [5147] \u5_state_reg[1]_in
00- 1
--0 1
.names [5081] [5104] [4451]
11 1
.names [4716] u1_u3_buf1_st_max_reg_in
0 1
.names [5096] [5099] [4453]
11 1
.names [5096] [5090] [4454]
11 1
.names [5091] [5087] [4455]
00 1
.names [5098] [5099] [4456]
11 1
.names [5100] [5101] [4457]
11 1
.names [5100] [5514] [4458]
11 0
.names [5105] [5080] [4459]
11 0
.names [5161] [12650] [4460]
11 0
.names [6832] [5586] [12794] \u1_u0_state_reg[1]_in
11- 0
--1 0
.names rst_i [7529] [7199] [5618] \u1_u0_state_reg[0]_in
1111 0
.names [13918] [5546] [7307] [4463]
01- 1
1-1 1
.names [5076] [8634] [4464]
11 0
.names [13808] [5547] [7307] [4465]
01- 1
1-1 1
.names [6484] [5548] [7307] [4466]
01- 1
1-1 1
.names [13829] [5549] [7307] [4467]
01- 1
1-1 1
.names [6168] [5550] [7307] [4468]
01- 1
1-1 1
.names [6319] [5551] [7307] [4469]
01- 1
1-1 1
.names [6320] [5552] [7307] [4470]
01- 1
1-1 1
.names [6238] [5553] [7307] [4471]
01- 1
1-1 1
.names [6322] [5554] [7307] [4472]
01- 1
1-1 1
.names [6234] [5555] [7307] [4473]
01- 1
1-1 1
.names [6323] [5556] [7307] [4474]
01- 1
1-1 1
.names [6326] [5557] [7307] [4475]
01- 1
1-1 1
.names [14252] [5558] [7307] [4476]
01- 1
1-1 1
.names [13559] [5559] [7307] [4477]
01- 1
1-1 1
.names [7183] [5603] [6687] [4478]
111 0
.names [14179] [5560] [7307] [4479]
01- 1
1-1 1
.names [10039] [11079] [5153] [4480]
00- 1
--0 1
.names [9167] [12835] [5231] [4481]
00- 1
--0 1
.names [6512] [5544] [7549] [4482]
01- 1
1-1 1
.names [14067] [5545] [7549] [4483]
01- 1
1-1 1
.names [9712] [5375] [12502] [4484]
01- 1
1-1 1
.names [9647] [5599] [12502] [4485]
01- 1
1-1 1
.names [9557] [5601] [12502] [4486]
01- 1
1-1 1
.names [5214] [8909] [4487]
11 0
.names [5481] [5575] \u1_u3_new_size_reg[2]_in
01 1
10 1
.names [6085] [7602] [5796] [6064] [4489]
1111 0
.names [4748] [4490]
0 1
.names \u1_u3_new_size_reg[1] [4491]
0 1
.names [13857] [5342] [7307] [4492]
01- 1
1-1 1
.names [5235] [6256] \u4_u3_dma_in_cnt_reg[0]_in
11 1
.names [13542] [5348] [7307] [4494]
01- 1
1-1 1
.names [5236] [6256] \u4_u3_dma_out_cnt_reg[0]_in
11 1
.names [5237] [6256] \u4_u3_dma_out_cnt_reg[1]_in
11 1
.names [5238] [6256] \u4_u3_dma_out_cnt_reg[2]_in
11 1
.names [5239] [6256] \u4_u3_dma_out_cnt_reg[3]_in
11 1
.names [14006] [5352] [7307] [4499]
01- 1
1-1 1
.names \u1_u0_crc16_sum_reg[15] [4500]
1 1
.names \u4_int_srcb_reg[6] [4501]
1 1
.names \u1_u0_crc16_sum_reg[0] [4502]
1 1
.names \u1_u0_crc16_sum_reg[10] [4503]
1 1
.names \u1_u0_crc16_sum_reg[12] [4504]
1 1
.names \u1_u0_crc16_sum_reg[14] [4505]
1 1
.names \u1_u0_crc16_sum_reg[3] [4506]
1 1
.names \u1_u0_crc16_sum_reg[4] [4507]
1 1
.names \u1_u0_crc16_sum_reg[5] [4508]
1 1
.names \u1_u0_crc16_sum_reg[7] [4509]
1 1
.names \u1_u0_crc16_sum_reg[8] [4510]
1 1
.names \u1_u0_crc16_sum_reg[9] [4511]
1 1
.names \u1_u3_adr_r_reg[10] [4512]
1 1
.names \u1_u3_adr_r_reg[13] [4513]
1 1
.names \u1_u3_adr_r_reg[3] [4514]
1 1
.names \u1_u3_adr_r_reg[4] [4515]
1 1
.names [5246] [12650] [4516]
11 0
.names [5351] [5717] [6688] [4517]
11- 0
--1 0
.names [9687] [12835] [5230] [4518]
00- 1
--0 1
.names [10689] [12835] [5232] [4519]
00- 1
--0 1
.names [9599] [5370] [12502] [4520]
01- 1
1-1 1
.names [4984] [8876] [4521]
11 0
.names [4985] [9380] [4522]
11 0
.names [10231] [5373] [12502] [4523]
01- 1
1-1 1
.names [5024] [9141] [4524]
00 1
.names [9142] wb_data_i[0] [5193] [4525]
11- 0
--1 0
.names [9142] wb_data_i[12] [5194] [4526]
11- 0
--1 0
.names [9142] wb_data_i[16] [5195] [4527]
11- 0
--1 0
.names [9142] wb_data_i[17] [5196] [4528]
11- 0
--1 0
.names [9142] wb_data_i[18] [5197] [4529]
11- 0
--1 0
.names [9142] wb_data_i[19] [5198] [4530]
11- 0
--1 0
.names [9142] wb_data_i[1] [5199] [4531]
11- 0
--1 0
.names [9142] wb_data_i[20] [5200] [4532]
11- 0
--1 0
.names [9142] wb_data_i[21] [5201] [4533]
11- 0
--1 0
.names [9142] wb_data_i[22] [5202] [4534]
11- 0
--1 0
.names [9142] wb_data_i[23] [5203] [4535]
11- 0
--1 0
.names [9142] wb_data_i[24] [5204] [4536]
11- 0
--1 0
.names [9142] wb_data_i[25] [5205] [4537]
11- 0
--1 0
.names [9142] wb_data_i[26] [5206] [4538]
11- 0
--1 0
.names [9142] wb_data_i[27] [5207] [4539]
11- 0
--1 0
.names [9142] wb_data_i[29] [5208] [4540]
11- 0
--1 0
.names [9142] wb_data_i[2] [5209] [4541]
11- 0
--1 0
.names [9142] wb_data_i[30] [5210] [4542]
11- 0
--1 0
.names [9142] wb_data_i[3] [5211] [4543]
11- 0
--1 0
.names [9142] wb_data_i[8] [5212] [4544]
11- 0
--1 0
.names [9142] wb_data_i[9] [5213] [4545]
11- 0
--1 0
.names [5027] [8910] [4546]
11 0
.names [4964] [9141] [4547]
00 1
.names [4965] [9141] [4548]
00 1
.names [4968] [9141] [4549]
00 1
.names u1_u3_to_small_reg [4550]
1 1
.names [4999] [8909] [4551]
11 0
.names \u1_u0_crc16_sum_reg[13] [4552]
1 1
.names \u1_u0_crc16_sum_reg[6] [4553]
1 1
.names [4967] [6469] [4554]
11 1
.names [13896] [5464] [7307] [4555]
01- 1
1-1 1
.names [4991] [9141] [4556]
00 1
.names [4992] [9141] [4557]
00 1
.names [5001] [9135] [4558]
00 1
.names [5002] [9135] [4559]
00 1
.names [5003] [9135] [4560]
00 1
.names [5004] [9135] [4561]
00 1
.names [5005] [9135] [4562]
00 1
.names [5006] [9135] [4563]
00 1
.names [5007] [9135] [4564]
00 1
.names [5008] [9135] [4565]
00 1
.names [5009] [9135] [4566]
00 1
.names [5010] [9135] [4567]
00 1
.names [5011] [9135] [4568]
00 1
.names [5012] [9135] [4569]
00 1
.names [5013] [9135] [4570]
00 1
.names [5014] [9135] [4571]
00 1
.names [5015] [9135] [4572]
00 1
.names [5016] [9135] [4573]
00 1
.names [5017] [9135] [4574]
00 1
.names [5018] [9135] [4575]
00 1
.names [5019] [9135] [4576]
00 1
.names [5020] [9135] [4577]
00 1
.names [5021] [9135] [4578]
00 1
.names [4994] [12650] [4579]
11 0
.names [4995] [12650] [4580]
11 0
.names [4997] [12650] [4581]
11 0
.names [5416] [8633] [3716] [4582]
11- 0
--1 0
.names [5416] [8970] [3595] [4583]
11- 0
--1 0
.names [5416] [7866] [3739] [4584]
11- 0
--1 0
.names [5416] [8247] [3741] [4585]
11- 0
--1 0
.names [4958] [5423] [5717] [4586]
111 0
.names [3710] [12835] [4973] [4587]
00- 1
--0 1
.names [3718] [12835] [4980] [4588]
00- 1
--0 1
.names [11632] [12835] [4981] [4589]
00- 1
--0 1
.names [11044] [12835] [4982] [4590]
00- 1
--0 1
.names [10663] [12835] [4983] [4591]
00- 1
--0 1
.names [10763] [5455] [12502] [4592]
01- 1
1-1 1
.names [4963] [6256] \u4_u3_dma_out_cnt_reg[11]_in
11 1
.names [10310] [5456] [12502] [4594]
01- 1
1-1 1
.names [10415] [5462] [12502] [4595]
01- 1
1-1 1
.names [12209] [5454] [12502] [4596]
01- 1
1-1 1
.names \u1_u0_crc16_sum_reg[2] [4597]
1 1
.names [5150] [8909] [4598]
11 0
.names [4986] [12840] [4599]
11 0
.names [9790] [11657] [12326] u4_crc5_err_r_reg_in [4600]
0000 0
.names [4987] [12650] [4601]
11 0
.names [4988] [12502] [4602]
11 0
.names [4989] [12835] [4603]
11 0
.names [14548] \u1_u3_adr_r_reg[0]_in [4604]
11 1
.names [14548] \u1_u3_adr_r_reg[0]_in \u1_u2_last_buf_adr_reg[0]_in
01 1
10 1
.names [9175] [5701] [12835] [4606]
01- 1
1-1 1
.names \u1_u1_crc16_reg[14] [4607]
1 1
.names \u4_buf1_reg[25] [4608]
1 1
.names \u4_buf1_reg[29] [4609]
1 1
.names [5474] [8860] [4610]
11 0
.names [5478] [8860] [4611]
11 0
.names [9731] [5702] [12835] [4612]
01- 1
1-1 1
.names [7656] [5694] [6767] [5694] [4613]
11-- 0
--11 0
.names [5483] [8860] [4614]
11 0
.names \u4_csr_reg[1] [4615]
1 1
.names \u4_buf1_reg[21] [4616]
1 1
.names \u4_buf1_reg[14] [4617]
0 1
.names \u4_dout_reg[1] [4618]
1 1
.names \u4_buf1_reg[18] [4619]
1 1
.names \u4_csr_reg[5] [4620]
1 1
.names \u4_buf0_reg[3] [4621]
0 1
.names [5404] [11612] u4_u2_r1_reg_in
11 1
.names [5405] [11592] u4_u3_r1_reg_in
11 1
.names [5465] [8860] [4624]
11 0
.names [5457] [8860] [4625]
11 0
.names [6084] [13951] [5406] [4626]
11- 0
--1 0
.names [5438] [8860] [4627]
11 0
.names [5433] [8860] [4628]
11 0
.names [5435] [8860] [4629]
11 0
.names [5434] [9128] [4630]
11 0
.names [5429] [8860] [4631]
11 0
.names [5452] [8860] [4632]
11 0
.names [5430] [9128] [4633]
11 0
.names [5437] [9128] [4634]
11 0
.names [5451] [9128] [4635]
11 0
.names [5442] [8860] [4636]
11 0
.names [5463] [8860] [4637]
11 0
.names [7693] [12840] [5422] [4638]
00- 1
--0 1
.names [5450] [8860] [4639]
11 0
.names [5453] [8860] [4640]
11 0
.names \u4_buf0_reg[7] [4641]
0 1
.names [5431] [8860] [4642]
11 0
.names [6084] [14132] [5407] [4643]
11- 0
--1 0
.names [5440] [9128] [4644]
11 0
.names [5441] [9128] [4645]
11 0
.names [5432] [9425] [4646]
11 0
.names [5428] [9425] [4647]
11 0
.names \u4_buf1_reg[10] [4648]
0 1
.names [6084] [13701] [5409] [4649]
11- 0
--1 0
.names [9963] [12840] [5402] [4650]
00- 1
--0 1
.names \u4_csr_reg[9] [4651]
1 1
.names [5439] [8860] [4652]
11 0
.names \u0_u0_state_reg[13] [4653]
1 1
.names [5721] [6904] [6631] [4654]
00- 1
--0 1
.names [5443] [9138] [4655]
11 0
.names [5444] [8884] [4656]
11 0
.names [5445] [9138] [4657]
11 0
.names [5446] [8884] [4658]
11 0
.names [5447] [9138] [4659]
11 0
.names [5448] [9138] [4660]
11 0
.names [5427] [12502] [4661]
11 0
.names [5458] [12502] [4662]
11 0
.names [5459] [12502] [4663]
11 0
.names [5460] [12502] [4664]
11 0
.names [5461] [12502] [4665]
11 0
.names \u0_u0_idle_cnt1_reg[1] [4666]
1 1
.names [5748] [2301] [7471] [4667]
11- 0
--1 0
.names [5748] [14135] [10801] [4668]
11- 0
--1 0
.names [9049] [5742] [12840] [4669]
01- 1
1-1 1
.names [9052] [5743] [12835] [4670]
01- 1
1-1 1
.names [13672] [5613] [7549] [4671]
01- 1
1-1 1
.names [13653] [5699] [7549] [4672]
01- 1
1-1 1
.names [6084] [13725] [5414] [4673]
11- 0
--1 0
.names [6084] [13868] [5415] [4674]
11- 0
--1 0
.names [5471] [9142] [4675]
00 1
.names \u4_buf0_reg[29] [4676]
1 1
.names \u0_u0_ps_cnt_reg[2] [4677]
0 1
.names \u0_u0_idle_cnt1_reg[4] [4678]
0 1
.names [9137] wb_data_i[13] [5417] [4679]
11- 0
--1 0
.names [5467] [13296] \u5_state_reg[2]_in
00 1
.names [5449] [6256] \u4_u3_dma_out_cnt_reg[7]_in
11 1
.names [5466] [6256] \u4_u3_dma_out_cnt_reg[10]_in
11 1
.names \u0_u0_idle_cnt1_reg[6] [4683]
1 1
.names [5468] [6256] \u4_u3_dma_in_cnt_reg[5]_in
11 1
.names \u0_u0_idle_cnt1_reg[7] [4685]
0 1
.names \u4_csr_reg[30] [4686]
1 1
.names [5436] [11439] u4_u1_r1_reg_in
11 1
.names [5022] u1_frame_no_we_r_reg_in
0 1
.names [5470] [12502] [4689]
11 0
.names \u4_buf0_reg[30] [4690]
1 1
.names [6084] [13871] [5418] [4691]
11- 0
--1 0
.names \u5_wb_data_o_reg[23] wb_data_o[23]
1 1
.names [5568] [8860] [4693]
11 0
.names [5753] [13785] u1_u3_out_to_small_reg_in [4694]
01- 1
1-1 1
.names \u4_buf0_reg[21] [4695]
1 1
.names [13693] [5850] [7549] [4696]
01- 1
1-1 1
.names [5472] [2611] [4697]
00 1
.names [9488] [5357] [4698]
00 1
.names [5605] [9789] [4699]
00 1
.names [5496] [9142] [4700]
00 1
.names [5497] [9142] [4701]
00 1
.names \u4_csr_reg[27] [4702]
1 1
.names [5500] [9142] [4703]
00 1
.names [5589] [6256] \u4_u3_dma_in_cnt_reg[3]_in
11 1
.names [5583] [9142] [4705]
00 1
.names [5746] [7430] [7939] [4706]
01- 1
1-1 1
.names [10801] [5482] [4707]
00 1
.names [5528] [6256] \u4_u3_dma_in_cnt_reg[4]_in
11 1
.names \u4_buf0_reg[25] [4709]
1 1
.names [7939] [5746] [6694] [4710]
00- 1
--0 1
.names [9137] wb_data_i[11] [5529] [4711]
11- 0
--1 0
.names [5032] [4712]
0 1
.names [5534] [6256] \u4_u3_dma_out_cnt_reg[4]_in
11 1
.names [9137] wb_data_i[15] [5530] [4714]
11- 0
--1 0
.names [9137] wb_data_i[6] [5531] [4715]
11- 0
--1 0
.names [9200] [5848] [5821] [4716]
11- 0
--1 0
.names [9992] [5473] [4717]
00 1
.names [5849] [5747] [5719] [4718]
00- 1
--0 1
.names [5532] [12502] [4719]
11 0
.names [13637] [5806] [7549] [4720]
01- 1
1-1 1
.names [13968] [5807] [7549] [4721]
01- 1
1-1 1
.names [6341] [5808] [7549] [4722]
01- 1
1-1 1
.names [13892] [5809] [7549] [4723]
01- 1
1-1 1
.names [6592] [5810] [7549] [4724]
01- 1
1-1 1
.names [6343] [5811] [7549] [4725]
01- 1
1-1 1
.names [6345] [5812] [7549] [4726]
01- 1
1-1 1
.names [6551] [5813] [7549] [4727]
01- 1
1-1 1
.names [6346] [5814] [7549] [4728]
01- 1
1-1 1
.names [6347] [5815] [7549] [4729]
01- 1
1-1 1
.names [6348] [5816] [7549] [4730]
01- 1
1-1 1
.names [6012] [5817] [7549] [4731]
01- 1
1-1 1
.names [14066] [5818] [7549] [4732]
01- 1
1-1 1
.names [13809] [5819] [7549] [4733]
01- 1
1-1 1
.names [13880] [5820] [7549] [4734]
01- 1
1-1 1
.names [9716] [5634] [12835] [4735]
01- 1
1-1 1
.names [6092] [5804] [7857] [4736]
01- 1
1-1 1
.names [13973] [5805] [7857] [4737]
01- 1
1-1 1
.names [6084] [13879] [5539] [4738]
11- 0
--1 0
.names [9938] [5881] [12835] [4739]
01- 1
1-1 1
.names [9556] [5884] [12835] [4740]
01- 1
1-1 1
.names \u0_u0_state_reg[11] [4741]
1 1
.names \u1_u3_adr_r_reg[12] [4742]
0 1
.names \u1_u3_adr_r_reg[16] [4743]
0 1
.names [9137] wb_data_i[14] [5533] [4744]
11- 0
--1 0
.names u1_u3_buf0_st_max_reg [4745]
0 1
.names [9481] [5538] [4746]
11 0
.names [13330] [5510] [4747]
00 1
.names [13330] [5512] [4748]
00 1
.names [6652] [13767] [5507] [4749]
11- 0
--1 0
.names [5080] [4750]
0 1
.names [5081] [4751]
0 1
.names [6084] [14138] [5506] [4752]
11- 0
--1 0
.names [5083] [4753]
0 1
.names [5085] [4754]
0 1
.names [5086] [4755]
0 1
.names [5090] [4756]
0 1
.names [5091] [4757]
0 1
.names [5093] [4758]
0 1
.names [5094] [4759]
0 1
.names [6084] [14170] [5508] [4760]
11- 0
--1 0
.names [5096] [4761]
0 1
.names [5098] [4762]
0 1
.names [5103] [4763]
0 1
.names [5104] [4764]
0 1
.names \u1_u1_crc16_reg[10] [4765]
1 1
.names \u1_u1_crc16_reg[13] [4766]
1 1
.names \u1_u1_crc16_reg[12] [4767]
1 1
.names \u4_csr_reg[23] [4768]
1 1
.names \u5_wb_data_o_reg[22] wb_data_o[22]
1 1
.names [5590] [6256] \u4_u3_dma_out_cnt_reg[5]_in
11 1
.names [5591] [6256] \u4_u3_dma_in_cnt_reg[1]_in
11 1
.names [13677] [5614] [7549] [4772]
01- 1
1-1 1
.names \u5_wb_data_o_reg[7] wb_data_o[7]
1 1
.names \u0_u0_idle_cnt1_reg[3] [4774]
1 1
.names [13765] [5616] [7549] [4775]
01- 1
1-1 1
.names \u5_wb_data_o_reg[8] wb_data_o[8]
1 1
.names u0_u0_T1_gt_3_0_mS_reg [4777]
1 1
.names \u4_int_srcb_reg[3] [4778]
1 1
.names \u0_u0_idle_cnt1_reg[0] [4779]
1 1
.names \u0_u0_idle_cnt1_reg[2] [4780]
1 1
.names u1_u0_rxv2_reg [4781]
0 1
.names \u0_u0_idle_cnt1_reg[5] [4782]
0 1
.names \u0_u0_ps_cnt_reg[0] [4783]
0 1
.names \u0_u0_ps_cnt_reg[1] [4784]
0 1
.names \u0_u0_ps_cnt_reg[3] [4785]
0 1
.names resume_req_r_reg u0_u0_resume_req_s1_reg_in
1 1
.names \u4_csr_reg[12] [4787]
1 1
.names \u4_csr_reg[15] [4788]
1 1
.names \u4_csr_reg[17] [4789]
0 1
.names \u4_csr_reg[22] [4790]
1 1
.names \u4_csr_reg[24] [4791]
1 1
.names \u4_csr_reg[25] [4792]
1 1
.names \u4_csr_reg[26] [4793]
1 1
.names \u4_csr_reg[28] [4794]
1 1
.names \u4_csr_reg[29] [4795]
1 1
.names \u4_csr_reg[2] [4796]
1 1
.names \u4_csr_reg[31] [4797]
0 1
.names \u4_csr_reg[3] [4798]
1 1
.names \u4_csr_reg[4] [4799]
1 1
.names \u4_csr_reg[6] [4800]
1 1
.names \u4_csr_reg[7] [4801]
1 1
.names \u4_csr_reg[8] [4802]
1 1
.names [14128] [5698] [7549] [4803]
01- 1
1-1 1
.names \u4_buf0_reg[0] [4804]
0 1
.names \u4_buf0_reg[10] [4805]
0 1
.names \u4_buf0_reg[11] [4806]
0 1
.names \u4_buf0_reg[12] [4807]
0 1
.names \u4_buf0_reg[13] [4808]
0 1
.names \u4_buf0_reg[15] [4809]
0 1
.names \u4_buf0_reg[16] [4810]
0 1
.names \u4_buf0_reg[17] [4811]
1 1
.names \u4_buf0_reg[19] [4812]
1 1
.names \u4_buf0_reg[1] [4813]
0 1
.names \u4_buf0_reg[20] [4814]
1 1
.names \u4_buf0_reg[22] [4815]
1 1
.names \u4_buf0_reg[23] [4816]
1 1
.names \u4_buf0_reg[24] [4817]
1 1
.names \u4_buf0_reg[26] [4818]
1 1
.names \u4_buf0_reg[27] [4819]
1 1
.names \u4_buf0_reg[28] [4820]
1 1
.names \u4_buf0_reg[2] [4821]
0 1
.names \u4_buf0_reg[31] [4822]
0 1
.names \u4_buf0_reg[4] [4823]
0 1
.names \u4_buf0_reg[5] [4824]
0 1
.names \u4_buf0_reg[6] [4825]
0 1
.names \u4_buf0_reg[8] [4826]
0 1
.names \u4_buf0_reg[9] [4827]
0 1
.names \u4_buf1_reg[0] [4828]
0 1
.names \u4_buf1_reg[11] [4829]
0 1
.names \u4_buf1_reg[12] [4830]
0 1
.names \u4_buf1_reg[13] [4831]
0 1
.names \u4_buf1_reg[15] [4832]
0 1
.names \u4_buf1_reg[16] [4833]
0 1
.names \u4_buf1_reg[17] [4834]
1 1
.names \u4_buf1_reg[19] [4835]
1 1
.names \u4_buf1_reg[1] [4836]
0 1
.names \u4_buf1_reg[20] [4837]
1 1
.names \u4_buf1_reg[22] [4838]
1 1
.names \u4_buf1_reg[23] [4839]
1 1
.names \u4_buf1_reg[24] [4840]
1 1
.names \u4_buf1_reg[26] [4841]
1 1
.names \u4_buf1_reg[27] [4842]
1 1
.names \u4_buf1_reg[28] [4843]
1 1
.names \u4_buf1_reg[2] [4844]
0 1
.names \u4_buf1_reg[30] [4845]
1 1
.names \u4_buf1_reg[31] [4846]
0 1
.names \u4_buf1_reg[4] [4847]
0 1
.names \u4_buf1_reg[5] [4848]
0 1
.names \u4_buf1_reg[6] [4849]
0 1
.names \u4_buf1_reg[8] [4850]
0 1
.names \u4_buf1_reg[9] [4851]
0 1
.names \u4_csr_reg[0] [4852]
1 1
.names \u4_csr_reg[11] [4853]
1 1
.names \u4_u0_uc_bsel_reg[0] [4854]
1 1
.names \u4_u0_uc_bsel_reg[1] [4855]
1 1
.names \u4_u0_uc_dpd_reg[0] [4856]
1 1
.names \u1_u3_adr_r_reg[11] [4857]
1 1
.names \u1_u3_adr_r_reg[14] [4858]
1 1
.names \u1_u3_adr_r_reg[15] [4859]
1 1
.names \u1_u3_adr_r_reg[6] [4860]
1 1
.names \u1_u3_adr_r_reg[7] [4861]
1 1
.names \u1_u3_adr_r_reg[8] [4862]
1 1
.names \u4_buf0_reg[14] [4863]
0 1
.names \u4_buf0_reg[18] [4864]
1 1
.names [5602] [12502] [4865]
11 0
.names [5360] [8860] [4866]
11 0
.names [5361] [8860] [4867]
11 0
.names [5362] [9128] [4868]
11 0
.names [9601] [5629] [12835] [4869]
01- 1
1-1 1
.names [5413] [9128] [4870]
11 0
.names [9137] wb_data_i[28] [5563] [4871]
11- 0
--1 0
.names [9137] wb_data_i[31] [5565] [4872]
11- 0
--1 0
.names u0_u0_T1_gt_5_0_mS_reg [4873]
0 1
.names [10131] [5633] [12835] [4874]
01- 1
1-1 1
.names \u4_csr_reg[16] [4875]
0 1
.names [6565] [6883] [5890] [7669] [4876]
1111 0
.names [6586] [6884] [5892] [7672] [4877]
1111 0
.names [5412] [9142] [4878]
00 1
.names [5365] [9138] [4879]
11 0
.names [5366] [9138] [4880]
11 0
.names [9137] wb_data_i[10] [5260] [4881]
11- 0
--1 0
.names u1_u2_rx_data_valid_r_reg [4882]
1 1
.names \u1_u3_adr_r_reg[9] [4883]
1 1
.names [5356] [9142] [4884]
00 1
.names [5358] [9142] [4885]
00 1
.names \u4_u0_uc_dpd_reg[1] [4886]
1 1
.names [5359] [9142] [4887]
00 1
.names [5485] [8860] [4888]
11 0
.names [5250] [6256] \u4_u3_dma_in_cnt_reg[8]_in
11 1
.names [5719] [6221] [5955] [4890]
00- 1
--0 1
.names [14617] [6224] [5957] [4891]
00- 1
--0 1
.names [5251] [6256] \u4_u3_dma_out_cnt_reg[8]_in
11 1
.names [6652] [13669] [5592] [4893]
11- 0
--1 0
.names [5354] [5722] [4894]
11 0
.names [5377] [9141] [4895]
00 1
.names [5378] [9141] [4896]
00 1
.names [5379] [9141] [4897]
00 1
.names [5380] [9141] [4898]
00 1
.names [5381] [9141] [4899]
00 1
.names [5382] [9141] [4900]
00 1
.names [5383] [9141] [4901]
00 1
.names [5384] [9141] [4902]
00 1
.names [5385] [9141] [4903]
00 1
.names [5386] [9141] [4904]
00 1
.names [5387] [9141] [4905]
00 1
.names [5388] [9141] [4906]
00 1
.names [5389] [9141] [4907]
00 1
.names [5390] [9141] [4908]
00 1
.names [5391] [9141] [4909]
00 1
.names [5392] [9141] [4910]
00 1
.names [5393] [9141] [4911]
00 1
.names [5394] [9141] [4912]
00 1
.names [5395] [9141] [4913]
00 1
.names [5396] [9141] [4914]
00 1
.names [5397] [9141] [4915]
00 1
.names [14047] [5741] [7549] [4916]
01- 1
1-1 1
.names [5368] [9142] [4917]
00 1
.names [5369] [9142] [4918]
00 1
.names [5588] [6256] \u4_u3_dma_in_cnt_reg[2]_in
11 1
.names [5371] [12502] [4920]
11 0
.names [5372] [12502] [4921]
11 0
.names [5374] [12502] [4922]
11 0
.names \u4_csr_reg[10] [4923]
1 1
.names [8245] [5715] [5798] [10402] [4924]
11-- 0
--11 0
.names [7561] [5715] [5799] [10402] [4925]
11-- 0
--11 0
.names \u1_u1_crc16_reg[11] [4926]
1 1
.names [10762] [5728] [12835] [4927]
01- 1
1-1 1
.names [10311] [5736] [12835] [4928]
01- 1
1-1 1
.names [10054] [5740] [12835] [4929]
01- 1
1-1 1
.names \u4_buf1_reg[7] [4930]
0 1
.names \u4_buf1_reg[3] [4931]
0 1
.names [12205] [5735] [12835] [4932]
01- 1
1-1 1
.names [9137] wb_data_i[4] [5398] [4933]
11- 0
--1 0
.names [9137] wb_data_i[5] [5399] [4934]
11- 0
--1 0
.names [5917] [5916] [5947] [6432] [4935]
1111 0
.names [9137] wb_data_i[7] [5400] [4936]
11- 0
--1 0
.names [5920] [5919] [5948] [6424] [4937]
1111 0
.names [5694] [5922] [5949] [6462] [4938]
1111 0
.names [5926] [5925] [5951] [6466] [4939]
1111 0
.names [5289] [5706] [4940]
00 1
.names [5318] [5707] [4941]
00 1
.names [5320] [5708] [4942]
00 1
.names [5322] [5709] [4943]
00 1
.names [5915] [10503] [13878] [6673] [8204] [13878] u1_u3_to_small_reg_in
000--- 1
---000 1
.names [13805] [5896] [7857] [4945]
01- 1
1-1 1
.names [13963] [8558] [6171] [9653] [6171] [13963] u1_u3_to_large_reg_in
000--- 1
---000 1
.names [7623] [5917] [6764] [5917] [4947]
11-- 0
--11 0
.names [6765] [5920] [7640] [5920] [4948]
11-- 0
--11 0
.names [7637] [5926] [6771] [5926] [4949]
11-- 0
--11 0
.names \u1_u0_d1_reg[0] [4950]
0 1
.names \u5_wb_data_o_reg[25] wb_data_o[25]
1 1
.names \u4_dout_reg[0] [4952]
1 1
.names \u1_u0_d1_reg[4] [4953]
0 1
.names \u4_dout_reg[2] [4954]
1 1
.names \u4_dout_reg[3] [4955]
1 1
.names \u1_u0_d0_reg[4] [4956]
0 1
.names \u5_wb_data_o_reg[26] wb_data_o[26]
1 1
.names [2932] [2870] [5718] [4958]
00- 1
--0 1
.names [5797] [10056] [4959]
00 1
.names \u1_u0_d0_reg[1] [4960]
0 1
.names \u1_u0_d0_reg[3] [4961]
0 1
.names [5623] [6227] [4962]
00 1
.names [8677] [12840] [5789] [4963]
00- 1
--0 1
.names [6555] [13722] [5703] [4964]
11- 0
--1 0
.names [6555] [13976] [5704] [4965]
11- 0
--1 0
.names \u4_u1_int_stat_reg[4] [4966]
1 1
.names [5716] [6175] [4967]
11 1
.names [6555] [13955] [5705] [4968]
11- 0
--1 0
.names [5627] [5985] [4969]
11 0
.names \u4_u3_int_stat_reg[4] [4970]
1 1
.names [5723] [10395] [4971]
00 0
.names [5715] [2373] [9375] [4972]
111 0
.names [5725] [12835] [4973]
11 0
.names [5729] [8909] [4974]
11 0
.names [5730] [8911] [4975]
11 0
.names [5731] [8909] [4976]
11 0
.names [5732] [8909] [4977]
11 0
.names [5733] [8909] [4978]
11 0
.names [5734] [8910] [4979]
11 0
.names [5727] [12835] [4980]
11 0
.names [5737] [12835] [4981]
11 0
.names [5738] [12835] [4982]
11 0
.names [5739] [12835] [4983]
11 0
.names [14258] [5991] [7307] [4984]
01- 1
1-1 1
.names [14016] [5992] [7307] [4985]
01- 1
1-1 1
.names [3283] [5971] [7455] [4986]
01- 1
1-1 1
.names [3308] [5972] [6031] [4987]
01- 1
1-1 1
.names [3309] [5973] [6476] [4988]
01- 1
1-1 1
.names [3282] [5976] [6778] [4989]
01- 1
1-1 1
.names u4_crc5_err_r_reg [4990]
0 1
.names [6555] [14202] [5711] [4991]
11- 0
--1 0
.names [6555] [13784] [5712] [4992]
11- 0
--1 0
.names [3480] [9921] [6031] [4993]
01- 1
1-1 1
.names [3316] [9071] [6031] [4994]
01- 1
1-1 1
.names [3315] [8710] [6031] [4995]
01- 1
1-1 1
.names [3429] [9384] [6031] [4996]
01- 1
1-1 1
.names [3317] [8711] [6031] [4997]
01- 1
1-1 1
.names [3478] [8712] [6031] [4998]
01- 1
1-1 1
.names [14259] [5996] [7857] [4999]
01- 1
1-1 1
.names [6555] [13596] [5770] [5000]
11- 0
--1 0
.names [6652] [13562] [6101] [2266] [5001]
11-- 0
--11 0
.names [6652] [13979] [6101] [2047] [5002]
11-- 0
--11 0
.names [6652] [13909] [6101] [2048] [5003]
11-- 0
--11 0
.names [6084] [13671] [6101] [5421] [5004]
11-- 0
--11 0
.names [6084] [13929] [6101] [3102] [5005]
11-- 0
--11 0
.names [6084] [13998] [6101] [3173] [5006]
11-- 0
--11 0
.names [6084] [13773] [6101] [2178] [5007]
11-- 0
--11 0
.names [6084] [14183] [6101] [3034] [5008]
11-- 0
--11 0
.names [6084] [13869] [6101] [3021] [5009]
11-- 0
--11 0
.names [6084] [13890] [6101] [9037] [5010]
11-- 0
--11 0
.names [6084] [14065] [6101] [2928] [5011]
11-- 0
--11 0
.names [6652] [13934] [6101] [2856] [5012]
11-- 0
--11 0
.names [6652] [13762] [6101] [2638] [5013]
11-- 0
--11 0
.names [6084] [13853] [6101] [2639] [5014]
11-- 0
--11 0
.names [6084] [13838] [6101] [2547] [5015]
11-- 0
--11 0
.names [6652] [13935] [6101] [2735] [5016]
11-- 0
--11 0
.names [6652] [14175] [6101] [2177] [5017]
11-- 0
--11 0
.names [6084] [14122] [6101] [2265] [5018]
11-- 0
--11 0
.names [6084] [14014] [6101] [2136] [5019]
11-- 0
--11 0
.names [6652] [13991] [6101] [2075] [5020]
11-- 0
--11 0
.names [6084] [14168] [6101] [2062] [5021]
11-- 0
--11 0
.names [5624] u4_crc5_err_r_reg_in [5022]
00 0
.names [5744] [12835] [5023]
11 0
.names [6555] [14165] [5713] [5024]
11- 0
--1 0
.names [3462] [8181] [6031] [5025]
01- 1
1-1 1
.names [3428] [7460] [6031] [5026]
01- 1
1-1 1
.names [13783] [6068] [7857] [5027]
01- 1
1-1 1
.names \u1_u3_next_dpid_reg[0] [5028]
1 1
.names [5747] [6221] [5029]
00 1
.names [5928] [7429] [7939] [5030]
01- 1
1-1 1
.names [7939] [5928] [6692] [5031]
00- 1
--0 1
.names [5791] [6059] [5032]
11 0
.names [3337] [12032] [6031] [5033]
01- 1
1-1 1
.names [6304] [6034] [8608] [5034]
01- 1
1-1 1
.names [14125] [6035] [8608] [5035]
01- 1
1-1 1
.names [5793] [12835] [5036]
11 0
.names [5801] [8661] \u1_u0_crc16_sum_reg[15]_in
11 0
.names [5802] [8661] \u1_u0_crc16_sum_reg[1]_in
11 0
.names [13700] [6038] [7307] [5039]
01- 1
1-1 1
.names [14080] [6039] [7307] [5040]
01- 1
1-1 1
.names [14054] [6041] [7307] [5041]
01- 1
1-1 1
.names [7772] [6073] [7570] [5042]
11- 0
--1 0
.names [6232] [6042] [7307] [5043]
01- 1
1-1 1
.names [9815] [6075] [10667] [5044]
11- 0
--1 0
.names [6324] [6044] [7307] [5045]
01- 1
1-1 1
.names [14095] [6045] [7307] [5046]
01- 1
1-1 1
.names [9163] [12840] [5856] [5047]
00- 1
--0 1
.names [3503] [10766] [6031] [5048]
01- 1
1-1 1
.names [3504] [10570] [6031] [5049]
01- 1
1-1 1
.names [3505] [9970] [6031] [5050]
01- 1
1-1 1
.names [3339] [12897] [6031] [5051]
01- 1
1-1 1
.names [3340] [11453] [6031] [5052]
01- 1
1-1 1
.names [3341] [9971] [6031] [5053]
01- 1
1-1 1
.names [3342] [9707] [6031] [5054]
01- 1
1-1 1
.names [3506] [9116] [6031] [5055]
01- 1
1-1 1
.names [9852] [9313] [5767] [5056]
11- 0
--1 0
.names [14243] [6056] [7857] [5057]
01- 1
1-1 1
.names [13797] [6051] [7857] [5058]
01- 1
1-1 1
.names [14002] [6057] [7857] [5059]
01- 1
1-1 1
.names [14101] [6052] [7857] [5060]
01- 1
1-1 1
.names [13938] [6050] [7857] [5061]
01- 1
1-1 1
.names [14214] [6053] [7857] [5062]
01- 1
1-1 1
.names [6365] [6054] [7857] [5063]
01- 1
1-1 1
.names [14150] [6049] [7857] [5064]
01- 1
1-1 1
.names [6366] [6048] [7857] [5065]
01- 1
1-1 1
.names [6368] [6046] [7857] [5066]
01- 1
1-1 1
.names [6369] [6043] [7857] [5067]
01- 1
1-1 1
.names [6370] [6040] [7857] [5068]
01- 1
1-1 1
.names [6461] [6055] [7857] [5069]
01- 1
1-1 1
.names [6556] [6036] [7857] [5070]
01- 1
1-1 1
.names [14263] [6047] [7857] [5071]
01- 1
1-1 1
.names [6555] [13948] [5803] [5072]
11- 0
--1 0
.names [3466] [6855] [6031] [5073]
01- 1
1-1 1
.names [3313] [7304] [6031] [5074]
01- 1
1-1 1
.names \u1_u3_adr_r_reg[0] [5075]
0 1
.names u4_u1_dma_in_buf_sz1_reg [5076]
1 1
.names u4_u0_dma_in_buf_sz1_reg [5077]
1 1
.names u4_u3_dma_in_buf_sz1_reg [5078]
1 1
.names u4_u2_dma_in_buf_sz1_reg [5079]
0 1
.names [14539] \u1_u3_adr_r_reg[1]_in [5080]
11 0
.names [8222] \u1_u3_adr_r_reg[3]_in [5081]
00 0
.names [14788] \u1_u3_adr_r_reg[2]_in [5082]
00 0
.names [14787] \u1_u3_adr_r_reg[2]_in [5083]
11 1
.names [7845] \u1_u3_adr_r_reg[3]_in [5084]
11 1
.names [14422] \u1_u3_adr_r_reg[5]_in [5085]
00 1
.names [8602] \u1_u3_adr_r_reg[4]_in [5086]
11 1
.names [7846] \u1_u3_adr_r_reg[5]_in [5087]
11 0
.names [8603] [5784] [5088]
11 0
.names [8601] [5783] [5089]
11 0
.names [8600] [5785] [5090]
11 0
.names [8224] [5782] [5091]
11 1
.names [8224] [5782] [5092]
00 1
.names [8601] [5783] [5093]
00 1
.names [8603] [5784] [5094]
00 1
.names [8600] [5785] [5095]
00 1
.names [14507] \u1_u3_adr_r_reg[10]_in [5096]
00 0
.names [14507] \u1_u3_adr_r_reg[10]_in [5097]
11 1
.names [14270] [5787] [5098]
00 0
.names [14270] [5787] [5099]
11 0
.names [14276] [5774] [5100]
00 0
.names [14276] [5774] [5101]
11 0
.names [14275] \u1_u3_adr_r_reg[13]_in [5102]
11 0
.names [14275] \u1_u3_adr_r_reg[13]_in [5103]
00 1
.names [14423] \u1_u3_adr_r_reg[4]_in [5104]
00 0
.names [14539] \u1_u3_adr_r_reg[1]_in [5105]
00 0
.names [6555] [14212] [5768] [5106]
11- 0
--1 0
.names [7284] [13590] [5769] [5107]
11- 0
--1 0
.names u0_u0_TermSel_reg TermSel_pad_o
1 1
.names \u4_int_srcb_reg[5] [5109]
1 1
.names \u5_wb_data_o_reg[4] wb_data_o[4]
1 1
.names \u4_u2_int_stat_reg[4] [5111]
1 1
.names \u4_u0_int_stat_reg[4] [5112]
1 1
.names \u5_wb_data_o_reg[16] wb_data_o[16]
1 1
.names \u5_wb_data_o_reg[24] wb_data_o[24]
1 1
.names \u5_wb_data_o_reg[28] wb_data_o[28]
1 1
.names \u5_wb_data_o_reg[21] wb_data_o[21]
1 1
.names \u5_wb_data_o_reg[20] wb_data_o[20]
1 1
.names \u5_wb_data_o_reg[19] wb_data_o[19]
1 1
.names \u5_wb_data_o_reg[6] wb_data_o[6]
1 1
.names \u5_wb_data_o_reg[5] wb_data_o[5]
1 1
.names \u5_wb_data_o_reg[18] wb_data_o[18]
1 1
.names \u5_wb_data_o_reg[17] wb_data_o[17]
1 1
.names \u4_int_srcb_reg[4] [5123]
1 1
.names \u0_u0_state_reg[1] [5124]
1 1
.names u1_u0_rxv1_reg [5125]
0 1
.names \u1_u0_d0_reg[0] [5126]
0 1
.names \u0_u0_chirp_cnt_reg[1] [5127]
0 1
.names \u1_u0_d0_reg[2] [5128]
0 1
.names \u0_u0_chirp_cnt_reg[2] [5129]
0 1
.names \u1_u0_d0_reg[5] [5130]
0 1
.names \u1_u0_d0_reg[6] [5131]
0 1
.names \u1_u0_d0_reg[7] [5132]
0 1
.names \u1_u0_d1_reg[1] [5133]
0 1
.names \u1_u0_d1_reg[2] [5134]
0 1
.names \u1_u0_d1_reg[3] [5135]
0 1
.names \u1_u0_d1_reg[5] [5136]
0 1
.names \u1_u0_d1_reg[6] [5137]
0 1
.names \u1_u0_d1_reg[7] [5138]
0 1
.names \u1_u0_d2_reg[1] [5139]
0 1
.names \u1_u0_d2_reg[2] [5140]
0 1
.names \u1_u0_d2_reg[3] [5141]
0 1
.names \u1_u0_d2_reg[5] [5142]
0 1
.names \u1_u0_d2_reg[6] [5143]
0 1
.names \u1_u0_d2_reg[7] [5144]
0 1
.names \u0_u0_state_reg[12] [5145]
1 1
.names [14107] [5897] [7857] [5146]
01- 1
1-1 1
.names [5823] [4161] [13162] [5147]
111 0
.names \u4_u1_uc_bsel_reg[0] [5148]
1 1
.names \u4_u1_uc_dpd_reg[0] [5149]
1 1
.names [13787] [5932] [7857] [5150]
01- 1
1-1 1
.names \u1_u3_adr_r_reg[2] [5151]
1 1
.names [14076] [5898] [7857] [5152]
01- 1
1-1 1
.names [11079] [6621] [4161] [5153]
111 0
.names [6522] [12798] [5800] [5154]
00- 1
--0 1
.names [5883] [12835] [5155]
11 0
.names [10852] [6621] [3781] [5156]
111 0
.names [6179] [5847] \u4_int_srcb_reg[6]_in
11 0
.names [10852] [6621] [13457] [5158]
111 0
.names [9530] [12840] [5855] [5159]
00- 1
--0 1
.names [10687] [12840] [5857] [5160]
00- 1
--0 1
.names [3310] [6902] [6031] [5161]
01- 1
1-1 1
.names [9137] wb_data_i[0] [5824] [5162]
11- 0
--1 0
.names [9137] wb_data_i[12] [5825] [5163]
11- 0
--1 0
.names [9137] wb_data_i[16] [5826] [5164]
11- 0
--1 0
.names [9137] wb_data_i[17] [5827] [5165]
11- 0
--1 0
.names [9137] wb_data_i[18] [5828] [5166]
11- 0
--1 0
.names [9137] wb_data_i[19] [5829] [5167]
11- 0
--1 0
.names [9137] wb_data_i[1] [5830] [5168]
11- 0
--1 0
.names [9137] wb_data_i[20] [5831] [5169]
11- 0
--1 0
.names [9137] wb_data_i[21] [5832] [5170]
11- 0
--1 0
.names [9137] wb_data_i[22] [5833] [5171]
11- 0
--1 0
.names [9137] wb_data_i[23] [5834] [5172]
11- 0
--1 0
.names [9137] wb_data_i[24] [5835] [5173]
11- 0
--1 0
.names \u4_u1_uc_bsel_reg[1] [5174]
1 1
.names [9137] wb_data_i[25] [5836] [5175]
11- 0
--1 0
.names [9137] wb_data_i[26] [5837] [5176]
11- 0
--1 0
.names [9137] wb_data_i[27] [5838] [5177]
11- 0
--1 0
.names [9137] wb_data_i[29] [5839] [5178]
11- 0
--1 0
.names [9137] wb_data_i[2] [5840] [5179]
11- 0
--1 0
.names [9137] wb_data_i[30] [5842] [5180]
11- 0
--1 0
.names [9137] wb_data_i[3] [5843] [5181]
11- 0
--1 0
.names [9137] wb_data_i[8] [5844] [5182]
11- 0
--1 0
.names [9137] wb_data_i[9] [5845] [5183]
11- 0
--1 0
.names [8314] [7389] [6080] [5184]
111 0
.names \u4_u1_uc_dpd_reg[1] [5185]
1 1
.names [7548] [11733] [5851] [5186]
00- 1
--0 1
.names [7548] [11577] [5852] [5187]
00- 1
--0 1
.names [5902] [5822] u0_u0_T1_gt_2_5_uS_reg_in
11 0
.names [5625] [8910] [5189]
11 0
.names [5626] [8909] [5190]
11 0
.names [5955] [6705] [5956] [5191]
00- 1
--0 1
.names [6555] [13726] [5882] [5192]
11- 0
--1 0
.names [5674] [9142] [5193]
00 1
.names [5675] [9142] [5194]
00 1
.names [5676] [9142] [5195]
00 1
.names [5693] [9142] [5196]
00 1
.names [5677] [9142] [5197]
00 1
.names [5678] [9142] [5198]
00 1
.names [5679] [9142] [5199]
00 1
.names [5680] [9142] [5200]
00 1
.names [5681] [9142] [5201]
00 1
.names [5682] [9142] [5202]
00 1
.names [5683] [9142] [5203]
00 1
.names [5684] [9142] [5204]
00 1
.names [5685] [9142] [5205]
00 1
.names [5686] [9142] [5206]
00 1
.names [5687] [9142] [5207]
00 1
.names [5688] [9142] [5208]
00 1
.names [5673] [9142] [5209]
00 1
.names [5689] [9142] [5210]
00 1
.names [5690] [9142] [5211]
00 1
.names [5691] [9142] [5212]
00 1
.names [5692] [9142] [5213]
00 1
.names [14246] [5969] [7857] [5214]
01- 1
1-1 1
.names [5672] [8661] \u1_u0_crc16_sum_reg[0]_in
11 0
.names [5635] [8661] \u1_u0_crc16_sum_reg[10]_in
11 0
.names [5636] [8661] \u1_u0_crc16_sum_reg[11]_in
11 0
.names [5637] [8661] \u1_u0_crc16_sum_reg[12]_in
11 0
.names [5638] [8661] \u1_u0_crc16_sum_reg[13]_in
11 0
.names [5639] [8661] \u1_u0_crc16_sum_reg[14]_in
11 0
.names [5640] [8661] \u1_u0_crc16_sum_reg[2]_in
11 0
.names [5641] [8661] \u1_u0_crc16_sum_reg[3]_in
11 0
.names [5642] [8661] \u1_u0_crc16_sum_reg[4]_in
11 0
.names [11104] [9510] [5788] [5224]
11- 0
--1 0
.names [5643] [8661] \u1_u0_crc16_sum_reg[5]_in
11 0
.names [5644] [8661] \u1_u0_crc16_sum_reg[6]_in
11 0
.names [5645] [8661] \u1_u0_crc16_sum_reg[7]_in
11 0
.names [5646] [8661] \u1_u0_crc16_sum_reg[8]_in
11 0
.names [5647] [8661] \u1_u0_crc16_sum_reg[9]_in
11 0
.names [5630] [12835] [5230]
11 0
.names [5631] [12835] [5231]
11 0
.names [5628] [12835] [5232]
11 0
.names [6119] [4161] [13348] [5233]
111 0
.names [6119] [14127] [4290] [5234]
111 0
.names [4095] [12840] [5612] [5235]
00- 1
--0 1
.names [4098] [12840] [5619] [5236]
00- 1
--0 1
.names [11636] [12840] [5620] [5237]
00- 1
--0 1
.names [11371] [12840] [5621] [5238]
00- 1
--0 1
.names [10659] [12840] [5622] [5239]
00- 1
--0 1
.names [11756] [11747] [5928] [5240]
01- 1
1-1 1
.names [11929] [11707] [5928] [5241]
01- 1
1-1 1
.names \u1_u0_d2_reg[0] [5242]
0 1
.names \u1_u0_d2_reg[4] [5243]
0 1
.names [3477] [7685] [6031] [5244]
01- 1
1-1 1
.names [3476] [7912] [6031] [5245]
01- 1
1-1 1
.names [3312] [7403] [6031] [5246]
01- 1
1-1 1
.names [8417] [5986] \u1_u3_new_size_reg[1]_in
01 1
10 1
.names \u1_u3_adr_r_reg[5] [5248]
1 1
.names \u1_u3_adr_r_reg[1] [5249]
1 1
.names [9172] [6161] [12840] [5250]
01- 1
1-1 1
.names [9725] [6162] [12840] [5251]
01- 1
1-1 1
.names [7790] [6788] [6314] \u4_csr_reg[15]_in
111 0
.names [7505] [7209] [6321] \u4_csr_reg[16]_in
111 0
.names [7515] [7229] [6453] \u4_buf1_reg[5]_in
111 0
.names [7809] [7210] [6333] \u4_csr_reg[17]_in
111 0
.names [7802] [6791] [6349] \u4_csr_reg[1]_in
111 0
.names [7792] [7211] [6356] \u4_csr_reg[22]_in
111 0
.names [7506] [7234] [6360] \u4_csr_reg[23]_in
111 0
.names [7487] [7221] [6395] \u4_csr_reg[24]_in
111 0
.names [5967] [9137] [5260]
00 1
.names [7497] [6806] [6372] \u4_csr_reg[25]_in
111 0
.names [7793] [6792] [6376] \u4_csr_reg[26]_in
111 0
.names [7794] [6793] [6529] \u4_csr_reg[27]_in
111 0
.names [7488] [7214] [6164] \u4_csr_reg[28]_in
111 0
.names [7489] [7251] [6381] \u4_csr_reg[29]_in
111 0
.names [7808] [6794] [6596] \u4_csr_reg[2]_in
111 0
.names [7795] [6807] [6382] \u4_csr_reg[30]_in
111 0
.names [7490] [7215] [6388] \u4_csr_reg[31]_in
111 0
.names [7491] [6795] [6389] \u4_csr_reg[3]_in
111 0
.names [7796] [6810] [6390] \u4_csr_reg[4]_in
111 0
.names [7807] [6799] [6399] \u4_csr_reg[5]_in
111 0
.names [7511] [6812] [6455] \u4_csr_reg[6]_in
111 0
.names [7806] [6797] [6391] \u4_csr_reg[7]_in
111 0
.names [7510] [6805] [6392] \u4_csr_reg[8]_in
111 0
.names [7797] [6796] [6393] \u4_csr_reg[9]_in
111 0
.names [7810] [6813] [6445] \u4_buf1_reg[24]_in
111 0
.names [7516] [7239] [6400] \u4_buf0_reg[0]_in
111 0
.names [7517] [7240] [6401] \u4_buf0_reg[10]_in
111 0
.names [7815] [7241] [6402] \u4_buf0_reg[11]_in
111 0
.names [7518] [7220] [6403] \u4_buf0_reg[12]_in
111 0
.names [7519] [7242] [6404] \u4_buf0_reg[13]_in
111 0
.names [7520] [7244] [6405] \u4_buf0_reg[14]_in
111 0
.names [7493] [7245] [6406] \u4_buf0_reg[15]_in
111 0
.names [7507] [6798] [6208] \u4_buf0_reg[16]_in
111 0
.names [7823] [6804] [6407] \u4_buf0_reg[17]_in
111 0
.names [7501] [6818] [6408] \u4_buf0_reg[18]_in
111 0
.names [7821] [6789] [6397] \u4_buf0_reg[19]_in
111 0
.names [7814] [7223] [6394] \u4_buf1_reg[6]_in
111 0
.names \u4_u3_dma_out_left_reg[10] [5289]
1 1
.names [7527] [7217] [6409] \u4_buf0_reg[1]_in
111 0
.names [7822] [6801] [6410] \u4_buf0_reg[20]_in
111 0
.names [7816] [6817] [6411] \u4_buf0_reg[21]_in
111 0
.names [7817] [6824] [6412] \u4_buf0_reg[22]_in
111 0
.names [7818] [6814] [6413] \u4_buf0_reg[23]_in
111 0
.names [7811] [6811] [6398] \u4_buf0_reg[24]_in
111 0
.names [7813] [6815] [6414] \u4_buf0_reg[25]_in
111 0
.names [7803] [6816] [6415] \u4_buf0_reg[26]_in
111 0
.names [7500] [7222] [6416] \u4_buf0_reg[27]_in
111 0
.names [7494] [7219] [6417] \u4_buf0_reg[28]_in
111 0
.names [7825] [7246] [6418] \u4_buf0_reg[29]_in
111 0
.names [7820] [7216] [6419] \u4_buf0_reg[2]_in
111 0
.names [7502] [7247] [6420] \u4_buf0_reg[30]_in
111 0
.names [7504] [7225] [6421] \u4_buf0_reg[31]_in
111 0
.names [7499] [7236] [6423] \u4_buf0_reg[3]_in
111 0
.names [7509] [7212] [6425] \u4_buf0_reg[4]_in
111 0
.names [7495] [7256] [6426] \u4_buf0_reg[5]_in
111 0
.names [7498] [6819] [6427] \u4_buf0_reg[6]_in
111 0
.names [7496] [7237] [6428] \u4_buf0_reg[7]_in
111 0
.names [7805] [7231] [6429] \u4_buf0_reg[8]_in
111 0
.names [7524] [7228] [6430] \u4_buf0_reg[9]_in
111 0
.names [7514] [7248] [6431] \u4_buf1_reg[0]_in
111 0
.names [7521] [7235] [6575] \u4_buf1_reg[10]_in
111 0
.names [7503] [7226] [6433] \u4_buf1_reg[11]_in
111 0
.names [7798] [6800] [6434] \u4_buf1_reg[12]_in
111 0
.names [7799] [7218] [6435] \u4_buf1_reg[13]_in
111 0
.names [7801] [7232] [6436] \u4_buf1_reg[14]_in
111 0
.names [7522] [7250] [6422] \u4_buf1_reg[15]_in
111 0
.names \u4_u0_dma_out_left_reg[10] [5318]
1 1
.names [7828] [7233] [6437] \u4_buf1_reg[16]_in
111 0
.names \u4_u1_dma_out_left_reg[10] [5320]
1 1
.names [7830] [6820] [6438] \u4_buf1_reg[17]_in
111 0
.names \u4_u2_dma_out_left_reg[10] [5322]
1 1
.names [7523] [6821] [6439] \u4_buf1_reg[18]_in
111 0
.names [7833] [6803] [6440] \u4_buf1_reg[19]_in
111 0
.names [7834] [7227] [6441] \u4_buf1_reg[1]_in
111 0
.names [7835] [6822] [6443] \u4_buf1_reg[20]_in
111 0
.names [7836] [6823] [6444] \u4_buf1_reg[21]_in
111 0
.names [7812] [6802] [6527] \u4_buf1_reg[22]_in
111 0
.names [7837] [6825] [6442] \u4_buf1_reg[23]_in
111 0
.names [7800] [6808] [6446] \u4_buf1_reg[25]_in
111 0
.names [7512] [7255] [6451] \u4_buf1_reg[3]_in
111 0
.names [7791] [6790] [6329] \u4_buf1_reg[26]_in
111 0
.names [7819] [6826] [6396] \u4_buf1_reg[27]_in
111 0
.names [7508] [7252] [6487] \u4_buf1_reg[28]_in
111 0
.names [7804] [7253] [6447] \u4_buf1_reg[29]_in
111 0
.names [7525] [6827] [6448] \u4_buf1_reg[2]_in
111 0
.names [7838] [7238] [6449] \u4_buf1_reg[30]_in
111 0
.names [7526] [7254] [6450] \u4_buf1_reg[31]_in
111 0
.names [7829] [6828] [6452] \u4_buf1_reg[4]_in
111 0
.names [7513] [7257] [6454] \u4_buf1_reg[7]_in
111 0
.names [7839] [7230] [6156] \u4_buf1_reg[8]_in
111 0
.names [2053] [14166] [7548] [5342]
01- 1
1-1 1
.names [7840] [7213] [6456] \u4_buf1_reg[9]_in
111 0
.names [7841] [6829] [6457] \u4_csr_reg[0]_in
111 0
.names [7528] [6830] [6458] \u4_csr_reg[10]_in
111 0
.names [7842] [7243] [6459] \u4_csr_reg[11]_in
111 0
.names [7843] [7224] [6460] \u4_csr_reg[12]_in
111 0
.names [2052] [14198] [7548] [5348]
01- 1
1-1 1
.names [5939] [14640] [5349]
00 1
.names \u5_wb_data_o_reg[30] wb_data_o[30]
1 1
.names [6766] [5959] [5351]
11 0
.names [2064] [13589] [6594] [5352]
01- 1
1-1 1
.names \u5_wb_data_o_reg[31] wb_data_o[31]
1 1
.names [8417] [7189] [6763] [5354]
111 0
.names [5913] [6220] [5355]
00 1
.names [6695] [13688] [5941] [5356]
11- 0
--1 0
.names [6546] [11104] [8794] [5357]
00- 1
--0 1
.names [6695] [13883] [5942] [5358]
11- 0
--1 0
.names [6695] [13587] [5943] [5359]
11- 0
--1 0
.names [14008] [6212] [8608] [5360]
01- 1
1-1 1
.names [14223] [6216] [8608] [5361]
01- 1
1-1 1
.names [14217] [6217] [8608] [5362]
01- 1
1-1 1
.names [5945] \u0_u0_state_reg[0]_in \u0_u0_state_reg[13]_in
00 1
.names [5950] [13373] resume_req_r_reg_in
00 1
.names [13728] [6173] [7549] [5365]
01- 1
1-1 1
.names [14087] [6176] [7549] [5366]
01- 1
1-1 1
.names [10402] [6522] [2372] [5367]
111 0
.names [6695] [13535] [5953] [5368]
11- 0
--1 0
.names [6695] [14027] [5954] [5369]
11- 0
--1 0
.names [3691] [9923] [6476] [5370]
01- 1
1-1 1
.names [3481] [9074] [6476] [5371]
01- 1
1-1 1
.names [3479] [8319] [6476] [5372]
01- 1
1-1 1
.names [3626] [9385] [6476] [5373]
01- 1
1-1 1
.names [3482] [8714] [6476] [5374]
01- 1
1-1 1
.names [3689] [8715] [6476] [5375]
01- 1
1-1 1
.names [10402] [6522] [2392] [5376]
111 0
.names [6555] [13543] [6847] [2266] [5377]
11-- 0
--11 0
.names [6555] [13786] [6847] [2047] [5378]
11-- 0
--11 0
.names [6555] [13982] [6847] [2048] [5379]
11-- 0
--11 0
.names [6555] [13792] [6847] [5421] [5380]
11-- 0
--11 0
.names [6555] [13652] [6847] [3102] [5381]
11-- 0
--11 0
.names [6555] [14092] [6847] [3173] [5382]
11-- 0
--11 0
.names [7284] [14062] [6847] [2178] [5383]
11-- 0
--11 0
.names [7284] [14154] [6847] [3034] [5384]
11-- 0
--11 0
.names [6555] [14178] [6847] [3021] [5385]
11-- 0
--11 0
.names [6555] [14024] [6847] [9037] [5386]
11-- 0
--11 0
.names [7284] [13854] [6847] [2928] [5387]
11-- 0
--11 0
.names [6555] [13707] [6847] [2856] [5388]
11-- 0
--11 0
.names [6555] [13983] [6847] [2638] [5389]
11-- 0
--11 0
.names [7284] [14113] [6847] [2639] [5390]
11-- 0
--11 0
.names [7284] [14137] [6847] [2547] [5391]
11-- 0
--11 0
.names [6555] [14255] [6847] [2735] [5392]
11-- 0
--11 0
.names [6555] [13739] [6847] [2177] [5393]
11-- 0
--11 0
.names [6555] [14220] [6847] [2265] [5394]
11-- 0
--11 0
.names [6555] [13622] [6847] [2136] [5395]
11-- 0
--11 0
.names [6555] [14145] [6847] [2075] [5396]
11-- 0
--11 0
.names [6555] [13683] [6847] [2062] [5397]
11-- 0
--11 0
.names [5980] [9137] [5398]
00 1
.names [5982] [9137] [5399]
00 1
.names [5989] [9137] [5400]
00 1
.names [12287] [9080] [5895] \u0_u0_idle_cnt1_reg[4]_in
11- 0
--1 0
.names [5968] [12840] [5402]
11 0
.names [2040] [13524] [6594] [5403]
01- 1
1-1 1
.names [9813] [6480] [10631] [5404]
11- 0
--1 0
.names [9814] [6482] [10653] [5405]
11- 0
--1 0
.names [6084] [14225] [5406]
00 1
.names [6084] [14071] [5407]
00 1
.names [6833] [6467] [8865] [9017] \u4_dout_reg[1]_in
1111 0
.names [6084] [14215] [5409]
00 1
.names [3592] [8189] [6476] [5410]
01- 1
1-1 1
.names [3684] [7462] [6476] [5411]
01- 1
1-1 1
.names [6695] [13789] [5944] [5412]
11- 0
--1 0
.names [13874] [6525] [7544] [5413]
01- 1
1-1 1
.names [6084] [11733] [5414]
00 1
.names [6084] [11577] [5415]
00 1
.names [5952] [6070] [5416]
11 0
.names [6061] [9137] [5417]
00 1
.names [6084] [14100] [5418]
00 1
.names [6705] [6221] [5419]
00 1
.names [5983] [6224] [5420]
00 1
.names \u1_u3_idin_reg[17] [5421]
1 1
.names [6029] [12840] [5422]
11 0
.names [12085] [14329] [6769] [6768] [5423]
1111 0
.names [12295] [8915] [5895] \u0_u0_idle_cnt1_reg[7]_in
11- 0
--1 0
.names [5722] [5425]
0 1
.names [5966] \u0_u0_state_reg[0]_in \u0_u0_state_reg[11]_in
00 1
.names [3502] [12036] [6476] [5427]
01- 1
1-1 1
.names [13634] [6508] [8608] [5428]
01- 1
1-1 1
.names [6602] [6496] [8608] [5429]
01- 1
1-1 1
.names [6300] [6498] [7544] [5430]
01- 1
1-1 1
.names [14133] [6504] [8608] [5431]
01- 1
1-1 1
.names [14210] [6507] [7544] [5432]
01- 1
1-1 1
.names [13696] [6509] [7544] [5433]
01- 1
1-1 1
.names [13907] [6495] [7544] [5434]
01- 1
1-1 1
.names [6733] [6494] [8608] [5435]
01- 1
1-1 1
.names [9816] [6558] [10668] [5436]
11- 0
--1 0
.names [6301] [6499] [7544] [5437]
01- 1
1-1 1
.names [13518] [6493] [8608] [5438]
01- 1
1-1 1
.names [13720] [6514] [7544] [5439]
01- 1
1-1 1
.names [6305] [6505] [7544] [5440]
01- 1
1-1 1
.names [14239] [6506] [8608] [5441]
01- 1
1-1 1
.names [6588] [6501] [8608] [5442]
01- 1
1-1 1
.names [14160] [6515] [7549] [5443]
01- 1
1-1 1
.names [14176] [6510] [7549] [5444]
01- 1
1-1 1
.names [14091] [6516] [7549] [5445]
01- 1
1-1 1
.names [6344] [6517] [7549] [5446]
01- 1
1-1 1
.names [6351] [6518] [7549] [5447]
01- 1
1-1 1
.names [14049] [6519] [7549] [5448]
01- 1
1-1 1
.names [9708] [6133] [12840] [5449]
01- 1
1-1 1
.names [6853] [6513] [8608] [5450]
01- 1
1-1 1
.names [6302] [6500] [7544] [5451]
01- 1
1-1 1
.names [6299] [6497] [8608] [5452]
01- 1
1-1 1
.names [6560] [6503] [7544] [5453]
01- 1
1-1 1
.names [3777] [10777] [6476] [5454]
01- 1
1-1 1
.names [3711] [10698] [6476] [5455]
01- 1
1-1 1
.names [3788] [9972] [6476] [5456]
01- 1
1-1 1
.names [13534] [6520] [7544] [5457]
01- 1
1-1 1
.names [3507] [12885] [6476] [5458]
01- 1
1-1 1
.names [3508] [11454] [6476] [5459]
01- 1
1-1 1
.names [3509] [9973] [6476] [5460]
01- 1
1-1 1
.names [3510] [9709] [6476] [5461]
01- 1
1-1 1
.names [3712] [9119] [6476] [5462]
01- 1
1-1 1
.names [6303] [6502] [7544] [5463]
01- 1
1-1 1
.names [2049] [13538] [7548] [5464]
01- 1
1-1 1
.names [14064] [6492] [7544] [5465]
01- 1
1-1 1
.names [9936] [6587] [12840] [5466]
01- 1
1-1 1
.names [10038] [9427] [6523] [4290] [5467]
11-- 0
--11 0
.names [9554] [6590] [12840] [5468]
01- 1
1-1 1
.names [3686] [6856] [6476] [5469]
01- 1
1-1 1
.names [3468] [7305] [6476] [5470]
01- 1
1-1 1
.names [6695] [13856] [6037] [5471]
11- 0
--1 0
.names [6521] [14216] [2933] [5472]
11- 0
--1 0
.names [6532] [13595] [11104] [5473]
11- 0
--1 0
.names [13515] [6104] [8608] [5474]
01- 1
1-1 1
.names [5746] [5475]
0 1
.names [6839] [6534] [12732] \u4_u0_uc_bsel_reg[0]_in
11- 0
--1 0
.names [6535] [6840] [12505] \u4_u0_uc_bsel_reg[1]_in
11- 0
--1 0
.names [13574] [6106] [8608] [5478]
01- 1
1-1 1
.names [6841] [6531] [12794] \u4_u0_uc_dpd_reg[0]_in
11- 0
--1 0
.names [6536] [6835] [12849] \u4_u0_uc_dpd_reg[1]_in
11- 0
--1 0
.names [6761] [6028] [5481]
00 1
.names [5748] [5482]
0 1
.names [14260] [6108] [7544] [5483]
01- 1
1-1 1
.names [2082] [14143] [6594] [5484]
01- 1
1-1 1
.names [14121] [6158] [7544] [5485]
01- 1
1-1 1
.names \u0_u0_state_reg[9] [5486]
1 1
.names \u5_wb_data_o_reg[27] wb_data_o[27]
1 1
.names \u5_wb_data_o_reg[29] wb_data_o[29]
1 1
.names \u4_u3_int_stat_reg[3] [5489]
1 1
.names \u4_u0_int_stat_reg[3] [5490]
1 1
.names \u4_u1_int_stat_reg[3] [5491]
1 1
.names u0_u0_T1_st_3_0_mS_reg [5492]
1 1
.names \u5_wb_data_o_reg[11] wb_data_o[11]
1 1
.names \u5_wb_data_o_reg[9] wb_data_o[9]
1 1
.names \u0_u0_chirp_cnt_reg[0] [5495]
0 1
.names [6695] [13800] [6024] [5496]
11- 0
--1 0
.names [6695] [14159] [6025] [5497]
11- 0
--1 0
.names \u5_wb_data_o_reg[12] wb_data_o[12]
1 1
.names \u4_u0_int_stat_reg[6] [5499]
1 1
.names [6695] [13528] [6026] [5500]
11- 0
--1 0
.names \u0_u0_state_reg[4] [5501]
1 1
.names \u4_u2_uc_bsel_reg[0] [5502]
1 1
.names \u4_u2_uc_bsel_reg[1] [5503]
1 1
.names \u4_u2_uc_dpd_reg[0] [5504]
1 1
.names [12399] [9591] [5895] \u0_u0_idle_cnt1_reg[3]_in
11- 0
--1 0
.names [6084] [13708] [5506]
00 1
.names [6084] [14191] [5507]
00 1
.names [6084] [13992] [5508]
00 1
.names [12798] [2476] [6522] [5509]
01- 1
1-1 1
.names \u1_u3_adr_r_reg[0]_in [5510]
0 1
.names \u1_u3_adr_r_reg[1]_in [5511]
0 1
.names \u1_u3_adr_r_reg[2]_in [5512]
0 1
.names [5774] \u1_u3_adr_r_reg[12]_in
0 1
.names \u1_u3_adr_r_reg[13]_in [5514]
0 1
.names [5776] \u1_u3_adr_r_reg[14]_in
0 1
.names [5777] \u1_u3_adr_r_reg[15]_in
0 1
.names [5778] \u1_u3_adr_r_reg[16]_in
0 1
.names \u1_u3_adr_r_reg[3]_in [5518]
0 1
.names \u1_u3_adr_r_reg[4]_in [5519]
0 1
.names \u1_u3_adr_r_reg[5]_in [5520]
0 1
.names [5782] \u1_u3_adr_r_reg[6]_in
0 1
.names [5783] \u1_u3_adr_r_reg[7]_in
0 1
.names [5784] \u1_u3_adr_r_reg[8]_in
0 1
.names [5785] \u1_u3_adr_r_reg[9]_in
0 1
.names \u1_u3_adr_r_reg[10]_in [5525]
0 1
.names [5787] \u1_u3_adr_r_reg[11]_in
0 1
.names [6119] [13403] [10442] [5527]
00- 1
--0 1
.names [9597] [6128] [12840] [5528]
01- 1
1-1 1
.names [5888] [9137] [5529]
00 1
.names [5889] [9137] [5530]
00 1
.names [5891] [9137] [5531]
00 1
.names [3464] [6626] [6476] [5532]
01- 1
1-1 1
.names [5923] [9137] [5533]
00 1
.names [10228] [6131] [12840] [5534]
01- 1
1-1 1
.names [6094] sram_data_i[22] wb_addr_i[17] \u5_wb_data_o_reg[22]_in
01- 1
1-1 1
.names [6095] sram_data_i[23] wb_addr_i[17] \u5_wb_data_o_reg[23]_in
01- 1
1-1 1
.names [6096] sram_data_i[7] wb_addr_i[17] \u5_wb_data_o_reg[7]_in
01- 1
1-1 1
.names [6058] [2933] [5538]
00 1
.names [6084] [13927] [5539]
00 1
.names [9065] [6649] [6565] [5540]
111 0
.names [8693] [6660] [6586] [5541]
111 0
.names [6851] [7321] [6612] [7904] [5542]
1111 0
.names [6080] [6614] [6613] [7680] [5543]
1111 0
.names [7858] [11733] [6067] [5544]
00- 1
--0 1
.names [7858] [11577] [6065] [5545]
00- 1
--0 1
.names [2266] [14022] [6594] [5546]
01- 1
1-1 1
.names [3102] [14112] [6594] [5547]
01- 1
1-1 1
.names [3173] [13830] [6594] [5548]
01- 1
1-1 1
.names [2178] [13582] [6594] [5549]
01- 1
1-1 1
.names [3034] [13775] [6594] [5550]
01- 1
1-1 1
.names [3021] [14158] [6594] [5551]
01- 1
1-1 1
.names [2928] [13529] [6594] [5552]
01- 1
1-1 1
.names [2856] [13685] [6594] [5553]
01- 1
1-1 1
.names [2638] [14075] [6594] [5554]
01- 1
1-1 1
.names [2639] [13846] [6594] [5555]
01- 1
1-1 1
.names [2547] [13678] [6594] [5556]
01- 1
1-1 1
.names [2265] [13831] [7548] [5557]
01- 1
1-1 1
.names [2136] [13527] [6594] [5558]
01- 1
1-1 1
.names [2075] [14249] [6594] [5559]
01- 1
1-1 1
.names [2062] [13965] [6594] [5560]
01- 1
1-1 1
.names [5906] [12245] u1_u0_rxv2_reg_in
00 1
.names \u4_u2_int_stat_reg[3] [5562]
1 1
.names [5907] [9137] [5563]
00 1
.names [5890] [6565] [5564]
11 1
.names [5908] [9137] [5565]
00 1
.names [6177] [5905] \u4_int_srcb_reg[3]_in
11 0
.names [2034] [14209] [6594] [5567]
01- 1
1-1 1
.names [13721] [6199] [7544] [5568]
01- 1
1-1 1
.names [12293] [12024] [5895] \u0_u0_idle_cnt1_reg[0]_in
11- 0
--1 0
.names [12461] [11041] [5895] \u0_u0_idle_cnt1_reg[1]_in
11- 0
--1 0
.names [11946] [10307] [5895] \u0_u0_idle_cnt1_reg[2]_in
11- 0
--1 0
.names [12296] [9446] [5895] \u0_u0_idle_cnt1_reg[5]_in
11- 0
--1 0
.names [12266] [9039] [5895] \u0_u0_idle_cnt1_reg[6]_in
11- 0
--1 0
.names [10854] [5903] u0_u0_T1_gt_5_0_mS_reg_in
00 1
.names [5849] [5575]
0 1
.names [5892] [6586] [5576]
11 1
.names [5899] [13679] \u0_u0_ps_cnt_reg[0]_in
00 1
.names [12733] [12827] [5899] \u0_u0_ps_cnt_reg[1]_in
11- 0
--1 0
.names [11908] [5899] \u0_u0_ps_cnt_reg[2]_in
00 1
.names [11019] [5899] \u0_u0_ps_cnt_reg[3]_in
00 1
.names [6613] [6080] [5581]
11 1
.names [6080] [8718] [3309] [5582]
111 0
.names [6695] [13607] [6082] [5583]
11- 0
--1 0
.names [5859] u1_u3_buf0_st_max_reg_in
0 1
.names \u0_u0_state_reg[3] [5585]
1 1
.names [7453] [6183] [7316] [5586]
11- 0
--1 0
.names [11462] [13111] [5894] u0_u0_T1_gt_3_0_mS_reg_in
11- 0
--1 0
.names [10969] [6190] [12840] [5588]
01- 1
1-1 1
.names [10309] [6191] [12840] [5589]
01- 1
1-1 1
.names [10064] [6195] [12840] [5590]
01- 1
1-1 1
.names [12213] [6189] [12840] [5591]
01- 1
1-1 1
.names [6084] [13642] [5592]
00 1
.names [5960] [10117] \u1_u1_crc16_reg[10]_in
11 0
.names [5961] [10117] \u1_u1_crc16_reg[11]_in
11 0
.names [5962] [10117] \u1_u1_crc16_reg[12]_in
11 0
.names [6159] sram_data_i[8] wb_addr_i[17] \u5_wb_data_o_reg[8]_in
01- 1
1-1 1
.names [5964] [10117] \u1_u1_crc16_reg[13]_in
11 0
.names [5965] [10117] \u1_u1_crc16_reg[14]_in
11 0
.names [3688] [7686] [6476] [5599]
01- 1
1-1 1
.names \u5_wb_data_o_reg[10] wb_data_o[10]
1 1
.names [3638] [7913] [6476] [5601]
01- 1
1-1 1
.names [3467] [7404] [6476] [5602]
01- 1
1-1 1
.names [6185] [6175] [7741] [6175] [5603]
11-- 0
--11 0
.names \u4_u2_uc_dpd_reg[1] [5604]
1 1
.names [6521] [13369] [2933] [5605]
11- 0
--1 0
.names u1_u0_data_valid0_reg u1_u2_rx_data_valid_r_reg_in
1 1
.names [6648] [3686] [7417] [5607]
11- 0
--1 0
.names u0_u0_XcvSelect_reg XcvSelect_pad_o
1 1
.names [7867] [6779] [13296] u1_u0_rxv1_reg_in
11- 0
--1 0
.names [6204] [13386] \u0_u0_chirp_cnt_reg[1]_in
00 1
.names [6205] [13386] \u0_u0_chirp_cnt_reg[2]_in
00 1
.names [6186] [12840] [5612]
11 0
.names [2053] [14173] [7858] [5613]
01- 1
1-1 1
.names [2052] [13553] [7858] [5614]
01- 1
1-1 1
.names \u0_u0_OpMode_reg[1] OpMode_pad_o[1]
1 1
.names [2064] [13958] [6860] [5616]
01- 1
1-1 1
.names \u4_int_srcb_reg[8] [5617]
1 1
.names [7453] [6182] [5618]
11 0
.names [6192] [12840] [5619]
11 0
.names [6193] [12840] [5620]
11 0
.names [6197] [12840] [5621]
11 0
.names [6194] [12840] [5622]
11 0
.names [6134] [6631] [5623]
11 1
.names [12163] [6464] [5624]
11 0
.names [14257] [6848] [7857] [5625]
01- 1
1-1 1
.names [14017] [6628] [7857] [5626]
01- 1
1-1 1
.names [5912] [5627]
0 1
.names [3692] [8716] [6778] [5628]
01- 1
1-1 1
.names [3884] [9925] [6778] [5629]
01- 1
1-1 1
.names [3693] [9072] [6778] [5630]
01- 1
1-1 1
.names [3690] [8321] [6778] [5631]
01- 1
1-1 1
.names [5914] [5632]
0 1
.names [3806] [9387] [6778] [5633]
01- 1
1-1 1
.names [3815] [8709] [6778] [5634]
01- 1
1-1 1
.names [6779] [4503] [7289] [4597] [5635]
11-- 0
--11 0
.names [6779] [4372] [7289] [4506] [5636]
11-- 0
--11 0
.names [6779] [4504] [7289] [4507] [5637]
11-- 0
--11 0
.names [6779] [4552] [7289] [4508] [5638]
11-- 0
--11 0
.names [6779] [4505] [7289] [4553] [5639]
11-- 0
--11 0
.names [6779] [4597] [7289] [11060] [5640]
11-- 0
--11 0
.names [6779] [4506] [7289] [10416] [5641]
11-- 0
--11 0
.names [6779] [4507] [7289] [11061] [5642]
11-- 0
--11 0
.names [6779] [4508] [7289] [10772] [5643]
11-- 0
--11 0
.names [6779] [4553] [7289] [11062] [5644]
11-- 0
--11 0
.names [6779] [4509] [7289] [10773] [5645]
11-- 0
--11 0
.names [6779] [4510] [7289] [10334] [5646]
11-- 0
--11 0
.names [6779] [4511] [7289] [10774] [5647]
11-- 0
--11 0
.names [13166] [13630] [6779] \u1_u0_d0_reg[0]_in
01- 1
1-1 1
.names [12846] [13769] [6779] \u1_u0_d0_reg[1]_in
01- 1
1-1 1
.names [12783] [13558] [6779] \u1_u0_d0_reg[2]_in
01- 1
1-1 1
.names [12870] [13572] [6779] \u1_u0_d0_reg[3]_in
01- 1
1-1 1
.names [12651] [13997] [6779] \u1_u0_d0_reg[4]_in
01- 1
1-1 1
.names [12816] [13565] [6779] \u1_u0_d0_reg[5]_in
01- 1
1-1 1
.names [12916] [13567] [6779] \u1_u0_d0_reg[6]_in
01- 1
1-1 1
.names [13192] [13573] [6779] \u1_u0_d0_reg[7]_in
01- 1
1-1 1
.names [13630] [13703] [6779] \u1_u0_d1_reg[0]_in
01- 1
1-1 1
.names [13769] [13715] [6779] \u1_u0_d1_reg[1]_in
01- 1
1-1 1
.names [13558] [13650] [6779] \u1_u0_d1_reg[2]_in
01- 1
1-1 1
.names [13572] [13541] [6779] \u1_u0_d1_reg[3]_in
01- 1
1-1 1
.names [13997] [13906] [6779] \u1_u0_d1_reg[4]_in
01- 1
1-1 1
.names [13565] [13674] [6779] \u1_u0_d1_reg[5]_in
01- 1
1-1 1
.names [13567] [13827] [6779] \u1_u0_d1_reg[6]_in
01- 1
1-1 1
.names [13573] [13851] [6779] \u1_u0_d1_reg[7]_in
01- 1
1-1 1
.names [13703] \u1_u2_rx_data_st_r_reg[0]_in [6779] \u1_u0_d2_reg[0]_in
01- 1
1-1 1
.names [13715] \u1_u2_rx_data_st_r_reg[1]_in [6779] \u1_u0_d2_reg[1]_in
01- 1
1-1 1
.names [13650] \u1_u2_rx_data_st_r_reg[2]_in [6779] \u1_u0_d2_reg[2]_in
01- 1
1-1 1
.names [13541] \u1_u2_rx_data_st_r_reg[3]_in [6779] \u1_u0_d2_reg[3]_in
01- 1
1-1 1
.names [13906] \u1_u2_rx_data_st_r_reg[4]_in [6779] \u1_u0_d2_reg[4]_in
01- 1
1-1 1
.names [13674] \u1_u2_rx_data_st_r_reg[5]_in [6779] \u1_u0_d2_reg[5]_in
01- 1
1-1 1
.names [13827] \u1_u2_rx_data_st_r_reg[6]_in [6779] \u1_u0_d2_reg[6]_in
01- 1
1-1 1
.names [13851] \u1_u2_rx_data_st_r_reg[7]_in [6779] \u1_u0_d2_reg[7]_in
01- 1
1-1 1
.names [6779] [4502] [7289] [9386] [5672]
11-- 0
--11 0
.names [6695] [13511] [7292] [2177] [5673]
11-- 0
--11 0
.names [6695] [13931] [7292] [2266] [5674]
11-- 0
--11 0
.names [6695] [13719] [7292] [2047] [5675]
11-- 0
--11 0
.names [6695] [13836] [7292] [2048] [5676]
11-- 0
--11 0
.names [7541] [13888] [7292] [3102] [5677]
11-- 0
--11 0
.names [7541] [13774] [7292] [3173] [5678]
11-- 0
--11 0
.names [6695] [13730] [7292] [2178] [5679]
11-- 0
--11 0
.names [6695] [13795] [7292] [3034] [5680]
11-- 0
--11 0
.names [6695] [13639] [7292] [3021] [5681]
11-- 0
--11 0
.names [6695] [14021] [7292] [9037] [5682]
11-- 0
--11 0
.names [6695] [13516] [7292] [2928] [5683]
11-- 0
--11 0
.names [6695] [14233] [7292] [2856] [5684]
11-- 0
--11 0
.names [6695] [13612] [7292] [2638] [5685]
11-- 0
--11 0
.names [6695] [13697] [7292] [2639] [5686]
11-- 0
--11 0
.names [6695] [13716] [7292] [2547] [5687]
11-- 0
--11 0
.names [6695] [13959] [7292] [2735] [5688]
11-- 0
--11 0
.names [6695] [14030] [7292] [2265] [5689]
11-- 0
--11 0
.names [7541] [13996] [7292] [2136] [5690]
11-- 0
--11 0
.names [7541] [13952] [7292] [2075] [5691]
11-- 0
--11 0
.names [6695] [13578] [7292] [2062] [5692]
11-- 0
--11 0
.names [6695] [13791] [7292] [5421] [5693]
11-- 0
--11 0
.names [12713] [7176] [7425] [6896] [5694]
1111 0
.names [7249] [6755] [8893] [8996] \u4_dout_reg[0]_in
1111 0
.names [7263] [6756] [8869] [8981] \u4_dout_reg[2]_in
1111 0
.names [7266] [6757] [8870] [8994] \u4_dout_reg[3]_in
1111 0
.names [2040] [14148] [6860] [5698]
01- 1
1-1 1
.names [2082] [14184] [6860] [5699]
01- 1
1-1 1
.names [12427] [8208] [6184] [5700]
11- 0
--1 0
.names [3790] [8198] [6778] [5701]
01- 1
1-1 1
.names [3875] [7464] [6778] [5702]
01- 1
1-1 1
.names [6555] [14225] [5703]
00 1
.names [7284] [14071] [5704]
00 1
.names [6555] [14215] [5705]
00 1
.names \u4_u3_dma_out_left_reg[9] [5706]
1 1
.names \u4_u0_dma_out_left_reg[9] [5707]
1 1
.names \u4_u1_dma_out_left_reg[9] [5708]
1 1
.names \u4_u2_dma_out_left_reg[9] [5709]
1 1
.names [6219] [12798] [5710]
00 1
.names [7284] [11733] [5711]
00 1
.names [6555] [11577] [5712]
00 1
.names [6555] [14100] [5713]
00 1
.names [6463] \u0_u0_state_reg[0]_in \u0_u0_state_reg[12]_in
00 1
.names [10395] [6219] [5715]
00 1
.names [13319] [14586] [7441] [7184] [5716]
1111 0
.names [11671] [14421] [7185] [7440] [5717]
1111 0
.names [14539] [13258] [6127] [5718]
11- 0
--1 0
.names [7181] [6761] [6774] [5719]
11- 0
--1 0
.names [5956] [5720]
0 1
.names [6223] [7182] [5721]
11 1
.names [6763] [7190] [6761] [5722]
11- 0
--1 0
.names [2301] [9375] [6219] [5723]
11- 0
--1 0
.names [6758] [6464] u4_crc5_err_r_reg_in
11 1
.names [3710] [12139] [6778] [5725]
01- 1
1-1 1
.names [14276] [7448] [7195] [6776] [5726]
11-- 0
--11 0
.names [3718] [12895] [6778] [5727]
01- 1
1-1 1
.names [3888] [10699] [6778] [5728]
01- 1
1-1 1
.names [6367] [6785] [7857] [5729]
01- 1
1-1 1
.names [6102] [6784] [7857] [5730]
01- 1
1-1 1
.names [6371] [6783] [7857] [5731]
01- 1
1-1 1
.names [6091] [6786] [7857] [5732]
01- 1
1-1 1
.names [14229] [6782] [7857] [5733]
01- 1
1-1 1
.names [13519] [6787] [7857] [5734]
01- 1
1-1 1
.names [3930] [10769] [6778] [5735]
01- 1
1-1 1
.names [3889] [9975] [6778] [5736]
01- 1
1-1 1
.names [3713] [11710] [6778] [5737]
01- 1
1-1 1
.names [3714] [9974] [6778] [5738]
01- 1
1-1 1
.names [3715] [9710] [6778] [5739]
01- 1
1-1 1
.names [3890] [9120] [6778] [5740]
01- 1
1-1 1
.names [2049] [13840] [7858] [5741]
01- 1
1-1 1
.names [3938] [6854] [7455] [5742]
01- 1
1-1 1
.names [3879] [6857] [6778] [5743]
01- 1
1-1 1
.names [3671] [7306] [6778] [5744]
01- 1
1-1 1
.names [9590] [6465] [5745]
11 0
.names \u1_u3_this_dpid_reg[0] [5746]
1 1
.names [7181] [6763] [5747]
11 0
.names [11275] [6464] [5748]
11 0
.names [7279] [6843] [12794] \u4_u1_uc_bsel_reg[0]_in
11- 0
--1 0
.names [6844] [7267] [12245] \u4_u1_uc_bsel_reg[1]_in
11- 0
--1 0
.names [7268] [6845] [12732] \u4_u1_uc_dpd_reg[0]_in
11- 0
--1 0
.names [6836] [7280] [12245] \u4_u1_uc_dpd_reg[1]_in
11- 0
--1 0
.names \u1_u3_next_dpid_reg[1] [5753]
1 1
.names \u0_u0_state_reg[10] [5754]
1 1
.names \u0_u0_OpMode_reg[0] OpMode_pad_o[0]
1 1
.names \u4_int_srcb_reg[7] [5756]
1 1
.names \u4_int_srcb_reg[1] [5757]
1 1
.names \u5_wb_data_o_reg[13] wb_data_o[13]
1 1
.names \u5_wb_data_o_reg[15] wb_data_o[15]
1 1
.names \u4_u1_int_stat_reg[6] [5760]
1 1
.names \u4_u0_int_stat_reg[1] [5761]
1 1
.names \u4_u3_uc_bsel_reg[0] [5762]
1 1
.names \u4_u3_uc_bsel_reg[1] [5763]
1 1
.names \u4_u3_uc_dpd_reg[0] [5764]
1 1
.names \u0_u0_state_reg[6] [5765]
1 1
.names u1_u3_buf1_set_reg [5766]
1 1
.names [7771] [6619] [12605] [5767]
11- 0
--1 0
.names [6555] [14191] [5768]
00 1
.names [6555] [13708] [5769]
00 1
.names [7284] [13992] [5770]
00 1
.names \u1_u3_adr_reg[0] \u1_u3_adr_r_reg[0]_in
1 1
.names \u1_u3_adr_reg[1] \u1_u3_adr_r_reg[1]_in
1 1
.names \u1_u3_adr_reg[2] \u1_u3_adr_r_reg[2]_in
1 1
.names \u1_u3_adr_reg[12] [5774]
0 1
.names \u1_u3_adr_reg[13] \u1_u3_adr_r_reg[13]_in
1 1
.names \u1_u3_adr_reg[14] [5776]
0 1
.names \u1_u3_adr_reg[15] [5777]
0 1
.names \u1_u3_adr_reg[16] [5778]
0 1
.names \u1_u3_adr_reg[3] \u1_u3_adr_r_reg[3]_in
1 1
.names \u1_u3_adr_reg[4] \u1_u3_adr_r_reg[4]_in
1 1
.names \u1_u3_adr_reg[5] \u1_u3_adr_r_reg[5]_in
1 1
.names \u1_u3_adr_reg[6] [5782]
0 1
.names \u1_u3_adr_reg[7] [5783]
0 1
.names \u1_u3_adr_reg[8] [5784]
0 1
.names \u1_u3_adr_reg[9] [5785]
0 1
.names \u1_u3_adr_reg[10] \u1_u3_adr_r_reg[10]_in
1 1
.names \u1_u3_adr_reg[11] [5787]
0 1
.names [6027] [5788]
0 1
.names [6591] [12840] [5789]
11 0
.names [13345] [12280] [6963] [7406] [13760] [12849] \u4_int_srcb_reg[5]_in
000--- 1
---000 1
.names [10029] [10856] [6523] [5791]
11- 0
--1 0
.names [7949] [8955] [7934] [7131] \u1_u3_next_dpid_reg[0]_in
1111 0
.names [3787] [6627] [6778] [5793]
01- 1
1-1 1
.names [7724] [6623] [7706] u0_u0_TermSel_reg_in
111 0
.names [6605] sram_data_i[4] [13120] \u5_wb_data_o_reg[4]_in
01- 1
1-1 1
.names [9059] [7386] [6851] [5796]
111 0
.names [6522] [2373] [5797]
11 0
.names [6522] [2477] [5798]
11 1
.names [6522] [2479] [5799]
11 1
.names [6522] [2452] [5800]
11 0
.names [6779] [4500] [7289] [8285] [5801]
11-- 0
--11 0
.names [6779] [4370] [7289] [8286] [5802]
11-- 0
--11 0
.names [6555] [13927] [5803]
00 1
.names [8233] [11733] [6540] [5804]
00- 1
--0 1
.names [8233] [11577] [6541] [5805]
00- 1
--0 1
.names [2048] [13961] [6860] [5806]
01- 1
1-1 1
.names [3102] [13641] [6860] [5807]
01- 1
1-1 1
.names [3173] [13557] [6860] [5808]
01- 1
1-1 1
.names [2178] [14097] [6860] [5809]
01- 1
1-1 1
.names [3034] [13887] [6860] [5810]
01- 1
1-1 1
.names [3021] [14117] [6860] [5811]
01- 1
1-1 1
.names [2928] [13687] [6860] [5812]
01- 1
1-1 1
.names [2856] [14140] [6860] [5813]
01- 1
1-1 1
.names [2638] [13859] [6860] [5814]
01- 1
1-1 1
.names [2639] [13632] [6860] [5815]
01- 1
1-1 1
.names [2547] [13545] [6860] [5816]
01- 1
1-1 1
.names [2265] [13539] [7858] [5817]
01- 1
1-1 1
.names [2136] [13709] [6860] [5818]
01- 1
1-1 1
.names [2075] [13806] [6860] [5819]
01- 1
1-1 1
.names [2062] [14222] [6860] [5820]
01- 1
1-1 1
.names [9325] [10947] [6115] [5821]
11- 0
--1 0
.names [4774] [12143] [6683] [5822]
111 0
.names [6059] [5823]
0 1
.names [6135] [9137] [5824]
00 1
.names [6136] [9137] [5825]
00 1
.names [6137] [9137] [5826]
00 1
.names [6138] [9137] [5827]
00 1
.names [6139] [9137] [5828]
00 1
.names [6140] [9137] [5829]
00 1
.names [6141] [9137] [5830]
00 1
.names [6142] [9137] [5831]
00 1
.names [6143] [9137] [5832]
00 1
.names [6144] [9137] [5833]
00 1
.names [6145] [9137] [5834]
00 1
.names [6146] [9137] [5835]
00 1
.names [6147] [9137] [5836]
00 1
.names [6148] [9137] [5837]
00 1
.names [6149] [9137] [5838]
00 1
.names [6150] [9137] [5839]
00 1
.names [6151] [9137] [5840]
00 1
.names [6565] [7942] [3282] [5841]
111 0
.names [6152] [9137] [5842]
00 1
.names [6153] [9137] [5843]
00 1
.names [6154] [9137] [5844]
00 1
.names [6155] [9137] [5845]
00 1
.names [6178] [6126] \u4_int_srcb_reg[4]_in
11 0
.names [6113] [13345] [5847]
11 0
.names [8919] [6115] [5848]
00 1
.names [6118] [7190] [5849]
00 1
.names [2034] [14248] [6860] [5850]
01- 1
1-1 1
.names [14093] [6594] [5851]
11 0
.names [13566] [6594] [5852]
11 0
.names [6586] [7941] [3308] [5853]
111 0
.names [6684] [9809] \u0_u0_state_reg[0]_in \u0_u0_state_reg[1]_in
11- 0
--1 0
.names [6129] [12840] [5855]
11 0
.names [6130] [12840] [5856]
11 0
.names [6132] [12840] [5857]
11 0
.names [9112] [7879] [6614] [5858]
111 0
.names [7538] [13336] [13581] [7269] [5859]
1111 0
.names \u4_u3_uc_dpd_reg[1] [5860]
1 1
.names [6110] [7411] \u4_u2_int_stat_reg[4]_in
00 1
.names [6877] [6111] u4_u3_dma_in_buf_sz1_reg_in
11 0
.names [6112] [8124] \u4_u3_int_stat_reg[4]_in
00 1
.names [7318] [6116] u4_u0_dma_in_buf_sz1_reg_in
11 0
.names [6117] [7414] \u4_u0_int_stat_reg[4]_in
00 1
.names [7319] [6120] u4_u1_dma_in_buf_sz1_reg_in
11 0
.names [6121] [7418] \u4_u1_int_stat_reg[4]_in
00 1
.names [6879] [6122] u4_u2_dma_in_buf_sz1_reg_in
11 0
.names [6637] sram_data_i[16] wb_addr_i[17] \u5_wb_data_o_reg[16]_in
01- 1
1-1 1
.names [6638] sram_data_i[17] [13120] \u5_wb_data_o_reg[17]_in
01- 1
1-1 1
.names [6639] sram_data_i[18] wb_addr_i[17] \u5_wb_data_o_reg[18]_in
01- 1
1-1 1
.names [6640] sram_data_i[19] wb_addr_i[17] \u5_wb_data_o_reg[19]_in
01- 1
1-1 1
.names [6636] sram_data_i[20] [13120] \u5_wb_data_o_reg[20]_in
01- 1
1-1 1
.names [6641] sram_data_i[21] [13120] \u5_wb_data_o_reg[21]_in
01- 1
1-1 1
.names [6643] sram_data_i[25] [13120] \u5_wb_data_o_reg[25]_in
01- 1
1-1 1
.names [6644] sram_data_i[26] wb_addr_i[17] \u5_wb_data_o_reg[26]_in
01- 1
1-1 1
.names [6645] sram_data_i[28] wb_addr_i[17] \u5_wb_data_o_reg[28]_in
01- 1
1-1 1
.names [6646] sram_data_i[5] [13120] \u5_wb_data_o_reg[5]_in
01- 1
1-1 1
.names [6647] sram_data_i[6] [13120] \u5_wb_data_o_reg[6]_in
01- 1
1-1 1
.names [6642] sram_data_i[24] [13120] \u5_wb_data_o_reg[24]_in
01- 1
1-1 1
.names [3883] [7687] [6778] [5881]
01- 1
1-1 1
.names [7284] [13642] [5882]
00 1
.names [3687] [7405] [6778] [5883]
01- 1
1-1 1
.names [3882] [7914] [6778] [5884]
01- 1
1-1 1
.names [6906] [3879] [7139] [5885]
11- 0
--1 0
.names [6911] [3466] [7144] [5886]
11- 0
--1 0
.names [6698] [13386] \u0_u0_chirp_cnt_reg[0]_in
00 1
.names [7317] [13812] [6630] [5888]
11- 0
--1 0
.names [7317] [13706] [6632] [5889]
11- 0
--1 0
.names [12528] [7132] [7408] [5890]
111 0
.names [7317] [13600] [6634] [5891]
11- 0
--1 0
.names [13470] [7133] [7413] [5892]
111 0
.names [12190] [6683] u0_u0_T1_st_3_0_mS_reg_in
11 1
.names [12479] [6683] [5894]
11 0
.names [6683] [13575] [6850] [5895]
111 0
.names [2053] [14201] [8233] [5896]
01- 1
1-1 1
.names [2052] [14207] [8233] [5897]
01- 1
1-1 1
.names [2064] [13504] [7309] [5898]
01- 1
1-1 1
.names [6683] [14251] [6850] [5899]
111 0
.names [7740] [14418] [5900]
11 1
.names [6959] [7466] \u0_u0_state_reg[0]_in \u0_u0_state_reg[3]_in
11- 0
--1 0
.names [11604] [6683] [5902]
11 0
.names [12443] [11900] [6683] [5903]
00- 1
--0 1
.names u4_intb_reg intb_o
1 1
.names [11843] [7705] [12197] u4_suspend_r1_reg_in [5905]
1111 0
.names [7289] [14245] [14186] [9375] [5906]
11-- 0
--11 0
.names [7317] [13670] [6654] [5907]
11- 0
--1 0
.names [7317] [13660] [6672] [5908]
11- 0
--1 0
.names [7136] sram_data_i[10] [13120] \u5_wb_data_o_reg[10]_in
01- 1
1-1 1
.names [7137] sram_data_i[11] wb_addr_i[17] \u5_wb_data_o_reg[11]_in
01- 1
1-1 1
.names [7138] sram_data_i[9] [13120] \u5_wb_data_o_reg[9]_in
01- 1
1-1 1
.names [6904] [6772] [5912]
00 0
.names [7449] [6633] [5913]
11 0
.names [6631] [6633] [5914]
11 1
.names [6673] [9519] [5915]
00 0
.names [6661] [6247] [5916]
11 0
.names [12865] [7434] [7361] [7323] [5917]
1111 0
.names [6661] [6247] [5918]
00 1
.names [6662] [6264] [5919]
11 0
.names [12530] [7433] [7424] [7344] [5920]
1111 0
.names [6662] [6264] [5921]
00 1
.names [6666] [6272] [5922]
11 0
.names [7317] [13939] [6663] [5923]
11- 0
--1 0
.names [6666] [6272] [5924]
00 1
.names [6671] [6284] [5925]
11 0
.names [12785] [7435] [7431] [7347] [5926]
1111 0
.names [6671] [6284] [5927]
00 1
.names \u1_u3_this_dpid_reg[1] [5928]
1 1
.names [12369] [8206] [6680] [5929]
11- 0
--1 0
.names [12373] [8207] [6681] [5930]
11- 0
--1 0
.names [12380] [8210] [6689] [5931]
11- 0
--1 0
.names [2040] [14190] [7309] [5932]
01- 1
1-1 1
.names [12009] [7169] \u4_u3_dma_out_left_reg[10]_in
01 1
10 1
.names [11967] [7170] \u4_u0_dma_out_left_reg[10]_in
01 1
10 1
.names [12198] [7171] \u4_u1_dma_out_left_reg[10]_in
01 1
10 1
.names [12127] [7175] \u4_u2_dma_out_left_reg[10]_in
01 1
10 1
.names [6704] [6703] [5937]
00 1
.names [6704] u0_u0_ls_se0_r_reg_in [5938]
11 1
.names [6703] [8979] [5939]
11 0
.names [6779] [4781] u1_u0_data_valid0_reg_in
00 1
.names [6695] [14225] [5941]
00 1
.names [7541] [14071] [5942]
00 1
.names [7541] [14215] [5943]
00 1
.names [6695] [14100] [5944]
00 1
.names [6625] [7201] [5945]
00 1
.names [6719] \u0_u0_state_reg[0]_in \u0_u0_state_reg[4]_in
00 1
.names [7352] [9053] [7281] [5947]
111 0
.names [7353] [9056] [7287] [5948]
111 0
.names [7354] [9061] [7288] [5949]
111 0
.names [6700] phy_rst_pad_o [5950]
11 0
.names [7355] [9063] [7290] [5951]
111 0
.names [11448] [13655] [7471] [11805] [5952]
1111 0
.names [6695] [11733] [5953]
00 1
.names [7541] [11577] [5954]
00 1
.names [7446] [7192] [7193] [5955]
11- 0
--1 0
.names [7745] [7197] [7447] [5956]
11- 0
--1 0
.names [7445] [7193] [7197] [5957]
11- 0
--1 0
.names [7308] [13964] [7414] \u4_u0_int_stat_reg[6]_in
11- 0
--1 0
.names [14787] [12488] [7143] [5959]
11- 0
--1 0
.names [7178] [4765] [7436] [13844] [5960]
11-- 0
--11 0
.names [7178] [4926] [7436] [13977] [5961]
11-- 0
--11 0
.names [7178] [4767] [7436] [13823] [5962]
11-- 0
--11 0
.names [7167] sram_data_i[12] wb_addr_i[17] \u5_wb_data_o_reg[12]_in
01- 1
1-1 1
.names [7178] [4766] [7436] [14146] [5964]
11-- 0
--11 0
.names [7178] [4607] [7436] [13817] [5965]
11-- 0
--11 0
.names [8234] [9221] [6710] [5966]
11- 0
--1 0
.names [7317] [14241] [6760] [5967]
11- 0
--1 0
.names [3932] [7303] [7455] [5968]
01- 1
1-1 1
.names [2049] [14162] [7309] [5969]
01- 1
1-1 1
.names [6210] [5970]
0 1
.names [3283] [7293] [5971]
01 1
10 1
.names [3308] [7294] [5972]
01 1
10 1
.names [3309] [7295] [5973]
01 1
10 1
.names [7472] [7264] [12849] \u4_u2_uc_bsel_reg[0]_in
11- 0
--1 0
.names [7276] [7479] [12849] \u4_u2_uc_bsel_reg[1]_in
11- 0
--1 0
.names [3282] [7296] [5976]
01 1
10 1
.names [7265] [7476] [12849] \u4_u2_uc_dpd_reg[1]_in
11- 0
--1 0
.names \u1_u0_token0_reg[6] [5978]
1 1
.names [7478] [7275] [12732] \u4_u2_uc_dpd_reg[0]_in
11- 0
--1 0
.names [7317] [13834] [6740] [5980]
11- 0
--1 0
.names [6220] [5981]
0 1
.names [7317] [13899] [6741] [5982]
11- 0
--1 0
.names [6226] [5983]
0 1
.names [6775] [6776] [5984]
00 1
.names [6227] [5985]
0 1
.names [6770] [7190] [5986]
00 1
.names [6774] [6762] [5987]
00 1
.names [6773] [7193] [5988]
00 1
.names [7317] [13936] [6742] [5989]
11- 0
--1 0
.names [6777] [7445] [5990]
11 0
.names [2114] [13885] [7548] [5991]
01- 1
1-1 1
.names [2076] [13713] [7548] [5992]
01- 1
1-1 1
.names u1_u2_send_data_r_reg [5993]
1 1
.names \u0_u0_state_reg[5] [5994]
1 1
.names u4_inta_reg inta_o
1 1
.names [2082] [14011] [7309] [5996]
01- 1
1-1 1
.names \u0_u0_state_reg[14] [5997]
1 1
.names \u4_u0_csr0_reg[2] [5998]
1 1
.names \u4_u0_csr0_reg[4] [5999]
1 1
.names \u4_u0_csr1_reg[1] [6000]
1 1
.names \u4_u0_csr1_reg[2] [6001]
1 1
.names \u4_u0_csr1_reg[3] [6002]
1 1
.names \u4_u1_csr0_reg[2] [6003]
1 1
.names \u4_u1_csr0_reg[5] [6004]
1 1
.names \u4_u1_csr0_reg[9] [6005]
1 1
.names \u4_u1_csr1_reg[10] [6006]
0 1
.names \u4_u2_csr0_reg[0] [6007]
0 1
.names \u4_u2_csr0_reg[2] [6008]
1 1
.names \u4_u2_csr0_reg[6] [6009]
1 1
.names \u4_u2_csr0_reg[9] [6010]
1 1
.names \u4_u2_int_stat_reg[1] [6011]
1 1
.names \u4_u1_buf0_orig_reg[30] [6012]
1 1
.names \u4_u1_int_stat_reg[1] [6013]
1 1
.names u0_u0_usb_suspend_reg susp_o_reg_in
1 1
.names \u1_u0_token0_reg[0] [6015]
1 1
.names \u1_u0_token0_reg[1] [6016]
1 1
.names \u1_u0_token0_reg[3] [6017]
1 1
.names \u1_u0_token0_reg[4] [6018]
1 1
.names \u1_u0_token0_reg[5] [6019]
1 1
.names \u1_u0_token0_reg[7] [6020]
1 1
.names \u0_u0_state_reg[7] [6021]
1 1
.names \u0_u0_state_reg[2] [6022]
1 1
.names u1_u3_buf0_set_reg [6023]
1 1
.names [6695] [14191] [6024]
00 1
.names [6695] [13708] [6025]
00 1
.names [7541] [13992] [6026]
00 1
.names [10823] [7299] [13595] [6027]
111 0
.names [6763] [6028]
0 1
.names [3940] [6901] [7455] [6029]
01- 1
1-1 1
.names [6874] [2932] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[17]_in
01- 1
1-1 1
.names [7307] [7556] [7548] [6031]
111 0
.names \u4_u2_int_stat_reg[6] [6032]
1 1
.names \u1_u0_token0_reg[2] [6033]
1 1
.names [11733] [8609] [6834] [6034]
00- 1
--0 1
.names [11577] [8609] [6837] [6035]
00- 1
--0 1
.names [2265] [13841] [7309] [6036]
01- 1
1-1 1
.names [7541] [13927] [6037]
00 1
.names [2047] [14114] [7548] [6038]
01- 1
1-1 1
.names [2048] [14235] [7548] [6039]
01- 1
1-1 1
.names [2638] [13822] [7309] [6040]
01- 1
1-1 1
.names [5421] [13603] [7548] [6041]
01- 1
1-1 1
.names [9037] [13651] [7548] [6042]
01- 1
1-1 1
.names [2856] [14055] [7309] [6043]
01- 1
1-1 1
.names [2735] [14182] [7548] [6044]
01- 1
1-1 1
.names [2177] [14068] [7548] [6045]
01- 1
1-1 1
.names [9037] [13864] [7309] [6046]
01- 1
1-1 1
.names [2075] [13818] [7309] [6047]
01- 1
1-1 1
.names [3034] [14056] [7309] [6048]
01- 1
1-1 1
.names [2178] [13686] [8233] [6049]
01- 1
1-1 1
.names [5421] [13605] [7309] [6050]
01- 1
1-1 1
.names [2266] [14250] [7309] [6051]
01- 1
1-1 1
.names [2048] [13499] [7309] [6052]
01- 1
1-1 1
.names [3102] [13729] [7309] [6053]
01- 1
1-1 1
.names [3173] [13867] [7309] [6054]
01- 1
1-1 1
.names [2735] [13994] [8233] [6055]
01- 1
1-1 1
.names [2136] [13758] [7309] [6056]
01- 1
1-1 1
.names [2047] [14240] [7309] [6057]
01- 1
1-1 1
.names [6521] [6058]
0 1
.names [10852] [6621] [6059]
11 0
.names [6615] [7411] \u4_u2_int_stat_reg[3]_in
00 1
.names [7317] [14012] [6849] [6061]
11- 0
--1 0
.names [6616] [8124] \u4_u3_int_stat_reg[3]_in
00 1
.names [6612] [6851] [6063]
11 1
.names [6851] [8717] [3283] [6064]
111 0
.names [13580] [6860] [6065]
11 0
.names [6620] [7414] \u4_u0_int_stat_reg[3]_in
00 1
.names [14196] [6860] [6067]
11 0
.names [2034] [13843] [7309] [6068]
01- 1
1-1 1
.names [6622] [7418] \u4_u1_int_stat_reg[3]_in
00 1
.names [12089] [7207] [11805] [2373] [6070]
1111 0
.names [9646] [8036] [6883] [6071]
111 0
.names [9411] [8221] [6884] [6072]
111 0
.names [7134] [8610] [12605] [6073]
11- 0
--1 0
.names [7485] [7125] \u0_u0_state_reg[0]_in \u0_u0_state_reg[9]_in
11- 0
--1 0
.names [13044] [6267] [7605] [7320] [6075]
1111 0
.names [6910] sram_data_i[27] wb_addr_i[17] \u5_wb_data_o_reg[27]_in
01- 1
1-1 1
.names [6907] sram_data_i[29] wb_addr_i[17] \u5_wb_data_o_reg[29]_in
01- 1
1-1 1
.names [6908] sram_data_i[30] wb_addr_i[17] \u5_wb_data_o_reg[30]_in
01- 1
1-1 1
.names [6909] sram_data_i[31] [13120] \u5_wb_data_o_reg[31]_in
01- 1
1-1 1
.names [6624] [6912] [13417] [6080]
111 0
.names [6614] [9418] [3638] [6081]
111 0
.names [6695] [13642] [6082]
00 1
.names \u0_u0_state_reg[8] [6083]
1 1
.names [6101] [6084]
0 1
.names [7367] [3938] [7710] [6085]
11- 0
--1 0
.names \u4_u3_csr1_reg[2] [6086]
1 1
.names u4_u3_ots_stop_reg [6087]
0 1
.names \u4_u0_buf0_orig_reg[7] [6088]
0 1
.names \u4_u1_csr1_reg[3] [6089]
1 1
.names \u4_u0_buf0_orig_reg[8] [6090]
0 1
.names \u4_u2_buf0_orig_reg[27] [6091]
1 1
.names \u4_u2_buf0_orig_reg[28] [6092]
1 1
.names \u1_u0_pid_reg[6] [6093]
1 1
.names \u4_dout_reg[22] [6094]
1 1
.names \u4_dout_reg[23] [6095]
1 1
.names \u4_dout_reg[7] [6096]
1 1
.names \u4_u2_buf0_orig_reg[14] [6097]
0 1
.names \u4_u1_buf0_orig_reg[13] [6098]
0 1
.names \u4_u2_buf0_orig_reg[1] [6099]
0 1
.names \u4_u1_buf0_orig_reg[0] [6100]
0 1
.names [6652] [6101]
0 1
.names \u4_u2_buf0_orig_reg[23] [6102]
1 1
.names \u4_u0_buf0_orig_reg[4] [6103]
0 1
.names [2053] [13738] [7545] [6104]
01- 1
1-1 1
.names \u4_funct_adr_reg[5] [6105]
1 1
.names [2052] [13957] [7545] [6106]
01- 1
1-1 1
.names \u4_funct_adr_reg[3] [6107]
1 1
.names [2064] [13824] [8609] [6108]
01- 1
1-1 1
.names \u4_u3_csr1_reg[6] [6109]
1 1
.names [7370] [8633] [5111] [6110]
11- 0
--1 0
.names [6956] [9780] [6111]
11 0
.names [7370] [8970] [4970] [6112]
11- 0
--1 0
.names [11924] [6963] [6113]
00 1
.names [7401] [3481] [8161] [6114]
11- 0
--1 0
.names [13265] [7400] [13956] [6115]
111 0
.names [7016] [9784] [6116]
11 0
.names [7370] [7866] [5112] [6117]
11- 0
--1 0
.names [8417] [7189] [6118]
11 1
.names [6621] [6119]
0 1
.names [7070] [9796] [6120]
11 0
.names [7370] [8247] [4966] [6121]
11- 0
--1 0
.names [7123] [9792] [6122]
11 0
.names [9497] [14004] [6963] \u4_int_srcb_reg[1]_in
11- 0
--1 0
.names [10102] [13790] [6963] \u4_int_srcb_reg[7]_in
11- 0
--1 0
.names [9890] [13599] [6963] \u4_int_srcb_reg[8]_in
11- 0
--1 0
.names [11843] [7406] [13296] u4_suspend_r1_reg_in [6126]
0000 0
.names [7187] [14548] [6127]
11 1
.names [4291] [9919] [7455] [6128]
01- 1
1-1 1
.names [4073] [9070] [7455] [6129]
01- 1
1-1 1
.names [4070] [8706] [7455] [6130]
01- 1
1-1 1
.names [4237] [9381] [7455] [6131]
01- 1
1-1 1
.names [4074] [8705] [7455] [6132]
01- 1
1-1 1
.names [4347] [8707] [7455] [6133]
01- 1
1-1 1
.names [6904] [7182] [6134]
00 0
.names [7317] [13717] [7844] [2266] [6135]
11-- 0
--11 0
.names [7317] [13772] [7844] [2047] [6136]
11-- 0
--11 0
.names [7317] [13731] [7844] [2048] [6137]
11-- 0
--11 0
.names [7317] [13736] [7844] [5421] [6138]
11-- 0
--11 0
.names [7317] [13549] [7844] [3102] [6139]
11-- 0
--11 0
.names [7317] [13648] [7844] [3173] [6140]
11-- 0
--11 0
.names [7317] [14048] [7844] [2178] [6141]
11-- 0
--11 0
.names [7317] [14023] [7844] [3034] [6142]
11-- 0
--11 0
.names [7317] [13942] [7844] [3021] [6143]
11-- 0
--11 0
.names [7317] [13826] [7844] [9037] [6144]
11-- 0
--11 0
.names [7317] [14262] [7844] [2928] [6145]
11-- 0
--11 0
.names [7317] [13911] [7844] [2856] [6146]
11-- 0
--11 0
.names [7317] [14025] [7844] [2638] [6147]
11-- 0
--11 0
.names [7317] [14253] [7844] [2639] [6148]
11-- 0
--11 0
.names [7317] [14234] [7844] [2547] [6149]
11-- 0
--11 0
.names [7317] [13860] [7844] [2735] [6150]
11-- 0
--11 0
.names [7317] [13592] [7844] [2177] [6151]
11-- 0
--11 0
.names [7317] [13727] [7844] [2265] [6152]
11-- 0
--11 0
.names [7317] [14193] [7844] [2136] [6153]
11-- 0
--11 0
.names [7317] [13873] [7844] [2075] [6154]
11-- 0
--11 0
.names [7317] [13724] [7844] [2062] [6155]
11-- 0
--11 0
.names [7782] [14053] [7482] [13873] [6156]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[16] [6157]
0 1
.names [2040] [14072] [7545] [6158]
01- 1
1-1 1
.names \u4_dout_reg[8] [6159]
1 1
.names \u4_u0_buf0_orig_reg[6] [6160]
0 1
.names [4286] [8165] [7455] [6161]
01- 1
1-1 1
.names [4236] [7458] [7455] [6162]
01- 1
1-1 1
.names \u4_u3_csr1_reg[10] [6163]
1 1
.names [7781] [4794] [7482] [5764] [6164]
11-- 0
--11 0
.names \u4_u0_buf0_orig_reg[31] [6165]
0 1
.names \u4_u1_csr0_reg[8] [6166]
1 1
.names [7145] [7414] \u4_u0_int_stat_reg[1]_in
00 1
.names \u4_u0_buf0_orig_reg[20] [6168]
1 1
.names \u4_u1_csr1_reg[1] [6169]
0 1
.names \u1_u0_pid_reg[7] [6170]
1 1
.names [7480] [9097] [7486] [6171]
11- 0
--1 0
.names \u4_u1_csr1_reg[11] [6172]
1 1
.names [2114] [13737] [7858] [6173]
01- 1
1-1 1
.names [14477] [6174]
0 1
.names [13397] [14450] [7742] [7743] [6175]
1111 0
.names [2076] [14083] [7858] [6176]
01- 1
1-1 1
.names [7705] [4778] [13165] [6177]
111 0
.names [7705] [5123] [13165] [6178]
111 0
.names [7705] [4501] [13165] [6179]
111 0
.names [7447] [7443] [7442] [6180]
11- 0
--1 0
.names [7552] [13661] [7418] \u4_u1_int_stat_reg[6]_in
11- 0
--1 0
.names [8568] [9889] [7141] [6182]
11- 0
--1 0
.names [8568] [9361] [7142] [6183]
11- 0
--1 0
.names [7176] [6166] [6184]
00 1
.names [8224] [13319] [14586] [2874] [6185]
00-- 1
--00 1
.names [4095] [11734] [7455] [6186]
01- 1
1-1 1
.names [7427] sram_data_i[13] [13120] \u5_wb_data_o_reg[13]_in
01- 1
1-1 1
.names [7428] sram_data_i[15] wb_addr_i[17] \u5_wb_data_o_reg[15]_in
01- 1
1-1 1
.names [4292] [10768] [7455] [6189]
01- 1
1-1 1
.names [4293] [10697] [7455] [6190]
01- 1
1-1 1
.names [4206] [9881] [7455] [6191]
01- 1
1-1 1
.names [4098] [12887] [7455] [6192]
01- 1
1-1 1
.names [4096] [11703] [7455] [6193]
01- 1
1-1 1
.names [3997] [9705] [7455] [6194]
01- 1
1-1 1
.names [4197] [9114] [7455] [6195]
01- 1
1-1 1
.names \u4_u3_csr0_reg[7] [6196]
1 1
.names [4097] [9969] [7455] [6197]
01- 1
1-1 1
.names \u4_u0_buf0_orig_reg[28] [6198]
1 1
.names [2049] [14090] [7545] [6199]
01- 1
1-1 1
.names \u4_u1_csr0_reg[6] [6200]
1 1
.names [7484] [9073] \u0_u0_state_reg[0]_in \u0_u0_state_reg[10]_in
11- 0
--1 0
.names [7178] [14115] [6202]
11 0
.names \u4_u1_csr0_reg[12] [6203]
0 1
.names [7765] [13815] [7469] [12493] [6204]
11-- 0
--11 0
.names [7765] [13932] [7469] [11054] [6205]
11-- 0
--11 0
.names [7178] [2038] [6206]
11 0
.names [7178] [13561] [6207]
11 0
.names [7781] [14247] [7482] [13898] [6208]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[10] [6209]
0 1
.names [14283] [14634] [6210]
00 0
.names \u4_u2_buf0_orig_reg[12] [6211]
0 1
.names [2114] [13513] [8609] [6212]
01- 1
1-1 1
.names [7768] [7473] [12245] \u4_u3_uc_bsel_reg[0]_in
11- 0
--1 0
.names [7769] [7477] [12849] \u4_u3_uc_bsel_reg[1]_in
11- 0
--1 0
.names [7774] [7474] [12505] \u4_u3_uc_dpd_reg[0]_in
11- 0
--1 0
.names [2076] [13966] [7545] [6216]
01- 1
1-1 1
.names [2082] [13984] [7545] [6217]
01- 1
1-1 1
.names [7770] [7475] [12505] \u4_u3_uc_dpd_reg[1]_in
11- 0
--1 0
.names [9162] [7470] [13595] [6219]
111 0
.names [7443] [7191] [6220]
11 0
.names [7744] [7192] [6221]
11 0
.names [6705] [6222]
0 1
.names [7442] [7191] [6223]
11 0
.names [7192] [7445] [6224]
11 0
.names [6706] [6225]
0 1
.names [7181] [7744] [6226]
11 1
.names [7449] [7196] [6227]
11 0
.names [7194] [7745] [6228]
11 0
.names [7188] [7443] [6229]
11 0
.names [7191] [7182] [6230]
11 0
.names [6717] [6231]
0 1
.names \u4_u0_buf0_orig_reg[22] [6232]
1 1
.names \u1_u2_state_reg[6] [6233]
1 1
.names \u4_u0_buf0_orig_reg[26] [6234]
1 1
.names \u1_u2_state_reg[1] [6235]
1 1
.names \u1_u2_state_reg[5] [6236]
1 1
.names \u4_u1_csr0_reg[1] [6237]
1 1
.names \u4_u0_buf0_orig_reg[24] [6238]
1 1
.names \u4_funct_adr_reg[0] [6239]
1 1
.names \u4_funct_adr_reg[1] [6240]
1 1
.names \u4_funct_adr_reg[2] [6241]
1 1
.names \u4_funct_adr_reg[4] [6242]
1 1
.names \u4_funct_adr_reg[6] [6243]
1 1
.names u1_u3_out_to_small_r_reg u1_u3_out_to_small_reg_in
1 1
.names u4_u2_ots_stop_reg [6245]
0 1
.names u1_u2_mack_r_reg [6246]
1 1
.names \u4_u3_csr0_reg[10] [6247]
1 1
.names \u4_u3_csr0_reg[12] [6248]
0 1
.names \u4_u3_csr0_reg[1] [6249]
1 1
.names \u4_u3_csr0_reg[2] [6250]
1 1
.names \u4_u3_csr0_reg[4] [6251]
1 1
.names \u4_u3_csr0_reg[5] [6252]
1 1
.names \u4_u3_csr0_reg[6] [6253]
1 1
.names \u4_u3_csr0_reg[8] [6254]
1 1
.names \u4_u3_csr0_reg[9] [6255]
1 1
.names \u4_u3_csr1_reg[0] [6256]
1 1
.names \u4_u3_csr1_reg[11] [6257]
1 1
.names \u4_u3_csr1_reg[12] [6258]
1 1
.names \u4_u3_csr1_reg[1] [6259]
1 1
.names \u4_u3_csr1_reg[3] [6260]
1 1
.names \u4_u3_csr1_reg[4] [6261]
1 1
.names \u4_u3_csr1_reg[5] [6262]
1 1
.names \u4_u3_csr1_reg[9] [6263]
1 1
.names \u4_u0_csr0_reg[10] [6264]
1 1
.names \u4_u0_csr0_reg[12] [6265]
0 1
.names \u4_u0_csr0_reg[6] [6266]
1 1
.names \u4_u0_csr1_reg[0] [6267]
1 1
.names \u4_u0_csr1_reg[5] [6268]
1 1
.names \u4_u0_csr1_reg[9] [6269]
1 1
.names u4_u0_ots_stop_reg [6270]
0 1
.names \u4_u1_csr0_reg[0] [6271]
0 1
.names \u4_u1_csr0_reg[10] [6272]
1 1
.names \u4_u1_csr0_reg[11] [6273]
0 1
.names \u4_u1_csr0_reg[4] [6274]
1 1
.names \u4_u1_csr0_reg[7] [6275]
1 1
.names \u4_u1_csr1_reg[0] [6276]
1 1
.names \u4_u1_csr1_reg[12] [6277]
1 1
.names \u4_u1_csr1_reg[2] [6278]
0 1
.names \u4_u1_csr1_reg[4] [6279]
1 1
.names \u4_u1_csr1_reg[5] [6280]
1 1
.names \u4_u1_csr1_reg[6] [6281]
1 1
.names \u4_u1_csr1_reg[9] [6282]
0 1
.names u4_u1_ots_stop_reg [6283]
0 1
.names \u4_u2_csr0_reg[10] [6284]
1 1
.names \u4_u2_csr0_reg[12] [6285]
0 1
.names \u4_u2_csr0_reg[4] [6286]
1 1
.names \u4_u2_csr0_reg[7] [6287]
1 1
.names \u4_u2_csr1_reg[0] [6288]
1 1
.names \u4_u2_csr1_reg[11] [6289]
1 1
.names \u4_u2_csr1_reg[1] [6290]
1 1
.names \u4_u2_csr1_reg[3] [6291]
1 1
.names \u4_u2_csr1_reg[6] [6292]
1 1
.names \u4_u2_csr1_reg[5] [6293]
1 1
.names \u4_u3_buf0_orig_reg[0] [6294]
0 1
.names \u4_u3_buf0_orig_reg[12] [6295]
0 1
.names \u4_u3_buf0_orig_reg[14] [6296]
0 1
.names \u4_u3_buf0_orig_reg[15] [6297]
0 1
.names \u4_u3_buf0_orig_reg[16] [6298]
0 1
.names \u4_u3_buf0_orig_reg[21] [6299]
1 1
.names \u4_u3_buf0_orig_reg[22] [6300]
1 1
.names \u4_u3_buf0_orig_reg[23] [6301]
1 1
.names \u4_u3_buf0_orig_reg[24] [6302]
1 1
.names \u4_u3_buf0_orig_reg[26] [6303]
1 1
.names \u4_u3_buf0_orig_reg[28] [6304]
1 1
.names \u4_u3_buf0_orig_reg[30] [6305]
1 1
.names \u4_u3_buf0_orig_reg[31] [6306]
0 1
.names \u4_u3_buf0_orig_reg[5] [6307]
0 1
.names \u4_u3_buf0_orig_reg[8] [6308]
0 1
.names \u4_u3_csr1_reg[8] [6309]
0 1
.names \u4_u3_int_stat_reg[1] [6310]
1 1
.names \u4_u0_buf0_orig_reg[10] [6311]
0 1
.names \u4_u0_buf0_orig_reg[11] [6312]
0 1
.names \u4_u0_buf0_orig_reg[12] [6313]
0 1
.names [7781] [4788] [7481] [6256] [6314]
11-- 0
--11 0
.names \u4_u0_buf0_orig_reg[14] [6315]
0 1
.names \u4_u0_buf0_orig_reg[16] [6316]
0 1
.names \u4_u0_buf0_orig_reg[18] [6317]
0 1
.names \u4_u0_buf0_orig_reg[1] [6318]
0 1
.names \u4_u0_buf0_orig_reg[21] [6319]
1 1
.names \u4_u0_buf0_orig_reg[23] [6320]
1 1
.names [7783] [13878] [7482] [6259] [6321]
11-- 0
--11 0
.names \u4_u0_buf0_orig_reg[25] [6322]
1 1
.names \u4_u0_buf0_orig_reg[27] [6323]
1 1
.names \u4_u0_buf0_orig_reg[29] [6324]
1 1
.names \u4_u0_buf0_orig_reg[2] [6325]
0 1
.names \u4_u0_buf0_orig_reg[30] [6326]
1 1
.names \u4_u0_buf0_orig_reg[3] [6327]
0 1
.names \u4_u0_buf0_orig_reg[5] [6328]
0 1
.names [7781] [4841] [7481] [14253] [6329]
11-- 0
--11 0
.names \u4_u0_buf0_orig_reg[9] [6330]
0 1
.names \u4_u3_buf0_orig_reg[9] [6331]
0 1
.names \u4_u0_csr1_reg[8] [6332]
0 1
.names [7781] [13963] [7482] [6086] [6333]
11-- 0
--11 0
.names \u4_u1_buf0_orig_reg[10] [6334]
0 1
.names \u4_u1_buf0_orig_reg[11] [6335]
0 1
.names \u4_u1_buf0_orig_reg[12] [6336]
0 1
.names \u4_u1_buf0_orig_reg[14] [6337]
0 1
.names \u4_u1_buf0_orig_reg[15] [6338]
0 1
.names \u4_u1_buf0_orig_reg[16] [6339]
0 1
.names \u4_u1_buf0_orig_reg[18] [6340]
0 1
.names \u4_u1_buf0_orig_reg[19] [6341]
1 1
.names \u4_u1_buf0_orig_reg[1] [6342]
0 1
.names \u4_u1_buf0_orig_reg[21] [6343]
1 1
.names \u4_u1_buf0_orig_reg[22] [6344]
1 1
.names \u4_u1_buf0_orig_reg[23] [6345]
1 1
.names \u4_u1_buf0_orig_reg[25] [6346]
1 1
.names \u4_u1_buf0_orig_reg[26] [6347]
1 1
.names \u4_u1_buf0_orig_reg[27] [6348]
1 1
.names [7783] [4615] [7482] [6249] [6349]
11-- 0
--11 0
.names \u4_u1_buf0_orig_reg[2] [6350]
0 1
.names \u4_u1_buf0_orig_reg[29] [6351]
1 1
.names \u4_u1_buf0_orig_reg[3] [6352]
0 1
.names \u4_u1_buf0_orig_reg[4] [6353]
0 1
.names \u4_u1_buf0_orig_reg[5] [6354]
0 1
.names \u4_u1_buf0_orig_reg[7] [6355]
0 1
.names [7782] [4790] [7482] [13533] [6356]
11-- 0
--11 0
.names \u4_u1_csr1_reg[8] [6357]
0 1
.names \u4_u2_buf0_orig_reg[0] [6358]
0 1
.names \u4_u2_buf0_orig_reg[11] [6359]
0 1
.names [7783] [4768] [7482] [13902] [6360]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[13] [6361]
0 1
.names \u4_u2_buf0_orig_reg[15] [6362]
0 1
.names \u4_u2_buf0_orig_reg[17] [6363]
0 1
.names \u4_u2_buf0_orig_reg[18] [6364]
0 1
.names \u4_u2_buf0_orig_reg[19] [6365]
1 1
.names \u4_u2_buf0_orig_reg[20] [6366]
1 1
.names \u4_u2_buf0_orig_reg[21] [6367]
1 1
.names \u4_u2_buf0_orig_reg[22] [6368]
1 1
.names \u4_u2_buf0_orig_reg[24] [6369]
1 1
.names \u4_u2_buf0_orig_reg[25] [6370]
1 1
.names \u4_u2_buf0_orig_reg[26] [6371]
1 1
.names [7781] [4792] [7482] [6163] [6372]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[2] [6373]
0 1
.names \u4_u2_buf0_orig_reg[31] [6374]
0 1
.names \u4_u2_buf0_orig_reg[4] [6375]
0 1
.names [7483] [12778] [8214] [6257] [6376]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[7] [6377]
0 1
.names \u4_u2_buf0_orig_reg[9] [6378]
0 1
.names \u4_u2_csr1_reg[8] [6379]
0 1
.names \u5_wb_data_o_reg[14] wb_data_o[14]
1 1
.names [7782] [4795] [7482] [5860] [6381]
11-- 0
--11 0
.names [7483] [13284] [7481] [5762] [6382]
11-- 0
--11 0
.names \u1_u0_pid_reg[0] [6383]
1 1
.names \u1_u0_pid_reg[1] [6384]
1 1
.names \u1_u0_pid_reg[2] [6385]
1 1
.names \u1_u0_pid_reg[4] [6386]
1 1
.names \u1_u0_pid_reg[5] [6387]
1 1
.names [7781] [13862] [7482] [5763] [6388]
11-- 0
--11 0
.names [7783] [4798] [7482] [6743] [6389]
11-- 0
--11 0
.names [7781] [12760] [7481] [6251] [6390]
11-- 0
--11 0
.names [7782] [4801] [7482] [6196] [6391]
11-- 0
--11 0
.names [7782] [4802] [7482] [6254] [6392]
11-- 0
--11 0
.names [7781] [4651] [8214] [6255] [6393]
11-- 0
--11 0
.names [7783] [13576] [7482] [13600] [6394]
11-- 0
--11 0
.names [7781] [4791] [7482] [6263] [6395]
11-- 0
--11 0
.names [7782] [4842] [7482] [14234] [6396]
11-- 0
--11 0
.names [7781] [4812] [8214] [14007] [6397]
11-- 0
--11 0
.names [7483] [4817] [8214] [13743] [6398]
11-- 0
--11 0
.names [7781] [4620] [7481] [6252] [6399]
11-- 0
--11 0
.names [7783] [13601] [7482] [14189] [6400]
11-- 0
--11 0
.names [7783] [14019] [7482] [14090] [6401]
11-- 0
--11 0
.names [7783] [13654] [7482] [13738] [6402]
11-- 0
--11 0
.names [7783] [13921] [7482] [13665] [6403]
11-- 0
--11 0
.names [7783] [13502] [7482] [13537] [6404]
11-- 0
--11 0
.names [7783] [13594] [7482] [14072] [6405]
11-- 0
--11 0
.names [7782] [13999] [7482] [13957] [6406]
11-- 0
--11 0
.names [8215] [4811] [7481] [13554] [6407]
11-- 0
--11 0
.names [7782] [4864] [7482] [13954] [6408]
11-- 0
--11 0
.names [7781] [13508] [7482] [13618] [6409]
11-- 0
--11 0
.names [8215] [4814] [7481] [13820] [6410]
11-- 0
--11 0
.names [7483] [4695] [8214] [13910] [6411]
11-- 0
--11 0
.names [7483] [4815] [7481] [13972] [6412]
11-- 0
--11 0
.names [8215] [4816] [7481] [13625] [6413]
11-- 0
--11 0
.names [7483] [4709] [7481] [14177] [6414]
11-- 0
--11 0
.names [7483] [4818] [7481] [14136] [6415]
11-- 0
--11 0
.names [7782] [4819] [7482] [13776] [6416]
11-- 0
--11 0
.names [7783] [4820] [7482] [14227] [6417]
11-- 0
--11 0
.names [7782] [4676] [7482] [13777] [6418]
11-- 0
--11 0
.names [7782] [13801] [7482] [13551] [6419]
11-- 0
--11 0
.names [8215] [4690] [7482] [14044] [6420]
11-- 0
--11 0
.names [8215] [14037] [7482] [14134] [6421]
11-- 0
--11 0
.names [8215] [14124] [7482] [13706] [6422]
11-- 0
--11 0
.names [7781] [13785] [7482] [13745] [6423]
11-- 0
--11 0
.names [12446] [7594] [8655] [7639] [6424]
1111 0
.names [7781] [13523] [7482] [13513] [6425]
11-- 0
--11 0
.names [7782] [14051] [7482] [13966] [6426]
11-- 0
--11 0
.names [7782] [13526] [7482] [13824] [6427]
11-- 0
--11 0
.names [7782] [13990] [7482] [13984] [6428]
11-- 0
--11 0
.names [7782] [13505] [7482] [14144] [6429]
11-- 0
--11 0
.names [7782] [13628] [7482] [13684] [6430]
11-- 0
--11 0
.names [7783] [13723] [7482] [13717] [6431]
11-- 0
--11 0
.names [12483] [7593] [8653] [7622] [6432]
1111 0
.names [7782] [13530] [7482] [13812] [6433]
11-- 0
--11 0
.names [7781] [13531] [7482] [13772] [6434]
11-- 0
--11 0
.names [7782] [13759] [7482] [14012] [6435]
11-- 0
--11 0
.names [7783] [14105] [7482] [13939] [6436]
11-- 0
--11 0
.names [7783] [13993] [7482] [13731] [6437]
11-- 0
--11 0
.names [7483] [4834] [7481] [13736] [6438]
11-- 0
--11 0
.names [7783] [4619] [7482] [13549] [6439]
11-- 0
--11 0
.names [7483] [4835] [7481] [13648] [6440]
11-- 0
--11 0
.names [7783] [14129] [7482] [14048] [6441]
11-- 0
--11 0
.names [7781] [4839] [8214] [14262] [6442]
11-- 0
--11 0
.names [7483] [4837] [7481] [14023] [6443]
11-- 0
--11 0
.names [7483] [4616] [7481] [13942] [6444]
11-- 0
--11 0
.names [7781] [4840] [7481] [13911] [6445]
11-- 0
--11 0
.names [7483] [4608] [7481] [14025] [6446]
11-- 0
--11 0
.names [7783] [4609] [7482] [13860] [6447]
11-- 0
--11 0
.names [7783] [14029] [7482] [13592] [6448]
11-- 0
--11 0
.names [7783] [4845] [7482] [13727] [6449]
11-- 0
--11 0
.names [7783] [13680] [7482] [13660] [6450]
11-- 0
--11 0
.names [7783] [13676] [7482] [14193] [6451]
11-- 0
--11 0
.names [7783] [14086] [7482] [13834] [6452]
11-- 0
--11 0
.names [7782] [13916] [7482] [13899] [6453]
11-- 0
--11 0
.names [7782] [13847] [7482] [13936] [6454]
11-- 0
--11 0
.names [8215] [4800] [7481] [6253] [6455]
11-- 0
--11 0
.names [7782] [13644] [7482] [13724] [6456]
11-- 0
--11 0
.names [7782] [4852] [7482] [14155] [6457]
11-- 0
--11 0
.names [7781] [4923] [7482] [6247] [6458]
11-- 0
--11 0
.names [7781] [4853] [7482] [13597] [6459]
11-- 0
--11 0
.names [7782] [4787] [7482] [14098] [6460]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[29] [6461]
1 1
.names [12438] [7595] [8659] [7655] [6462]
1111 0
.names [6752] [6463]
0 1
.names u1_u0_token_valid_str1_reg [6464]
1 1
.names u4_match_r1_reg [6465]
1 1
.names [12445] [7596] [8660] [7671] [6466]
1111 0
.names [7322] [10475] [9248] [6467]
11- 0
--1 0
.names \u4_u0_csr0_reg[0] [6468]
0 1
.names [14529] [2869] [6469]
11 0
.names \u1_u0_pid_reg[3] [6470]
1 1
.names [7580] [7889] [7356] \u4_u2_dma_out_left_reg[9]_in
111 0
.names [7585] [7893] [7357] \u4_u3_dma_out_left_reg[9]_in
111 0
.names [7588] [7897] [7358] \u4_u0_dma_out_left_reg[9]_in
111 0
.names [7590] [7902] [7359] \u4_u1_dma_out_left_reg[9]_in
111 0
.names \u4_u3_csr0_reg[0] [6475]
0 1
.names [7549] [7558] [7858] [6476]
111 0
.names [2476] [7208] [6477]
11 1
.names \u4_u1_buf0_orig_reg[31] [6478]
0 1
.names [7553] [8960] \u0_u0_state_reg[0]_in \u0_u0_state_reg[6]_in
11- 0
--1 0
.names [13250] [6288] [7574] [7900] [6480]
1111 0
.names \u4_u0_buf0_orig_reg[13] [6481]
0 1
.names [13115] [6256] [7575] [7877] [6482]
1111 0
.names \u4_u1_buf0_orig_reg[9] [6483]
0 1
.names \u4_u0_buf0_orig_reg[19] [6484]
1 1
.names \u4_u2_csr1_reg[9] [6485]
1 1
.names \u4_u3_csr0_reg[11] [6486]
0 1
.names [7783] [4843] [7482] [13670] [6487]
11-- 0
--11 0
.names \u4_u1_buf0_orig_reg[6] [6488]
0 1
.names \u4_u1_buf0_orig_reg[8] [6489]
0 1
.names \u4_u0_buf0_orig_reg[15] [6490]
0 1
.names \u4_u0_buf0_orig_reg[17] [6491]
0 1
.names [2047] [13665] [7545] [6492]
01- 1
1-1 1
.names [5421] [13554] [8609] [6493]
01- 1
1-1 1
.names [3173] [14007] [8609] [6494]
01- 1
1-1 1
.names [2178] [13618] [7545] [6495]
01- 1
1-1 1
.names [3034] [13820] [8609] [6496]
01- 1
1-1 1
.names [3021] [13910] [8609] [6497]
01- 1
1-1 1
.names [9037] [13972] [7545] [6498]
01- 1
1-1 1
.names [2928] [13625] [8609] [6499]
01- 1
1-1 1
.names [2856] [13743] [7545] [6500]
01- 1
1-1 1
.names [2638] [14177] [7545] [6501]
01- 1
1-1 1
.names [2639] [14136] [7545] [6502]
01- 1
1-1 1
.names [2735] [13777] [7545] [6503]
01- 1
1-1 1
.names [2177] [13551] [8609] [6504]
01- 1
1-1 1
.names [2265] [14044] [7545] [6505]
01- 1
1-1 1
.names [2136] [13745] [7545] [6506]
01- 1
1-1 1
.names [2075] [14144] [8609] [6507]
01- 1
1-1 1
.names [2062] [13684] [7545] [6508]
01- 1
1-1 1
.names [3102] [13954] [7545] [6509]
01- 1
1-1 1
.names [2047] [13498] [7858] [6510]
01- 1
1-1 1
.names \u4_u1_buf0_orig_reg[17] [6511]
0 1
.names \u4_u1_buf0_orig_reg[28] [6512]
1 1
.names [2547] [13776] [8609] [6513]
01- 1
1-1 1
.names [2266] [14189] [8609] [6514]
01- 1
1-1 1
.names [2266] [13839] [7858] [6515]
01- 1
1-1 1
.names [5421] [13619] [7858] [6516]
01- 1
1-1 1
.names [9037] [14085] [7858] [6517]
01- 1
1-1 1
.names [2735] [14206] [7858] [6518]
01- 1
1-1 1
.names [2177] [13536] [7858] [6519]
01- 1
1-1 1
.names [2048] [13898] [7545] [6520]
01- 1
1-1 1
.names u1_u2_wr_done_reg [6521]
0 1
.names u1_u2_idma_done_reg [6522]
0 1
.names [11146] [6895] [6523]
00 1
.names \u4_u0_csr1_reg[10] [6524]
1 1
.names [2034] [13537] [8609] [6525]
01- 1
1-1 1
.names \u4_u2_csr1_reg[4] [6526]
1 1
.names [8215] [4838] [7481] [13826] [6527]
11-- 0
--11 0
.names \u4_u0_buf0_orig_reg[0] [6528]
0 1
.names [8215] [12883] [7481] [6258] [6529]
11-- 0
--11 0
.names [9786] [10681] [6903] u0_u0_XcvSelect_reg_in
00- 1
--0 1
.names [4856] [6861] [6531]
11 0
.names [7299] [14216] [6532]
00 0
.names [7146] [7398] [7934] \u1_u3_next_dpid_reg[1]_in
111 0
.names [4854] [7313] [6534]
11 0
.names [7313] [4855] [6535]
11 0
.names [6861] [4886] [6536]
11 0
.names [6842] \u0_u0_OpMode_reg[0]_in
0 1
.names \u4_u2_csr1_reg[2] [6538]
1 1
.names \u4_u0_csr1_reg[11] [6539]
1 1
.names [14267] [7309] [6540]
11 0
.names [13503] [7309] [6541]
11 0
.names [9644] [8581] [7321] [6542]
111 0
.names \u4_u0_csr1_reg[12] [6543]
1 1
.names \u4_u2_csr0_reg[5] [6544]
1 1
.names \u4_u2_csr1_reg[12] [6545]
1 1
.names [12467] [7299] [6546]
00 0
.names \u4_u0_csr1_reg[4] [6547]
1 1
.names \u4_u2_csr1_reg[10] [6548]
1 1
.names \u4_u0_csr1_reg[6] [6549]
1 1
.names \u4_u3_buf0_orig_reg[3] [6550]
0 1
.names \u4_u1_buf0_orig_reg[24] [6551]
1 1
.names \u4_u2_csr0_reg[8] [6552]
1 1
.names [6898] [8205] \u0_u0_OpMode_reg[1]_in
11 0
.names [6864] [9193] [7397] \u1_u3_this_dpid_reg[0]_in
111 0
.names [6847] [6555]
0 1
.names \u4_u2_buf0_orig_reg[30] [6556]
1 1
.names \u4_u0_csr0_reg[9] [6557]
1 1
.names [13232] [6276] [7606] [7847] [6558]
1111 0
.names \u4_u0_csr0_reg[11] [6559]
0 1
.names \u4_u3_buf0_orig_reg[29] [6560]
1 1
.names \u4_u0_csr0_reg[8] [6561]
1 1
.names \u4_u2_csr0_reg[1] [6562]
1 1
.names \u4_u0_csr0_reg[5] [6563]
1 1
.names \u4_u2_csr0_reg[11] [6564]
0 1
.names [6899] [7366] [13363] [6565]
111 0
.names [6883] [9420] [3882] [6566]
111 0
.names \u4_u0_csr0_reg[7] [6567]
1 1
.names [13601] [13723] [7869] \u1_u3_adr_reg[0]_in
01- 1
1-1 1
.names [14019] [13547] [7869] \u1_u3_adr_reg[10]_in
01- 1
1-1 1
.names [13654] [13530] [7869] \u1_u3_adr_reg[11]_in
01- 1
1-1 1
.names [13921] [13531] [7869] \u1_u3_adr_reg[12]_in
01- 1
1-1 1
.names [13502] [13759] [7869] \u1_u3_adr_reg[13]_in
01- 1
1-1 1
.names [13594] [14105] [7869] \u1_u3_adr_reg[14]_in
01- 1
1-1 1
.names [14247] [13993] [7869] \u1_u3_adr_reg[16]_in
01- 1
1-1 1
.names [7782] [13547] [7482] [14241] [6575]
11-- 0
--11 0
.names [13508] [14129] [7869] \u1_u3_adr_reg[1]_in
01- 1
1-1 1
.names [13801] [14029] [7869] \u1_u3_adr_reg[2]_in
01- 1
1-1 1
.names [13785] [13676] [7869] \u1_u3_adr_reg[3]_in
01- 1
1-1 1
.names [13523] [14086] [7869] \u1_u3_adr_reg[4]_in
01- 1
1-1 1
.names [14051] [13916] [7869] \u1_u3_adr_reg[5]_in
01- 1
1-1 1
.names [13526] [13576] [7869] \u1_u3_adr_reg[6]_in
01- 1
1-1 1
.names [13990] [13847] [7869] \u1_u3_adr_reg[7]_in
01- 1
1-1 1
.names [13505] [14053] [7869] \u1_u3_adr_reg[8]_in
01- 1
1-1 1
.names [13628] [13644] [7869] \u1_u3_adr_reg[9]_in
01- 1
1-1 1
.names [13999] [14124] [7869] \u1_u3_adr_reg[15]_in
01- 1
1-1 1
.names [6900] [7369] [13289] [6586]
111 0
.names [4289] [7684] [7455] [6587]
01- 1
1-1 1
.names \u4_u3_buf0_orig_reg[25] [6588]
1 1
.names [6884] [9417] [3476] [6589]
111 0
.names [4288] [7911] [7455] [6590]
01- 1
1-1 1
.names [4069] [7402] [7455] [6591]
01- 1
1-1 1
.names \u4_u1_buf0_orig_reg[20] [6592]
1 1
.names \u4_u0_csr0_reg[3] [6593]
1 1
.names [6858] [6594]
0 1
.names [8261] [9842] u1_u3_buf1_set_reg_in
00 1
.names [7483] [4796] [8214] [6250] [6596]
11-- 0
--11 0
.names \u4_u2_buf0_orig_reg[6] [6597]
0 1
.names \u4_u2_buf0_orig_reg[8] [6598]
0 1
.names \u4_u0_csr0_reg[1] [6599]
1 1
.names \u4_u2_buf0_orig_reg[5] [6600]
0 1
.names \u4_u2_buf0_orig_reg[3] [6601]
0 1
.names \u4_u3_buf0_orig_reg[20] [6602]
1 1
.names \u4_u3_buf0_orig_reg[18] [6603]
0 1
.names \u1_u0_token1_reg[6] [6604]
1 1
.names \u4_dout_reg[4] [6605]
1 1
.names [6874] [6606]
0 1
.names \u4_inta_msk_reg[8] [6607]
0 1
.names \u4_intb_msk_reg[3] [6608]
0 1
.names \u4_inta_msk_reg[2] [6609]
1 1
.names \u4_inta_msk_reg[4] [6610]
1 1
.names \u4_inta_msk_reg[0] [6611]
1 1
.names [12628] [7689] [7936] [6612]
111 0
.names [13286] [7691] [7935] [6613]
111 0
.names [7379] [7692] [13355] [6614]
111 0
.names [7712] [8633] [5562] [6615]
11- 0
--1 0
.names [7712] [8970] [5489] [6616]
11- 0
--1 0
.names [7688] [3693] [7757] [6617]
11- 0
--1 0
.names [7690] [3316] [7758] [6618]
11- 0
--1 0
.names [7396] [8610] [9850] [6619]
111 0
.names [7712] [7866] [5490] [6620]
11- 0
--1 0
.names [6895] [6621]
0 1
.names [7712] [8247] [5491] [6622]
11- 0
--1 0
.names [7750] [10945] [7368] [6623]
11- 0
--1 0
.names [7653] [3686] [8323] [3464] [6624]
11-- 0
--11 0
.names [7777] [9276] [9808] [8977] [6625]
00-- 1
--00 1
.names [7878] [3464] [7388] [6626]
00- 1
--0 1
.names [7870] [3787] [7394] [6627]
00- 1
--0 1
.names [2076] [13560] [8233] [6628]
01- 1
1-1 1
.names [14270] [2869] [7465] [6629]
11- 0
--1 0
.names [7317] [14225] [6630]
00 1
.names [14507] [2505] [6631]
11 0
.names [7317] [14071] [6632]
00 1
.names [6904] [6633]
0 1
.names [7317] [14215] [6634]
00 1
.names \u4_u3_buf0_orig_reg[1] [6635]
0 1
.names \u4_dout_reg[20] [6636]
1 1
.names \u4_dout_reg[16] [6637]
1 1
.names \u4_dout_reg[17] [6638]
1 1
.names \u4_dout_reg[18] [6639]
1 1
.names \u4_dout_reg[19] [6640]
1 1
.names \u4_dout_reg[21] [6641]
1 1
.names \u4_dout_reg[24] [6642]
1 1
.names \u4_dout_reg[25] [6643]
1 1
.names \u4_dout_reg[26] [6644]
1 1
.names \u4_dout_reg[28] [6645]
1 1
.names \u4_dout_reg[5] [6646]
1 1
.names \u4_dout_reg[6] [6647]
1 1
.names [6912] [6648]
0 1
.names [7408] [12528] [6649]
11 0
.names [7714] [7411] \u4_u2_int_stat_reg[1]_in
00 1
.names [14270] [13092] [7465] [6651]
11- 0
--1 0
.names [7866] [5766] [7550] [6652]
11- 0
--1 0
.names \u4_u3_buf0_orig_reg[17] [6653]
0 1
.names [7317] [11733] [6654]
00 1
.names [7726] [8087] [12849] \u4_u0_csr0_reg[2]_in
11- 0
--1 0
.names [7727] [8089] [12849] \u4_u0_csr0_reg[4]_in
11- 0
--1 0
.names [7728] [8099] [12505] \u4_u0_csr1_reg[1]_in
11- 0
--1 0
.names [7729] [8100] [12505] \u4_u0_csr1_reg[2]_in
11- 0
--1 0
.names [7730] [8101] [12505] \u4_u0_csr1_reg[3]_in
11- 0
--1 0
.names [7413] [13470] [6660]
11 0
.names \u4_u3_dma_out_left_reg[8] [6661]
0 1
.names \u4_u0_dma_out_left_reg[8] [6662]
0 1
.names [7317] [14100] [6663]
00 1
.names phy_rst_pad_o [7733] [8512] \u4_u1_buf0_orig_reg[30]_in
111 0
.names [7719] [12092] [12804] u1_u2_send_data_r_reg_in
11- 0
--1 0
.names \u4_u1_dma_out_left_reg[8] [6666]
0 1
.names [7756] [8076] [12849] \u4_u1_csr0_reg[2]_in
11- 0
--1 0
.names [7759] [8074] [12505] \u4_u1_csr0_reg[5]_in
11- 0
--1 0
.names [7760] [8039] [12245] \u4_u1_csr0_reg[9]_in
11- 0
--1 0
.names [7761] [8148] [12505] \u4_u1_csr1_reg[10]_in
11- 0
--1 0
.names \u4_u2_dma_out_left_reg[8] [6671]
0 1
.names [7317] [11577] [6672]
00 1
.names [7775] [9395] [7492] [6673]
11- 0
--1 0
.names [9640] [7426] [6674]
11 0
.names [7420] [7418] \u4_u1_int_stat_reg[1]_in
00 1
.names [7732] [8121] [12849] \u4_u2_csr0_reg[0]_in
11- 0
--1 0
.names [7738] [8079] [12849] \u4_u2_csr0_reg[2]_in
11- 0
--1 0
.names [7725] [8190] [12505] \u4_u2_csr0_reg[6]_in
11- 0
--1 0
.names [7739] [8014] [12849] \u4_u2_csr0_reg[9]_in
11- 0
--1 0
.names [7434] [6254] [6680]
00 1
.names [7433] [6561] [6681]
00 1
.names [7416] \u0_u0_state_reg[0]_in \u0_u0_state_reg[14]_in
00 1
.names [8578] [9232] [7423] [6683]
11- 0
--1 0
.names [11676] [8625] [7419] [6684]
11- 0
--1 0
.names [7852] [13753] [7411] \u4_u2_int_stat_reg[6]_in
11- 0
--1 0
.names [7766] [13803] suspend_clr_wr_reg_in u0_u0_usb_suspend_reg_in
11- 0
--1 0
.names [14451] [12975] [7412] [6687]
11- 0
--1 0
.names [14421] [2873] [7454] [6688]
00- 1
--0 1
.names [7435] [6552] [6689]
00 1
.names \u4_u1_csr0_reg[3] [6690]
1 1
.names \u4_u3_buf0_orig_reg[11] [6691]
0 1
.names [8125] [7752] [7939] [6692]
00- 1
--0 1
.names \u4_u3_buf0_orig_reg[13] [6693]
0 1
.names [8128] [7753] [7939] [6694]
00- 1
--0 1
.names [7292] [6695]
0 1
.names \u1_u0_token1_reg[0] [6696]
1 1
.names \u4_u3_int_stat_reg[6] [6697]
1 1
.names [13732] [7765] [6698]
01 1
10 1
.names [14640] [14635] [6699]
01 1
10 1
.names suspend_clr_wr_reg [6700]
0 1
.names \u4_u3_buf0_orig_reg[10] [6701]
0 1
.names [7448] [13953] [6702]
11 0
.names [14341] [14634] [6703]
11 1
.names [14341] [14634] [6704]
00 1
.names [7745] [7445] [6705]
11 0
.names [7745] [7443] [6706]
11 0
.names [7448] [7449] [6707]
11 1
.names [7446] [7444] [6708]
00 1
.names [8217] [9503] [7787] \u1_u3_this_dpid_reg[1]_in
111 0
.names [7776] [11698] [11377] [9817] [6710]
00-- 1
--00 1
.names [7788] [9781] \u0_u0_state_reg[0]_in \u0_u0_state_reg[8]_in
11- 0
--1 0
.names [12627] [12631] [13022] [7883] u4_inta_reg_in
1111 0
.names [8239] [7779] \u0_u0_state_reg[0]_in \u0_u0_state_reg[5]_in
11- 0
--1 0
.names [8624] [7785] \u0_u0_state_reg[0]_in \u0_u0_state_reg[7]_in
11- 0
--1 0
.names [12829] [12634] [12507] [7884] u4_intb_reg_in
1111 0
.names \u1_u0_token1_reg[1] [6716]
1 1
.names [7432] [14345] [9781] [14344] [6717]
1111 0
.names \u1_u0_token1_reg[2] [6718]
1 1
.names [9187] [9229] [7468] [6719]
11- 0
--1 0
.names [7559] [8596] \u0_u0_state_reg[0]_in \u0_u0_state_reg[2]_in
11- 0
--1 0
.names \u4_inta_msk_reg[1] [6721]
1 1
.names \u4_inta_msk_reg[3] [6722]
1 1
.names \u4_inta_msk_reg[5] [6723]
1 1
.names \u4_inta_msk_reg[6] [6724]
1 1
.names \u4_inta_msk_reg[7] [6725]
0 1
.names \u4_intb_msk_reg[0] [6726]
0 1
.names \u4_intb_msk_reg[1] [6727]
0 1
.names \u4_intb_msk_reg[2] [6728]
0 1
.names \u4_intb_msk_reg[4] [6729]
0 1
.names \u4_intb_msk_reg[5] [6730]
0 1
.names \u4_intb_msk_reg[6] [6731]
0 1
.names \u4_intb_msk_reg[8] [6732]
0 1
.names \u4_u3_buf0_orig_reg[19] [6733]
1 1
.names \u4_u3_buf0_orig_reg[4] [6734]
0 1
.names \u4_u3_buf0_orig_reg[7] [6735]
0 1
.names \u1_u0_token1_reg[3] [6736]
1 1
.names \u1_u0_token1_reg[4] [6737]
1 1
.names \u1_u0_token1_reg[5] [6738]
1 1
.names \u1_u0_token1_reg[7] [6739]
1 1
.names [7317] [14191] [6740]
00 1
.names [7317] [13708] [6741]
00 1
.names [7317] [13992] [6742]
00 1
.names \u4_u3_csr0_reg[3] [6743]
1 1
.names [13166] [6015] [7773] \u1_u0_token0_reg[0]_in
01- 1
1-1 1
.names [12846] [6016] [7773] \u1_u0_token0_reg[1]_in
01- 1
1-1 1
.names [12783] [6033] [7773] \u1_u0_token0_reg[2]_in
01- 1
1-1 1
.names [12870] [6017] [7773] \u1_u0_token0_reg[3]_in
01- 1
1-1 1
.names [12651] [6018] [7773] \u1_u0_token0_reg[4]_in
01- 1
1-1 1
.names [12816] [6019] [7773] \u1_u0_token0_reg[5]_in
01- 1
1-1 1
.names [12916] [5978] [7773] \u1_u0_token0_reg[6]_in
01- 1
1-1 1
.names [13192] [12396] [7773] \u1_u0_token0_reg[7]_in
01- 1
1-1 1
.names [11698] [7865] [9276] [8620] [11698] [10811] [6752]
000--- 1
---000 1
.names [8202] [4607] [7452] [6753]
00- 1
--0 1
.names \u4_intb_msk_reg[7] [6754]
0 1
.names [7581] [10475] [9265] [6755]
11- 0
--1 0
.names [7583] [10475] [9296] [6756]
11- 0
--1 0
.names [7584] [10475] [9254] [6757]
11- 0
--1 0
.names [9122] [8312] [7933] [7906] [6758]
1111 0
.names [7178] [6759]
0 1
.names [7317] [13927] [6760]
00 1
.names [14792] [13837] [6761]
00 1
.names [7181] [6762]
0 1
.names [14792] [13837] [6763]
11 0
.names [12483] [9367] [7593] [6253] [6764]
00-- 1
--00 1
.names [7594] [6266] [12446] [9368] [6765]
00-- 1
--00 1
.names [7540] [2872] [6766]
00 0
.names [12438] [9369] [7595] [6200] [6767]
00-- 1
--00 1
.names [14792] [2872] [6768]
00 0
.names [7540] [2871] [6769]
00 0
.names [7189] [6770]
0 1
.names [12445] [9370] [7596] [6009] [6771]
00-- 1
--00 1
.names [7191] [6772]
0 1
.names [7192] [6773]
0 1
.names [7540] [13917] [6774]
00 1
.names [7195] [6775]
0 1
.names [7196] [6776]
0 1
.names [7197] [6777]
0 1
.names [7857] [7864] [8233] [6778]
111 0
.names [7289] [6779]
0 1
.names \u4_u0_dma_out_left_reg[11] [6780]
0 1
.names \u4_u1_dma_out_left_reg[11] [6781]
0 1
.names [2177] [14010] [8233] [6782]
01- 1
1-1 1
.names [2639] [13714] [8233] [6783]
01- 1
1-1 1
.names [2928] [13640] [8233] [6784]
01- 1
1-1 1
.names [3021] [13662] [8233] [6785]
01- 1
1-1 1
.names [2547] [13833] [8233] [6786]
01- 1
1-1 1
.names [2062] [13782] [8233] [6787]
01- 1
1-1 1
.names [8236] [6288] [6788]
11 0
.names [8236] [13867] [6789]
11 0
.names [8236] [13697] [6790]
11 0
.names [8236] [6562] [6791]
11 0
.names [8236] [6289] [6792]
11 0
.names [8236] [6545] [6793]
11 0
.names [8236] [6008] [6794]
11 0
.names [8236] [6809] [6795]
11 0
.names [8236] [6010] [6796]
11 0
.names [8236] [6287] [6797]
11 0
.names [8236] [13499] [6798]
11 0
.names [8236] [6544] [6799]
11 0
.names [8236] [13719] [6800]
11 0
.names [8236] [14056] [6801]
11 0
.names [8236] [14021] [6802]
11 0
.names [8236] [13774] [6803]
11 0
.names [8236] [13605] [6804]
11 0
.names [8236] [6552] [6805]
11 0
.names [8236] [6548] [6806]
11 0
.names [8236] [5502] [6807]
11 0
.names [8236] [13612] [6808]
11 0
.names \u4_u2_csr0_reg[3] [6809]
1 1
.names [8236] [6286] [6810]
11 0
.names [8236] [14055] [6811]
11 0
.names [8236] [6009] [6812]
11 0
.names [8236] [14233] [6813]
11 0
.names [8236] [13640] [6814]
11 0
.names [8236] [13822] [6815]
11 0
.names [8236] [13714] [6816]
11 0
.names [8236] [13662] [6817]
11 0
.names [8236] [13729] [6818]
11 0
.names [8236] [13504] [6819]
11 0
.names [8236] [13791] [6820]
11 0
.names [8236] [13888] [6821]
11 0
.names [8236] [13795] [6822]
11 0
.names [8236] [13639] [6823]
11 0
.names [8236] [13864] [6824]
11 0
.names [8236] [13516] [6825]
11 0
.names [8236] [13716] [6826]
11 0
.names [8236] [13511] [6827]
11 0
.names [8236] [13800] [6828]
11 0
.names [8236] [13848] [6829]
11 0
.names [8236] [6284] [6830]
11 0
.names [7542] [8648] [6831]
11 0
.names [7542] [8650] [6832]
11 0
.names [7322] [10849] [6833]
11 0
.names [14227] [7545] [6834]
11 0
.names [7314] [2136] [6835]
11 0
.names [7555] [5185] [6836]
11 0
.names [14134] [7545] [6837]
11 0
.names \u4_u3_buf0_orig_reg[6] [6838]
0 1
.names [7554] [2266] [6839]
11 0
.names [7554] [2178] [6840]
11 0
.names [7314] [2177] [6841]
11 0
.names [8205] [7678] OpMode_pad_o[0] [6842]
111 0
.names [5148] [7315] [6843]
11 0
.names [7315] [5174] [6844]
11 0
.names [5149] [7555] [6845]
11 0
.names \u4_u3_buf0_orig_reg[2] [6846]
0 1
.names [7284] [6847]
0 1
.names [2114] [13986] [8233] [6848]
01- 1
1-1 1
.names [7317] [13642] [6849]
00 1
.names u0_u0_idle_long_reg [6850]
1 1
.names [7350] [7603] [13326] [6851]
111 0
.names [7321] [9651] [4288] [6852]
111 0
.names \u4_u3_buf0_orig_reg[27] [6853]
1 1
.names [3938] [7674] [6854]
01 1
10 1
.names [3466] [7675] [6855]
01 1
10 1
.names [3686] [7676] [6856]
01 1
10 1
.names [3879] [7677] [6857]
01 1
10 1
.names [7548] [6858]
0 1
.names [7869] [9842] u1_u3_buf0_set_reg_in
00 1
.names [7311] [6860]
0 1
.names [7314] [6861]
0 1
.names \u4_u3_ienb_reg[5] [6862]
0 1
.names \u4_u3_iena_reg[3] [6863]
0 1
.names [9517] [7573] [6864]
11 0
.names \u4_u1_iena_reg[4] [6865]
0 1
.names \u4_u3_ienb_reg[2] [6866]
0 1
.names \u4_u3_ienb_reg[4] [6867]
0 1
.names \u4_u1_iena_reg[5] [6868]
0 1
.names \u4_u3_iena_reg[4] [6869]
0 1
.names \u4_u3_ienb_reg[3] [6870]
0 1
.names \u4_u3_ienb_reg[1] [6871]
0 1
.names \u4_u3_iena_reg[5] [6872]
0 1
.names \u4_u3_ienb_reg[0] [6873]
0 1
.names \u1_u3_new_size_reg[0] [6874]
1 1
.names \u4_u1_iena_reg[0] [6875]
0 1
.names \u4_u0_csr1_reg[7] [6876]
0 1
.names [10842] [13194] [8333] [10105] [6877]
1111 0
.names \u4_u3_csr1_reg[7] [6878]
0 1
.names [10834] [13001] [8413] [9600] [6879]
1111 0
.names \u4_u1_iena_reg[1] [6880]
0 1
.names \u4_u3_iena_reg[1] [6881]
0 1
.names \u4_u1_iena_reg[3] [6882]
0 1
.names [7619] [7908] [13461] [6883]
111 0
.names [7620] [7910] [13324] [6884]
111 0
.names [7586] [12842] \u1_u2_state_reg[1]_in
00 1
.names [8041] [9359] [12849] \u1_u2_state_reg[5]_in
11- 0
--1 0
.names [7698] [12245] \u4_funct_adr_reg[0]_in
00 1
.names [7699] [12245] \u4_funct_adr_reg[1]_in
00 1
.names [7700] [12245] \u4_funct_adr_reg[2]_in
00 1
.names [7701] [12245] \u4_funct_adr_reg[3]_in
00 1
.names [7702] [12245] \u4_funct_adr_reg[4]_in
00 1
.names [7703] [12245] \u4_funct_adr_reg[5]_in
00 1
.names [7704] [12245] \u4_funct_adr_reg[6]_in
00 1
.names [7909] [4073] [8440] [6894]
11- 0
--1 0
.names [7654] [3880] [6895]
11 1
.names [7604] [14139] [6896]
11 0
.names [7604] [13364] [6897]
11 0
.names [7678] OpMode_pad_o[1] [6898]
11 0
.names [8292] [3879] [7948] [3787] [6899]
11-- 0
--11 0
.names [7899] [3466] [7944] [3310] [6900]
11-- 0
--11 0
.names [8262] [3940] [7621] [6901]
00- 1
--0 1
.names [8284] [3310] [7638] [6902]
00- 1
--0 1
.names [10484] [13298] [7636] [6903]
11- 0
--1 0
.names [14507] [2505] [6904]
00 1
.names [7653] [3464] [6905]
11 0
.names [7366] [6906]
0 1
.names \u4_dout_reg[29] [6907]
1 1
.names \u4_dout_reg[30] [6908]
1 1
.names \u4_dout_reg[31] [6909]
1 1
.names \u4_dout_reg[27] [6910]
1 1
.names [7369] [6911]
0 1
.names [7653] [8323] [6912]
11 0
.names [8120] [8396] [12849] u4_u2_ots_stop_reg_in
11- 0
--1 0
.names [12197] [7970] [8434] \u4_u3_buf0_orig_reg[9]_in
111 0
.names [12197] [7952] [8427] \u4_u3_buf0_orig_reg[0]_in
111 0
.names [12339] [7968] [8485] \u4_u3_buf0_orig_reg[12]_in
111 0
.names [12339] [7969] [8423] \u4_u3_buf0_orig_reg[14]_in
111 0
.names [13165] [7966] [8424] \u4_u3_buf0_orig_reg[15]_in
111 0
.names [13165] [7961] [8425] \u4_u3_buf0_orig_reg[16]_in
111 0
.names [13165] [7953] [8458] \u4_u3_buf0_orig_reg[22]_in
111 0
.names [12067] [7959] [8419] \u4_u3_buf0_orig_reg[23]_in
111 0
.names [12067] [7954] [8474] \u4_u3_buf0_orig_reg[24]_in
111 0
.names [12387] [7955] [8475] \u4_u3_buf0_orig_reg[25]_in
111 0
.names [12158] [7956] [8492] \u4_u3_buf0_orig_reg[26]_in
111 0
.names [12244] [7957] [8554] \u4_u3_buf0_orig_reg[28]_in
111 0
.names phy_rst_pad_o [8001] [8430] \u4_u3_buf0_orig_reg[29]_in
111 0
.names [12158] [7958] [8488] \u4_u3_buf0_orig_reg[30]_in
111 0
.names [12442] [7960] [8462] \u4_u3_buf0_orig_reg[31]_in
111 0
.names [12442] [7962] [8491] \u4_u3_buf0_orig_reg[3]_in
111 0
.names [12244] [7965] [8478] \u4_u3_buf0_orig_reg[5]_in
111 0
.names [8192] [8332] [12505] \u4_u2_csr1_reg[0]_in
11- 0
--1 0
.names [8441] [8122] [12505] \u4_u3_csr0_reg[0]_in
11- 0
--1 0
.names [8442] [8015] [12505] \u4_u3_csr0_reg[10]_in
11- 0
--1 0
.names \u4_u1_csr1_reg[7] [6934]
0 1
.names [8483] [8115] [12804] \u4_u3_csr0_reg[11]_in
11- 0
--1 0
.names [8480] [8017] [12849] \u4_u3_csr0_reg[12]_in
11- 0
--1 0
.names [8443] [8018] [12505] \u4_u3_csr0_reg[1]_in
11- 0
--1 0
.names [8444] [8113] [12849] \u4_u3_csr0_reg[2]_in
11- 0
--1 0
.names [8445] [8157] [12804] \u4_u3_csr0_reg[4]_in
11- 0
--1 0
.names [8446] [8117] [12804] \u4_u3_csr0_reg[5]_in
11- 0
--1 0
.names [8447] [8114] [12804] \u4_u3_csr0_reg[6]_in
11- 0
--1 0
.names [8490] [8019] [12505] \u4_u3_csr0_reg[7]_in
11- 0
--1 0
.names [8509] [8020] [12804] \u4_u3_csr0_reg[8]_in
11- 0
--1 0
.names [8448] [8135] [12849] \u4_u3_csr0_reg[9]_in
11- 0
--1 0
.names [8021] [8479] [12505] \u4_u3_csr1_reg[0]_in
11- 0
--1 0
.names [8449] [8022] [12849] \u4_u3_csr1_reg[10]_in
11- 0
--1 0
.names [8023] [8418] [12849] \u4_u3_csr1_reg[11]_in
11- 0
--1 0
.names [8024] [8468] [12505] \u4_u3_csr1_reg[12]_in
11- 0
--1 0
.names [8450] [8127] [12849] \u4_u3_csr1_reg[1]_in
11- 0
--1 0
.names [8499] [8118] [12505] \u4_u3_csr1_reg[2]_in
11- 0
--1 0
.names [8459] [8025] [12505] \u4_u3_csr1_reg[3]_in
11- 0
--1 0
.names [8451] [8123] [12245] \u4_u3_csr1_reg[4]_in
11- 0
--1 0
.names [8452] [8119] [12505] \u4_u3_csr1_reg[5]_in
11- 0
--1 0
.names [8484] [8026] [12505] \u4_u3_csr1_reg[6]_in
11- 0
--1 0
.names [8454] [8027] [12849] \u4_u3_csr1_reg[9]_in
11- 0
--1 0
.names [3938] [3940] [12412] [8560] [6956]
0000 0
.names [8946] [9010] [8587] [9988] \u4_dout_reg[22]_in
1111 0
.names [12442] [7999] [8530] \u4_u3_buf0_orig_reg[8]_in
111 0
.names [8235] [11649] [8160] [6959]
11- 0
--1 0
.names [7715] [8124] \u4_u3_int_stat_reg[1]_in
00 1
.names [8075] [8460] [12505] u4_u3_ots_stop_reg_in
11- 0
--1 0
.names [8616] [8644] [8585] [9736] \u4_dout_reg[7]_in
1111 0
.names [7705] rst_i [6963]
11 0
.names [12442] [8042] [8336] \u4_u0_buf0_orig_reg[0]_in
111 0
.names [12244] [8043] [8337] \u4_u0_buf0_orig_reg[10]_in
111 0
.names [12244] [8044] [8339] \u4_u0_buf0_orig_reg[11]_in
111 0
.names [12244] [8045] [8340] \u4_u0_buf0_orig_reg[12]_in
111 0
.names [12244] [8046] [8341] \u4_u0_buf0_orig_reg[13]_in
111 0
.names [12244] [8047] [8342] \u4_u0_buf0_orig_reg[14]_in
111 0
.names [12244] [8048] [8343] \u4_u0_buf0_orig_reg[15]_in
111 0
.names [12197] [8049] [8344] \u4_u0_buf0_orig_reg[16]_in
111 0
.names [12258] [8050] [8345] \u4_u0_buf0_orig_reg[17]_in
111 0
.names [12258] [8051] [8346] \u4_u0_buf0_orig_reg[18]_in
111 0
.names [12252] [8052] [8347] \u4_u0_buf0_orig_reg[19]_in
111 0
.names [12258] [8053] [8348] \u4_u0_buf0_orig_reg[1]_in
111 0
.names [12258] [8054] [8349] \u4_u0_buf0_orig_reg[20]_in
111 0
.names [8350] [8055] [12067] \u4_u0_buf0_orig_reg[21]_in
111 0
.names [13162] [8056] [8351] \u4_u0_buf0_orig_reg[22]_in
111 0
.names [13162] [8057] [8352] \u4_u0_buf0_orig_reg[23]_in
111 0
.names [12252] [8058] [8353] \u4_u0_buf0_orig_reg[24]_in
111 0
.names [12197] [8059] [8354] \u4_u0_buf0_orig_reg[25]_in
111 0
.names [8355] [8060] [12067] \u4_u0_buf0_orig_reg[26]_in
111 0
.names [8356] [8061] [12067] \u4_u0_buf0_orig_reg[27]_in
111 0
.names [12067] [8062] [8357] \u4_u0_buf0_orig_reg[28]_in
111 0
.names phy_rst_pad_o [8063] [8359] \u4_u0_buf0_orig_reg[29]_in
111 0
.names [8360] [8064] [12067] \u4_u0_buf0_orig_reg[2]_in
111 0
.names [12158] [8065] [8361] \u4_u0_buf0_orig_reg[30]_in
111 0
.names [13165] [8066] [8362] \u4_u0_buf0_orig_reg[31]_in
111 0
.names [13165] [8067] [8363] \u4_u0_buf0_orig_reg[3]_in
111 0
.names [13165] [8068] [8364] \u4_u0_buf0_orig_reg[4]_in
111 0
.names [12244] [8069] [8365] \u4_u0_buf0_orig_reg[5]_in
111 0
.names [12244] [8070] [8367] \u4_u0_buf0_orig_reg[6]_in
111 0
.names [12197] [8071] [8368] \u4_u0_buf0_orig_reg[7]_in
111 0
.names [12158] [8072] [8369] \u4_u0_buf0_orig_reg[8]_in
111 0
.names [12158] [8073] [8370] \u4_u0_buf0_orig_reg[9]_in
111 0
.names [8940] [8643] [8584] [9990] \u4_dout_reg[23]_in
1111 0
.names [8374] [8082] [12505] \u4_u0_csr0_reg[0]_in
11- 0
--1 0
.names [8375] [8083] [12849] \u4_u0_csr0_reg[10]_in
11- 0
--1 0
.names [8376] [8084] [12849] \u4_u0_csr0_reg[11]_in
11- 0
--1 0
.names [8377] [8085] [12849] \u4_u0_csr0_reg[12]_in
11- 0
--1 0
.names [8378] [8086] [12849] \u4_u0_csr0_reg[1]_in
11- 0
--1 0
.names [8380] [8088] [12842] \u4_u0_csr0_reg[3]_in
11- 0
--1 0
.names [8381] [8090] [12505] \u4_u0_csr0_reg[5]_in
11- 0
--1 0
.names [8382] [8091] [12245] \u4_u0_csr0_reg[6]_in
11- 0
--1 0
.names [8383] [8092] [12849] \u4_u0_csr0_reg[7]_in
11- 0
--1 0
.names [8384] [8093] [12505] \u4_u0_csr0_reg[8]_in
11- 0
--1 0
.names [8385] [8116] [12804] \u4_u0_csr0_reg[9]_in
11- 0
--1 0
.names [8095] [8386] [12849] \u4_u0_csr1_reg[0]_in
11- 0
--1 0
.names [8387] [8096] [12505] \u4_u0_csr1_reg[10]_in
11- 0
--1 0
.names [8097] [8388] [12849] \u4_u0_csr1_reg[11]_in
11- 0
--1 0
.names [8098] [8389] [12849] \u4_u0_csr1_reg[12]_in
11- 0
--1 0
.names [8390] [8102] [12505] \u4_u0_csr1_reg[4]_in
11- 0
--1 0
.names [8391] [8103] [12505] \u4_u0_csr1_reg[5]_in
11- 0
--1 0
.names [8392] [8104] [12505] \u4_u0_csr1_reg[6]_in
11- 0
--1 0
.names [8393] [8105] [12849] \u4_u0_csr1_reg[9]_in
11- 0
--1 0
.names [3466] [3310] [12290] [8563] [7016]
0000 0
.names [12244] [7967] [8477] \u4_u3_buf0_orig_reg[21]_in
111 0
.names [8126] [8399] [12849] u4_u0_ots_stop_reg_in
11- 0
--1 0
.names [12244] [7971] [8493] \u4_u1_buf0_orig_reg[0]_in
111 0
.names [12244] [7972] [8129] \u4_u1_buf0_orig_reg[10]_in
111 0
.names [12197] [7973] [8494] \u4_u1_buf0_orig_reg[11]_in
111 0
.names [12197] [7974] [8495] \u4_u1_buf0_orig_reg[12]_in
111 0
.names [12255] [7975] [8432] \u4_u1_buf0_orig_reg[13]_in
111 0
.names [12255] [7976] [8011] \u4_u1_buf0_orig_reg[14]_in
111 0
.names [12067] [7977] [8496] \u4_u1_buf0_orig_reg[15]_in
111 0
.names [12067] [7978] [8130] \u4_u1_buf0_orig_reg[16]_in
111 0
.names [12244] [7979] [8131] \u4_u1_buf0_orig_reg[17]_in
111 0
.names [12067] [7980] [8497] \u4_u1_buf0_orig_reg[18]_in
111 0
.names [12158] [7981] [8009] \u4_u1_buf0_orig_reg[19]_in
111 0
.names [12158] [7982] [8498] \u4_u1_buf0_orig_reg[1]_in
111 0
.names [12216] [7951] [8016] \u4_u1_buf0_orig_reg[20]_in
111 0
.names [12067] [7983] [8540] \u4_u1_buf0_orig_reg[21]_in
111 0
.names [13162] [8000] [8489] \u4_u1_buf0_orig_reg[22]_in
111 0
.names [13162] [7984] [8481] \u4_u1_buf0_orig_reg[23]_in
111 0
.names [13165] [7985] [8466] \u4_u1_buf0_orig_reg[24]_in
111 0
.names [13165] [7986] [8463] \u4_u1_buf0_orig_reg[25]_in
111 0
.names [12216] [7987] [8132] \u4_u1_buf0_orig_reg[26]_in
111 0
.names [12216] [7988] [8500] \u4_u1_buf0_orig_reg[27]_in
111 0
.names [12216] [7989] [8501] \u4_u1_buf0_orig_reg[28]_in
111 0
.names phy_rst_pad_o [7990] [8188] \u4_u1_buf0_orig_reg[29]_in
111 0
.names [12216] [8002] [8502] \u4_u1_buf0_orig_reg[2]_in
111 0
.names [12216] [7991] [8133] \u4_u1_buf0_orig_reg[31]_in
111 0
.names [12216] [7992] [8503] \u4_u1_buf0_orig_reg[3]_in
111 0
.names [12197] [7993] [8504] \u4_u1_buf0_orig_reg[4]_in
111 0
.names [12197] [7994] [8482] \u4_u1_buf0_orig_reg[5]_in
111 0
.names [12255] [7995] [8505] \u4_u1_buf0_orig_reg[6]_in
111 0
.names [12255] [7996] [8507] \u4_u1_buf0_orig_reg[7]_in
111 0
.names [12244] [7997] [8508] \u4_u1_buf0_orig_reg[8]_in
111 0
.names [12244] [7998] [8510] \u4_u1_buf0_orig_reg[9]_in
111 0
.names [7654] u1_u2_mack_r_reg_in
0 1
.names [8513] [8137] [12849] \u4_u1_csr0_reg[0]_in
11- 0
--1 0
.names [8514] [8138] [12849] \u4_u1_csr0_reg[10]_in
11- 0
--1 0
.names [8515] [8110] [12849] \u4_u1_csr0_reg[11]_in
11- 0
--1 0
.names [8139] [8140] [12505] \u4_u1_csr0_reg[12]_in
11- 0
--1 0
.names [8141] [8107] [12804] \u4_u1_csr0_reg[1]_in
11- 0
--1 0
.names [8517] [8142] [12505] \u4_u1_csr0_reg[4]_in
11- 0
--1 0
.names [8470] [8143] [12505] \u4_u1_csr0_reg[6]_in
11- 0
--1 0
.names [8145] [8144] [12849] \u4_u1_csr0_reg[7]_in
11- 0
--1 0
.names [8518] [8146] [12849] \u4_u1_csr0_reg[8]_in
11- 0
--1 0
.names [8147] [8519] [12505] \u4_u1_csr1_reg[0]_in
11- 0
--1 0
.names [8038] [8520] [12505] \u4_u1_csr1_reg[11]_in
11- 0
--1 0
.names [8149] [8467] [12505] \u4_u1_csr1_reg[12]_in
11- 0
--1 0
.names [8521] [8150] [12505] \u4_u1_csr1_reg[1]_in
11- 0
--1 0
.names [8152] [8151] [12804] \u4_u1_csr1_reg[2]_in
11- 0
--1 0
.names [8464] [8153] [12849] \u4_u1_csr1_reg[3]_in
11- 0
--1 0
.names [8154] [8035] [12505] \u4_u1_csr1_reg[4]_in
11- 0
--1 0
.names [8522] [8155] [12505] \u4_u1_csr1_reg[5]_in
11- 0
--1 0
.names [8524] [8029] [12849] \u4_u1_csr1_reg[6]_in
11- 0
--1 0
.names [8526] [8156] [12505] \u4_u1_csr1_reg[9]_in
11- 0
--1 0
.names [3686] [3464] [12473] [8565] [7070]
0000 0
.names [9152] [7720] [7071]
11 0
.names [8163] [8534] [12849] u4_u1_ots_stop_reg_in
11- 0
--1 0
.names [12158] [8164] [8535] \u4_u2_buf0_orig_reg[0]_in
111 0
.names [12158] [8166] [8536] \u4_u2_buf0_orig_reg[10]_in
111 0
.names [12197] [8167] [8439] \u4_u2_buf0_orig_reg[11]_in
111 0
.names [12339] [8168] [8537] \u4_u2_buf0_orig_reg[12]_in
111 0
.names [12197] [8169] [8538] \u4_u2_buf0_orig_reg[13]_in
111 0
.names [12244] [8170] [8539] \u4_u2_buf0_orig_reg[14]_in
111 0
.names [12244] [8171] [8472] \u4_u2_buf0_orig_reg[15]_in
111 0
.names [12197] [8172] [8471] \u4_u2_buf0_orig_reg[16]_in
111 0
.names [12244] [8173] [8465] \u4_u2_buf0_orig_reg[17]_in
111 0
.names [12244] [8174] [8532] \u4_u2_buf0_orig_reg[18]_in
111 0
.names [12244] [8175] [8541] \u4_u2_buf0_orig_reg[19]_in
111 0
.names [12244] [8176] [8542] \u4_u2_buf0_orig_reg[1]_in
111 0
.names [12387] [8078] [8511] \u4_u2_buf0_orig_reg[20]_in
111 0
.names [12387] [8177] [8438] \u4_u2_buf0_orig_reg[21]_in
111 0
.names [13162] [8028] [8531] \u4_u2_buf0_orig_reg[22]_in
111 0
.names [13162] [8178] [8529] \u4_u2_buf0_orig_reg[23]_in
111 0
.names [12491] [8111] [8543] \u4_u2_buf0_orig_reg[24]_in
111 0
.names [12491] [8179] [8457] \u4_u2_buf0_orig_reg[25]_in
111 0
.names [12491] [8196] [8486] \u4_u2_buf0_orig_reg[26]_in
111 0
.names [12158] [8180] [8436] \u4_u2_buf0_orig_reg[27]_in
111 0
.names [12491] [8195] [8557] \u4_u2_buf0_orig_reg[28]_in
111 0
.names phy_rst_pad_o [8182] [8544] \u4_u2_buf0_orig_reg[29]_in
111 0
.names [12158] [8108] [8545] \u4_u2_buf0_orig_reg[2]_in
111 0
.names [12158] [8077] [8428] \u4_u2_buf0_orig_reg[30]_in
111 0
.names [12158] [8183] [8546] \u4_u2_buf0_orig_reg[31]_in
111 0
.names [12197] [8184] [8556] \u4_u2_buf0_orig_reg[3]_in
111 0
.names [12197] [8185] [8552] \u4_u2_buf0_orig_reg[4]_in
111 0
.names [13165] [8186] [8547] \u4_u2_buf0_orig_reg[5]_in
111 0
.names [13165] [8031] [8548] \u4_u2_buf0_orig_reg[6]_in
111 0
.names [12252] [8159] [8555] \u4_u2_buf0_orig_reg[7]_in
111 0
.names [12252] [8197] [8553] \u4_u2_buf0_orig_reg[8]_in
111 0
.names [13165] [8187] [8549] \u4_u2_buf0_orig_reg[9]_in
111 0
.names [8394] [8112] [12849] \u4_u2_csr0_reg[10]_in
11- 0
--1 0
.names [8003] [8106] [12849] \u4_u2_csr0_reg[11]_in
11- 0
--1 0
.names [8373] [8081] [12849] \u4_u2_csr0_reg[12]_in
11- 0
--1 0
.names [8372] [8080] [12849] \u4_u2_csr0_reg[1]_in
11- 0
--1 0
.names [7963] [8032] [12245] \u4_u2_csr0_reg[4]_in
11- 0
--1 0
.names [8407] [8033] [12849] \u4_u2_csr0_reg[5]_in
11- 0
--1 0
.names [8004] [8030] [12849] \u4_u2_csr0_reg[7]_in
11- 0
--1 0
.names [8334] [8191] [12505] \u4_u2_csr0_reg[8]_in
11- 0
--1 0
.names [8005] [8013] [12505] \u4_u2_csr1_reg[10]_in
11- 0
--1 0
.names [8012] [8331] [12505] \u4_u2_csr1_reg[11]_in
11- 0
--1 0
.names [8193] [8408] [12849] \u4_u2_csr1_reg[12]_in
11- 0
--1 0
.names [8409] [8158] [12849] \u4_u2_csr1_reg[1]_in
11- 0
--1 0
.names [8410] [8010] [12849] \u4_u2_csr1_reg[2]_in
11- 0
--1 0
.names [8405] [8109] [12245] \u4_u2_csr1_reg[3]_in
11- 0
--1 0
.names [8411] [8034] [12505] \u4_u2_csr1_reg[4]_in
11- 0
--1 0
.names [8006] [8136] [12849] \u4_u2_csr1_reg[5]_in
11- 0
--1 0
.names [8412] [8094] [12505] \u4_u2_csr1_reg[6]_in
11- 0
--1 0
.names [8404] [8194] [12849] \u4_u2_csr1_reg[9]_in
11- 0
--1 0
.names [3879] [3787] [12470] [8567] [7123]
0000 0
.names [8199] [9337] [8259] u1_u3_out_to_small_r_reg_in
11- 0
--1 0
.names [10944] [8238] [7937] [7125]
11- 0
--1 0
.names [9429] [12259] [7600] \u4_u0_csr1_reg[8]_in
00- 1
--0 1
.names [9445] [12259] [7592] \u4_u2_csr1_reg[8]_in
00- 1
--0 1
.names [12259] [9426] [7717] \u4_u3_csr1_reg[8]_in
00- 1
--0 1
.names [9430] [12259] [7599] \u4_u1_csr1_reg[8]_in
00- 1
--0 1
.names \u1_u2_state_reg[7] [7130]
1 1
.names [8218] [8631] [8827] [8652] [7131]
11-- 0
--11 0
.names [7942] [3282] [9065] [7132]
00- 1
--0 1
.names [7941] [3308] [8693] [7133]
00- 1
--0 1
.names [8203] [3881] [8568] [9602] [7134]
11-- 0
--11 0
.names [7716] [12849] \u1_u2_state_reg[6]_in
00 1
.names \u4_dout_reg[10] [7136]
1 1
.names \u4_dout_reg[11] [7137]
1 1
.names \u4_dout_reg[9] [7138]
1 1
.names [7723] [13363] [7139]
00 1
.names [9271] [9004] [9005] [8586] \u4_dout_reg[8]_in
0000 0
.names [8568] [4091] [7141]
00 1
.names [8568] [4092] [7142]
00 1
.names [14329] [2871] [7143]
00 1
.names [7722] [13289] [7144]
00 1
.names [8914] [7866] [5761] [7145]
11- 0
--1 0
.names [7736] [10126] [4791] [10491] [7146]
1111 0
.names \u4_u2_iena_reg[1] [7147]
0 1
.names \u4_u2_iena_reg[3] [7148]
0 1
.names \u4_u2_iena_reg[5] [7149]
0 1
.names \u4_u2_ienb_reg[0] [7150]
0 1
.names \u4_u2_ienb_reg[1] [7151]
0 1
.names \u4_u2_ienb_reg[4] [7152]
0 1
.names \u4_u2_ienb_reg[3] [7153]
0 1
.names \u4_u3_iena_reg[0] [7154]
0 1
.names \u4_u3_iena_reg[2] [7155]
0 1
.names \u4_u0_iena_reg[1] [7156]
0 1
.names \u4_u0_iena_reg[2] [7157]
0 1
.names \u4_u0_iena_reg[3] [7158]
0 1
.names \u4_u0_iena_reg[5] [7159]
0 1
.names \u4_u0_ienb_reg[1] [7160]
0 1
.names \u4_u0_ienb_reg[4] [7161]
0 1
.names \u4_u0_ienb_reg[3] [7162]
0 1
.names \u4_u1_iena_reg[2] [7163]
0 1
.names \u4_u1_ienb_reg[4] [7164]
0 1
.names [8209] sram_data_i[14] wb_addr_i[17] \u5_wb_data_o_reg[14]_in
01- 1
1-1 1
.names [2038] [2174] [8202] [7166]
01- 1
1-1 1
.names \u4_dout_reg[12] [7167]
1 1
.names [4926] [13977] [8202] [7168]
01- 1
1-1 1
.names [7826] [12501] [7169]
11 0
.names [7827] [12440] [7170]
11 0
.names [7831] [12618] [7171]
11 0
.names [4765] [13844] [8202] [7172]
01- 1
1-1 1
.names [14636] [2340] [7754] [7173]
11- 0
--1 0
.names [14636] [2341] [7755] [7174]
11- 0
--1 0
.names [7832] [12673] [7175]
11 0
.names [8208] [7604] [7176]
11 0
.names \u4_u0_ienb_reg[5] [7177]
0 1
.names [7436] [7178]
0 1
.names \u4_u1_ienb_reg[0] [7179]
0 1
.names [7875] [3711] [8162] [7180]
11- 0
--1 0
.names [7845] [2474] [7181]
00 0
.names [8600] [13796] [7182]
00 0
.names [8600] [2876] [7183]
00 0
.names [8224] [2875] [7184]
00 0
.names [7846] [14205] [7185]
11 0
.names [7846] [13568] [7186]
11 0
.names [7848] [2870] [7187]
11 0
.names [7442] [7188]
0 1
.names [7848] [14174] [7189]
11 0
.names [7848] [14174] [7190]
00 1
.names [8600] [13796] [7191]
11 0
.names [14422] [2475] [7192]
00 0
.names [7846] [2475] [7193]
11 1
.names [7447] [7194]
0 1
.names [14276] [13953] [7195]
00 0
.names [14276] [13953] [7196]
11 0
.names [8224] [13811] [7197]
00 1
.names \u4_u0_ienb_reg[2] [7198]
0 1
.names [7786] u1_u0_token_valid_r1_reg_in [7199]
00 1
.names \u4_u0_iena_reg[4] [7200]
0 1
.names [7778] [9275] [7201]
00 1
.names \u4_u0_ienb_reg[0] [7202]
0 1
.names \u4_u3_dma_out_left_reg[11] [7203]
0 1
.names \u4_u2_dma_out_left_reg[11] [7204]
0 1
.names \u4_u2_iena_reg[0] [7205]
0 1
.names \u5_state_reg[3] [7206]
1 1
.names [7470] [7207]
0 1
.names [7471] [7208]
0 1
.names [8236] [6290] [7209]
11 0
.names [8236] [6538] [7210]
11 0
.names [8236] [14244] [7211]
11 0
.names [8236] [13986] [7212]
11 0
.names [8236] [13578] [7213]
11 0
.names [8236] [5504] [7214]
11 0
.names [8236] [5503] [7215]
11 0
.names [8236] [14010] [7216]
11 0
.names [8236] [13686] [7217]
11 0
.names [8236] [13607] [7218]
11 0
.names [8236] [14267] [7219]
11 0
.names [8236] [14240] [7220]
11 0
.names [8236] [6485] [7221]
11 0
.names [8236] [13833] [7222]
11 0
.names [8236] [13587] [7223]
11 0
.names [8236] [13922] [7224]
11 0
.names [8236] [13503] [7225]
11 0
.names [8236] [13688] [7226]
11 0
.names [8236] [13730] [7227]
11 0
.names [8236] [13782] [7228]
11 0
.names [8236] [14159] [7229]
11 0
.names [8236] [13952] [7230]
11 0
.names [8236] [13818] [7231]
11 0
.names [8236] [13789] [7232]
11 0
.names [8236] [13836] [7233]
11 0
.names [8236] [13609] [7234]
11 0
.names [8236] [13856] [7235]
11 0
.names [8236] [13758] [7236]
11 0
.names [8236] [14011] [7237]
11 0
.names [8236] [14030] [7238]
11 0
.names [8236] [14250] [7239]
11 0
.names [8236] [14162] [7240]
11 0
.names [8236] [14201] [7241]
11 0
.names [8236] [13843] [7242]
11 0
.names [8236] [13750] [7243]
11 0
.names [8236] [14190] [7244]
11 0
.names [8236] [14207] [7245]
11 0
.names [8236] [13994] [7246]
11 0
.names [8236] [13841] [7247]
11 0
.names [8236] [13931] [7248]
11 0
.names [7581] [10849] [7249]
11 0
.names [8236] [13883] [7250]
11 0
.names [8236] [5604] [7251]
11 0
.names [8236] [13535] [7252]
11 0
.names [8236] [13959] [7253]
11 0
.names [8236] [14027] [7254]
11 0
.names [8236] [13996] [7255]
11 0
.names [8236] [13560] [7256]
11 0
.names [8236] [13528] [7257]
11 0
.names \u4_u1_ienb_reg[1] [7258]
0 1
.names [7563] [12794] \u1_u0_pid_reg[0]_in
00 1
.names [7562] [12794] \u1_u0_pid_reg[1]_in
00 1
.names [7564] [12794] \u1_u0_pid_reg[2]_in
00 1
.names [7565] [12794] \u1_u0_pid_reg[3]_in
00 1
.names [7583] [10849] [7263]
11 0
.names [5502] [7860] [7264]
11 0
.names [7557] [5604] [7265]
11 0
.names [7584] [10849] [7266]
11 0
.names [7560] [2178] [7267]
11 0
.names [7859] [2177] [7268]
11 0
.names [4819] [14508] [7764] [7269]
11- 0
--1 0
.names [7566] phy_rst_pad_o \u1_u0_pid_reg[4]_in
11 0
.names [7567] phy_rst_pad_o \u1_u0_pid_reg[5]_in
11 0
.names [7568] phy_rst_pad_o \u1_u0_pid_reg[6]_in
11 0
.names [7569] phy_rst_pad_o \u1_u0_pid_reg[7]_in
11 0
.names [9313] [7849] u1_u0_token_valid_str1_reg_in
00 0
.names [5504] [7557] [7275]
11 0
.names [7860] [5503] [7276]
11 0
.names \u4_u2_ienb_reg[5] [7277]
0 1
.names \u4_u0_iena_reg[0] [7278]
0 1
.names [7560] [2266] [7279]
11 0
.names [7859] [2136] [7280]
11 0
.names [9665] [9407] [7582] [7281]
00- 1
--0 1
.names [7872] [9857] [8639] [7282]
00- 1
--0 1
.names [8639] [7850] [7283]
11 1
.names [8247] [5766] [7855] [7284]
11- 0
--1 0
.names \u4_u2_ienb_reg[2] [7285]
0 1
.names \u4_u2_iena_reg[2] [7286]
0 1
.names [9673] [9408] [7587] [7287]
00- 1
--0 1
.names [9674] [9409] [7589] [7288]
00- 1
--0 1
.names [8216] [8610] [12383] [9032] [7289]
00-- 1
--00 1
.names [9678] [9410] [7591] [7290]
00- 1
--0 1
.names \u4_u2_iena_reg[4] [7291]
0 1
.names [7541] [7292]
0 1
.names [11159] [10455] [7576] [7293]
11- 0
--1 0
.names [10857] [10701] [7577] [7294]
11- 0
--1 0
.names [10861] [10456] [7578] [7295]
11- 0
--1 0
.names [10853] [10459] [7579] [7296]
11- 0
--1 0
.names \u4_u1_ienb_reg[2] [7297]
0 1
.names [7540] [7298]
0 1
.names u1_u2_rx_data_done_r2_reg [7299]
1 1
.names u1_u2_wr_done_r_reg u1_u2_wr_done_reg_in
1 1
.names \u4_u1_ienb_reg[3] [7301]
0 1
.names \u4_u1_ienb_reg[5] [7302]
0 1
.names [3932] [7885] [7303]
01 1
10 1
.names [3313] [7887] [7304]
01 1
10 1
.names [3468] [7888] [7305]
01 1
10 1
.names [3671] [7886] [7306]
01 1
10 1
.names [7546] [7307]
0 1
.names [7550] [7308]
0 1
.names [7551] [7309]
0 1
.names \u4_u2_csr1_reg[7] [7310]
0 1
.names [7858] [7311]
0 1
.names u1_u2_sizd_is_zero_reg_in u1_u2_wr_done_r_reg_in \
 u1_u2_idma_done_reg_in
00 0
.names [7554] [7313]
0 1
.names [7866] [12812] [7314]
11 1
.names [7560] [7315]
0 1
.names [8266] [12099] [8636] [7316]
00- 1
--0 1
.names [7844] [7317]
0 1
.names [10889] [12969] [8734] [9885] [7318]
1111 0
.names [10836] [13243] [8749] [9592] [7319]
1111 0
.names [11078] [11809] [11502] [8913] [7320]
1111 0
.names [7891] [8297] [13413] [7321]
111 0
.names [7907] [11794] [11492] [10462] [7322]
1111 0
.names [7880] [13649] [7323]
11 0
.names [7915] [12842] \u4_inta_msk_reg[0]_in
00 1
.names [7916] [12842] \u4_inta_msk_reg[1]_in
00 1
.names [7917] [13296] \u4_inta_msk_reg[2]_in
00 1
.names [7918] [12245] \u4_inta_msk_reg[3]_in
00 1
.names [7919] [12842] \u4_inta_msk_reg[4]_in
00 1
.names [7920] [12842] \u4_inta_msk_reg[5]_in
00 1
.names [7921] [12842] \u4_inta_msk_reg[6]_in
00 1
.names [7922] [12245] \u4_inta_msk_reg[7]_in
00 1
.names [7923] [12842] \u4_inta_msk_reg[8]_in
00 1
.names [7924] [12842] \u4_intb_msk_reg[0]_in
00 1
.names [7925] [12245] \u4_intb_msk_reg[1]_in
00 1
.names [7926] [13296] \u4_intb_msk_reg[2]_in
00 1
.names [7927] [12245] \u4_intb_msk_reg[3]_in
00 1
.names [7928] [13296] \u4_intb_msk_reg[4]_in
00 1
.names [7929] [13296] \u4_intb_msk_reg[5]_in
00 1
.names [7930] [13296] \u4_intb_msk_reg[6]_in
00 1
.names [7931] [12842] \u4_intb_msk_reg[7]_in
00 1
.names [7932] [13296] \u4_intb_msk_reg[8]_in
00 1
.names [9993] [8582] [8896] [8997] \u4_dout_reg[21]_in
1111 0
.names [9735] [8589] [8872] [9001] \u4_dout_reg[6]_in
1111 0
.names [7881] [14001] [7344]
11 0
.names [7881] [13264] [7345]
11 0
.names [7880] [13372] [7346]
11 0
.names [7882] [13926] [7347]
11 0
.names [7882] [13440] [7348]
11 0
.names [9999] [8579] [8866] [8988] \u4_dout_reg[20]_in
1111 0
.names [8291] [3938] [8719] [3940] [7350]
11-- 0
--11 0
.names [8692] [12423] [7896] \u4_u0_dma_out_left_reg[11]_in
00- 1
--0 1
.names [12088] [10297] [7892] [7352]
11- 0
--1 0
.names [12079] [10296] [7895] [7353]
11- 0
--1 0
.names [12165] [10295] [7901] [7354]
11- 0
--1 0
.names [11876] [10298] [7905] [7355]
11- 0
--1 0
.names [7890] [9679] [7356]
11 1
.names [7894] [9666] [7357]
11 1
.names [7898] [9670] [7358]
11 1
.names [7903] [9440] [7359]
11 1
.names [12337] [8310] \u4_u1_dma_out_left_reg[11]_in
01 1
10 1
.names [8206] [13372] [7361]
11 0
.names [8618] [14119] [8124] \u4_u3_int_stat_reg[6]_in
11- 0
--1 0
.names [9772] [8942] [8867] [9012] \u4_dout_reg[25]_in
1111 0
.names [9775] [8611] [8863] [9008] \u4_dout_reg[16]_in
1111 0
.names [7899] [3310] [7365]
11 0
.names [8292] [7948] [7366]
11 0
.names [7603] [7367]
0 1
.names [8469] [9086] [8861] [7368]
11- 0
--1 0
.names [7899] [7944] [7369]
11 0
.names [7824] [7370]
0 1
.names [12197] [8330] [8437] \u4_u3_buf0_orig_reg[7]_in
111 0
.names [12197] [8335] [8455] \u4_u3_buf0_orig_reg[10]_in
111 0
.names [12339] [8402] [8421] \u4_u3_buf0_orig_reg[11]_in
111 0
.names [13165] [8397] [8435] \u4_u3_buf0_orig_reg[17]_in
111 0
.names [12158] [8414] [8426] \u4_u3_buf0_orig_reg[18]_in
111 0
.names [12067] [8415] [8550] \u4_u3_buf0_orig_reg[19]_in
111 0
.names [12067] [8327] [8528] \u4_u3_buf0_orig_reg[1]_in
111 0
.names [13165] [8328] [8420] \u4_u3_buf0_orig_reg[20]_in
111 0
.names [8306] [3481] [9126] [3479] [7379]
11-- 0
--11 0
.names [12244] [8400] [8429] \u4_u3_buf0_orig_reg[27]_in
111 0
.names [12442] [8329] [8431] \u4_u3_buf0_orig_reg[2]_in
111 0
.names [12244] [8401] [8433] \u4_u3_buf0_orig_reg[4]_in
111 0
.names [12244] [8325] [8456] \u4_u3_buf0_orig_reg[6]_in
111 0
.names [8461] [8779] [12842] \u4_u3_csr0_reg[3]_in
11- 0
--1 0
.names [12158] [8326] [8422] \u4_u3_buf0_orig_reg[13]_in
111 0
.names [7936] [12628] [7386]
11 0
.names [8516] [8797] [12842] \u4_u1_csr0_reg[3]_in
11- 0
--1 0
.names [7878] [3464] [7388]
11 0
.names [7935] [13286] [7389]
11 0
.names [9147] [7938] [7390]
11 0
.names [9151] [8211] [7391]
11 0
.names [8406] [8801] [12842] \u4_u2_csr0_reg[3]_in
11- 0
--1 0
.names [9773] [8943] [8897] [9019] \u4_dout_reg[28]_in
1111 0
.names [7870] [3787] [7394]
11 0
.names [9669] [8846] [8900] [8998] \u4_dout_reg[4]_in
1111 0
.names [3311] [9852] [8568] [7396]
01- 1
1-1 1
.names [8533] [12416] [9197] [8978] [7397]
11-- 0
--11 0
.names [8827] [8269] [9516] [9218] [7398]
11-- 0
--11 0
.names [9770] [8613] [8894] [8986] \u4_dout_reg[18]_in
1111 0
.names [4842] [14508] [8201] [7400]
11- 0
--1 0
.names [7692] [7401]
0 1
.names [4069] [8571] [7402]
01 1
10 1
.names [3312] [8570] [7403]
01 1
10 1
.names [3467] [8572] [7404]
01 1
10 1
.names [3687] [8573] [7405]
01 1
10 1
.names [7705] [7406]
0 1
.names [8951] [8576] [12849] u0_u0_idle_long_reg_in
11- 0
--1 0
.names [7942] [3790] [7408]
11 0
.names [14421] [4799] [7409]
00 1
.names [14450] [4802] [7410]
00 1
.names [7945] phy_rst_pad_o [7411]
11 0
.names [14450] [2857] [7412]
00 1
.names [7941] [3462] [7413]
11 0
.names [7946] phy_rst_pad_o [7414]
11 0
.names [10097] [9565] [9140] [9463] [7415]
1111 0
.names [9526] [8591] [7950] [7416]
11- 0
--1 0
.names [7947] [13417] [7417]
00 1
.names [7943] phy_rst_pad_o [7418]
11 0
.names [9184] [8621] [8592] [7419]
111 0
.names [8914] [8247] [6013] [7420]
11- 0
--1 0
.names [9734] [8901] [8871] [8999] \u4_dout_reg[5]_in
1111 0
.names [9777] [8939] [8895] [8987] \u4_dout_reg[19]_in
1111 0
.names [8605] [8965] [8588] [7423]
00- 1
--0 1
.names [8207] [13264] [7424]
11 0
.names [8208] [13364] [7425]
11 0
.names [8220] [8282] [12911] [7426]
111 0
.names \u4_dout_reg[13] [7427]
1 1
.names \u4_dout_reg[15] [7428]
1 1
.names [9106] [4766] [8037] [7429]
00- 1
--0 1
.names [9106] [4767] [8040] [7430]
00- 1
--0 1
.names [8210] [13440] [7431]
11 0
.names [14634] [8638] [7432]
00 1
.names [8207] [7881] [7433]
11 0
.names [8206] [7880] [7434]
11 0
.names [8210] [7882] [7435]
11 0
.names [7735] [7436]
0 1
.names [8281] [3504] [8487] [7437]
11- 0
--1 0
.names [8225] [4798] [7438]
00 0
.names [8222] [14790] [7439]
11 0
.names [8602] [13568] [7440]
11 0
.names [8601] [2874] [7441]
00 0
.names [8603] [14264] [7442]
00 1
.names [8603] [14264] [7443]
11 0
.names [7744] [7444]
0 1
.names [8224] [13811] [7445]
11 0
.names [8602] [2503] [7446]
11 1
.names [8601] [13919] [7447]
00 1
.names [14270] [13667] [7448]
00 0
.names [14270] [13667] [7449]
11 0
.names [14792] [4796] [7450]
00 1
.names [8219] [9146] suspend_clr_wr_reg_in
11 0
.names [8202] [2135] [7452]
11 0
.names [8216] [8230] [7453]
00 1
.names [8602] [12172] [7454]
11 0
.names [8608] [8619] [8609] [7455]
111 0
.names [3461] [8244] [11727] [7456]
01- 1
1-1 1
.names [10971] [8263] \u4_u2_dma_out_left_reg[8]_in
01 1
10 1
.names [12302] [8277] [7458]
01 1
10 1
.names [12406] [8264] \u4_u3_dma_out_left_reg[8]_in
01 1
10 1
.names [12304] [8278] [7460]
01 1
10 1
.names [11290] [8271] \u4_u0_dma_out_left_reg[8]_in
01 1
10 1
.names [12285] [8279] [7462]
01 1
10 1
.names [11999] [8274] \u4_u1_dma_out_left_reg[8]_in
01 1
10 1
.names [12284] [8280] [7464]
01 1
10 1
.names [8226] [14529] [7465]
11 1
.names [9186] [11801] [13257] [9229] [7466]
1111 0
.names [10828] [14635] [7467]
11 0
.names [10833] [14642] [10990] [8964] [7468]
00-- 1
--00 1
.names [7765] [7469]
0 1
.names u1_u3_tx_data_to_reg [7470]
0 1
.names u1_u3_rx_ack_to_reg [7471]
1 1
.names [8241] [2266] [7472]
11 0
.names [2266] [7861] [7473]
11 0
.names [2177] [8240] [7474]
11 0
.names [2136] [8240] [7475]
11 0
.names [7862] [2136] [7476]
11 0
.names [2178] [7861] [7477]
11 0
.names [7862] [2177] [7478]
11 0
.names [8241] [2178] [7479]
11 0
.names [7876] [12402] [7480]
00 1
.names [7780] [7481]
0 1
.names [7780] [7482]
0 1
.names u4_match_r1_reg_in [7483]
0 1
.names [2991] [13386] [8238] [7484]
00- 1
--0 1
.names [7789] [7485]
0 1
.names [11011] [9835] [7876] [7486]
11- 0
--1 0
.names [9029] [6269] [8634] [14009] [7487]
11-- 0
--11 0
.names [9029] [4856] [8634] [5149] [7488]
11-- 0
--11 0
.names [9029] [4886] [8634] [5185] [7489]
11-- 0
--11 0
.names [9029] [4855] [8634] [5174] [7490]
11-- 0
--11 0
.names [9030] [6593] [8634] [6690] [7491]
11-- 0
--11 0
.names [11014] [9578] [7874] [7492]
11- 0
--1 0
.names [9029] [14198] [8634] [13553] [7493]
11-- 0
--11 0
.names [9029] [14093] [8634] [14196] [7494]
11-- 0
--11 0
.names [9029] [13713] [8634] [14083] [7495]
11-- 0
--11 0
.names [9029] [14143] [8634] [14184] [7496]
11-- 0
--11 0
.names [9029] [6524] [8634] [13946] [7497]
11-- 0
--11 0
.names [9029] [13589] [8634] [13958] [7498]
11-- 0
--11 0
.names [9030] [13527] [8634] [13709] [7499]
11-- 0
--11 0
.names [9029] [13678] [8634] [13545] [7500]
11-- 0
--11 0
.names [9029] [14112] [8634] [13641] [7501]
11-- 0
--11 0
.names [9030] [13831] [8634] [13539] [7502]
11-- 0
--11 0
.names [9029] [13951] [8634] [13722] [7503]
11-- 0
--11 0
.names [9029] [13566] [8634] [13580] [7504]
11-- 0
--11 0
.names [9029] [6000] [8634] [13610] [7505]
11-- 0
--11 0
.names [9029] [14181] [8634] [13668] [7506]
11-- 0
--11 0
.names [9029] [14235] [8634] [13961] [7507]
11-- 0
--11 0
.names [9029] [13725] [8634] [14202] [7508]
11-- 0
--11 0
.names [9029] [13885] [8634] [13737] [7509]
11-- 0
--11 0
.names [9030] [6561] [8634] [6166] [7510]
11-- 0
--11 0
.names [9030] [6266] [8634] [6200] [7511]
11-- 0
--11 0
.names [9029] [14014] [8634] [13622] [7512]
11-- 0
--11 0
.names [9029] [14170] [8634] [13596] [7513]
11-- 0
--11 0
.names [9029] [13562] [8634] [13543] [7514]
11-- 0
--11 0
.names [9030] [14138] [8634] [13590] [7515]
11-- 0
--11 0
.names [9029] [14022] [8634] [13839] [7516]
11-- 0
--11 0
.names [9029] [13538] [8634] [13840] [7517]
11-- 0
--11 0
.names [9030] [14114] [8634] [13498] [7518]
11-- 0
--11 0
.names [9030] [14209] [8634] [14248] [7519]
11-- 0
--11 0
.names [9029] [13524] [8634] [14148] [7520]
11-- 0
--11 0
.names [9029] [13879] [8634] [13948] [7521]
11-- 0
--11 0
.names [9029] [14132] [8634] [13976] [7522]
11-- 0
--11 0
.names [9029] [13929] [8634] [13652] [7523]
11-- 0
--11 0
.names [9029] [13965] [8634] [14222] [7524]
11-- 0
--11 0
.names [9029] [14175] [8634] [13739] [7525]
11-- 0
--11 0
.names [9029] [13868] [8634] [13784] [7526]
11-- 0
--11 0
.names [9029] [13582] [8634] [14097] [7527]
11-- 0
--11 0
.names [9030] [6264] [8634] [6272] [7528]
11-- 0
--11 0
.names [9595] [9313] [8232] [7529]
11- 0
--1 0
.names [6696] [13166] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[0]_in
01- 1
1-1 1
.names [6716] [12846] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[1]_in
01- 1
1-1 1
.names [6718] [12783] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[2]_in
01- 1
1-1 1
.names [6736] [12870] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[3]_in
01- 1
1-1 1
.names [6737] [12651] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[4]_in
01- 1
1-1 1
.names [6738] [12816] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[5]_in
01- 1
1-1 1
.names [6604] [12916] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[6]_in
01- 1
1-1 1
.names [6739] [13192] u1_u0_token_valid_r1_reg_in \u1_u0_token1_reg[7]_in
01- 1
1-1 1
.names [8200] [10620] [10279] [9594] [7538]
1111 0
.names [9774] [8963] [8879] [8982] \u4_dout_reg[26]_in
1111 0
.names [7845] [7540]
0 1
.names [8633] [5766] [8231] [7541]
11- 0
--1 0
.names [12383] [7868] [7542]
11 0
.names [9733] [8580] [8882] [8991] \u4_dout_reg[24]_in
1111 0
.names [8229] [7544]
0 1
.names [7851] [7545]
0 1
.names [7866] [9611] [7546]
11 1
.names [9778] [8612] [8864] [8985] \u4_dout_reg[17]_in
1111 0
.names [7866] [6023] [7548]
11 0
.names [7854] [7549]
0 1
.names [7866] [13370] [7550]
11 1
.names [8233] [7551]
0 1
.names [7855] [7552]
0 1
.names [13267] u0_u0_ls_se0_r_reg_in [8638] [7553]
00- 1
--0 1
.names [7866] [12838] [7554]
11 1
.names [7859] [7555]
0 1
.names [10468] [7866] [7556]
11 0
.names [7862] [7557]
0 1
.names [10469] [8247] [7558]
11 0
.names [7863] [7559]
0 1
.names [8247] [12838] [7560]
11 1
.names [12798] u1_u2_rx_data_done_r_reg_in [8258] [7561]
11- 0
--1 0
.names [9031] [13496] [8249] [7562]
11- 0
--1 0
.names [9031] [13302] [8248] [7563]
11- 0
--1 0
.names [9031] [6385] [8250] [7564]
11- 0
--1 0
.names [9031] [6470] [8251] [7565]
11- 0
--1 0
.names [9031] [6386] [8252] [7566]
11- 0
--1 0
.names [9031] [6387] [8253] [7567]
11- 0
--1 0
.names [9031] [6093] [8254] [7568]
11- 0
--1 0
.names [9031] [6170] [8255] [7569]
11- 0
--1 0
.names [8657] [12099] [8637] [7570]
00- 1
--0 1
.names u1_u2_rx_data_done_r_reg u1_u2_wr_done_r_reg_in
1 1
.names \u4_utmi_vend_ctrl_r_reg[2] [7572]
0 1
.names [8652] [8269] [7573]
11 0
.names [10447] [9633] [8289] [7574]
00- 1
--0 1
.names [10446] [9634] [8290] [7575]
00- 1
--0 1
.names [8922] [12014] [11852] [7576]
00- 1
--0 1
.names [8662] [12472] [11846] [7577]
00- 1
--0 1
.names [8918] [12307] [11867] [7578]
00- 1
--0 1
.names [8663] [12328] [11869] [7579]
00- 1
--0 1
.names [11485] [8684] [10342] [7580]
111 0
.names [8294] [11795] [11508] [11092] [7581]
1111 0
.names [12441] [8672] [9616] [9060] [7582]
1111 0
.names [8295] [12094] [11500] [11091] [7583]
1111 0
.names [8296] [11493] [11494] [11094] [7584]
1111 0
.names [11629] [8685] [10345] [7585]
111 0
.names [11599] [9363] [8562] [7586]
11- 0
--1 0
.names [12375] [8651] [9618] [9057] [7587]
1111 0
.names [11619] [8686] [10348] [7588]
111 0
.names [12371] [8699] [9621] [9062] [7589]
1111 0
.names [11638] [8687] [10005] [7590]
111 0
.names [12430] [8671] [9623] [9064] [7591]
1111 0
.names [8527] [13091] [13609] [7592]
111 0
.names [9367] [8299] [7593]
00 0
.names [9368] [8298] [7594]
00 0
.names [9369] [8300] [7595]
00 0
.names [9370] [8301] [7596]
00 0
.names [12347] [8690] \u4_u3_dma_out_left_reg[11]_in
01 1
10 1
.names [12478] [8694] \u4_u2_dma_out_left_reg[11]_in
01 1
10 1
.names [8525] [13098] [13668] [7599]
111 0
.names [8473] [13149] [14181] [7600]
111 0
.names [8292] [3787] [7601]
11 0
.names [8291] [3940] [7602]
11 0
.names [8291] [8719] [7603]
11 0
.names \u4_u1_dma_out_left_reg[7] [7604]
1 1
.names [10864] [9671] [8307] [7605]
00- 1
--0 1
.names [10797] [9677] [8311] [7606]
00- 1
--0 1
.names [8761] [8762] [12505] \u4_u2_iena_reg[0]_in
11- 0
--1 0
.names [8798] [8763] [12505] \u4_u2_iena_reg[1]_in
11- 0
--1 0
.names [8766] [8765] [12732] \u4_u2_iena_reg[2]_in
11- 0
--1 0
.names [8767] [8802] [12245] \u4_u2_iena_reg[3]_in
11- 0
--1 0
.names [8768] [8796] [12732] \u4_u2_iena_reg[4]_in
11- 0
--1 0
.names [8793] [8769] [12505] \u4_u2_iena_reg[5]_in
11- 0
--1 0
.names [8770] [8789] [12849] \u4_u2_ienb_reg[0]_in
11- 0
--1 0
.names [8782] [8781] [12732] \u4_u2_ienb_reg[1]_in
11- 0
--1 0
.names [8771] [8843] [12732] \u4_u2_ienb_reg[2]_in
11- 0
--1 0
.names [8804] [8772] [12245] \u4_u2_ienb_reg[3]_in
11- 0
--1 0
.names [8773] [8760] [12505] \u4_u2_ienb_reg[4]_in
11- 0
--1 0
.names [8774] [8784] [12732] \u4_u2_ienb_reg[5]_in
11- 0
--1 0
.names [9055] [3693] [8858] [3690] [7619]
11-- 0
--11 0
.names [8691] [3316] [8856] [3315] [7620]
11-- 0
--11 0
.names [8262] [3940] [7621]
11 0
.names [8299] [6253] [7622]
00 0
.names [8299] [6196] [7623]
00 1
.names [8725] [8776] [12505] \u4_u3_iena_reg[0]_in
11- 0
--1 0
.names [8759] [8785] [12732] \u4_u3_iena_reg[1]_in
11- 0
--1 0
.names [8726] [8823] [12732] \u4_u3_iena_reg[2]_in
11- 0
--1 0
.names [8727] [8828] [12732] \u4_u3_iena_reg[3]_in
11- 0
--1 0
.names [8748] [8831] [12849] \u4_u3_iena_reg[4]_in
11- 0
--1 0
.names [8732] [8786] [12732] \u4_u3_iena_reg[5]_in
11- 0
--1 0
.names [8733] [8800] [12732] \u4_u3_ienb_reg[0]_in
11- 0
--1 0
.names [8724] [8787] [12849] \u4_u3_ienb_reg[2]_in
11- 0
--1 0
.names [8747] [8788] [12732] \u4_u3_ienb_reg[3]_in
11- 0
--1 0
.names [8728] [8799] [12849] \u4_u3_ienb_reg[1]_in
11- 0
--1 0
.names [8729] [8777] [12732] \u4_u3_ienb_reg[4]_in
11- 0
--1 0
.names [8730] [8825] [12732] \u4_u3_ienb_reg[5]_in
11- 0
--1 0
.names [9208] [10032] [8790] [7636]
111 0
.names [8301] [6287] [7637]
00 1
.names [8284] [3310] [7638]
11 0
.names [8298] [6266] [7639]
00 0
.names [8298] [6567] [7640]
00 1
.names [8811] [8735] [12849] \u4_u0_iena_reg[0]_in
11- 0
--1 0
.names [8812] [8736] [12849] \u4_u0_iena_reg[1]_in
11- 0
--1 0
.names [8813] [8737] [12849] \u4_u0_iena_reg[2]_in
11- 0
--1 0
.names [8814] [8738] [12849] \u4_u0_iena_reg[3]_in
11- 0
--1 0
.names [8815] [8739] [12849] \u4_u0_iena_reg[4]_in
11- 0
--1 0
.names [8816] [8740] [12245] \u4_u0_iena_reg[5]_in
11- 0
--1 0
.names [8817] [8741] [12732] \u4_u0_ienb_reg[0]_in
11- 0
--1 0
.names [8818] [8742] [12732] \u4_u0_ienb_reg[1]_in
11- 0
--1 0
.names [8819] [8743] [12732] \u4_u0_ienb_reg[2]_in
11- 0
--1 0
.names [8808] [8744] [12732] \u4_u0_ienb_reg[3]_in
11- 0
--1 0
.names [8820] [8745] [12732] \u4_u0_ienb_reg[4]_in
11- 0
--1 0
.names [8806] [8746] [12849] \u4_u0_ienb_reg[5]_in
11- 0
--1 0
.names \u4_u1_buf0_orig_m3_reg[11] [7653]
0 1
.names [8308] [2741] [7654]
00 1
.names [8300] [6200] [7655]
00 0
.names [8300] [6275] [7656]
00 1
.names [8750] [8832] [12732] \u4_u1_iena_reg[0]_in
11- 0
--1 0
.names [8751] [8833] [12732] \u4_u1_iena_reg[1]_in
11- 0
--1 0
.names [8752] [8783] [12849] \u4_u1_iena_reg[2]_in
11- 0
--1 0
.names [8753] [8834] [12732] \u4_u1_iena_reg[3]_in
11- 0
--1 0
.names [8754] [8835] [12505] \u4_u1_iena_reg[4]_in
11- 0
--1 0
.names [8722] [8836] [12505] \u4_u1_iena_reg[5]_in
11- 0
--1 0
.names [8755] [8778] [12732] \u4_u1_ienb_reg[0]_in
11- 0
--1 0
.names [8723] [8837] [12732] \u4_u1_ienb_reg[1]_in
11- 0
--1 0
.names [8721] [8838] [12732] \u4_u1_ienb_reg[2]_in
11- 0
--1 0
.names [8756] [8839] [12732] \u4_u1_ienb_reg[3]_in
11- 0
--1 0
.names [8757] [8824] [12849] \u4_u1_ienb_reg[4]_in
11- 0
--1 0
.names [8758] [8840] [12732] \u4_u1_ienb_reg[5]_in
11- 0
--1 0
.names [8606] [8366] [7669]
11 0
.names \u1_u1_state_reg[2] [7670]
1 1
.names [8301] [6009] [7671]
00 0
.names [8597] [8395] [7672]
11 0
.names \u4_utmi_vend_ctrl_r_reg[1] [7673]
0 1
.names [11156] [10716] [8304] [7674]
11- 0
--1 0
.names [11165] [11013] [8305] [7675]
11- 0
--1 0
.names [11180] [10717] [8309] [7676]
11- 0
--1 0
.names [11177] [10355] [8313] [7677]
11- 0
--1 0
.names [13469] u0_u0_ls_se0_r_reg_in [8303] [7678]
11- 0
--1 0
.names [11917] [8780] [12231] [9426] \u4_u3_csr1_reg[7]_in
00-- 1
--00 1
.names [8287] [8398] [7680]
11 0
.names [11880] [8803] [8880] [12231] \u4_u0_csr1_reg[7]_in
00-- 1
--00 1
.names [11907] [8829] [9430] [12231] \u4_u1_csr1_reg[7]_in
00-- 1
--00 1
.names [12274] [8830] [9445] [12231] \u4_u2_csr1_reg[7]_in
00-- 1
--00 1
.names [4289] [8847] [7684]
01 1
10 1
.names [3477] [8848] [7685]
01 1
10 1
.names [3688] [8849] [7686]
01 1
10 1
.names [3883] [8850] [7687]
01 1
10 1
.names [7908] [7688]
0 1
.names [8717] [3283] [9059] [7689]
00- 1
--0 1
.names [7910] [7690]
0 1
.names [8718] [3309] [8314] [7691]
00- 1
--0 1
.names [8306] [9126] [7692]
11 0
.names [3940] [8890] [7693]
01 1
10 1
.names [3310] [8904] [7694]
01 1
10 1
.names [3464] [8906] [7695]
01 1
10 1
.names [3787] [8912] [7696]
01 1
10 1
.names [8807] [10347] [12842] \u1_u2_state_reg[7]_in
11- 0
--1 0
.names [8791] wb_data_i[0] [9087] [6239] [7698]
11-- 0
--11 0
.names [8791] wb_data_i[1] [9087] [6240] [7699]
11-- 0
--11 0
.names [8791] wb_data_i[2] [9087] [6241] [7700]
11-- 0
--11 0
.names [8791] wb_data_i[3] [9087] [6107] [7701]
11-- 0
--11 0
.names [8791] wb_data_i[4] [9087] [6242] [7702]
11-- 0
--11 0
.names [8791] wb_data_i[5] [9087] [6105] [7703]
11-- 0
--11 0
.names [8791] wb_data_i[6] [9087] [6243] [7704]
11-- 0
--11 0
.names u4_int_src_re_reg [7705]
0 1
.names [8577] [2961] [13858] [13327] [7706]
1111 0
.names [8615] [8899] [8992] \u4_dout_reg[31]_in
111 0
.names [8944] [8905] [9013] \u4_dout_reg[30]_in
111 0
.names [8590] [9015] [8903] \u4_dout_reg[29]_in
111 0
.names [8322] [13326] [7710]
00 1
.names [8607] [9007] [8868] \u4_dout_reg[27]_in
111 0
.names [8821] [8261] [7712]
00 1
.names [8416] [8417] \u1_u3_new_size_reg[0]_in
11 0
.names [8914] [8633] [6011] [7714]
11- 0
--1 0
.names [8914] [8970] [6310] [7715]
11- 0
--1 0
.names [8844] [10028] [9957] [7716]
11- 0
--1 0
.names [8453] [13151] [13902] [7717]
111 0
.names \u4_utmi_vend_ctrl_r_reg[0] [7718]
0 1
.names [8523] [10720] [5993] [7719]
111 0
.names [8598] [8666] [13350] [7720]
111 0
.names [8898] [10425] [10067] \u5_state_reg[3]_in
11- 0
--1 0
.names [7944] [7722]
0 1
.names [7948] [7723]
0 1
.names [8577] TermSel_pad_o [7724]
11 0
.names [9145] wb_data_i[6] [7725]
11 0
.names [9047] wb_data_i[2] [7726]
11 0
.names [9047] wb_data_i[4] [7727]
11 0
.names [9047] wb_data_i[16] [7728]
11 0
.names [9047] wb_data_i[17] [7729]
11 0
.names [9047] wb_data_i[18] [7730]
11 0
.names [14636] [2349] [8476] [7731]
11- 0
--1 0
.names [9145] wb_data_i[0] [7732]
11 0
.names [9138] [6012] [7733]
11 0
.names [8664] [3888] [8792] [7734]
11- 0
--1 0
.names [10106] [9846] [9106] [10572] [7735]
11-- 0
--11 0
.names [8604] [9218] [7736]
00 1
.names [8665] [4293] [9095] [7737]
11- 0
--1 0
.names [9145] wb_data_i[2] [7738]
11 0
.names [9145] wb_data_i[9] [7739]
11 0
.names [8599] [4798] [7740]
11 0
.names [8601] [2875] [7741]
00 1
.names [8600] [2857] [7742]
00 0
.names [8603] [2876] [7743]
00 0
.names [8602] [2503] [7744]
00 0
.names [8601] [13919] [7745]
11 0
.names [8599] [4798] [7746]
00 1
.names [8688] [2317] [14636] [7747]
01- 1
1-1 1
.names [8949] [8934] [8645] \u4_dout_reg[10]_in
111 0
.names [8958] [8935] [8983] \u4_dout_reg[11]_in
111 0
.names [10484] [8577] [7750]
11 1
.names [8948] [8933] [9006] \u4_dout_reg[9]_in
111 0
.names [8564] [13561] [7752]
00 1
.names [8564] [14115] [7753]
00 1
.names [14636] [8595] [7754]
00 1
.names [8288] [14636] [7755]
00 1
.names [9048] wb_data_i[2] [7756]
11 0
.names [8575] [13461] [7757]
00 1
.names [8574] [13324] [7758]
00 1
.names [9048] wb_data_i[5] [7759]
11 0
.names [9048] wb_data_i[9] [7760]
11 0
.names [9048] wb_data_i[25] [7761]
11 0
.names [9476] [10097] [8583] [7762]
11- 0
--1 0
.names \u4_utmi_vend_ctrl_r_reg[3] [7763]
0 1
.names [8629] [9605] [11000] [7764]
11- 0
--1 0
.names [8932] [10371] [8931] [9800] [7765]
11-- 0
--11 0
.names [10496] [12606] [8594] [7766]
11- 0
--1 0
.names [9009] [9011] [8984] [9303] \u4_dout_reg[12]_in
0000 0
.names [5762] [8242] [7768]
11 0
.names [8242] [5763] [7769]
11 0
.names [8627] [5860] [7770]
11 0
.names [8614] [9850] [7771]
11 0
.names [8614] [10277] [7772]
00 1
.names [9574] [8614] [7773]
11 0
.names [5764] [8627] [7774]
11 0
.names [8272] [12350] [7775]
11 1
.names [8246] [9275] [7776]
00 0
.names [8641] [11430] [11698] [7777]
11- 0
--1 0
.names [8641] [10452] [11698] [7778]
11- 0
--1 0
.names [9190] [11430] [9229] [7779]
111 0
.names [8214] [7780]
0 1
.names [8215] [7781]
1 1
.names [8215] [7782]
1 1
.names [8215] [7783]
1 1
.names [8215] u4_match_r1_reg_in
0 1
.names [8623] [13450] [13456] [7785]
111 0
.names [8654] [12099] [8649] [12125] [7786]
00-- 1
--00 1
.names [8243] [13293] [12416] [4791] [7787]
1111 0
.names [8625] [2673] [13135] [7788]
111 0
.names [9528] [9229] [14346] [7789]
11- 0
--1 0
.names [9029] [6267] [8634] [6276] [7790]
11-- 0
--11 0
.names [9029] [13853] [8634] [14113] [7791]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13615] [8634] [13741] [7792]
11-- 0
--11 0
.names [9029] [6539] [8634] [6172] [7793]
11-- 0
--11 0
.names [9029] [6543] [8634] [6277] [7794]
11-- 0
--11 0
.names [9029] [4854] [8634] [5148] [7795]
11-- 0
--11 0
.names [9029] [5999] [8634] [6274] [7796]
11-- 0
--11 0
.names [9029] [6557] [8634] [6005] [7797]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13979] [8634] [13786] [7798]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13669] [8634] [13726] [7799]
11-- 0
--11 0
.names [9029] [13762] [8634] [13983] [7800]
11-- 0
--11 0
.names [9030] [13871] [8634] [14165] [7801]
11-- 0
--11 0
.names [9030] [6599] [8634] [6237] [7802]
11-- 0
--11 0
.names [9029] [13846] [8634] [13632] [7803]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13935] [8634] [14255] [7804]
11-- 0
--11 0
.names [9030] [14249] [8634] [13806] [7805]
11-- 0
--11 0
.names [9030] [6567] [8634] [6275] [7806]
11-- 0
--11 0
.names [9029] [6563] [8634] [6004] [7807]
11-- 0
--11 0
.names [9029] [5998] [8634] [6003] [7808]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [6001] [8634] [14172] [7809]
11-- 0
--11 0
.names [9620] [13934] [8634] [13707] [7810]
11-- 0
--11 0
.names [9029] [13685] [8634] [14140] [7811]
11-- 0
--11 0
.names [9029] [13890] [8634] [14024] [7812]
11-- 0
--11 0
.names [9029] [14075] [8634] [13859] [7813]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13701] [8634] [13955] [7814]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [14166] [8634] [14173] [7815]
11-- 0
--11 0
.names [9029] [14158] [8634] [14117] [7816]
11-- 0
--11 0
.names [9029] [13651] [8634] [14085] [7817]
11-- 0
--11 0
.names [9029] [13529] [8634] [13687] [7818]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13838] [8634] [14137] [7819]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [14068] [8634] [13536] [7820]
11-- 0
--11 0
.names [9029] [13830] [8634] [13557] [7821]
11-- 0
--11 0
.names [9029] [13775] [8634] [13887] [7822]
11-- 0
--11 0
.names [9620] [13603] [8634] [13619] [7823]
11-- 0
--11 0
.names [8261] [2452] [2042] [9415] [7824]
1111 0
.names [9030] [14182] [8634] [14206] [7825]
11-- 0
--11 0
.names [10744] [12359] [8265] [7826]
11- 0
--1 0
.names [10743] [12612] [8270] [7827]
11- 0
--1 0
.names u4_u0_ep_match_r_reg_in [13909] [8634] [13982] [7828]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13767] [8634] [14212] [7829]
11-- 0
--11 0
.names [9029] [13671] [8634] [13792] [7830]
11-- 0
--11 0
.names [10411] [12294] [8273] [7831]
11- 0
--1 0
.names [10413] [12272] [8276] [7832]
11- 0
--1 0
.names [9029] [13998] [8634] [14092] [7833]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13773] [8634] [14062] [7834]
11-- 0
--11 0
.names [9029] [14183] [8634] [14154] [7835]
11-- 0
--11 0
.names [9029] [13869] [8634] [14178] [7836]
11-- 0
--11 0
.names [9029] [14065] [8634] [13854] [7837]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [14122] [8634] [14220] [7838]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13991] [8634] [14145] [7839]
11-- 0
--11 0
.names [9030] [14168] [8634] [13683] [7840]
11-- 0
--11 0
.names [9030] [13500] [8634] [13764] [7841]
11-- 0
--11 0
.names [9030] [14123] [8634] [13807] [7842]
11-- 0
--11 0
.names u4_u0_ep_match_r_reg_in [13894] [8634] [14192] [7843]
11-- 0
--11 0
.names [8559] [8618] [7844]
11 0
.names [8222] [7845]
1 1
.names [8223] [7846]
0 1
.names [11086] [11752] [11434] [9161] [7847]
1111 0
.names [14539] [7848]
0 1
.names u1_u0_token_valid_r1_reg [7849]
1 1
.names [8268] [9576] [7850]
11 0
.names [8609] [7851]
0 1
.names [8231] [7852]
0 1
.names u4_utmi_vend_wr_r_reg [7853]
0 1
.names [8247] [9611] [7854]
11 1
.names [8247] [13370] [7855]
11 1
.names \u1_u1_state_reg[3] [7856]
1 1
.names [8237] [7857]
0 1
.names [8247] [6023] [7858]
11 0
.names [8247] [12812] [7859]
11 1
.names [8241] [7860]
0 1
.names [8242] [7861]
0 1
.names [8633] [12812] [7862]
11 1
.names [10495] [10282] [9232] [7863]
11- 0
--1 0
.names [10466] [8633] [7864]
11 0
.names [11006] [10096] [8640] [7865]
11- 0
--1 0
.names u4_u0_ep_match_r_reg [7866]
1 1
.names [14245] [9375] [7867]
11 0
.names [12125] [9352] [7868]
00 0
.names [8261] [7869]
0 1
.names [10352] [13299] [11869] [9472] [7870]
1111 0
.names [9046] [9857] [9220] [7871]
00- 1
--0 1
.names [8268] [7872]
0 1
.names [9782] [11621] [8667] [7873]
00- 1
--0 1
.names [8272] [7874]
0 1
.names [8282] [7875]
0 1
.names [10483] [9066] [13117] [7876]
111 0
.names [10369] [11142] [11133] [9206] [7877]
1111 0
.names [10012] [13379] [11867] [9483] [7878]
1111 0
.names [8287] [7879]
0 1
.names \u4_u3_dma_out_left_reg[7] [7880]
1 1
.names \u4_u0_dma_out_left_reg[7] [7881]
1 1
.names \u4_u2_dma_out_left_reg[7] [7882]
1 1
.names [8859] [12836] [7883]
00 1
.names [8928] [12336] [7884]
00 1
.names [11135] [10408] [8695] [7885]
00- 1
--0 1
.names [11137] [10410] [8698] [7886]
00- 1
--0 1
.names [11154] [10409] [8696] [7887]
00- 1
--0 1
.names [11136] [10406] [8697] [7888]
00- 1
--0 1
.names [8684] [12673] [7889]
00 0
.names [8684] [12272] [7890]
00 0
.names [9054] [4073] [9419] [4070] [7891]
11-- 0
--11 0
.names [8672] [6251] [7892]
00 1
.names [8685] [12359] [7893]
00 0
.names [8685] [12501] [7894]
00 0
.names [8651] [5999] [7895]
00 1
.names [8692] [12423] [7896]
11 0
.names [8686] [12440] [7897]
00 0
.names [8686] [12612] [7898]
00 0
.names \u4_u0_buf0_orig_m3_reg[11] [7899]
0 1
.names [10366] [11150] [11128] [9205] [7900]
1111 0
.names [8699] [6274] [7901]
00 1
.names [8687] [12294] [7902]
00 0
.names [8687] [12618] [7903]
00 0
.names [8676] [8731] [7904]
11 0
.names [8671] [6286] [7905]
00 1
.names [6738] [9110] [7906]
01 1
10 1
.names [12587] [11942] [9075] [12519] [7907]
11-- 0
--11 0
.names [9055] [8858] [7908]
11 0
.names [8297] [7909]
0 1
.names [8691] [8856] [7910]
11 0
.names [11994] [9076] [7911]
01 1
10 1
.names [11825] [9078] [7912]
01 1
10 1
.names [11983] [9077] [7913]
01 1
10 1
.names [11767] [9079] [7914]
01 1
10 1
.names [9104] wb_data_i[0] [9402] [6611] [7915]
11-- 0
--11 0
.names [9104] wb_data_i[1] [9402] [6721] [7916]
11-- 0
--11 0
.names [9104] wb_data_i[2] [9402] [6609] [7917]
11-- 0
--11 0
.names [9104] wb_data_i[3] [9402] [6722] [7918]
11-- 0
--11 0
.names [9104] wb_data_i[4] [9402] [6610] [7919]
11-- 0
--11 0
.names [9104] wb_data_i[5] [9402] [6723] [7920]
11-- 0
--11 0
.names [9104] wb_data_i[6] [9402] [6724] [7921]
11-- 0
--11 0
.names [9104] wb_data_i[7] [9402] [13995] [7922]
11-- 0
--11 0
.names [9104] wb_data_i[8] [9402] [14074] [7923]
11-- 0
--11 0
.names [9104] wb_data_i[16] [9402] [13702] [7924]
11-- 0
--11 0
.names [9104] wb_data_i[17] [9402] [14164] [7925]
11-- 0
--11 0
.names [9104] wb_data_i[18] [9402] [13512] [7926]
11-- 0
--11 0
.names [9104] wb_data_i[19] [9402] [13734] [7927]
11-- 0
--11 0
.names [9104] wb_data_i[20] [9402] [13712] [7928]
11-- 0
--11 0
.names [9104] wb_data_i[21] [9402] [14110] [7929]
11-- 0
--11 0
.names [9104] wb_data_i[22] [9402] [14081] [7930]
11-- 0
--11 0
.names [9104] wb_data_i[23] [9402] [14208] [7931]
11-- 0
--11 0
.names [9104] wb_data_i[24] [9402] [13763] [7932]
11-- 0
--11 0
.names [6737] [9121] [7933]
01 1
10 1
.names [8827] [9191] [7934]
11 0
.names [8718] [3592] [7935]
11 0
.names [8717] [4286] [7936]
11 0
.names [8628] [8841] [7937]
00 0
.names [8923] [9033] [12690] [7938]
111 0
.names [11490] [11255] [9106] [7939]
111 0
.names [8822] [10796] [7940]
00 0
.names \u4_u0_buf0_orig_m3_reg[9] [7941]
0 1
.names \u4_u2_buf0_orig_m3_reg[9] [7942]
0 1
.names u4_u1_int_re_reg [7943]
0 1
.names \u4_u0_buf0_orig_m3_reg[10] [7944]
0 1
.names u4_u2_int_re_reg [7945]
0 1
.names u4_u0_int_re_reg [7946]
0 1
.names [8323] [7947]
0 1
.names \u4_u2_buf0_orig_m3_reg[10] [7948]
0 1
.names [8921] [10087] [7949]
11 0
.names [9478] [8974] [9276] [7950]
11- 0
--1 0
.names [8886] [6592] [7951]
11 0
.names [13720] [8860] [7952]
11 0
.names [8860] [6300] [7953]
11 0
.names [8860] [6302] [7954]
11 0
.names [8860] [6588] [7955]
11 0
.names [8860] [6303] [7956]
11 0
.names [8860] [6304] [7957]
11 0
.names [8860] [6305] [7958]
11 0
.names [8860] [6301] [7959]
11 0
.names [14125] [8860] [7960]
11 0
.names [13534] [8860] [7961]
11 0
.names [14239] [8860] [7962]
11 0
.names [9145] wb_data_i[4] [7963]
11 0
.names [14636] [2348] [8805] [7964]
11- 0
--1 0
.names [14223] [8860] [7965]
11 0
.names [13574] [8860] [7966]
11 0
.names [8860] [6299] [7967]
11 0
.names [14064] [8860] [7968]
11 0
.names [14121] [8860] [7969]
11 0
.names [8860] [13634] [7970]
11 0
.names [14160] [8884] [7971]
11 0
.names [14047] [9138] [7972]
11 0
.names [13672] [9138] [7973]
11 0
.names [14176] [9138] [7974]
11 0
.names [13693] [9138] [7975]
11 0
.names [14128] [8885] [7976]
11 0
.names [13677] [9138] [7977]
11 0
.names [13637] [9138] [7978]
11 0
.names [14091] [8884] [7979]
11 0
.names [13968] [8885] [7980]
11 0
.names [8886] [6341] [7981]
11 0
.names [13892] [8885] [7982]
11 0
.names [8886] [6343] [7983]
11 0
.names [8884] [6345] [7984]
11 0
.names [8886] [6551] [7985]
11 0
.names [8884] [6346] [7986]
11 0
.names [8886] [6347] [7987]
11 0
.names [8884] [6348] [7988]
11 0
.names [8884] [6512] [7989]
11 0
.names [9138] [6351] [7990]
11 0
.names [14067] [8885] [7991]
11 0
.names [14066] [8885] [7992]
11 0
.names [13728] [9138] [7993]
11 0
.names [14087] [9138] [7994]
11 0
.names [13765] [8885] [7995]
11 0
.names [13653] [9138] [7996]
11 0
.names [13809] [9138] [7997]
11 0
.names [8884] [13880] [7998]
11 0
.names [14210] [8860] [7999]
11 0
.names [8884] [6344] [8000]
11 0
.names [8860] [6560] [8001]
11 0
.names [14049] [9138] [8002]
11 0
.names [9145] wb_data_i[11] [8003]
11 0
.names [9145] wb_data_i[7] [8004]
11 0
.names [9145] wb_data_i[25] [8005]
11 0
.names [9145] wb_data_i[20] [8006]
11 0
.names [14427] [4800] [8007]
00 0
.names [14587] [4801] [8008]
11 1
.names [9434] wb_data_i[19] [8009]
11 0
.names [6538] [9445] [8010]
11 0
.names [9434] wb_data_i[14] [8011]
11 0
.names [9445] [6289] [8012]
11 0
.names [6548] [8889] [8013]
11 0
.names [6010] [8889] [8014]
11 0
.names [6247] [8862] [8015]
11 0
.names [9434] wb_data_i[20] [8016]
11 0
.names [14098] [9426] [8017]
11 0
.names [6249] [8862] [8018]
11 0
.names [6196] [8862] [8019]
11 0
.names [6254] [8862] [8020]
11 0
.names [9426] [6256] [8021]
11 0
.names [6163] [8862] [8022]
11 0
.names [9426] [6257] [8023]
11 0
.names [9426] [6258] [8024]
11 0
.names [6260] [8862] [8025]
11 0
.names [6109] [9426] [8026]
11 0
.names [6263] [9426] [8027]
11 0
.names [8908] [6368] [8028]
11 0
.names [6281] [8881] [8029]
11 0
.names [6287] [8889] [8030]
11 0
.names [14076] [9448] [8031]
11 0
.names [6286] [8889] [8032]
11 0
.names [6544] [8889] [8033]
11 0
.names [6526] [9445] [8034]
11 0
.names [6279] [8881] [8035]
11 0
.names [8606] [8036]
0 1
.names [9106] [2209] [8037]
11 0
.names [9430] [6172] [8038]
11 0
.names [6005] [8881] [8039]
11 0
.names [9106] [2173] [8040]
11 0
.names [12420] [10285] [13438] [8041]
111 0
.names [13918] [8873] [8042]
11 0
.names [13896] [8873] [8043]
11 0
.names [13857] [8878] [8044]
11 0
.names [13700] [8874] [8045]
11 0
.names [13855] [8873] [8046]
11 0
.names [13967] [8874] [8047]
11 0
.names [13542] [8874] [8048]
11 0
.names [14080] [8874] [8049]
11 0
.names [14054] [8873] [8050]
11 0
.names [13808] [8878] [8051]
11 0
.names [8878] [6484] [8052]
11 0
.names [13829] [9380] [8053]
11 0
.names [8878] [6168] [8054]
11 0
.names [8875] [6319] [8055]
11 0
.names [8875] [6232] [8056]
11 0
.names [8875] [6320] [8057]
11 0
.names [8878] [6238] [8058]
11 0
.names [8878] [6322] [8059]
11 0
.names [8875] [6234] [8060]
11 0
.names [8875] [6323] [8061]
11 0
.names [8878] [6198] [8062]
11 0
.names [8877] [6324] [8063]
11 0
.names [14095] [9380] [8064]
11 0
.names [8877] [6326] [8065]
11 0
.names [13507] [9380] [8066]
11 0
.names [14252] [8873] [8067]
11 0
.names [14258] [8874] [8068]
11 0
.names [14016] [9380] [8069]
11 0
.names [14006] [9380] [8070]
11 0
.names [14194] [8873] [8071]
11 0
.names [13559] [9380] [8072]
11 0
.names [8875] [14179] [8073]
11 0
.names [6004] [8881] [8074]
11 0
.names [9426] [13884] [8075]
11 0
.names [6003] [8881] [8076]
11 0
.names [8910] [6556] [8077]
11 0
.names [8911] [6366] [8078]
11 0
.names [6008] [8889] [8079]
11 0
.names [6562] [8889] [8080]
11 0
.names [13922] [9445] [8081]
11 0
.names [13500] [9429] [8082]
11 0
.names [6264] [8880] [8083]
11 0
.names [14123] [8880] [8084]
11 0
.names [13894] [8880] [8085]
11 0
.names [6599] [9429] [8086]
11 0
.names [5998] [9429] [8087]
11 0
.names [6593] [8880] [8088]
11 0
.names [5999] [8880] [8089]
11 0
.names [6563] [9429] [8090]
11 0
.names [6266] [8880] [8091]
11 0
.names [6567] [9429] [8092]
11 0
.names [6561] [8880] [8093]
11 0
.names [6292] [9445] [8094]
11 0
.names [8880] [6267] [8095]
11 0
.names [6524] [8880] [8096]
11 0
.names [8880] [6539] [8097]
11 0
.names [8880] [6543] [8098]
11 0
.names [6000] [9429] [8099]
11 0
.names [6001] [8880] [8100]
11 0
.names [6002] [8880] [8101]
11 0
.names [6547] [8880] [8102]
11 0
.names [6268] [8880] [8103]
11 0
.names [6549] [9429] [8104]
11 0
.names [6269] [8880] [8105]
11 0
.names [13750] [8889] [8106]
11 0
.names [6237] [9430] [8107]
11 0
.names [14229] [8907] [8108]
11 0
.names [6291] [8889] [8109]
11 0
.names [13807] [9430] [8110]
11 0
.names [8911] [6369] [8111]
11 0
.names [6284] [8889] [8112]
11 0
.names [6250] [8862] [8113]
11 0
.names [6253] [8862] [8114]
11 0
.names [13597] [8862] [8115]
11 0
.names [6557] [9429] [8116]
11 0
.names [6252] [8862] [8117]
11 0
.names [6086] [8862] [8118]
11 0
.names [6262] [9426] [8119]
11 0
.names [9445] [13711] [8120]
11 0
.names [13848] [9445] [8121]
11 0
.names [14155] [8862] [8122]
11 0
.names [6261] [9426] [8123]
11 0
.names [8855] phy_rst_pad_o [8124]
11 0
.names [9106] [2175] [8125]
00 1
.names [8880] [13768] [8126]
11 0
.names [6259] [8862] [8127]
11 0
.names [9106] [13845] [8128]
00 1
.names [9434] wb_data_i[10] [8129]
11 0
.names [9434] wb_data_i[16] [8130]
11 0
.names [9434] wb_data_i[17] [8131]
11 0
.names [9434] wb_data_i[26] [8132]
11 0
.names [9434] wb_data_i[31] [8133]
11 0
.names [9140] [10479] [8134]
11 0
.names [6255] [9426] [8135]
11 0
.names [6293] [9445] [8136]
11 0
.names [13764] [9430] [8137]
11 0
.names [6272] [8881] [8138]
11 0
.names [9048] wb_data_i[12] [8139]
11 0
.names [14192] [9430] [8140]
11 0
.names [9048] wb_data_i[1] [8141]
11 0
.names [6274] [8881] [8142]
11 0
.names [6200] [8881] [8143]
11 0
.names [6275] [8881] [8144]
11 0
.names [9048] wb_data_i[7] [8145]
11 0
.names [6166] [8881] [8146]
11 0
.names [9430] [6276] [8147]
11 0
.names [13946] [9430] [8148]
11 0
.names [9430] [6277] [8149]
11 0
.names [13610] [9430] [8150]
11 0
.names [14172] [8881] [8151]
11 0
.names [9048] wb_data_i[17] [8152]
11 0
.names [6089] [9430] [8153]
11 0
.names [9048] wb_data_i[19] [8154]
11 0
.names [6280] [9430] [8155]
11 0
.names [14009] [8881] [8156]
11 0
.names [6251] [8862] [8157]
11 0
.names [6290] [9445] [8158]
11 0
.names [14259] [9448] [8159]
11 0
.names [9185] [9189] [9213] [8160]
11- 0
--1 0
.names [8857] [13355] [8161]
00 1
.names [8854] [12911] [8162]
00 1
.names [9430] [14078] [8163]
11 0
.names [13797] [8907] [8164]
11 0
.names [11291] [9022] [8165]
01 1
10 1
.names [14246] [9448] [8166]
11 0
.names [13805] [9448] [8167]
11 0
.names [14002] [8911] [8168]
11 0
.names [13783] [8907] [8169]
11 0
.names [13787] [9448] [8170]
11 0
.names [14107] [8907] [8171]
11 0
.names [14101] [9448] [8172]
11 0
.names [13938] [9448] [8173]
11 0
.names [14214] [8907] [8174]
11 0
.names [8911] [6365] [8175]
11 0
.names [14150] [8907] [8176]
11 0
.names [8911] [6367] [8177]
11 0
.names [8908] [6102] [8178]
11 0
.names [8911] [6370] [8179]
11 0
.names [8908] [6091] [8180]
11 0
.names [11288] [9023] [8181]
01 1
10 1
.names [9448] [6461] [8182]
11 0
.names [13973] [9448] [8183]
11 0
.names [14243] [9448] [8184]
11 0
.names [14257] [8911] [8185]
11 0
.names [14017] [9448] [8186]
11 0
.names [8908] [13519] [8187]
11 0
.names [9434] wb_data_i[29] [8188]
11 0
.names [11293] [9024] [8189]
01 1
10 1
.names [6009] [8889] [8190]
11 0
.names [6552] [8889] [8191]
11 0
.names [9445] [6288] [8192]
11 0
.names [9445] [6545] [8193]
11 0
.names [6485] [9445] [8194]
11 0
.names [8908] [6092] [8195]
11 0
.names [8908] [6371] [8196]
11 0
.names [14263] [9448] [8197]
11 0
.names [11292] [9025] [8198]
01 1
10 1
.names [8891] [8975] [8199]
00 1
.names [9546] [8966] [9915] [8200]
111 0
.names [8967] [10130] [11330] [8201]
11- 0
--1 0
.names [8564] [8202]
0 1
.names [8568] [8203]
0 1
.names [8569] [8204]
0 1
.names [2961] [13327] [8892] [8205]
11- 0
--1 0
.names \u4_u3_dma_out_left_reg[6] [8206]
1 1
.names \u4_u0_dma_out_left_reg[6] [8207]
1 1
.names \u4_u1_dma_out_left_reg[6] [8208]
1 1
.names \u4_dout_reg[14] [8209]
1 1
.names \u4_u2_dma_out_left_reg[6] [8210]
1 1
.names [8924] [9034] [12524] [8211]
111 0
.names [8952] [8953] \u4_dout_reg[13]_in
11 0
.names [8956] [8938] \u4_dout_reg[15]_in
11 0
.names [8961] [9562] [8214]
11 1
.names [8936] [9562] [8215]
11 1
.names [9574] [8941] [8216]
11 0
.names [12114] [8978] [4791] [10095] [8217]
1111 0
.names [8957] [9218] [8218]
00 1
.names [9769] [10840] [8979] [13257] [8219]
11-- 0
--11 0
.names [9125] [3788] [9038] [3711] [8220]
11-- 0
--11 0
.names [8597] [8221]
0 1
.names [8599] [8222]
0 1
.names [14422] [8223]
0 1
.names [14585] [8224]
0 1
.names [14788] [8225]
0 1
.names [9020] [4820] [14537] [4843] [8226]
11-- 0
--11 0
.names [8646] [9900] u1_u3_rx_ack_to_reg_in
11 1
.names [8647] [9901] u1_u3_tx_data_to_reg_in
11 1
.names [8608] [8229]
0 1
.names [8610] [8230]
0 1
.names [8633] [13370] [8231]
11 1
.names [8649] [12383] [8232]
00 1
.names [8633] [6023] [8233]
11 0
.names [9276] [8642] [8234]
00 1
.names [11598] [13084] [9232] [8235]
11- 0
--1 0
.names [8622] [8236]
0 1
.names [8633] [9611] [8237]
11 1
.names [14345] [8238]
0 1
.names [8635] [13436] [13327] [8239]
111 0
.names [8627] [8240]
0 1
.names [8633] [12838] [8241]
11 1
.names [12838] [8970] [8242]
11 0
.names [10491] [8978] [8243]
11 1
.names [14268] [9364] [8244]
01 1
10 1
.names [12798] [2477] [9375] [8245]
01- 1
1-1 1
.names [10811] [10096] [8980] [8246]
11- 0
--1 0
.names u4_u1_ep_match_r_reg [8247]
1 1
.names [9031] [13418] [8248]
00 1
.names [9031] [13453] [8249]
00 1
.names [9031] [13328] [8250]
00 1
.names [9031] [13349] [8251]
00 1
.names [9031] [13449] [8252]
00 1
.names [9031] [13433] [8253]
00 1
.names [9031] [13446] [8254]
00 1
.names [9031] [13343] [8255]
00 1
.names [12125] [9032] u1_u0_token_valid_r1_reg_in
00 1
.names [9610] [9036] [8257]
11 1
.names [2479] u1_u2_rx_data_done_r_reg_in [8258]
00 1
.names [9834] u1_u3_uc_bsel_set_reg_in [8259]
11 0
.names [9371] [11727] [13315] [3463] [8260]
11-- 0
--11 0
.names [14313] [8261]
0 1
.names [10350] [13454] [11852] [9728] [8262]
1111 0
.names [9045] [11569] [8263]
11 0
.names [9041] [11856] [8264]
11 0
.names [9041] [11623] [8265]
00 1
.names [9603] [4092] [8266]
00 1
.names [9603] [13778] [8267]
00 0
.names [14094] [2085] [9377] [8268]
01- 1
1-1 1
.names [9036] [4795] [8269]
11 0
.names [9042] [11628] [8270]
00 1
.names [9042] [12050] [8271]
11 0
.names [10859] [9043] [8272]
00 1
.names [9044] [11630] [8273]
00 1
.names [9044] [11561] [8274]
11 0
.names [9038] [3788] [8275]
11 0
.names [9045] [11289] [8276]
00 1
.names [9460] [12291] [11912] [8277]
11- 0
--1 0
.names [9353] [11952] [11827] [8278]
11- 0
--1 0
.names [9350] [12738] [11829] [8279]
11- 0
--1 0
.names [9306] [12305] [11831] [8280]
11- 0
--1 0
.names [8666] [8281]
0 1
.names [9125] [9038] [8282]
11 0
.names [9378] [9857] [9215] [8283]
00- 1
--0 1
.names [10351] [13388] [11846] [9739] [8284]
1111 0
.names [10331] [9382] [8285]
01 1
10 1
.names [10333] [9383] [8286]
01 1
10 1
.names [9418] [3691] [12987] [8287]
11- 0
--1 0
.names [2341] [9458] [8288]
01 1
10 1
.names [8971] [11523] [10024] [10377] [8289]
1111 0
.names [9040] [11709] [10023] [10625] [8290]
1111 0
.names \u4_u3_buf0_orig_m3_reg[11] [8291]
0 1
.names \u4_u2_buf0_orig_m3_reg[11] [8292]
0 1
.names [9643] [9857] [9222] [8293]
00- 1
--0 1
.names [12614] [11942] [9388] [12519] [8294]
11-- 0
--11 0
.names [12559] [11942] [9392] [12519] [8295]
11-- 0
--11 0
.names [12848] [11942] [12519] [9389] [8296]
11-- 0
--11 0
.names [9054] [9419] [8297]
11 0
.names \u4_u0_dma_out_left_reg[5] [8298]
0 1
.names \u4_u3_dma_out_left_reg[5] [8299]
0 1
.names \u4_u1_dma_out_left_reg[5] [8300]
0 1
.names \u4_u2_dma_out_left_reg[5] [8301]
0 1
.names [13346] [9431] [13296] u4_utmi_vend_wr_r_reg_in
11- 0
--1 0
.names [9085] [13469] [8303]
00 1
.names [9083] [12412] [8304]
00 0
.names [9094] [12290] [8305]
00 0
.names \u4_u1_buf0_orig_m3_reg[7] [8306]
0 1
.names [9107] [11525] [10022] [10373] [8307]
1111 0
.names [9437] [9469] [6246] [8308]
11- 0
--1 0
.names [9096] [12473] [8309]
00 0
.names [9105] [9810] [8310]
11 1
.names [9108] [11518] [10021] [10379] [8311]
1111 0
.names [9642] [9111] [8312]
00 1
.names [9099] [12470] [8313]
00 0
.names \u4_u1_buf0_orig_m3_reg[8] [8314]
0 1
.names wb_data_i[0] \u4_utmi_vend_ctrl_reg[0]_in [9431] \
 \u4_utmi_vend_ctrl_r_reg[0]_in
01- 1
1-1 1
.names wb_data_i[1] \u4_utmi_vend_ctrl_reg[1]_in [9431] \
 \u4_utmi_vend_ctrl_r_reg[1]_in
01- 1
1-1 1
.names wb_data_i[3] \u4_utmi_vend_ctrl_reg[3]_in [9431] \
 \u4_utmi_vend_ctrl_r_reg[3]_in
01- 1
1-1 1
.names wb_data_i[2] \u4_utmi_vend_ctrl_reg[2]_in [9431] \
 \u4_utmi_vend_ctrl_r_reg[2]_in
01- 1
1-1 1
.names [11969] [9452] [8319]
01 1
10 1
.names [11631] [9451] \u4_u1_dma_out_left_reg[7]_in
01 1
10 1
.names [11972] [9453] [8321]
01 1
10 1
.names [8719] [8322]
0 1
.names \u4_u1_buf0_orig_m3_reg[10] [8323]
0 1
.names [9154] [12842] \u1_u1_state_reg[3]_in
00 1
.names [14260] [9425] [8325]
11 0
.names [13874] [9425] [8326]
11 0
.names [13907] [9425] [8327]
11 0
.names [9128] [6602] [8328]
11 0
.names [14133] [9425] [8329]
11 0
.names [14217] [9425] [8330]
11 0
.names [9144] wb_data_i[26] [8331]
11 0
.names [9144] wb_data_i[15] [8332]
11 0
.names [9159] [9780] [8333]
11 1
.names [9143] wb_data_i[8] [8334]
11 0
.names [13721] [9425] [8335]
11 0
.names [9068] wb_data_i[0] [8336]
11 0
.names [9134] wb_data_i[10] [8337]
11 0
.names [14636] [2343] [9089] [8338]
11- 0
--1 0
.names [9134] wb_data_i[11] [8339]
11 0
.names [9068] wb_data_i[12] [8340]
11 0
.names [9134] wb_data_i[13] [8341]
11 0
.names [9134] wb_data_i[14] [8342]
11 0
.names [9133] wb_data_i[15] [8343]
11 0
.names [9067] wb_data_i[16] [8344]
11 0
.names [9067] wb_data_i[17] [8345]
11 0
.names [9067] wb_data_i[18] [8346]
11 0
.names [9132] wb_data_i[19] [8347]
11 0
.names [9067] wb_data_i[1] [8348]
11 0
.names [9132] wb_data_i[20] [8349]
11 0
.names [9134] wb_data_i[21] [8350]
11 0
.names [9133] wb_data_i[22] [8351]
11 0
.names [9133] wb_data_i[23] [8352]
11 0
.names [9133] wb_data_i[24] [8353]
11 0
.names [9067] wb_data_i[25] [8354]
11 0
.names [9133] wb_data_i[26] [8355]
11 0
.names [9133] wb_data_i[27] [8356]
11 0
.names [9068] wb_data_i[28] [8357]
11 0
.names [14636] [2344] [9090] [8358]
11- 0
--1 0
.names [9132] wb_data_i[29] [8359]
11 0
.names [9134] wb_data_i[2] [8360]
11 0
.names [9132] wb_data_i[30] [8361]
11 0
.names [9134] wb_data_i[31] [8362]
11 0
.names [9067] wb_data_i[3] [8363]
11 0
.names [9133] wb_data_i[4] [8364]
11 0
.names [9133] wb_data_i[5] [8365]
11 0
.names [9420] [3882] [9646] [8366]
00- 1
--0 1
.names [9067] wb_data_i[6] [8367]
11 0
.names [9067] wb_data_i[7] [8368]
11 0
.names [9068] wb_data_i[8] [8369]
11 0
.names [9134] wb_data_i[9] [8370]
11 0
.names [14636] [2345] [9091] [8371]
11- 0
--1 0
.names [9143] wb_data_i[1] [8372]
11 0
.names [9143] wb_data_i[12] [8373]
11 0
.names [9047] wb_data_i[0] [8374]
11 0
.names [9047] wb_data_i[10] [8375]
11 0
.names [9047] wb_data_i[11] [8376]
11 0
.names [9047] wb_data_i[12] [8377]
11 0
.names [9047] wb_data_i[1] [8378]
11 0
.names [14636] [2347] [9093] [8379]
11- 0
--1 0
.names [9047] wb_data_i[3] [8380]
11 0
.names [9047] wb_data_i[5] [8381]
11 0
.names [9047] wb_data_i[6] [8382]
11 0
.names [9047] wb_data_i[7] [8383]
11 0
.names [9047] wb_data_i[8] [8384]
11 0
.names [9047] wb_data_i[9] [8385]
11 0
.names [9047] wb_data_i[15] [8386]
11 0
.names [9047] wb_data_i[25] [8387]
11 0
.names [9047] wb_data_i[26] [8388]
11 0
.names [9047] wb_data_i[27] [8389]
11 0
.names [9047] wb_data_i[19] [8390]
11 0
.names [9047] wb_data_i[20] [8391]
11 0
.names [9047] wb_data_i[21] [8392]
11 0
.names [9047] wb_data_i[24] [8393]
11 0
.names [9143] wb_data_i[10] [8394]
11 0
.names [9417] [3476] [9411] [8395]
00- 1
--0 1
.names [9144] wb_data_i[13] [8396]
11 0
.names [13518] [9425] [8397]
11 0
.names [9418] [3638] [9112] [8398]
00- 1
--0 1
.names [9047] wb_data_i[13] [8399]
11 0
.names [9128] [6853] [8400]
11 0
.names [14008] [9425] [8401]
11 0
.names [13515] [9425] [8402]
11 0
.names [14636] [2346] [9092] [8403]
11- 0
--1 0
.names [9143] wb_data_i[24] [8404]
11 0
.names [9144] wb_data_i[18] [8405]
11 0
.names [9144] wb_data_i[3] [8406]
11 0
.names [9143] wb_data_i[5] [8407]
11 0
.names [9144] wb_data_i[27] [8408]
11 0
.names [9143] wb_data_i[16] [8409]
11 0
.names [9143] wb_data_i[17] [8410]
11 0
.names [9144] wb_data_i[19] [8411]
11 0
.names [9144] wb_data_i[21] [8412]
11 0
.names [9160] [9792] [8413]
11 1
.names [13696] [9425] [8414]
11 0
.names [9128] [6733] [8415]
11 0
.names [14548] [2471] [8416]
11 0
.names [14548] [2471] [8417]
00 0
.names [9131] wb_data_i[26] [8418]
11 0
.names [9129] wb_data_i[23] [8419]
11 0
.names [9129] wb_data_i[20] [8420]
11 0
.names [9130] wb_data_i[11] [8421]
11 0
.names [9129] wb_data_i[13] [8422]
11 0
.names [9129] wb_data_i[14] [8423]
11 0
.names [9130] wb_data_i[15] [8424]
11 0
.names [9129] wb_data_i[16] [8425]
11 0
.names [9129] wb_data_i[18] [8426]
11 0
.names [9130] wb_data_i[0] [8427]
11 0
.names [9156] wb_data_i[30] [8428]
11 0
.names [9082] wb_data_i[27] [8429]
11 0
.names [9129] wb_data_i[29] [8430]
11 0
.names [9082] wb_data_i[2] [8431]
11 0
.names [9139] wb_data_i[13] [8432]
11 0
.names [9082] wb_data_i[4] [8433]
11 0
.names [9129] wb_data_i[9] [8434]
11 0
.names [9129] wb_data_i[17] [8435]
11 0
.names [9158] wb_data_i[27] [8436]
11 0
.names [9082] wb_data_i[7] [8437]
11 0
.names [9156] wb_data_i[21] [8438]
11 0
.names [9157] wb_data_i[11] [8439]
11 0
.names [9127] [13413] [8440]
00 1
.names [9131] wb_data_i[0] [8441]
11 0
.names [9131] wb_data_i[10] [8442]
11 0
.names [9131] wb_data_i[1] [8443]
11 0
.names [9131] wb_data_i[2] [8444]
11 0
.names [9131] wb_data_i[4] [8445]
11 0
.names [9131] wb_data_i[5] [8446]
11 0
.names [9131] wb_data_i[6] [8447]
11 0
.names [9131] wb_data_i[9] [8448]
11 0
.names [9131] wb_data_i[25] [8449]
11 0
.names [9131] wb_data_i[16] [8450]
11 0
.names [9131] wb_data_i[19] [8451]
11 0
.names [9131] wb_data_i[20] [8452]
11 0
.names [8780] [8453]
0 1
.names [9131] wb_data_i[24] [8454]
11 0
.names [9130] wb_data_i[10] [8455]
11 0
.names [9129] wb_data_i[6] [8456]
11 0
.names [9101] wb_data_i[25] [8457]
11 0
.names [9130] wb_data_i[22] [8458]
11 0
.names [9131] wb_data_i[18] [8459]
11 0
.names [9131] wb_data_i[13] [8460]
11 0
.names [9131] wb_data_i[3] [8461]
11 0
.names [9082] wb_data_i[31] [8462]
11 0
.names [9139] wb_data_i[25] [8463]
11 0
.names [9136] wb_data_i[18] [8464]
11 0
.names [9156] wb_data_i[17] [8465]
11 0
.names [9139] wb_data_i[24] [8466]
11 0
.names [9136] wb_data_i[27] [8467]
11 0
.names [9131] wb_data_i[27] [8468]
11 0
.names [11643] [10489] [10574] [9509] [8469]
1111 0
.names [9048] wb_data_i[6] [8470]
11 0
.names [9101] wb_data_i[16] [8471]
11 0
.names [9157] wb_data_i[15] [8472]
11 0
.names [8803] [8473]
0 1
.names [9129] wb_data_i[24] [8474]
11 0
.names [9130] wb_data_i[25] [8475]
11 0
.names [14637] [9084] [8476]
00 1
.names [9129] wb_data_i[21] [8477]
11 0
.names [9129] wb_data_i[5] [8478]
11 0
.names [9131] wb_data_i[15] [8479]
11 0
.names [9131] wb_data_i[12] [8480]
11 0
.names [9139] wb_data_i[23] [8481]
11 0
.names [9139] wb_data_i[5] [8482]
11 0
.names [9131] wb_data_i[11] [8483]
11 0
.names [9131] wb_data_i[21] [8484]
11 0
.names [9082] wb_data_i[12] [8485]
11 0
.names [9158] wb_data_i[26] [8486]
11 0
.names [9124] [13350] [8487]
00 1
.names [9129] wb_data_i[30] [8488]
11 0
.names [9139] wb_data_i[22] [8489]
11 0
.names [9131] wb_data_i[7] [8490]
11 0
.names [9130] wb_data_i[3] [8491]
11 0
.names [9129] wb_data_i[26] [8492]
11 0
.names [9139] wb_data_i[0] [8493]
11 0
.names [9139] wb_data_i[11] [8494]
11 0
.names [9139] wb_data_i[12] [8495]
11 0
.names [9139] wb_data_i[15] [8496]
11 0
.names [9139] wb_data_i[18] [8497]
11 0
.names [9139] wb_data_i[1] [8498]
11 0
.names [9131] wb_data_i[17] [8499]
11 0
.names [9139] wb_data_i[27] [8500]
11 0
.names [9139] wb_data_i[28] [8501]
11 0
.names [9139] wb_data_i[2] [8502]
11 0
.names [9139] wb_data_i[3] [8503]
11 0
.names [9139] wb_data_i[4] [8504]
11 0
.names [9139] wb_data_i[6] [8505]
11 0
.names [9199] [9939] [12804] \u1_u1_state_reg[2]_in
11- 0
--1 0
.names [9139] wb_data_i[7] [8507]
11 0
.names [9139] wb_data_i[8] [8508]
11 0
.names [9131] wb_data_i[8] [8509]
11 0
.names [9139] wb_data_i[9] [8510]
11 0
.names [9156] wb_data_i[20] [8511]
11 0
.names [9434] wb_data_i[30] [8512]
11 0
.names [9048] wb_data_i[0] [8513]
11 0
.names [9048] wb_data_i[10] [8514]
11 0
.names [9048] wb_data_i[11] [8515]
11 0
.names [9136] wb_data_i[3] [8516]
11 0
.names [9048] wb_data_i[4] [8517]
11 0
.names [9048] wb_data_i[8] [8518]
11 0
.names [9136] wb_data_i[15] [8519]
11 0
.names [9136] wb_data_i[26] [8520]
11 0
.names [9048] wb_data_i[16] [8521]
11 0
.names [9136] wb_data_i[20] [8522]
11 0
.names [11595] [12277] [2339] [9654] [8523]
1111 0
.names [9136] wb_data_i[21] [8524]
11 0
.names [8829] [8525]
0 1
.names [9048] wb_data_i[24] [8526]
11 0
.names [8830] [8527]
0 1
.names [9130] wb_data_i[1] [8528]
11 0
.names [9101] wb_data_i[23] [8529]
11 0
.names [9082] wb_data_i[8] [8530]
11 0
.names [9156] wb_data_i[22] [8531]
11 0
.names [9156] wb_data_i[18] [8532]
11 0
.names [10123] [9480] [9226] [8533]
11- 0
--1 0
.names [9136] wb_data_i[13] [8534]
11 0
.names [9101] wb_data_i[0] [8535]
11 0
.names [9156] wb_data_i[10] [8536]
11 0
.names [9156] wb_data_i[12] [8537]
11 0
.names [9156] wb_data_i[13] [8538]
11 0
.names [9157] wb_data_i[14] [8539]
11 0
.names [9139] wb_data_i[21] [8540]
11 0
.names [9101] wb_data_i[19] [8541]
11 0
.names [9156] wb_data_i[1] [8542]
11 0
.names [9101] wb_data_i[24] [8543]
11 0
.names [9156] wb_data_i[29] [8544]
11 0
.names [9157] wb_data_i[2] [8545]
11 0
.names [9158] wb_data_i[31] [8546]
11 0
.names [9101] wb_data_i[5] [8547]
11 0
.names [9156] wb_data_i[6] [8548]
11 0
.names [9101] wb_data_i[9] [8549]
11 0
.names [9129] wb_data_i[19] [8550]
11 0
.names [6012] [9338] \u4_u1_buf0_orig_m3_reg[11]_in
01 1
10 1
.names [9158] wb_data_i[4] [8552]
11 0
.names [9157] wb_data_i[8] [8553]
11 0
.names [9082] wb_data_i[28] [8554]
11 0
.names [9157] wb_data_i[7] [8555]
11 0
.names [9157] wb_data_i[3] [8556]
11 0
.names [9157] wb_data_i[28] [8557]
11 0
.names [8845] [8558]
0 1
.names [5766] [8970] [8559]
11 0
.names [9485] [11199] [12830] [8560]
11- 0
--1 0
.names [11958] [9150] u4_int_src_re_reg_in
00 1
.names [9782] [10007] [11603] [8562]
11- 0
--1 0
.names [9489] [11197] [12656] [8563]
11- 0
--1 0
.names [9106] [8564]
0 1
.names [9198] [11209] [12754] [8565]
11- 0
--1 0
.names [12960] [9479] [10479] [8566]
111 0
.names [9486] [11195] [12668] [8567]
11- 0
--1 0
.names [9477] [9804] [10125] [8568]
00- 1
--0 1
.names [11014] [10353] [10013] [9578] [8569]
1111 0
.names [10612] [10394] [9169] [8570]
00- 1
--0 1
.names [10436] [10387] [9168] [8571]
00- 1
--0 1
.names [10437] [10397] [9170] [8572]
00- 1
--0 1
.names [10450] [10404] [9171] [8573]
00- 1
--0 1
.names [8856] [8574]
0 1
.names [8858] [8575]
0 1
.names [9211] [6850] u0_u0_ls_idle_r_reg_in [8576]
00- 1
--0 1
.names [8861] [8577]
0 1
.names [9213] [9189] [8578]
00 1
.names [10731] [10475] [9014] [8579]
11- 0
--1 0
.names [10732] [10475] [8990] [8580]
11- 0
--1 0
.names [8676] [8581]
0 1
.names [10729] [10475] [8989] [8582]
11- 0
--1 0
.names [9140] [8583]
0 1
.names [10730] [10475] [9016] [8584]
11- 0
--1 0
.names [10050] [10475] [9002] [8585]
11- 0
--1 0
.names [11098] [11149] [9192] [8586]
00- 1
--0 1
.names [10734] [10475] [8995] [8587]
11- 0
--1 0
.names [9523] [9213] [10496] [8588]
111 0
.names [10031] [10475] [9000] [8589]
11- 0
--1 0
.names [9309] [10839] [9235] [8590]
11- 0
--1 0
.names [9225] [11698] [8974] [8591]
00- 1
--0 1
.names [9523] [11649] [12797] [11944] [8592]
1111 0
.names [9360] [2095] [9857] [8593]
01- 1
1-1 1
.names [9189] [12588] [8594]
00 1
.names [2340] [9373] [8595]
01 1
10 1
.names [9501] [9506] [13481] [10270] [8596]
1111 0
.names [9417] [3480] [13466] [8597]
11- 0
--1 0
.names [9413] [3505] [9366] [3504] [8598]
11-- 0
--11 0
.names [14330] [8599]
0 1
.names [8927] [8600]
0 1
.names [14587] [8601]
1 1
.names [14423] [8602]
1 1
.names [14451] [8603]
0 1
.names [8631] [8604]
0 1
.names [14389] [9213] [8605]
01 1
10 1
.names [9420] [3884] [13351] [8606]
11- 0
--1 0
.names [11954] [10086] [9018] [8607]
11- 0
--1 0
.names [9611] [8970] [8608]
11 0
.names [6023] [8970] [8609]
11 0
.names [9806] [9032] [8610]
00 0
.names [9314] [10835] [9502] [8611]
11- 0
--1 0
.names [9332] [10835] [9514] [8612]
11- 0
--1 0
.names [9324] [10835] [9504] [8613]
11- 0
--1 0
.names [8941] [8614]
0 1
.names [9732] [10839] [8993] [8615]
11- 0
--1 0
.names [9473] [10839] [9270] [8616]
11- 0
--1 0
.names u0_u0_usb_attached_reg u4_attach_r_reg_in
1 1
.names [13370] [8970] [8618]
11 0
.names [10642] [8970] [8619]
11 0
.names [9275] [8976] [8620]
00 0
.names [8973] [9808] [8621]
00 0
.names [9824] [9836] u4_u2_ep_match_r_reg_in [8622]
111 0
.names [8964] [8623]
0 1
.names [12096] [14643] [8624]
00 0
.names [8965] [8625]
0 1
.names u1_u3_in_token_reg [8626]
1 1
.names [12812] [8970] [8627]
11 0
.names [11148] [11649] [9232] [8628]
11- 0
--1 0
.names [4818] [14453] [9310] [8629]
11- 0
--1 0
.names [9884] [9857] [9231] [8630]
00- 1
--0 1
.names [9230] [9219] [8631]
11 1
.names [2090] [9576] [8632]
01 1
10 1
.names u4_u2_ep_match_r_reg [8633]
1 1
.names [8972] [8634]
0 1
.names [14643] [8635]
0 1
.names [9596] [9313] [8636]
11 0
.names [9602] [9313] [8637]
11 0
.names [14642] [8638]
0 1
.names [9857] [2085] [8639]
11 0
.names [8976] [8640]
0 1
.names [8977] [8641]
0 1
.names [8980] [8642]
0 1
.names [9357] [10839] [8643]
11 0
.names [9003] [8644]
0 1
.names [9351] [10839] [8645]
11 0
.names [9376] [9894] [8646]
00 1
.names [9333] [9897] [8647]
00 1
.names [9602] [3881] [10125] [8648]
01- 1
1-1 1
.names [4091] [10125] [9327] [8649]
11- 0
--1 0
.names [9596] [4092] [10125] [8650]
01- 1
1-1 1
.names [10296] [9391] [8651]
11 0
.names [14409] [4794] [8652]
11 0
.names [9367] [6196] [8653]
00 0
.names [9955] [4091] [8654]
11 0
.names [9368] [6567] [8655]
00 0
.names [9366] [3505] [8656]
11 0
.names [9955] [3881] [8657]
11 0
.names \u1_u3_tx_data_to_cnt_reg[4] [8658]
1 1
.names [9369] [6275] [8659]
00 0
.names [9370] [6287] [8660]
00 0
.names [9358] u1_u0_rx_active_r_reg_in [8661]
11 0
.names [9690] [12128] [11207] [8662]
11- 0
--1 0
.names [9693] [11966] [11211] [8663]
11- 0
--1 0
.names [9033] [8664]
0 1
.names [9034] [8665]
0 1
.names [9413] [9366] [8666]
11 0
.names [9363] [12353] [13494] [8667]
111 0
.names [11396] [9857] [9217] [8668]
00- 1
--0 1
.names [12120] [9624] \u4_u2_dma_out_left_reg[6]_in
01 1
10 1
.names [11987] [9617] \u4_u3_dma_out_left_reg[6]_in
01 1
10 1
.names [10298] [9394] [8671]
11 0
.names [10297] [9390] [8672]
11 0
.names [11981] [9619] \u4_u0_dma_out_left_reg[6]_in
01 1
10 1
.names [12025] [9622] \u4_u1_dma_out_left_reg[6]_in
01 1
10 1
.names [13666] [9635] [10715] [8675]
01- 1
1-1 1
.names [9651] [4291] [13268] [8676]
11- 0
--1 0
.names [4069] [9661] [8677]
01 1
10 1
.names [3312] [9668] [8678]
01 1
10 1
.names [9967] [9857] [9216] [8679]
00- 1
--0 1
.names [9968] [9857] [9223] [8680]
00- 1
--0 1
.names [3467] [9672] [8681]
01 1
10 1
.names [3687] [9512] [8682]
01 1
10 1
.names [10121] [9857] [9214] [8683]
00- 1
--0 1
.names [9684] [11974] [11204] [8684]
11- 0
--1 0
.names [9688] [12323] [11568] [8685]
11- 0
--1 0
.names [9691] [12321] [11565] [8686]
11- 0
--1 0
.names [9692] [12199] [11564] [8687]
11- 0
--1 0
.names [2317] [9663] [8688]
01 1
10 1
.names [9704] [11727] [13315] [3475] [8689]
11-- 0
--11 0
.names [9401] [9805] [8690]
11 1
.names \u4_u0_buf0_orig_m3_reg[7] [8691]
0 1
.names [9403] [10430] [10997] [8692]
111 0
.names \u4_u0_buf0_orig_m3_reg[8] [8693]
0 1
.names [9404] [9899] [8694]
11 1
.names [9698] [12857] [11826] [8695]
11- 0
--1 0
.names [9699] [12620] [11828] [8696]
11- 0
--1 0
.names [9700] [12563] [11830] [8697]
11- 0
--1 0
.names [9701] [12615] [11832] [8698]
11- 0
--1 0
.names [10295] [9393] [8699]
11 0
.names \u1_u3_tx_data_to_cnt_reg[6] [8700]
1 1
.names \u1_u3_tx_data_to_cnt_reg[2] [8701]
1 1
.names \u1_u3_tx_data_to_cnt_reg[1] [8702]
1 1
.names \u1_u3_tx_data_to_cnt_reg[0] [8703]
1 1
.names [12119] [9697] \u4_u2_dma_out_left_reg[7]_in
01 1
10 1
.names [12435] [9680] [8705]
01 1
10 1
.names [12008] [9702] [8706]
01 1
10 1
.names [11951] [9657] [8707]
01 1
10 1
.names [12007] [9694] \u4_u3_dma_out_left_reg[7]_in
01 1
10 1
.names [12159] [9658] [8709]
01 1
10 1
.names [12006] [9703] [8710]
01 1
10 1
.names [12226] [9681] [8711]
01 1
10 1
.names [11920] [9659] [8712]
01 1
10 1
.names [12388] [9695] \u4_u0_dma_out_left_reg[7]_in
01 1
10 1
.names [11960] [9682] [8714]
01 1
10 1
.names [12187] [9660] [8715]
01 1
10 1
.names [12389] [9683] [8716]
01 1
10 1
.names \u4_u3_buf0_orig_m3_reg[9] [8717]
0 1
.names \u4_u1_buf0_orig_m3_reg[9] [8718]
0 1
.names \u4_u3_buf0_orig_m3_reg[10] [8719]
0 1
.names [2339] [14637] [8720]
01 1
10 1
.names [9441] [7297] [8721]
00 0
.names [9441] [6868] [8722]
00 0
.names [9441] [7258] [8723]
00 0
.names [9444] [6866] [8724]
00 0
.names [9444] [7154] [8725]
00 0
.names [9444] [7155] [8726]
00 0
.names [9444] [6863] [8727]
00 0
.names [9444] [6871] [8728]
00 0
.names [9444] [6867] [8729]
00 0
.names [9444] [6862] [8730]
00 0
.names [9651] [4288] [9644] [8731]
00- 1
--0 1
.names [9444] [6872] [8732]
00 0
.names [9444] [6873] [8733]
00 0
.names [9449] [9784] [8734]
11 1
.names [9432] wb_data_i[24] [8735]
11 0
.names [9432] wb_data_i[25] [8736]
11 0
.names [9432] wb_data_i[26] [8737]
11 0
.names [9432] wb_data_i[27] [8738]
11 0
.names [9432] wb_data_i[28] [8739]
11 0
.names [9432] wb_data_i[29] [8740]
11 0
.names [9432] wb_data_i[16] [8741]
11 0
.names [9432] wb_data_i[17] [8742]
11 0
.names [9432] wb_data_i[18] [8743]
11 0
.names [9432] wb_data_i[19] [8744]
11 0
.names [9432] wb_data_i[20] [8745]
11 0
.names [9432] wb_data_i[21] [8746]
11 0
.names [9444] [6870] [8747]
00 0
.names [9444] [6869] [8748]
00 0
.names [9450] [9796] [8749]
11 1
.names [9441] [6875] [8750]
00 0
.names [9441] [6880] [8751]
00 0
.names [9441] [7163] [8752]
00 0
.names [9441] [6882] [8753]
00 0
.names [9441] [6865] [8754]
00 0
.names [9441] [7179] [8755]
00 0
.names [9441] [7301] [8756]
00 0
.names [9441] [7164] [8757]
00 0
.names [9441] [7302] [8758]
00 0
.names [9444] [6881] [8759]
00 0
.names [9447] wb_data_i[20] [8760]
11 0
.names [9447] [7205] [8761]
00 0
.names [9447] wb_data_i[24] [8762]
11 0
.names [9447] wb_data_i[25] [8763]
11 0
.names [9913] [2316] [14637] [8764]
01- 1
1-1 1
.names [9447] wb_data_i[26] [8765]
11 0
.names [9447] [7286] [8766]
00 0
.names [9447] [7148] [8767]
00 0
.names [9447] [7291] [8768]
00 0
.names [9447] wb_data_i[29] [8769]
11 0
.names [9447] [7150] [8770]
00 0
.names [9447] [7285] [8771]
00 0
.names [9447] wb_data_i[19] [8772]
11 0
.names [9447] [7152] [8773]
00 0
.names [9447] [7277] [8774]
00 0
.names [10225] [2318] [14637] [8775]
01- 1
1-1 1
.names [9444] wb_data_i[24] [8776]
11 0
.names [9444] wb_data_i[20] [8777]
11 0
.names [9441] wb_data_i[16] [8778]
11 0
.names [6743] [9426] [8779]
11 0
.names [9426] [12197] [8780]
11 0
.names [9447] wb_data_i[17] [8781]
11 0
.names [9447] [7151] [8782]
00 0
.names [9441] wb_data_i[26] [8783]
11 0
.names [9447] wb_data_i[21] [8784]
11 0
.names [9444] wb_data_i[25] [8785]
11 0
.names [9444] wb_data_i[29] [8786]
11 0
.names [9444] wb_data_i[18] [8787]
11 0
.names [9444] wb_data_i[19] [8788]
11 0
.names [9447] wb_data_i[16] [8789]
11 0
.names XcvSelect_pad_o [9750] [10786] [8790]
111 0
.names [9087] [8791]
0 1
.names [9414] [12690] [8792]
00 1
.names [9447] [7149] [8793]
00 0
.names [12420] [10285] [3895] [8794]
111 0
.names [12420] [10285] [3177] [8795]
111 0
.names [9447] wb_data_i[28] [8796]
11 0
.names [6690] [9430] [8797]
11 0
.names [9447] [7147] [8798]
00 0
.names [9444] wb_data_i[17] [8799]
11 0
.names [9444] wb_data_i[16] [8800]
11 0
.names [6809] [9445] [8801]
11 0
.names [9447] wb_data_i[27] [8802]
11 0
.names [9429] [12197] [8803]
11 0
.names [9447] [7153] [8804]
00 0
.names [14637] [9396] [8805]
00 1
.names [9432] [7177] [8806]
00 0
.names [10028] [9656] [13138] [8807]
111 0
.names [9432] [7162] [8808]
00 0
.names u1_u3_buf0_na_reg [8809]
1 1
.names u1_u3_buf1_na_reg [8810]
1 1
.names [9432] [7278] [8811]
00 0
.names [9432] [7156] [8812]
00 0
.names [9432] [7157] [8813]
00 0
.names [9432] [7158] [8814]
00 0
.names [9432] [7200] [8815]
00 0
.names [9432] [7159] [8816]
00 0
.names [9432] [7202] [8817]
00 0
.names [9432] [7160] [8818]
00 0
.names [9432] [7198] [8819]
00 0
.names [9432] [7161] [8820]
00 0
.names [9416] [12756] [8821]
00 0
.names [9656] [13494] [12688] [8822]
11- 0
--1 0
.names [9444] wb_data_i[26] [8823]
11 0
.names [9441] wb_data_i[20] [8824]
11 0
.names [9444] wb_data_i[21] [8825]
11 0
.names \u1_u3_tx_data_to_cnt_reg[3] [8826]
1 1
.names [10087] [9219] [8827]
00 1
.names [9444] wb_data_i[27] [8828]
11 0
.names [9430] [12197] [8829]
11 0
.names [9445] rst_i [8830]
11 0
.names [9444] wb_data_i[28] [8831]
11 0
.names [9441] wb_data_i[24] [8832]
11 0
.names [9441] wb_data_i[25] [8833]
11 0
.names [9441] wb_data_i[27] [8834]
11 0
.names [9441] wb_data_i[28] [8835]
11 0
.names [9441] wb_data_i[29] [8836]
11 0
.names [9441] wb_data_i[17] [8837]
11 0
.names [9441] wb_data_i[18] [8838]
11 0
.names [9441] wb_data_i[19] [8839]
11 0
.names [9441] wb_data_i[21] [8840]
11 0
.names [9738] [9506] [9213] [8841]
11- 0
--1 0
.names [6326] [9566] \u4_u0_buf0_orig_m3_reg[11]_in
01 1
10 1
.names [9447] wb_data_i[18] [8843]
11 0
.names [9422] [13464] [8844]
00 0
.names [11011] [10712] [10002] [9835] [8845]
1111 0
.names [10344] [10475] [9258] [8846]
11- 0
--1 0
.names [9987] [10877] [9730] [8847]
111 0
.names [9996] [10752] [9741] [8848]
111 0
.names [9986] [10753] [9744] [8849]
111 0
.names [10009] [10751] [9746] [8850]
111 0
.names [11015] [9857] [9224] [8851]
00- 1
--0 1
.names [11751] [9857] [9227] [8852]
00- 1
--0 1
.names [10425] [10802] [11077] [10010] [8853]
1111 0
.names [9125] [8854]
0 1
.names u4_u3_int_re_reg [8855]
0 1
.names \u4_u0_buf0_orig_m3_reg[6] [8856]
0 1
.names [9126] [8857]
0 1
.names \u4_u2_buf0_orig_m3_reg[6] [8858]
0 1
.names [10704] [10705] [10702] [9966] [8859]
1111 0
.names [9129] [8860]
0 1
.names [9513] [11335] [10786] [8861]
00- 1
--0 1
.names [9131] [8862]
0 1
.names [9545] [11143] [9283] [8863]
11- 0
--1 0
.names [9550] [11143] [9286] [8864]
11- 0
--1 0
.names [9539] [11143] [9277] [8865]
11- 0
--1 0
.names [9535] [11143] [9302] [8866]
11- 0
--1 0
.names [9538] [11143] [9263] [8867]
11- 0
--1 0
.names [9548] [10829] [9301] [8868]
11- 0
--1 0
.names [9547] [11143] [9300] [8869]
11- 0
--1 0
.names [9540] [11143] [9256] [8870]
11- 0
--1 0
.names [9542] [11143] [9266] [8871]
11- 0
--1 0
.names [9543] [11143] [9269] [8872]
11- 0
--1 0
.names [9132] [8873]
0 1
.names [9132] [8874]
0 1
.names [9132] [8875]
0 1
.names [9132] [8876]
0 1
.names [9132] [8877]
0 1
.names [9068] [8878]
0 1
.names [9537] [11143] [9278] [8879]
11- 0
--1 0
.names [9047] [8880]
0 1
.names [9136] [8881]
0 1
.names [9536] [11143] [9268] [8882]
11- 0
--1 0
.names [11504] [9490] u4_u0_int_re_reg_in
00 1
.names [9434] [8884]
0 1
.names [9434] [8885]
0 1
.names [9139] [8886]
0 1
.names [11877] [9490] u4_u1_int_re_reg_in
00 1
.names \u1_u3_tx_data_to_cnt_reg[7] [8888]
1 1
.names [9144] [8889]
0 1
.names [9354] [3938] [4070] [8890]
111 0
.names [9903] [10273] [10804] [9886] [8891]
1111 0
.names [9484] [11323] [8892]
00 1
.names [9544] [10839] [9294] [8893]
11- 0
--1 0
.names [9551] [10839] [9240] [8894]
11- 0
--1 0
.names [9534] [10839] [9242] [8895]
11- 0
--1 0
.names [9549] [10839] [9244] [8896]
11- 0
--1 0
.names [9818] [10839] [9249] [8897]
11- 0
--1 0
.names [9468] [11077] [8898]
11 1
.names [9819] [2704] [9252] [8899]
11- 0
--1 0
.names [9541] [10839] [9261] [8900]
11- 0
--1 0
.names [10030] [10475] [9262] [8901]
11- 0
--1 0
.names [9490] [11488] u4_u2_int_re_reg_in
00 1
.names [9819] [2637] [9290] [8903]
11- 0
--1 0
.names [9336] [3466] [3315] [8904]
111 0
.names [9819] [2737] [9250] [8905]
11- 0
--1 0
.names [9349] [3686] [3479] [8906]
111 0
.names [9102] [8907]
0 1
.names [9102] [8908]
0 1
.names [9102] [8909]
0 1
.names [9156] [8910]
0 1
.names [9158] [8911]
0 1
.names [9356] [3879] [3690] [8912]
111 0
.names [11933] [11736] [9207] [8913]
11- 0
--1 0
.names [9162] [8914]
0 1
.names [9475] [13238] [8915]
11 0
.names [9721] [10856] [10425] [11077] [8916]
1111 0
.names [9802] [6198] [9474] \u4_u0_buf0_orig_m3_reg[9]_in
00- 1
--0 1
.names [9689] [11971] [11210] [8918]
11- 0
--1 0
.names [13478] [4620] [9195] [8919]
00- 1
--0 1
.names [9801] [6092] [9482] \u4_u2_buf0_orig_m3_reg[9]_in
00- 1
--0 1
.names [9516] [9794] [9823] [8921]
01- 1
1-1 1
.names [9685] [12000] [11214] [8922]
11- 0
--1 0
.names [9649] [3889] [9609] [3888] [8923]
11-- 0
--11 0
.names [9946] [4206] [9608] [4293] [8924]
11-- 0
--11 0
.names [6461] [9520] \u4_u2_buf0_orig_m3_reg[10]_in
01 1
10 1
.names [6324] [9511] \u4_u0_buf0_orig_m3_reg[10]_in
01 1
10 1
.names [9466] [9723] [8927]
11 0
.names [10691] [10706] [10692] [9956] [8928]
1111 0
.names u4_u0_dma_req_in_hold_reg [8929]
1 1
.names [9531] [10097] [8930]
11 0
.names [9526] [9276] [8931]
11 1
.names [9526] [9276] [8932]
00 1
.names [11125] [10086] [9272] [8933]
11- 0
--1 0
.names [11113] [10086] [9291] [8934]
11- 0
--1 0
.names [10826] [10086] [9279] [8935]
11- 0
--1 0
.names u4_u3_ep_match_r_reg_in [9228] [8936]
00 1
.names [9589] [9563] [12610] [14508] [8937]
1111 0
.names [9581] [10835] [9292] [8938]
11- 0
--1 0
.names [9573] [10835] [9505] [8939]
11- 0
--1 0
.names [9580] [11143] [9246] [8940]
11- 0
--1 0
.names [9804] [9352] [8941]
11 0
.names [9564] [10835] [9507] [8942]
11- 0
--1 0
.names [9571] [10835] [9508] [8943]
11- 0
--1 0
.names [9737] [10839] [9251] [8944]
11- 0
--1 0
.names [9615] [11727] [13315] [3469] [8945]
11-- 0
--11 0
.names [9585] [10839] [9245] [8946]
11- 0
--1 0
.names [13819] [9614] [10715] [8947]
01- 1
1-1 1
.names [9655] [10835] [9273] [8948]
11- 0
--1 0
.names [9583] [10835] [9295] [8949]
11- 0
--1 0
.names [9308] [9842] [8950]
11 0
.names [9211] [6850] [8951]
11 0
.names [9675] [10839] [9285] [8952]
11- 0
--1 0
.names [9584] [10835] [9237] [8953]
11- 0
--1 0
.names \u1_u3_tx_data_to_cnt_reg[5] [8954]
1 1
.names [9794] [9218] [8955]
11 0
.names [9586] [10839] [9284] [8956]
11- 0
--1 0
.names [11955] [13740] [9311] [8957]
11- 0
--1 0
.names [9582] [10835] [9298] [8958]
11- 0
--1 0
.names u0_u0_mode_hs_reg [8959]
1 1
.names [9233] [14060] [13267] [8960]
111 0
.names [9837] [9228] [8961]
00 1
.names [9304] [9305] \u4_dout_reg[14]_in
00 0
.names [9572] [10835] [9515] [8963]
11- 0
--1 0
.names [11586] [14739] [13456] [14383] [8964]
1111 0
.names [14347] [13155] [13135] [8965]
111 0
.names [4815] [13646] [9552] [8966]
11- 0
--1 0
.names [4841] [14453] [9553] [8967]
11- 0
--1 0
.names [9951] [10465] [10467] [12056] [8968]
11-- 0
--11 0
.names [12643] [2096] [9857] [8969]
01- 1
1-1 1
.names u4_u3_ep_match_r_reg [8970]
1 1
.names [3690] [13913] [9633] [8971]
11- 0
--1 0
.names [9824] u4_u1_ep_match_r_reg_in [8972]
11 0
.names [13858] [10096] [8973]
11 1
.names [11698] [10096] [8974]
00 0
.names [11300] [9892] [11328] [12124] [8975]
0000 0
.names [13311] [10096] [8976]
11 0
.names [13288] [10096] [8977]
11 0
.names [9226] [8978]
0 1
.names [9229] [8979]
0 1
.names [13398] [10096] [8980]
11 1
.names [9234] [8981]
0 1
.names [9236] [8982]
0 1
.names [9588] [10839] [8983]
11 0
.names [10597] [9859] [11587] [8984]
11- 0
--1 0
.names [9238] [8985]
0 1
.names [9239] [8986]
0 1
.names [9241] [8987]
0 1
.names [9243] [8988]
0 1
.names [9873] [10155] [10272] [8989]
11- 0
--1 0
.names [9868] [10240] [10272] [8990]
11- 0
--1 0
.names [9247] [8991]
0 1
.names [9253] [8992]
0 1
.names [10256] [9863] [10272] [8993]
11- 0
--1 0
.names [9255] [8994]
0 1
.names [10592] [9861] [10272] [8995]
11- 0
--1 0
.names [9257] [8996]
0 1
.names [9259] [8997]
0 1
.names [9260] [8998]
0 1
.names [9264] [8999]
0 1
.names [9864] [10183] [10272] [9000]
11- 0
--1 0
.names [9267] [9001]
0 1
.names [10603] [9865] [10272] [9002]
11- 0
--1 0
.names [10579] [9866] [11587] [9003]
11- 0
--1 0
.names [10591] [9880] [11123] [9004]
11- 0
--1 0
.names [10589] [9867] [11130] [9005]
11- 0
--1 0
.names [9579] [10839] [9006]
11 0
.names [9568] [10835] [9007]
11 0
.names [9280] [9008]
0 1
.names [10595] [9872] [10272] [9009]
11- 0
--1 0
.names [9281] [9010]
0 1
.names [10586] [9862] [11130] [9011]
11- 0
--1 0
.names [9287] [9012]
0 1
.names [9288] [9013]
0 1
.names [9877] [10170] [10272] [9014]
11- 0
--1 0
.names [9570] [10835] [9015]
11 0
.names [10584] [9879] [10272] [9016]
11- 0
--1 0
.names [9297] [9017]
0 1
.names [9858] [10538] [11587] [9018]
11- 0
--1 0
.names [9299] [9019]
0 1
.names [14537] [9020]
0 1
.names [9852] [3311] [10125] [9021]
01- 1
1-1 1
.names [9883] [12390] [12131] [9022]
00- 1
--0 1
.names [9851] [12241] [12116] [9023]
00- 1
--0 1
.names [9930] [12319] [11836] [9024]
00- 1
--0 1
.names [9757] [12225] [11838] [9025]
00- 1
--0 1
.names [9609] [3889] [9026]
11 0
.names [9608] [4206] [9027]
11 0
.names [9620] [9028]
0 1
.names [9028] [9029]
0 1
.names [9028] [9030]
0 1
.names [9603] [12562] [13778] [9031]
111 0
.names [9352] [9032]
0 1
.names [9649] [9609] [9033]
11 0
.names [9946] [9608] [9034]
11 0
.names [13694] [13297] [9612] [9035]
11- 0
--1 0
.names [14409] [9036]
0 1
.names \u1_u3_idin_reg[22] [9037]
1 1
.names \u4_u1_buf0_orig_m3_reg[3] [9038]
0 1
.names [9627] [13238] [9039]
11 0
.names [4070] [13904] [9634] [9040]
11- 0
--1 0
.names [9617] [13034] [13249] [9041]
111 0
.names [9619] [13063] [13094] [9042]
111 0
.names [9625] [12913] [9043]
11 0
.names [9622] [13103] [12544] [9044]
111 0
.names [9624] [13017] [12613] [9045]
111 0
.names [2083] [9958] [9046]
01 1
10 1
.names [9429] [9047]
0 1
.names [9430] [9048]
0 1
.names [3938] [9927] [9049]
01 1
10 1
.names [3466] [9929] [9050]
01 1
10 1
.names [3686] [9933] [9051]
01 1
10 1
.names [3879] [9931] [9052]
01 1
10 1
.names [9628] [6252] [9053]
00 0
.names \u4_u3_buf0_orig_m3_reg[7] [9054]
0 1
.names \u4_u2_buf0_orig_m3_reg[7] [9055]
0 1
.names [9629] [6563] [9056]
00 0
.names [9629] [5999] [9057]
00 0
.names [9028] u4_u0_ep_match_r_reg_in
0 1
.names \u4_u3_buf0_orig_m3_reg[8] [9059]
0 1
.names [9628] [6251] [9060]
00 0
.names [9630] [6004] [9061]
00 0
.names [9630] [6274] [9062]
00 0
.names [9631] [6544] [9063]
00 0
.names [9631] [6286] [9064]
00 0
.names \u4_u2_buf0_orig_m3_reg[8] [9065]
0 1
.names [9964] [4801] [11011] [11328] [9066]
11-- 0
--11 0
.names [9380] [9067]
0 1
.names [9380] [9068]
0 1
.names [10693] [2097] [9857] [9069]
01- 1
1-1 1
.names [11807] [9941] [9070]
01 1
10 1
.names [12178] [9942] [9071]
01 1
10 1
.names [12026] [9940] [9072]
01 1
10 1
.names [9532] [13659] [13386] [9073]
111 0
.names [11980] [9943] [9074]
01 1
10 1
.names \u4_int_srca_reg[1] [9075]
1 1
.names [9685] [10455] [9076]
00 0
.names [9689] [10456] [9077]
00 0
.names [9690] [10701] [9078]
00 0
.names [9693] [10459] [9079]
00 0
.names [9641] [13238] [9080]
11 0
.names [13970] [13297] [9667] [9081]
11- 0
--1 0
.names [9425] [9082]
0 1
.names [9998] [12131] [12830] [9083]
11- 0
--1 0
.names [2349] [9822] [9084]
01 1
10 1
.names [10814] [14167] [12082] [10063] [9085]
1111 0
.names [9749] [11643] [12113] [10609] [9086]
1111 0
.names [12718] [9991] wb_addr_i[2] [9087]
111 0
.names [11988] [14637] [9088]
00 1
.names [11441] [14637] [9089]
00 1
.names [10305] [14637] [9090]
00 1
.names [14637] [10115] [9091]
00 1
.names [14637] [10360] [9092]
00 1
.names [14637] [9613] [9093]
00 1
.names [10001] [12116] [12656] [9094]
11- 0
--1 0
.names [9650] [12524] [9095]
00 1
.names [10000] [11836] [12754] [9096]
11- 0
--1 0
.names [11266] [4620] [9662] [9097]
11- 0
--1 0
.names [6305] [9820] \u4_u3_buf0_orig_m3_reg[11]_in
01 1
10 1
.names [10008] [11838] [12668] [9099]
11- 0
--1 0
.names [6556] [9976] \u4_u2_buf0_orig_m3_reg[11]_in
01 1
10 1
.names [9448] [9101]
0 1
.names [9448] [9102]
0 1
.names [14211] [9856] [10715] [9103]
01- 1
1-1 1
.names [9402] [9104]
0 1
.names [9696] [13046] [12199] [12294] [9105]
1111 0
.names [9499] [9652] [9106]
00 1
.names [3315] [13718] [9671] [9107]
11- 0
--1 0
.names [3479] [13548] [9677] [9108]
11- 0
--1 0
.names [10370] [6246] [9664] [9109]
00- 1
--0 1
.names [12153] [12458] [9853] [9110]
01- 1
1-1 1
.names [6604] [9760] [9111]
01 1
10 1
.names \u4_u1_buf0_orig_m3_reg[4] [9112]
0 1
.names [11975] [9981] \u4_u1_dma_out_left_reg[5]_in
01 1
10 1
.names [12112] [9989] [9114]
01 1
10 1
.names [11986] [9980] \u4_u3_dma_out_left_reg[5]_in
01 1
10 1
.names [11947] [9997] [9116]
01 1
10 1
.names [12012] [9982] \u4_u0_dma_out_left_reg[5]_in
01 1
10 1
.names [11802] [9979] \u4_u2_dma_out_left_reg[5]_in
01 1
10 1
.names [11813] [9932] [9119]
01 1
10 1
.names [11945] [10006] [9120]
01 1
10 1
.names [11760] [11640] [9759] [9121]
01- 1
1-1 1
.names [6739] [9758] [9122]
01 1
10 1
.names [9756] [11727] [13315] [3474] [9123]
11-- 0
--11 0
.names [9413] [9124]
0 1
.names \u4_u1_buf0_orig_m3_reg[2] [9125]
0 1
.names \u4_u1_buf0_orig_m3_reg[6] [9126]
0 1
.names [9419] [9127]
0 1
.names [9425] [9128]
1 1
.names [9425] [9129]
0 1
.names [9425] [9130]
0 1
.names [9426] [9131]
0 1
.names [9380] [9132]
0 1
.names [9380] [9133]
0 1
.names [9380] [9134]
0 1
.names [9428] [9135]
0 1
.names [9430] [9136]
0 1
.names [9433] [9137]
0 1
.names [9434] [9138]
0 1
.names [9434] [9139]
1 1
.names [9493] [9561] [9140]
11 1
.names [9436] [9141]
0 1
.names [9443] [9142]
0 1
.names [9445] [9143]
0 1
.names [9445] [9144]
0 1
.names [9445] [9145]
0 1
.names [11688] [9811] [13205] [9146]
111 0
.names [9791] [9751] [9147]
11 0
.names [9714] [12640] dma_req_o[2] [9148]
111 0
.names [9715] [12506] dma_req_o[3] [9149]
111 0
.names [12771] [9787] wb_addr_i[2] [9150]
111 0
.names [9783] [9752] [9151]
11 0
.names [9795] [9753] [9152]
11 0
.names [9717] [12763] dma_req_o[0] [9153]
111 0
.names [9771] [7856] [10261] [9154]
11- 0
--1 0
.names [9718] [12543] dma_req_o[1] [9155]
111 0
.names [9448] [9156]
0 1
.names [9448] [9157]
0 1
.names [9448] [9158]
0 1
.names [9719] [10508] [12871] [9159]
111 0
.names [9720] [10509] [12657] [9160]
111 0
.names [11941] [11642] [9494] [9161]
11- 0
--1 0
.names [11442] [11810] u1_u2_rx_data_done_r_reg_in [9162]
00- 1
--0 1
.names [4070] [9905] [9163]
01 1
10 1
.names [3315] [9906] [9164]
01 1
10 1
.names [13297] [13608] [9575] [9165]
11- 0
--1 0
.names [3479] [9908] [9166]
01 1
10 1
.names [3690] [9909] [9167]
01 1
10 1
.names [11826] [13382] [9637] [9168]
11- 0
--1 0
.names [11828] [13473] [9742] [9169]
11- 0
--1 0
.names [11830] [13300] [9745] [9170]
11- 0
--1 0
.names [11832] [13459] [9747] [9171]
11- 0
--1 0
.names [4286] [9888] [9172]
01 1
10 1
.names [3462] [9891] [9173]
01 1
10 1
.names [3592] [9902] [9174]
01 1
10 1
.names [3790] [9887] [9175]
01 1
10 1
.names [6351] [9793] \u4_u1_buf0_orig_m3_reg[10]_in
01 1
10 1
.names [6347] [9893] \u4_u1_buf0_orig_m3_reg[7]_in
01 1
10 1
.names u4_u2_dma_req_in_hold_reg [9178]
1 1
.names u4_u1_dma_req_in_hold_reg [9179]
1 1
.names [9827] [11626] [12804] u1_u3_in_token_reg_in
11- 0
--1 0
.names [9854] [9838] [11973] u0_u0_usb_attached_reg_in
11- 0
--1 0
.names [6348] [9895] \u4_u1_buf0_orig_m3_reg[8]_in
01 1
10 1
.names [9521] [13165] [9183]
11 0
.names [12075] [9524] [9184]
00 0
.names [9506] [13257] [9185]
11 0
.names [14346] [11006] [9186]
00 1
.names [10805] [11430] [14346] [9187]
11- 0
--1 0
.names u1_u3_out_token_reg [9188]
1 1
.names [9506] [9799] [9189]
11 0
.names [11801] [14167] [14346] [9190]
11- 0
--1 0
.names u1_u3_setup_token_reg [9191]
1 1
.names [9841] [10835] [10033] [9192]
11- 0
--1 0
.names [9518] [11747] [9193]
00 0
.names [9843] [10465] [12573] [10630] [9194]
1111 0
.names [10461] [10112] [10506] [9195]
11- 0
--1 0
.names [9842] [11105] [10480] [9196]
111 0
.names [10099] [12778] [12363] [4791] [9197]
00-- 1
--00 1
.names [10088] [10836] [13028] [9198]
11- 0
--1 0
.names [11517] [7670] [9776] [9199]
11- 0
--1 0
.names [9855] [10427] [10112] [9200]
111 0
.names [3283] [10283] [9201]
01 1
10 1
.names [3308] [10092] [9202]
01 1
10 1
.names [3309] [10249] [9203]
01 1
10 1
.names [3282] [10079] [9204]
01 1
10 1
.names [6368] [13912] [9766] [9205]
00- 1
--0 1
.names [6300] [13623] [9767] [9206]
00- 1
--0 1
.names [14043] [3505] [9768] [9207]
11- 0
--1 0
.names [9838] [10574] [11588] [11674] [9208]
1111 0
.names [6322] [10081] \u4_u0_buf0_orig_m3_reg[6]_in
01 1
10 1
.names [6370] [10091] \u4_u2_buf0_orig_m3_reg[6]_in
01 1
10 1
.names u0_u0_ls_idle_r_reg [9211]
1 1
.names [9911] [9845] u0_u0_mode_hs_reg_in
11 1
.names [9501] [9213]
0 1
.names [9857] [2093] [9214]
11 0
.names [9857] [2094] [9215]
11 0
.names [9857] [2088] [9216]
11 0
.names [9857] [2091] [9217]
11 0
.names [9823] [10087] [9218]
00 1
.names [9823] [10440] [9219]
11 0
.names [9857] [2083] [9220]
11 0
.names [11698] [11006] [9221]
00 1
.names [9857] [2084] [9222]
11 0
.names [9857] [2087] [9223]
11 0
.names [9857] [2086] [9224]
11 0
.names [10452] [13407] [9225]
11 0
.names [10089] [9830] [9226]
11 0
.names [9857] [2092] [9227]
11 0
.names [9824] [9836] [9228]
11 0
.names [9844] [4387] [9229]
11 0
.names [9823] [10440] [9230]
00 0
.names [9857] [2089] [9231]
11 0
.names [9523] [9232]
0 1
.names [9524] [9233]
0 1
.names [10234] [10533] [11123] [9234]
11- 0
--1 0
.names [10241] [10551] [11123] [9235]
11- 0
--1 0
.names [10152] [10198] [11123] [9236]
11- 0
--1 0
.names [10314] [10136] [11123] [9237]
11- 0
--1 0
.names [10194] [10147] [11123] [9238]
11- 0
--1 0
.names [10150] [10151] [11123] [9239]
11- 0
--1 0
.names [10137] [10516] [11587] [9240]
11- 0
--1 0
.names [10149] [10546] [11123] [9241]
11- 0
--1 0
.names [10182] [10517] [11587] [9242]
11- 0
--1 0
.names [10238] [10196] [11123] [9243]
11- 0
--1 0
.names [10247] [10545] [11587] [9244]
11- 0
--1 0
.names [10604] [10237] [11123] [9245]
11- 0
--1 0
.names [10407] [10157] [11123] [9246]
11- 0
--1 0
.names [10220] [10158] [11123] [9247]
11- 0
--1 0
.names [10148] [10199] [10272] [9248]
11- 0
--1 0
.names [10202] [10540] [11587] [9249]
11- 0
--1 0
.names [10594] [10208] [11587] [9250]
11- 0
--1 0
.names [10287] [10166] [10272] [9251]
11- 0
--1 0
.names [10585] [10167] [11587] [9252]
11- 0
--1 0
.names [10257] [10168] [11123] [9253]
11- 0
--1 0
.names [10143] [10156] [10272] [9254]
11- 0
--1 0
.names [10153] [10522] [11123] [9255]
11- 0
--1 0
.names [10171] [10523] [11130] [9256]
11- 0
--1 0
.names [10224] [10561] [11123] [9257]
11- 0
--1 0
.names [10173] [10174] [10272] [9258]
11- 0
--1 0
.names [10146] [10219] [11123] [9259]
11- 0
--1 0
.names [10175] [10176] [11123] [9260]
11- 0
--1 0
.names [10177] [10178] [11587] [9261]
11- 0
--1 0
.names [10179] [10180] [10272] [9262]
11- 0
--1 0
.names [10161] [10511] [11130] [9263]
11- 0
--1 0
.names [10133] [10525] [11123] [9264]
11- 0
--1 0
.names [10172] [10134] [10272] [9265]
11- 0
--1 0
.names [10132] [10526] [11130] [9266]
11- 0
--1 0
.names [10185] [10528] [11123] [9267]
11- 0
--1 0
.names [10159] [10531] [11130] [9268]
11- 0
--1 0
.names [10186] [10529] [11130] [9269]
11- 0
--1 0
.names [10578] [10187] [11123] [9270]
11- 0
--1 0
.names [10601] [10188] [11587] [9271]
11- 0
--1 0
.names [10700] [10189] [11587] [9272]
11- 0
--1 0
.names [10265] [10230] [11123] [9273]
11- 0
--1 0
.names [14830] [10490] [2874] [9274]
111 0
.names [9526] [9275]
0 1
.names [9826] [14385] [13398] [14156] [9276]
1111 0
.names [10184] [10536] [11130] [9277]
11- 0
--1 0
.names [10068] [10518] [11130] [9278]
11- 0
--1 0
.names [10588] [10138] [11587] [9279]
11- 0
--1 0
.names [10245] [10215] [11123] [9280]
11- 0
--1 0
.names [10587] [10203] [11587] [9281]
11- 0
--1 0
.names [14830] [10490] [2875] [9282]
111 0
.names [10209] [10513] [11130] [9283]
11- 0
--1 0
.names [10253] [10181] [11587] [9284]
11- 0
--1 0
.names [10269] [10140] [11587] [9285]
11- 0
--1 0
.names [10233] [10514] [11130] [9286]
11- 0
--1 0
.names [10135] [10144] [11123] [9287]
11- 0
--1 0
.names [10260] [10207] [11123] [9288]
11- 0
--1 0
.names [9842] u1_u3_out_to_small_reg_in [13508] [9289]
111 0
.names [10213] [10957] [11587] [9290]
11- 0
--1 0
.names [10598] [10227] [11587] [9291]
11- 0
--1 0
.names [10259] [10195] [11123] [9292]
11- 0
--1 0
.names [9840] [13044] u4_u0_dma_req_in_hold_reg_in
11 1
.names [10210] [10519] [11587] [9294]
11- 0
--1 0
.names [10255] [10162] [11123] [9295]
11- 0
--1 0
.names [10214] [10164] [10272] [9296]
11- 0
--1 0
.names [10212] [10541] [11123] [9297]
11- 0
--1 0
.names [10254] [10211] [11123] [9298]
11- 0
--1 0
.names [10218] [10204] [11123] [9299]
11- 0
--1 0
.names [10142] [10520] [11130] [9300]
11- 0
--1 0
.names [10193] [10139] [11130] [9301]
11- 0
--1 0
.names [10244] [10534] [11130] [9302]
11- 0
--1 0
.names [10268] [10226] [11123] [9303]
11- 0
--1 0
.names [10200] [11587] [10163] [11130] [9304]
00-- 1
--00 1
.names [10205] [11123] [10192] [10272] [9305]
00-- 1
--00 1
.names [10322] [11618] [11192] [9306]
00- 1
--0 1
.names [14332] [9307]
0 1
.names [9533] [9308]
0 1
.names [10581] [10722] [10222] [9309]
111 0
.names [11356] [11203] [9849] [9310]
11- 0
--1 0
.names [10124] [13426] [12883] [4791] [4794] [12883] [9311]
000--- 1
---000 1
.names [14834] [14205] [9312]
00 1
.names [12605] [9850] [9313]
00 1
.names [9860] [10555] [9314]
11 0
.names [9914] sram_data_i[11] [9315]
11 0
.names [9914] sram_data_i[22] [9316]
11 0
.names [9914] sram_data_i[30] [9317]
11 0
.names [9562] u4_u2_ep_match_r_reg_in
0 1
.names [9914] sram_data_i[12] [9319]
11 0
.names [9914] sram_data_i[13] [9320]
11 0
.names [9914] sram_data_i[21] [9321]
11 0
.names [9914] sram_data_i[28] [9322]
11 0
.names [9914] sram_data_i[17] [9323]
11 0
.names [9869] [10557] [9324]
11 0
.names [11602] [10275] [10111] [9325]
11- 0
--1 0
.names [9914] sram_data_i[20] [9326]
11 0
.names [9889] [10125] [9327]
00 1
.names [12646] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[1]_in
00 1
.names [9914] sram_data_i[31] [9329]
11 0
.names [9914] sram_data_i[23] [9330]
11 0
.names [9914] sram_data_i[27] [9331]
11 0
.names [9871] [10550] [9332]
11 0
.names [9848] [14061] [8701] [13802] [9333]
1111 0
.names [9914] sram_data_i[18] [9334]
11 0
.names [9914] sram_data_i[10] [9335]
11 0
.names [9906] [13470] [9336]
00 1
.names [9896] [10608] [9337]
00 1
.names [11333] [9893] [9338]
11 1
.names [9914] sram_data_i[14] [9339]
11 0
.names [9914] sram_data_i[15] [9340]
11 0
.names [9914] sram_data_i[24] [9341]
11 0
.names [9914] sram_data_i[25] [9342]
11 0
.names [9914] sram_data_i[8] [9343]
11 0
.names [9914] sram_data_i[26] [9344]
11 0
.names [9914] sram_data_i[29] [9345]
11 0
.names [9914] sram_data_i[9] [9346]
11 0
.names [9914] sram_data_i[19] [9347]
11 0
.names [9914] sram_data_i[16] [9348]
11 0
.names [9908] [13286] [9349]
00 1
.names [10317] [11590] [11190] [9350]
00- 1
--0 1
.names [10251] [9874] [9351]
11 0
.names [9955] u4_rx_err_r_reg_in [9352]
00 1
.names [10320] [11601] [11191] [9353]
00- 1
--0 1
.names [9905] [12628] [9354]
00 1
.names [10952] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[7]_in
00 1
.names [9909] [12528] [9356]
00 1
.names [6379] [13047] [9876] [9357]
00- 1
--0 1
.names u1_u0_rx_active_r_reg [9358]
0 1
.names [11338] [9788] [9359]
00 0
.names [2095] [10280] [9360]
01 1
10 1
.names [9596] [9361]
0 1
.names [8703] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[0]_in
00 1
.names [9788] [12251] [9363]
00 1
.names [9904] [3469] [3463] [9364]
111 0
.names [10281] [11727] [13315] [3435] [9365]
11-- 0
--11 0
.names \u4_u0_buf0_orig_m3_reg[3] [9366]
0 1
.names \u4_u3_dma_out_left_reg[4] [9367]
0 1
.names \u4_u0_dma_out_left_reg[4] [9368]
0 1
.names \u4_u1_dma_out_left_reg[4] [9369]
0 1
.names \u4_u2_dma_out_left_reg[4] [9370]
0 1
.names [10650] [3463] [9907] [9371]
00- 1
--0 1
.names \u1_u3_rx_ack_to_cnt_reg[4] [9372]
1 1
.names [13406] [10300] [13279] [9373]
111 0
.names [11397] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[3]_in
00 1
.names u1_u2_rx_data_done_r_reg_in [9375]
0 1
.names [9847] [14219] [9412] [14171] [9376]
1111 0
.names [9949] [13432] [2084] [2095] [9377]
1111 0
.names [2094] [10316] [9378]
01 1
10 1
.names [10113] [11727] [13315] [3472] [9379]
11-- 0
--11 0
.names [13167] [9994] [9380]
00 0
.names [11607] [10318] [9381]
01 1
10 1
.names [11788] [10330] [9382]
01 1
10 1
.names [13186] [10332] [9383]
01 1
10 1
.names [11611] [10320] [9384]
01 1
10 1
.names [11605] [10317] [9385]
01 1
10 1
.names [10719] [10329] [9386]
01 1
10 1
.names [11706] [10322] [9387]
01 1
10 1
.names \u4_int_srca_reg[0] [9388]
1 1
.names \u4_int_srca_reg[3] [9389]
1 1
.names [9628] [9390]
0 1
.names [9629] [9391]
0 1
.names \u4_int_srca_reg[2] [9392]
1 1
.names [9630] [9393]
0 1
.names [9631] [9394]
0 1
.names [10090] [10353] [10501] [9395]
11- 0
--1 0
.names [2348] [10248] [9396]
01 1
10 1
.names [2869] [10108] [9397]
01 1
10 1
.names u1_u3_buf1_not_aloc_reg_in [13680] u1_u3_buf1_na_reg_in
00 0
.names [10968] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[6]_in
00 1
.names [11153] [9939] [9400]
11 1
.names [9959] [12906] [12323] [12359] [9401]
1111 0
.names [11958] [13129] wb_addr_i[2] [10375] [9402]
0000 0
.names [9960] [13029] [12321] [12612] [9403]
1111 0
.names [9961] [13206] [11974] [12272] [9404]
1111 0
.names \u1_u3_rx_ack_to_cnt_reg[3] [9405]
1 1
.names [14185] [13297] [9947] [9406]
11- 0
--1 0
.names [10778] [6250] [10341] [6743] [9407]
11-- 0
--11 0
.names [10780] [5998] [10340] [6593] [9408]
11-- 0
--11 0
.names [10981] [6003] [10338] [6690] [9409]
11-- 0
--11 0
.names [10779] [6008] [10326] [6809] [9410]
11-- 0
--11 0
.names \u4_u0_buf0_orig_m3_reg[4] [9411]
0 1
.names \u1_u3_rx_ack_to_cnt_reg[2] [9412]
1 1
.names \u4_u0_buf0_orig_m3_reg[2] [9413]
0 1
.names [9649] [9414]
0 1
.names u1_u3_buf1_not_aloc_reg [9415]
0 1
.names u1_u3_buf0_not_aloc_reg [9416]
1 1
.names \u4_u0_buf0_orig_m3_reg[5] [9417]
0 1
.names \u4_u1_buf0_orig_m3_reg[5] [9418]
0 1
.names \u4_u3_buf0_orig_m3_reg[6] [9419]
0 1
.names \u4_u2_buf0_orig_m3_reg[5] [9420]
0 1
.names \u1_u3_rx_ack_to_cnt_reg[6] [9421]
1 1
.names [9656] [9422]
0 1
.names u1_u3_buf0_not_aloc_reg_in [14037] u1_u3_buf0_na_reg_in
00 0
.names \u1_u3_rx_ack_to_cnt_reg[0] [9424]
1 1
.names [13167] [9995] [9425]
00 0
.names [13047] [9995] [9426]
00 0
.names [10040] [10802] [10291] [9427]
11- 0
--1 0
.names [9994] [13427] [9428]
00 0
.names [9994] [13047] [9429]
00 0
.names [13047] [9934] [9430]
00 0
.names [11942] [9991] [9431]
11 0
.names [9994] [13116] [9432]
00 1
.names [13427] [9995] [9433]
00 0
.names [9934] [13167] [9434]
00 1
.names [10851] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[4]_in
00 1
.names [9934] [13427] [9436]
00 0
.names [9782] [10285] [9437]
11 0
.names [11452] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[2]_in
00 1
.names [11017] u1_u0_rx_active_r_reg_in \u1_u3_tx_data_to_cnt_reg[5]_in
00 1
.names [11638] [10005] [9440]
00 0
.names [9934] [13116] [9441]
00 1
.names \u1_u3_rx_ack_to_cnt_reg[1] [9442]
1 1
.names [9755] [13427] [9443]
00 0
.names [9995] [13116] [9444]
00 1
.names [9755] [13047] [9445]
00 0
.names [9978] [13238] [9446]
11 0
.names [9755] [13116] [9447]
00 1
.names [13167] [9755] [9448]
00 0
.names [9983] [10505] [12814] [9449]
111 0
.names [9984] [10502] [13027] [9450]
111 0
.names [9696] [9451]
0 1
.names [10745] [11531] [9797] [9452]
11- 0
--1 0
.names [10747] [11519] [9798] [9453]
11- 0
--1 0
.names [10381] [6304] [10004] \u4_u3_buf0_orig_m3_reg[9]_in
00- 1
--0 1
.names [10383] [6512] [9985] \u4_u1_buf0_orig_m3_reg[9]_in
00- 1
--0 1
.names \u1_u3_rx_ack_to_cnt_reg[7] [9456]
1 1
.names [9812] [10097] [2301] [10479] [9457]
1111 0
.names [13344] [10072] [13279] [9458]
111 0
.names [6560] [10043] \u4_u3_buf0_orig_m3_reg[10]_in
01 1
10 1
.names [10318] [11514] [11193] [9460]
00- 1
--0 1
.names [6234] [10262] \u4_u0_buf0_orig_m3_reg[7]_in
01 1
10 1
.names u4_u3_dma_req_in_hold_reg [9462]
1 1
.names [9812] [13655] [9463]
11 0
.names [14331] [4838] [9464]
11 0
.names [14331] [4608] [9465]
11 0
.names [14331] [4841] [9466]
11 0
.names [14331] [4616] [9467]
11 0
.names [9785] [7206] [9468]
11 0
.names [9782] [2611] [9469]
00 0
.names [6323] [10264] \u4_u0_buf0_orig_m3_reg[8]_in
01 1
10 1
.names \u1_u3_rx_ack_to_cnt_reg[5] [9471]
1 1
.names [9798] [12028] [9472]
11 0
.names [10590] [9870] [9473]
11 0
.names [9802] [6198] [9474]
11 0
.names \u0_u0_idle_cnt1_next_reg[7] [9475]
1 1
.names [9812] [2392] [9476]
11 0
.names [9806] [10939] [9477]
11 0
.names [14230] [11430] [13407] [9478]
111 0
.names [9812] [10097] [2372] [9479]
111 0
.names [10075] [13740] [4794] [9480]
00- 1
--0 1
.names [9789] [12457] [9481]
00 1
.names [9801] [6092] [9482]
11 0
.names [9797] [12188] [9483]
11 0
.names [12082] [10073] [10478] [11229] [9484]
1111 0
.names [10077] [10842] [12954] [9485]
11- 0
--1 0
.names [10078] [10834] [13107] [9486]
11- 0
--1 0
.names [10444] [9787] u4_u3_int_re_reg_in
11 1
.names [12467] [11658] [9782] [9488]
11- 0
--1 0
.names [10082] [10889] [13253] [9489]
11- 0
--1 0
.names [9787] [12415] [9490]
11 0
.names [10448] [13187] [10813] [2611] [9491]
11-- 0
--11 0
.names [2876] [10707] [9492]
01 1
10 1
.names [10463] [12573] [8810] [13415] [9493]
11-- 0
--11 0
.names [13897] [3788] [10027] [9494]
11- 0
--1 0
.names [6346] [10443] \u4_u1_buf0_orig_m3_reg[6]_in
01 1
10 1
.names [9807] \u4_u1_buf0_orig_m3_reg[2]_in
0 1
.names u4_pid_cs_err_r_reg [9497]
0 1
.names [10843] [10596] [12849] u1_u3_out_token_reg_in
11- 0
--1 0
.names [10084] [11153] [9499]
11 0
.names [10806] [14135] [9500]
00 1
.names [14344] [9501]
0 1
.names [11099] [10827] [9502]
00 1
.names [10083] [11325] [9503]
11 0
.names [11093] [10827] [9504]
00 1
.names [11100] [10827] [9505]
00 1
.names [14060] [10096] [9506]
00 0
.names [11693] [10827] [9507]
00 1
.names [11471] [10827] [9508]
00 1
.names [10069] [11688] [9509]
11 1
.names [9789] [9510]
0 1
.names [11126] [10081] [9511]
11 1
.names [13281] [10621] [12695] [9512]
111 0
.names [11118] [10478] [11119] [9513]
111 0
.names [11101] [10827] [9514]
00 1
.names [11474] [10827] [9515]
00 1
.names [10085] [11707] [9516]
11 1
.names [9191] [10089] [9517]
00 1
.names [10083] [11589] [9518]
11 0
.names [10098] [11232] [9519]
00 0
.names [11117] [10091] [9520]
11 1
.names [10948] [10261] [9521]
00 1
.names [14832] [4923] [9522]
11 0
.names [14389] [9523]
0 1
.names [10076] [12570] [13744] [13267] [9524]
1111 0
.names [10094] [13250] u4_u2_dma_req_in_hold_reg_in
11 1
.names [10080] [10855] [9526]
00 1
.names [10093] [13232] u4_u1_dma_req_in_hold_reg_in
11 1
.names [11430] [11801] u0_u0_usb_reset_reg_in [9528]
111 0
.names [14830] [10490] [2857] [9529]
111 0
.names [4073] [10682] [9530]
01 1
10 1
.names [9812] [9531]
0 1
.names [9817] [9532]
0 1
.names [12345] [10480] u1_u3_out_to_small_reg_in [13601] [9533]
11-- 0
--11 0
.names [10956] [10906] [10556] [9534]
111 0
.names [10886] [11274] [10558] [9535]
111 0
.names [10895] [11251] [10560] [9536]
111 0
.names [10913] [11280] [10535] [9537]
111 0
.names [10760] [11281] [10543] [9538]
111 0
.names [10885] [10891] [10537] [9539]
111 0
.names [11249] [10904] [10524] [9540]
111 0
.names [10887] [10892] [10512] [9541]
111 0
.names [10789] [10883] [10527] [9542]
111 0
.names [10899] [10876] [10530] [9543]
111 0
.names [10907] [10911] [10548] [9544]
111 0
.names [10999] [11369] [10542] [9545]
111 0
.names [10426] [10487] [10488] [9546]
111 0
.names [11265] [10903] [10510] [9547]
111 0
.names [10593] [11270] [10544] [9548]
111 0
.names [10890] [11259] [10521] [9549]
111 0
.names [10266] [10880] [10873] [9550]
111 0
.names [10912] [11252] [10559] [9551]
111 0
.names [11202] [12805] [10110] [9552]
11- 0
--1 0
.names [12061] [11205] [10111] [9553]
11- 0
--1 0
.names [4288] [10470] [9554]
01 1
10 1
.names [3476] [10471] [9555]
01 1
10 1
.names [3882] [10472] [9556]
01 1
10 1
.names [3638] [10473] [9557]
01 1
10 1
.names [10116] [13978] [9558]
00 1
.names [14834] [13568] [9559]
00 1
.names [14409] [2869] [9560]
11 1
.names [10129] [14664] [9561]
11 0
.names [10938] [10937] [10936] [11298] [9562]
0000 0
.names [10221] [4852] [9563]
00 1
.names [10160] [10554] [9564]
11 0
.names [9910] [9565]
0 1
.names [11116] [10262] [9566]
11 1
.names [10117] [2278] [9567]
11 0
.names [10242] [10553] [9568]
11 0
.names [12383] [10125] u1_u2_rx_data_done_r_reg_in
00 1
.names [10216] [10539] [9570]
11 0
.names [10217] [10872] [9571]
11 0
.names [10243] [10871] [9572]
11 0
.names [10154] [10549] [9573]
11 0
.names [12605] [10277] [9574]
00 1
.names [10284] [13297] [9575]
00 1
.names [9857] [9576]
0 1
.names [9837] u4_u3_ep_match_r_reg_in
0 1
.names [10128] [13012] [9578]
00 0
.names [13440] [13047] [10190] [9579]
00- 1
--0 1
.names [6309] [13047] [10145] [9580]
00- 1
--0 1
.names [10263] [10201] [9581]
11 0
.names [6559] [13047] [10197] [9582]
00- 1
--0 1
.names [10600] [10127] [9583]
11 0
.names [6270] [13047] [10141] [9584]
00- 1
--0 1
.names [7310] [13047] [10239] [9585]
00- 1
--0 1
.names [10267] [10235] [9586]
11 0
.names [10103] [13842] TxValid_pad_o [9587]
111 0
.names [6564] [13047] [10206] [9588]
00- 1
--0 1
.names [10097] [9589]
0 1
.names [12711] [12566] [10107] [9590]
11- 0
--1 0
.names [10246] [13238] [9591]
11 0
.names [10274] [12438] [13365] [9592]
111 0
.names [3038] [13297] [10271] [9593]
11- 0
--1 0
.names [10289] [13424] [14582] [9594]
111 0
.names [9889] [9595]
0 1
.names [4092] u1_u0_rx_active_r_reg_in [9596]
11 1
.names [4291] [10675] [9597]
01 1
10 1
.names [3480] [10676] [9598]
01 1
10 1
.names [3691] [10678] [9599]
01 1
10 1
.names [10276] [12445] [13011] [9600]
111 0
.names [3884] [10679] [9601]
01 1
10 1
.names [3881] u1_u0_rx_active_r_reg_in [9602]
11 1
.names [9955] [9603]
0 1
.names [9836] u4_u1_ep_match_r_reg_in
0 1
.names [12591] [4709] [10258] [9605]
11- 0
--1 0
.names [6345] [10677] \u4_u1_buf0_orig_m3_reg[4]_in
01 1
10 1
.names [3025] [10666] [10715] [9607]
01- 1
1-1 1
.names \u4_u3_buf0_orig_m3_reg[3] [9608]
0 1
.names \u4_u2_buf0_orig_m3_reg[3] [9609]
0 1
.names [9834] [9610]
0 1
.names u1_u3_buf0_rl_reg [9611]
1 1
.names [10319] [13297] [9612]
00 1
.names [2347] [10654] [9613]
01 1
10 1
.names [10973] [13819] [10288] [9614]
00- 1
--0 1
.names [3469] [10657] [9615]
01 1
10 1
.names [10297] [14195] [9616]
11 0
.names [10299] [11841] [9617]
11 0
.names [10296] [13914] [9618]
11 0
.names [10301] [11849] [9619]
11 0
.names [9824] [9620]
0 1
.names [10295] [13980] [9621]
11 0
.names [10304] [11862] [9622]
11 0
.names [10298] [13617] [9623]
11 0
.names [10303] [11871] [9624]
11 0
.names [10686] [12610] [11014] [12124] [9625]
11-- 0
--11 0
.names [9935] \u4_u1_buf0_orig_m3_reg[3]_in
0 1
.names \u0_u0_idle_cnt1_next_reg[6] [9627]
1 1
.names \u4_u3_dma_out_left_reg[3] [9628]
0 1
.names \u4_u0_dma_out_left_reg[3] [9629]
0 1
.names \u4_u1_dma_out_left_reg[3] [9630]
0 1
.names \u4_u2_dma_out_left_reg[3] [9631]
0 1
.names [3037] [13297] [10315] [9632]
11- 0
--1 0
.names [11835] [13123] [10750] [11081] [9633]
1111 0
.names [12118] [12908] [10749] [11319] [9634]
1111 0
.names [10992] [13666] [10302] [9635]
00- 1
--0 1
.names [3174] [2836] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[22]_in
01- 1
1-1 1
.names [10048] [11799] [9637]
00 1
.names [3481] [10684] [9638]
01 1
10 1
.names [11517] [10680] [12678] [9639]
111 0
.names [10378] [10014] [9640]
11 0
.names \u0_u0_idle_cnt1_next_reg[4] [9641]
1 1
.names [6736] [10357] [9642]
01 1
10 1
.names [2084] [10354] [9643]
01 1
10 1
.names \u4_u3_buf0_orig_m3_reg[4] [9644]
0 1
.names u0_u0_me_ps2_0_5_ms_reg [9645]
1 1
.names \u4_u2_buf0_orig_m3_reg[4] [9646]
0 1
.names [3688] [10709] [9647]
01 1
10 1
.names [14036] [10356] [10715] [9648]
01- 1
1-1 1
.names \u4_u2_buf0_orig_m3_reg[2] [9649]
0 1
.names [9946] [9650]
0 1
.names \u4_u3_buf0_orig_m3_reg[5] [9651]
0 1
.names [9939] [9652]
0 1
.names [12361] [10399] [10101] [9653]
00- 1
--0 1
.names [2342] [14273] [9654]
00 1
.names [13264] [13047] [10191] [9655]
00- 1
--0 1
.names [14273] [14314] [9656]
00 0
.names [10387] [11321] [10048] [9657]
00- 1
--0 1
.names [10404] [11151] [10049] [9658]
00- 1
--0 1
.names [10394] [11231] [10053] [9659]
00- 1
--0 1
.names [10397] [11134] [10057] [9660]
00- 1
--0 1
.names [13462] [10583] [12509] [9661]
111 0
.names [10497] [11911] [10292] [9662]
11- 0
--1 0
.names [12520] [10248] [9663]
00 1
.names [12420] [10285] [9664]
11 0
.names [10341] [6743] [9665]
00 1
.names [11629] [10345] [9666]
00 0
.names [10120] [13297] [9667]
00 1
.names [13485] [10605] [12701] [9668]
111 0
.names [10344] [10849] [9669]
11 0
.names [11619] [10348] [9670]
00 0
.names [10018] [11854] [9671]
11 0
.names [13435] [10614] [12787] [9672]
111 0
.names [10340] [6593] [9673]
00 1
.names [10338] [6690] [9674]
00 1
.names [6245] [13047] [10236] [9675]
00- 1
--0 1
.names [3316] [10683] [9676]
01 1
10 1
.names [10016] [11865] [9677]
11 0
.names [10326] [6809] [9678]
00 1
.names [11485] [10342] [9679]
00 0
.names [10737] [11131] [10047] [9680]
00- 1
--0 1
.names [10735] [11144] [10052] [9681]
00- 1
--0 1
.names [10736] [11127] [10055] [9682]
00- 1
--0 1
.names [10738] [11129] [10058] [9683]
00- 1
--0 1
.names [10384] [12318] [12117] [9684]
00- 1
--0 1
.names [11839] [12322] [10015] [9685]
11- 0
--1 0
.names [10339] [10327] \u4_int_srca_reg[1]_in
11 0
.names [3693] [10685] [9687]
01 1
10 1
.names [10391] [12407] [11857] [9688]
00- 1
--0 1
.names [11860] [12054] [10019] [9689]
11- 0
--1 0
.names [11845] [12394] [10017] [9690]
11- 0
--1 0
.names [10401] [12234] [11851] [9691]
00- 1
--0 1
.names [10385] [12230] [11834] [9692]
00- 1
--0 1
.names [11868] [12005] [10020] [9693]
11- 0
--1 0
.names [9959] [9694]
0 1
.names [9960] [9695]
0 1
.names [10349] [11085] [11834] [9696]
111 0
.names [9961] [9697]
0 1
.names [10390] [12289] [11545] [9698]
00- 1
--0 1
.names [10389] [12301] [11538] [9699]
00- 1
--0 1
.names [10400] [12292] [11544] [9700]
00- 1
--0 1
.names [10405] [12282] [11539] [9701]
00- 1
--0 1
.names [10739] [11532] [10045] [9702]
11- 0
--1 0
.names [10741] [11529] [10037] [9703]
11- 0
--1 0
.names [3475] [10582] [9704]
01 1
10 1
.names [12254] [10387] [9705]
01 1
10 1
.names [6303] [10571] \u4_u3_buf0_orig_m3_reg[7]_in
01 1
10 1
.names [11614] [10394] [9707]
01 1
10 1
.names [4347] [10583] [9708]
01 1
10 1
.names [11610] [10397] [9709]
01 1
10 1
.names [12286] [10404] [9710]
01 1
10 1
.names [3478] [10605] [9711]
01 1
10 1
.names [3689] [10614] [9712]
01 1
10 1
.names [6371] [10618] \u4_u2_buf0_orig_m3_reg[7]_in
01 1
10 1
.names u4_u2_dma_req_out_hold_reg [9714]
1 1
.names u4_u3_dma_req_out_hold_reg [9715]
1 1
.names [3815] [10621] [9716]
01 1
10 1
.names u4_u0_dma_req_out_hold_reg [9717]
1 1
.names u4_u1_dma_req_out_hold_reg [9718]
1 1
.names [10122] [11048] [9719]
11 0
.names [10114] [11049] [9720]
11 0
.names [10029] [13771] [9721]
00 1
.names [14533] [4709] [9722]
11 0
.names [14533] [4818] [9723]
11 0
.names [6853] [10617] \u4_u3_buf0_orig_m3_reg[8]_in
01 1
10 1
.names [4236] [10575] [9725]
01 1
10 1
.names [3428] [10606] [9726]
01 1
10 1
.names [3684] [10615] [9727]
01 1
10 1
.names [10045] [12327] [9728]
11 0
.names [6091] [10619] \u4_u2_buf0_orig_m3_reg[8]_in
01 1
10 1
.names [10047] [11503] [9730]
00 0
.names [3875] [10569] [9731]
01 1
10 1
.names [10577] [10169] [9732]
11 0
.names [10732] [10849] [9733]
11 0
.names [10030] [10849] [9734]
11 0
.names [10031] [10849] [9735]
11 0
.names [10050] [10849] [9736]
11 0
.names [10580] [10165] [9737]
11 0
.names [10270] u0_u0_usb_reset_reg_in [9738]
11 0
.names [10037] [11976] [9739]
11 0
.names [14533] [4695] [9740]
11 0
.names [10052] [11141] [9741]
00 0
.names [10053] [11808] [9742]
00 1
.names [10576] [11702] [12849] u1_u3_setup_token_reg_in
11- 0
--1 0
.names [10055] [12029] [9744]
00 0
.names [10057] [11803] [9745]
00 1
.names [10058] [11515] [9746]
00 0
.names [10049] [11814] [9747]
00 1
.names [14533] [4815] [9748]
11 0
.names [11115] u0_u0_usb_reset_reg_in [12437] [10424] [13155] [12437] \
 [9749]
000--- 1
---000 1
.names [10464] [10609] [13205] [12113] [9750]
1111 0
.names [12869] [3710] [10419] [3930] [9751]
00-- 1
--00 1
.names [12874] [4095] [10418] [4292] [9752]
00-- 1
--00 1
.names [12862] [3337] [10417] [3503] [9753]
00-- 1
--00 1
.names [10364] [13159] u1_u3_buf0_not_aloc_reg_in
00 1
.names [11488] [10375] [9755]
00 0
.names [11089] [3474] [10368] [9756]
00- 1
--0 1
.names [10996] [11637] [11570] [9757]
11- 0
--1 0
.names [11107] [12346] [10380] [9758]
00- 1
--0 1
.names [12346] [12048] [10960] [9759]
01- 1
1-1 1
.names [6716] [10824] [9760]
01 1
10 1
.names [6238] [10790] \u4_u0_buf0_orig_m3_reg[5]_in
01 1
10 1
.names [6588] [10792] \u4_u3_buf0_orig_m3_reg[6]_in
01 1
10 1
.names [6551] [10800] \u4_u1_buf0_orig_m3_reg[5]_in
01 1
10 1
.names [6369] [10808] \u4_u2_buf0_orig_m3_reg[5]_in
01 1
10 1
.names [10051] \u4_u0_buf0_orig_m3_reg[2]_in
0 1
.names [10420] [11201] [9766]
00 1
.names [10421] [11198] [9767]
00 1
.names [11171] [10841] [11200] [9768]
00- 1
--0 1
.names [10451] [11235] [9769]
00 1
.names [11093] [11149] [9770]
00 0
.names [10438] [10847] [9771]
11 0
.names [11693] [11149] [9772]
00 0
.names [11471] [11149] [9773]
00 0
.names [11474] [11149] [9774]
00 0
.names [11099] [11149] [9775]
00 0
.names [10759] [10847] [11153] [9776]
00- 1
--0 1
.names [11100] [11149] [9777]
00 0
.names [11101] [11149] [9778]
00 0
.names [11106] [2372] [9779]
11 1
.names [11236] [11482] [12033] [11238] [9780]
1111 0
.names [10449] [11588] [9781]
11 0
.names [10432] [14216] [6235] [9782]
111 0
.names [10418] [4292] [9783]
11 0
.names [11239] [11678] [12074] [11219] [9784]
1111 0
.names [10029] [9785]
0 1
.names [10478] [11926] [11119] [9786]
111 0
.names [10425] [11079] [9787]
00 1
.names [10432] [13494] [13645] [9788]
111 0
.names [13218] [10850] [3177] [9789]
111 0
.names [11716] [10863] [10875] [9790]
111 0
.names [10419] [3930] [9791]
11 0
.names [10882] [11580] [12151] [11243] [9792]
1111 0
.names [11121] [10443] [9793]
11 1
.names [10440] [11707] [9794]
11 1
.names [10417] [3503] [9795]
11 0
.names [10820] [11584] [12098] [11173] [9796]
1111 0
.names [10673] [11559] [9797]
11 0
.names [10453] [11560] [9798]
11 0
.names [10270] [9799]
0 1
.names [11698] [10452] [9800]
00 1
.names [10481] [12722] [14197] [12084] [9801]
1111 0
.names [10482] [12557] [14149] [12097] [9802]
1111 0
.names [10448] [2479] [14106] [9803]
111 0
.names [11702] [11597] [11697] [11168] [9804]
1111 0
.names [11634] [11568] [10458] [9805]
11- 0
--1 0
.names [10441] [11707] [9806]
00 1
.names [10422] [11067] [9807]
11 1
.names [10844] [12364] [10837] [9808]
111 0
.names [10844] [10837] [11705] [9809]
111 0
.names [11639] [11564] [10457] [9810]
11- 0
--1 0
.names [11627] [10451] [9811]
00 1
.names [10838] [12573] [14665] [9812]
11- 0
--1 0
.names [10428] [12640] [6288] [9813]
111 0
.names [10423] [12506] [6256] [9814]
111 0
.names [10431] [12763] [6267] [9815]
111 0
.names [10433] [12543] [6276] [9816]
111 0
.names [10474] [11237] [12617] [13386] [9817]
1111 0
.names [10898] [10881] [10963] [9818]
111 0
.names [10827] [11149] [12278] [9819]
11- 0
--1 0
.names [11120] [10571] [9820]
11 1
.names [10490] [2932] [9821]
11 0
.names [10072] [9822]
0 1
.names [10498] [14666] [9823]
11 0
.names [11420] [12035] [11304] [11294] [9824]
0000 0
.names [10494] [2193] [12404] [9825]
111 0
.names [10080] [9826]
0 1
.names [10596] [8626] [9827]
11 0
.names [10599] [11490] [9828]
00 0
.names [12782] [8959] [11145] u0_u0_ls_idle_r_reg_in
00- 1
--0 1
.names [10083] [9830]
0 1
.names [12876] [10629] \u1_u3_rx_ack_to_cnt_reg[1]_in
00 1
.names [11324] [2210] [12404] [9832]
111 0
.names [10629] [9424] \u1_u3_rx_ack_to_cnt_reg[0]_in
00 1
.names [14829] [9834]
1 1
.names [10499] [11404] [9835]
11 0
.names [11303] [11302] [11295] [11742] [9836]
0000 0
.names [11299] [11424] [11648] [11296] [9837]
0000 0
.names [10476] [10825] [9838]
11 1
.names [10951] [10629] \u1_u3_rx_ack_to_cnt_reg[7]_in
00 1
.names [11256] [13272] [14043] [11241] [9840]
1111 0
.names [14001] [13047] [10532] [9841]
00- 1
--0 1
.names [10477] [2452] [9842]
11 0
.names [10467] [10628] [9843]
11 1
.names [10096] [9844]
0 1
.names [10574] [11229] [11213] [11688] [9845]
1111 0
.names u1_u1_send_data_r2_reg [9846]
0 1
.names [13493] [10610] [9847]
00 1
.names [13452] [10607] [9848]
00 1
.names [10279] [9849]
0 1
.names [10277] [9850]
0 1
.names [10994] [11991] [11554] [9851]
11- 0
--1 0
.names [13778] [10893] [9852]
00 1
.names [12343] [12497] [10817] [9853]
01- 1
1-1 1
.names [10574] [11688] [9854]
11 1
.names [10611] [13460] [12932] [9855]
111 0
.names [14211] [10985] [9856]
01 1
10 1
.names [10626] [6246] [9857]
11 0
.names [13776] [11489] [14234] [12970] [9858]
11-- 0
--11 0
.names [13665] [11489] [13772] [12970] [9859]
11-- 0
--11 0
.names [14235] [11476] [13909] [12970] [9860]
11-- 0
--11 0
.names [13651] [11476] [13890] [12970] [9861]
11-- 0
--11 0
.names [14240] [11484] [13719] [12970] [9862]
11-- 0
--11 0
.names [13566] [11489] [13868] [12970] [9863]
11-- 0
--11 0
.names [13589] [11484] [13701] [12970] [9864]
11-- 0
--11 0
.names [14143] [11476] [14170] [12970] [9865]
11-- 0
--11 0
.names [13984] [11489] [13936] [12970] [9866]
11-- 0
--11 0
.names [13818] [11489] [13952] [12970] [9867]
11-- 0
--11 0
.names [13685] [11484] [13934] [12970] [9868]
11-- 0
--11 0
.names [14112] [11476] [13929] [12970] [9869]
11-- 0
--11 0
.names [14011] [11484] [13528] [12970] [9870]
11-- 0
--11 0
.names [13603] [11476] [13671] [12970] [9871]
11-- 0
--11 0
.names [14114] [11476] [13979] [12970] [9872]
11-- 0
--11 0
.names [14158] [11484] [13869] [12970] [9873]
11-- 0
--11 0
.names [14162] [11489] [13856] [12970] [9874]
11-- 0
--11 0
.names [6320] [10984] \u4_u0_buf0_orig_m3_reg[4]_in
01 1
10 1
.names [13640] [11489] [13516] [12970] [9876]
11-- 0
--11 0
.names [13775] [11484] [14183] [12970] [9877]
11-- 0
--11 0
.names [10974] [11727] [13315] [3471] [9878]
11-- 0
--11 0
.names [13529] [11476] [14065] [12970] [9879]
11-- 0
--11 0
.names [13806] [11484] [14145] [12970] [9880]
11-- 0
--11 0
.names [11990] [10739] [9881]
01 1
10 1
.names [2857] [10965] [9882]
01 1
10 1
.names [10991] [11620] [11553] [9883]
11- 0
--1 0
.names [2089] [10966] [9884]
01 1
10 1
.names [10613] [12446] [13221] [9885]
111 0
.names [11301] [10696] [9886]
00 1
.names [12459] [10679] [9887]
11 1
.names [12481] [10675] [9888]
11 1
.names [4091] [10893] [9889]
00 1
.names u4_usb_reset_r_reg [9890]
0 1
.names [12410] [10676] [9891]
11 1
.names [2876] [4651] [9892]
01 1
10 1
.names [12107] [10677] [9893]
11 1
.names [9372] [8959] [9894]
01 1
10 1
.names [11272] [10677] [9895]
11 1
.names [2875] [4801] [9896]
01 1
10 1
.names [8658] [8959] [9897]
01 1
10 1
.names [11395] [10629] \u1_u3_rx_ack_to_cnt_reg[3]_in
00 1
.names [11635] [11204] [10454] [9899]
11- 0
--1 0
.names [9471] [8959] [9900]
01 1
10 1
.names [8954] [8959] [9901]
01 1
10 1
.names [12166] [10678] [9902]
11 1
.names [10278] [9903]
0 1
.names [10650] [13378] [9904]
00 1
.names [10675] [13268] [4073] [9905]
111 0
.names [10676] [13466] [3316] [9906]
111 0
.names [10650] [3463] [9907]
11 0
.names [10678] [12987] [3481] [9908]
111 0
.names [10679] [13351] [3693] [9909]
111 0
.names [10479] [12960] [9910]
11 0
.names [13598] [13901] [9911]
11 0
.names [11392] [14261] [10627] \u0_u0_idle_cnt1_next_reg[7]_in
00- 1
--0 1
.names [2316] [10723] [9913]
01 1
10 1
.names [10626] [9914]
0 1
.names [12565] [4695] [10602] [9915]
11- 0
--1 0
.names u0_u0_idle_cnt1_clr_reg [9916]
1 1
.names [10396] [13115] u4_u3_dma_req_in_hold_reg_in
11 1
.names [12020] [10989] \u4_u2_dma_out_left_reg[4]_in
01 1
10 1
.names [11984] [10991] [9919]
01 1
10 1
.names [11992] [10986] \u4_u3_dma_out_left_reg[4]_in
01 1
10 1
.names [12021] [10994] [9921]
01 1
10 1
.names [12001] [10987] \u4_u0_dma_out_left_reg[4]_in
01 1
10 1
.names [12161] [10995] [9923]
01 1
10 1
.names [11287] [10988] \u4_u1_dma_out_left_reg[4]_in
01 1
10 1
.names [12018] [10996] [9925]
01 1
10 1
.names [10306] \u4_u0_buf0_orig_m3_reg[3]_in
0 1
.names [12176] [10682] [9927]
00 1
.names [10998] [10629] \u1_u3_rx_ack_to_cnt_reg[6]_in
00 1
.names [12611] [10683] [9929]
00 1
.names [10995] [12051] [11546] [9930]
11- 0
--1 0
.names [11964] [10685] [9931]
00 1
.names [10400] [10406] [9932]
11 0
.names [12773] [10684] [9933]
00 1
.names [11877] [10375] [9934]
00 0
.names [11067] [6344] [10677] [9935]
11- 0
--1 0
.names [4289] [11008] [9936]
01 1
10 1
.names [3477] [11010] [9937]
01 1
10 1
.names [3883] [10972] [9938]
01 1
10 1
.names [11818] [10680] [9939]
00 0
.names [10386] [10355] [9940]
00 1
.names [10429] [10716] [9941]
00 1
.names [10392] [11013] [9942]
00 1
.names [10388] [10717] [9943]
00 1
.names [11233] [10629] \u1_u3_rx_ack_to_cnt_reg[5]_in
00 1
.names [3174] [13646] [9945]
11 0
.names \u4_u3_buf0_orig_m3_reg[2] [9946]
0 1
.names [10566] [13297] [9947]
00 1
.names [10846] [10629] \u1_u3_rx_ack_to_cnt_reg[4]_in
00 1
.names [10316] [9949]
0 1
.names [11450] [10629] \u1_u3_rx_ack_to_cnt_reg[2]_in
00 1
.names [10630] [14665] [9951]
11 1
.names [10702] [10692] \u4_int_srca_reg[0]_in
11 0
.names [10704] [10691] \u4_int_srca_reg[2]_in
11 0
.names [10705] [10706] \u4_int_srca_reg[3]_in
11 0
.names [10573] [10893] [9955]
00 0
.names [5757] [14164] [10690] [9956]
11- 0
--1 0
.names [11053] [11103] [11591] [10728] [9957]
00-- 1
--00 1
.names [10623] [13209] [2094] [2097] [9958]
1111 0
.names [10708] [11329] [11857] [9959]
111 0
.names [10713] [11084] [11851] [9960]
111 0
.names [10711] [11076] [12117] [9961]
111 0
.names [3313] [10724] [9962]
01 1
10 1
.names [3932] [10721] [9963]
01 1
10 1
.names [13423] [11404] [10714] [9964]
11- 0
--1 0
.names [3671] [10914] [9965]
01 1
10 1
.names [6721] [5757] [10703] [9966]
11- 0
--1 0
.names [2088] [10949] [9967]
01 1
10 1
.names [2087] [10950] [9968]
01 1
10 1
.names [11684] [10737] [9969]
01 1
10 1
.names [11982] [10741] [9970]
01 1
10 1
.names [11456] [10735] [9971]
01 1
10 1
.names [12306] [10745] [9972]
01 1
10 1
.names [11440] [10736] [9973]
01 1
10 1
.names [11719] [10738] [9974]
01 1
10 1
.names [11837] [10747] [9975]
01 1
10 1
.names [11114] [10618] [9976]
11 1
.names [10767] [11727] [13315] [3473] [9977]
11-- 0
--11 0
.names \u0_u0_idle_cnt1_next_reg[5] [9978]
1 1
.names [10384] [10754] [9979]
11 0
.names [10391] [10756] [9980]
11 0
.names [10385] [10414] [9981]
11 0
.names [10401] [10757] [9982]
11 0
.names [10485] [11050] [9983]
11 0
.names [10492] [11052] [9984]
11 0
.names [10383] [6512] [9985]
11 0
.names [10434] [11046] [9986]
11 0
.names [10435] [11047] [9987]
11 0
.names [10734] [10849] [9988]
11 0
.names [10390] [10408] [9989]
11 0
.names [10730] [10849] [9990]
11 0
.names [11957] [10375] [9991]
00 1
.names [13930] [14216] [10370] [9992]
11- 0
--1 0
.names [10729] [10849] [9993]
11 0
.names [11504] [10375] [9994]
00 0
.names [11800] [10375] [9995]
00 0
.names [10439] [11045] [9996]
11 0
.names [10389] [10409] [9997]
11 0
.names [10429] [11753] [9998]
11 0
.names [10731] [10849] [9999]
11 0
.names [10388] [12016] [10000]
11 0
.names [10392] [12027] [10001]
11 0
.names [10393] [12057] [10002]
11 0
.names u1_u2_sizd_is_zero_reg [10003]
1 1
.names [10381] [6304] [10004]
11 0
.names [11400] [10414] [10005]
00 0
.names [10405] [10410] [10006]
11 0
.names [10285] [10007]
0 1
.names [10386] [12022] [10008]
11 0
.names [10445] [11318] [10009]
11 0
.names [14127] [10787] [11163] [10010]
11- 0
--1 0
.names [10363] [13013] u1_u3_buf1_not_aloc_reg_in
00 1
.names [10745] [11531] [12188] [10012]
111 0
.names [10727] [12070] [10013]
00 0
.names [12452] [3502] [11066] [3777] [10014]
00-- 1
--00 1
.names [11524] [10740] [10015]
11 0
.names [3464] [14073] [11005] [10016]
11- 0
--1 0
.names [11526] [10742] [10017]
11 0
.names [3310] [14120] [10764] [10018]
11- 0
--1 0
.names [11183] [10746] [10019]
11 0
.names [11181] [10748] [10020]
11 0
.names [11754] [11086] [3691] [10021]
111 0
.names [12299] [11078] [3480] [10022]
111 0
.names [12281] [11073] [4291] [10023]
111 0
.names [12303] [11072] [3884] [10024]
111 0
.names [6302] [11132] \u4_u3_buf0_orig_m3_reg[5]_in
01 1
10 1
.names [10403] \u4_u2_buf0_orig_m3_reg[2]_in
0 1
.names [11182] [11152] [11212] [10027]
00- 1
--0 1
.names [10796] [12688] [10028]
00 1
.names [10787] [10802] [10029]
11 0
.names [10815] [11096] [10030]
11 0
.names [10816] [11097] [10031]
11 0
.names [10786] [13469] XcvSelect_pad_o [10032]
111 0
.names [11098] [10827] [10033]
00 1
.names [14829] [4801] [10034]
11 0
.names [14829] [4852] [10035]
11 1
.names [14829] [4800] [10036]
11 0
.names [10812] [11555] [10037]
11 0
.names [10856] [11077] [10038]
11 1
.names [4161] [10787] [10039]
00 0
.names [4290] [10787] [10040]
11 0
.names [10806] [12680] [10041]
00 1
.names [10813] [13595] [10042]
11 0
.names [11111] [10792] [10043]
11 1
.names [14829] [4802] [10044]
11 0
.names [11012] [11571] [10045]
11 0
.names [10810] [11419] [10046]
00 1
.names [10794] [11193] [10047]
11 1
.names [10807] [11545] [10048]
11 1
.names [10793] [11539] [10049]
11 1
.names [12152] [6725] [10818] [10050]
00- 1
--0 1
.names [10788] [11457] [10051]
11 1
.names [10798] [11191] [10052]
11 1
.names [10799] [11538] [10053]
11 1
.names [11509] [3890] [10896] [10054]
00- 1
--0 1
.names [10795] [11190] [10055]
11 1
.names [10402] [10056]
0 1
.names [10862] [11544] [10057]
11 1
.names [10809] [11192] [10058]
11 1
.names [11155] [12693] [13040] u4_u2_dma_req_out_hold_reg_in
11- 0
--1 0
.names [11174] [12710] [13124] u4_u0_dma_req_out_hold_reg_in
11- 0
--1 0
.names [11172] [12556] [13080] u4_u3_dma_req_out_hold_reg_in
11- 0
--1 0
.names [11178] [13055] [13251] u4_u1_dma_req_out_hold_reg_in
11- 0
--1 0
.names [10933] [11075] [10063]
00 1
.names [11506] [4197] [10803] [10064]
00- 1
--0 1
.names [2836] [11138] [10065]
01 1
10 1
.names [11498] [3506] [10791] [10066]
00- 1
--0 1
.names [10856] [13165] [10067]
11 0
.names [13714] [11797] [13697] [12970] [10068]
11-- 0
--11 0
.names [10424] [10069]
0 1
.names [10832] [12477] [10070]
00 1
.names [2874] [11427] [10071]
01 1
10 1
.names [10967] [12264] [10072]
11 1
.names [10825] [13882] [10073]
11 1
.names [10888] [11490] [10074]
00 1
.names [11147] [4792] [10075]
00 1
.names [14737] [14386] [10076]
00 1
.names [10868] [12926] [10077]
11 0
.names [10866] [12977] [10078]
11 0
.names [12552] [11306] [3710] [3790] [10079]
1111 0
.names [10837] [12694] [10080]
11 0
.names [10831] [12557] [10081]
11 1
.names [10865] [13235] [10082]
11 0
.names [10858] [12573] [10083]
00 1
.names [10848] [12404] [10084]
11 0
.names [10440] [10085]
0 1
.names [10827] [11149] [10086]
11 0
.names [11246] [11244] [12573] [10087]
11- 0
--1 0
.names [10867] [13227] [10088]
11 0
.names [10858] [12573] [10089]
11 0
.names [11282] [4798] [11659] [10090]
00- 1
--0 1
.names [10830] [12722] [10091]
11 1
.names [12594] [11307] [3337] [3462] [10092]
1111 0
.names [11272] [13256] [13897] [11581] [10093]
1111 0
.names [11310] [12834] [13788] [11574] [10094]
1111 0
.names [13426] [4794] [11147] [10095]
00- 1
--0 1
.names u0_u0_ls_se0_r_reg_in [10961] [10096]
11 0
.names [10460] [10097]
1 1
.names [11278] [11314] [13569] [4852] [10098]
11-- 0
--11 0
.names [13333] [12249] [12941] [12135] [10099]
11-- 0
--11 0
.names [12045] [12344] [12341] [11685] u4_pid_cs_err_r_reg_in
1111 0
.names [11316] [4615] [13367] [4796] [10101]
11-- 0
--11 0
.names u4_rx_err_r_reg [10102]
0 1
.names u0_drive_k_r_reg [10103]
0 1
.names [14736] [10104]
0 1
.names [10955] [12483] [12921] [10105]
111 0
.names [10869] [2278] [10106]
00 1
.names [11597] [8959] [10107]
00 1
.names [10993] [2874] [13012] [2876] [10108]
1111 0
.names [12756] [11573] u1_u3_buf0_rl_reg_in
00 1
.names [10488] [10110]
0 1
.names [11263] [10941] [10111]
11 1
.names [10943] [13229] [14424] [10112]
111 0
.names [3472] [11412] [10113]
01 1
10 1
.names [10940] [12430] [12690] [10114]
111 0
.names [11696] [2345] [10967] [10115]
11- 0
--1 0
.names [10490] [10116]
0 1
.names u1_u1_send_data_r_reg_in [10869] [10117]
11 0
.names [2873] [11373] [10118]
01 1
10 1
.names [13664] [11408] \u0_u0_idle_cnt1_next_reg[4]_in
01 1
10 1
.names [13970] [11410] [10120]
01 1
10 1
.names [2093] [12185] [10121]
01 1
10 1
.names [10874] [12441] [12524] [10122]
111 0
.names [12249] [13293] [12135] [10123]
111 0
.names [10879] [13293] [10124]
11 0
.names u4_rx_err_r_reg_in [10893] [10125]
00 1
.names [10946] [4792] [10126]
00 1
.names [13538] [11489] [13879] [12970] [10127]
11-- 0
--11 0
.names [11328] [4801] [12062] [10128]
00- 1
--0 1
.names [10902] [11250] [10129]
00 0
.names [12821] [14200] [12591] [4608] [10130]
11-- 0
--11 0
.names [3806] [11406] [10131]
01 1
10 1
.names [13560] [11797] [14159] [12970] [10132]
11-- 0
--11 0
.names [14083] [11484] [13590] [12970] [10133]
11-- 0
--11 0
.names [13500] [12811] [3739] [12415] [10134]
11-- 0
--11 0
.names [13859] [11797] [13983] [12970] [10135]
11-- 0
--11 0
.names [14248] [11476] [13726] [12970] [10136]
11-- 0
--11 0
.names [13954] [11797] [13549] [12970] [10137]
11-- 0
--11 0
.names [13738] [11489] [13812] [12970] [10138]
11-- 0
--11 0
.names [14153] [12415] [6545] [12811] [10139]
11-- 0
--11 0
.names [13537] [11476] [14012] [12970] [10140]
11-- 0
--11 0
.names [14209] [11489] [13669] [12970] [10141]
11-- 0
--11 0
.names [14010] [11797] [13511] [12970] [10142]
11-- 0
--11 0
.names [13527] [11476] [14014] [12970] [10143]
11-- 0
--11 0
.names [13946] [12811] [13638] [12415] [10144]
11-- 0
--11 0
.names [13625] [11797] [14262] [12970] [10145]
11-- 0
--11 0
.names [14117] [11484] [14178] [12970] [10146]
11-- 0
--11 0
.names [14172] [12811] [13525] [12415] [10147]
11-- 0
--11 0
.names [13582] [11476] [13773] [12970] [10148]
11-- 0
--11 0
.names [13557] [11484] [14092] [12970] [10149]
11-- 0
--11 0
.names [13641] [11484] [13652] [12970] [10150]
11-- 0
--11 0
.names [6089] [12811] [14130] [12415] [10151]
11-- 0
--11 0
.names [13632] [11797] [14113] [12970] [10152]
11-- 0
--11 0
.names [13709] [11484] [13622] [12970] [10153]
11-- 0
--11 0
.names [13830] [11797] [13998] [12970] [10154]
11-- 0
--11 0
.names [6549] [12811] [14103] [12415] [10155]
11-- 0
--11 0
.names [6593] [12811] [5490] [12415] [10156]
11-- 0
--11 0
.names [13687] [11476] [13854] [12970] [10157]
11-- 0
--11 0
.names [14009] [12811] [14059] [12415] [10158]
11-- 0
--11 0
.names [14055] [11797] [14233] [12970] [10159]
11-- 0
--11 0
.names [14075] [11797] [13762] [12970] [10160]
11-- 0
--11 0
.names [13822] [11797] [13612] [12970] [10161]
11-- 0
--11 0
.names [13840] [11484] [13948] [12970] [10162]
11-- 0
--11 0
.names [14190] [11797] [13789] [12970] [10163]
11-- 0
--11 0
.names [5998] [12811] [2502] [12415] [10164]
11-- 0
--11 0
.names [13841] [11489] [14030] [12970] [10165]
11-- 0
--11 0
.names [13831] [11484] [14122] [12970] [10166]
11-- 0
--11 0
.names [14134] [11489] [13660] [12970] [10167]
11-- 0
--11 0
.names [13580] [11484] [13784] [12970] [10168]
11-- 0
--11 0
.names [13503] [11489] [14027] [12970] [10169]
11-- 0
--11 0
.names [6268] [12811] [14099] [12415] [10170]
11-- 0
--11 0
.names [13758] [11797] [13996] [12970] [10171]
11-- 0
--11 0
.names [14022] [11476] [13562] [12970] [10172]
11-- 0
--11 0
.names [13885] [11797] [13767] [12970] [10173]
11-- 0
--11 0
.names [5999] [12811] [5112] [12415] [10174]
11-- 0
--11 0
.names [13737] [11484] [14212] [12970] [10175]
11-- 0
--11 0
.names [6274] [12811] [4966] [12415] [10176]
11-- 0
--11 0
.names [13513] [11797] [13834] [12970] [10177]
11-- 0
--11 0
.names [6251] [12811] [4970] [12415] [10178]
11-- 0
--11 0
.names [13713] [11476] [14138] [12970] [10179]
11-- 0
--11 0
.names [6563] [12811] [2553] [12415] [10180]
11-- 0
--11 0
.names [13957] [11476] [13706] [12970] [10181]
11-- 0
--11 0
.names [14007] [11797] [13648] [12970] [10182]
11-- 0
--11 0
.names [6266] [12811] [5499] [12415] [10183]
11-- 0
--11 0
.names [13686] [11797] [13730] [12970] [10184]
11-- 0
--11 0
.names [13958] [11484] [13955] [12970] [10185]
11-- 0
--11 0
.names [13504] [11797] [13587] [12970] [10186]
11-- 0
--11 0
.names [14184] [11476] [13596] [12970] [10187]
11-- 0
--11 0
.names [14144] [11797] [13873] [12970] [10188]
11-- 0
--11 0
.names [11489] [13684] [12970] [13724] [10189]
11-- 0
--11 0
.names [13782] [11489] [13578] [12970] [10190]
11-- 0
--11 0
.names [13965] [11476] [14168] [12970] [10191]
11-- 0
--11 0
.names [13524] [11797] [13871] [12970] [10192]
11-- 0
--11 0
.names [13833] [11489] [13716] [12970] [10193]
11-- 0
--11 0
.names [13619] [11484] [13792] [12970] [10194]
11-- 0
--11 0
.names [13553] [11476] [13976] [12970] [10195]
11-- 0
--11 0
.names [6280] [12811] [13586] [12415] [10196]
11-- 0
--11 0
.names [14166] [11476] [13951] [12970] [10197]
11-- 0
--11 0
.names [14232] [12415] [6172] [12811] [10198]
11-- 0
--11 0
.names [6599] [12811] [5761] [12415] [10199]
11-- 0
--11 0
.names [14072] [11489] [13939] [12970] [10200]
11-- 0
--11 0
.names [14198] [11484] [14132] [12970] [10201]
11-- 0
--11 0
.names [14227] [11797] [13670] [12970] [10202]
11-- 0
--11 0
.names [13972] [11476] [13826] [12970] [10203]
11-- 0
--11 0
.names [13611] [12415] [5149] [12811] [10204]
11-- 0
--11 0
.names [14148] [11476] [14165] [12970] [10205]
11-- 0
--11 0
.names [14201] [11489] [13688] [12970] [10206]
11-- 0
--11 0
.names [13539] [11484] [14220] [12970] [10207]
11-- 0
--11 0
.names [14044] [11489] [13727] [12970] [10208]
11-- 0
--11 0
.names [13499] [11797] [13836] [12970] [10209]
11-- 0
--11 0
.names [14189] [11797] [13717] [12970] [10210]
11-- 0
--11 0
.names [14173] [11484] [13722] [12970] [10211]
11-- 0
--11 0
.names [14097] [11484] [14062] [12970] [10212]
11-- 0
--11 0
.names [13777] [11489] [13860] [12970] [10213]
11-- 0
--11 0
.names [14068] [11476] [14175] [12970] [10214]
11-- 0
--11 0
.names [13610] [12811] [14104] [12415] [10215]
11-- 0
--11 0
.names [14182] [11476] [13935] [12970] [10216]
11-- 0
--11 0
.names [14093] [11797] [13725] [12970] [10217]
11-- 0
--11 0
.names [14196] [11797] [14202] [12970] [10218]
11-- 0
--11 0
.names [6281] [12811] [14265] [12415] [10219]
11-- 0
--11 0
.names [14140] [11484] [13707] [12970] [10220]
11-- 0
--11 0
.names [12565] [12591] [12080] [11677] [10221]
1111 0
.names [13994] [11489] [13959] [12970] [10222]
11-- 0
--11 0
.names [6301] [11388] \u4_u3_buf0_orig_m3_reg[4]_in
01 1
10 1
.names [13839] [11484] [13543] [12970] [10224]
11-- 0
--11 0
.names [2318] [11407] [10225]
01 1
10 1
.names [13498] [11489] [13786] [12970] [10226]
11-- 0
--11 0
.names [14090] [11489] [14241] [12970] [10227]
11-- 0
--11 0
.names [4237] [11413] [10228]
01 1
10 1
.names [3429] [11411] [10229]
01 1
10 1
.names [14222] [11484] [13683] [12970] [10230]
11-- 0
--11 0
.names [3626] [11414] [10231]
01 1
10 1
.names [6102] [11415] \u4_u2_buf0_orig_m3_reg[4]_in
01 1
10 1
.names [13605] [11797] [13791] [12970] [10233]
11-- 0
--11 0
.names [13536] [11489] [13739] [12970] [10234]
11-- 0
--11 0
.names [14207] [11489] [13883] [12970] [10235]
11-- 0
--11 0
.names [13843] [11489] [13607] [12970] [10236]
11-- 0
--11 0
.names [14085] [11476] [14024] [12970] [10237]
11-- 0
--11 0
.names [13887] [11484] [14154] [12970] [10238]
11-- 0
--11 0
.names [13864] [11797] [14021] [12970] [10239]
11-- 0
--11 0
.names [6269] [12811] [13579] [12415] [10240]
11-- 0
--11 0
.names [14206] [11484] [14255] [12970] [10241]
11-- 0
--11 0
.names [13678] [11476] [13838] [12970] [10242]
11-- 0
--11 0
.names [13846] [11797] [13853] [12970] [10243]
11-- 0
--11 0
.names [14056] [11797] [13795] [12970] [10244]
11-- 0
--11 0
.names [13961] [11797] [13982] [12970] [10245]
11-- 0
--11 0
.names \u0_u0_idle_cnt1_next_reg[3] [10246]
1 1
.names [13910] [11797] [13942] [12970] [10247]
11-- 0
--11 0
.names [13341] [11407] [13002] [10248]
111 0
.names [12595] [11308] [3502] [3592] [10249]
1111 0
.names [10893] u1_u0_rx_active_r_reg_in
0 1
.names [6284] [12811] [10251]
11 0
.names [2267] [12404] [10252]
11 0
.names [12811] [6256] [10253]
11 0
.names [13807] [12811] [10254]
11 0
.names [6272] [12811] [10255]
11 0
.names [4855] [12811] [10256]
11 0
.names [5174] [12811] [10257]
11 0
.names [13122] [4802] [10258]
00 1
.names [6276] [12811] [10259]
11 0
.names [5148] [12811] [10260]
11 0
.names [10847] [12404] [10261]
00 1
.names [11579] [10984] [10262]
11 1
.names [6267] [12811] [10263]
11 0
.names [11256] [10984] [10264]
11 1
.names [6005] [12811] [10265]
11 0
.names [13554] [11476] [10266]
11 0
.names [6288] [12811] [10267]
11 0
.names [14192] [12811] [10268]
11 0
.names [12811] [13884] [10269]
11 0
.names [10811] [2990] [10270]
11 0
.names [10976] [13297] [10271]
00 1
.names [10835] [10272]
0 1
.names [14205] [12760] [10273]
01 1
10 1
.names [14221] [3638] [14082] [3691] [10274]
11-- 0
--11 0
.names [4839] [12610] [4840] [13756] [10275]
11-- 0
--11 0
.names [14069] [3882] [13924] [3884] [10276]
11-- 0
--11 0
.names [11716] u4_rx_err_r_reg_in [10277]
00 1
.names [13568] [13646] [10278]
01 1
10 1
.names [10942] [13122] [14452] [10279]
111 0
.names [12298] [10966] [10280]
00 1
.names [3435] [11422] [10281]
01 1
10 1
.names [10484] [10282]
0 1
.names [12589] [11305] [4095] [4286] [10283]
1111 0
.names [13608] [11393] [10284]
01 1
10 1
.names [11103] [10728] [10285]
11 0
.names [2875] [11417] [10286]
01 1
10 1
.names [4854] [12811] [10287]
11 0
.names [10973] [13819] [10288]
11 0
.names [4816] [12610] [4817] [13756] [10289]
11-- 0
--11 0
.names u4_u2_dma_ack_wr1_reg u4_u2_r4_reg_in
1 1
.names [10425] [10291]
0 1
.names [10712] [10292]
0 1
.names [10662] \u4_u2_buf0_orig_m3_reg[3]_in
0 1
.names [10658] \u4_u3_buf0_orig_m3_reg[3]_in
0 1
.names \u4_u1_dma_out_left_reg[2] [10295]
1 1
.names \u4_u0_dma_out_left_reg[2] [10296]
1 1
.names \u4_u3_dma_out_left_reg[2] [10297]
1 1
.names \u4_u2_dma_out_left_reg[2] [10298]
1 1
.names [10986] [13000] [12946] [10299]
111 0
.names [10654] [10300]
0 1
.names [10987] [12924] [12904] [10301]
111 0
.names [10992] [13666] [10302]
11 0
.names [10989] [13039] [13101] [10303]
111 0
.names [10988] [13212] [12912] [10304]
111 0
.names [12195] [2344] [11407] [10305]
11- 0
--1 0
.names [11457] [6232] [10984] [10306]
11- 0
--1 0
.names [10982] [13238] [10307]
11 0
.names [3505] [11368] [10308]
01 1
10 1
.names [11071] [4206] [10309]
01 1
10 1
.names [3788] [11068] [10310]
01 1
10 1
.names [11070] [3889] [10311]
01 1
10 1
.names u4_u1_dma_ack_wr1_reg u4_u1_r4_reg_in
1 1
.names [14089] [11055] [10715] [10313]
01- 1
1-1 1
.names [14078] [12811] [10314]
11 0
.names [10758] [13297] [10315]
00 1
.names [13069] [11332] [12934] [10316]
111 0
.names [11046] [11921] [11535] [10317]
11- 0
--1 0
.names [11047] [12186] [11547] [10318]
11- 0
--1 0
.names [13694] [11423] [10319]
01 1
10 1
.names [11045] [11939] [11541] [10320]
11- 0
--1 0
.names [11007] [12463] u0_u0_me_ps2_0_5_ms_reg_in
00 1
.names [11318] [11956] [11550] [10322]
11- 0
--1 0
.names [3482] [11025] [10323]
01 1
10 1
.names [11445] [4683] [11009] \u0_u0_idle_cnt1_next_reg[6]_in
00- 1
--0 1
.names [3468] [11026] [10325]
01 1
10 1
.names \u4_u2_dma_out_left_reg[1] [10326]
0 1
.names [10690] [10327]
0 1
.names [12115] [11021] \u4_u3_dma_out_left_reg[3]_in
01 1
10 1
.names [11064] [11063] [10329]
01 1
10 1
.names [12971] [11421] [10330]
01 1
10 1
.names [11059] [11058] [10331]
01 1
10 1
.names [13026] [11064] [10332]
01 1
10 1
.names [11789] [11065] [10333]
01 1
10 1
.names [12931] [11421] [10334]
01 1
10 1
.names [12013] [11022] \u4_u0_dma_out_left_reg[3]_in
01 1
10 1
.names [11978] [11027] \u4_u1_dma_out_left_reg[3]_in
01 1
10 1
.names [12181] [11029] \u4_u2_dma_out_left_reg[3]_in
01 1
10 1
.names \u4_u1_dma_out_left_reg[1] [10338]
0 1
.names [10703] [10339]
0 1
.names \u4_u0_dma_out_left_reg[1] [10340]
0 1
.names \u4_u3_dma_out_left_reg[1] [10341]
0 1
.names [11170] [10754] [10342]
00 0
.names u4_u0_dma_ack_wr1_reg u4_u0_r4_reg_in
1 1
.names [10819] [11796] [11095] [10344]
111 0
.names [11161] [10756] [10345]
00 0
.names u4_u3_dma_ack_wr1_reg u4_u3_r4_reg_in
1 1
.names [11297] [10728] [10347]
00 0
.names [11176] [10757] [10348]
00 0
.names [11027] [10860] [10349]
11 0
.names [10739] [11532] [12327] [10350]
111 0
.names [10741] [11529] [11976] [10351]
111 0
.names [10747] [11519] [12028] [10352]
111 0
.names [11020] [12147] [10353]
00 0
.names [11042] [2094] [2095] [2083] [10354]
1111 0
.names [11184] [11738] [10355]
00 1
.names [14036] [11469] [10356]
01 1
10 1
.names [12346] [11690] [10357]
01 1
10 1
.names \u1_u2_rd_buf1_reg[19] [10358]
1 1
.names \u1_u2_rd_buf1_reg[1] [10359]
1 1
.names [2346] [11466] [10360]
01 1
10 1
.names [10954] \u4_u3_buf0_orig_m3_reg[2]_in
0 1
.names [11790] [11481] [10362]
01 1
10 1
.names [14029] [11497] [11516] [10363]
111 0
.names [13801] [11512] [11511] [10364]
111 0
.names [11106] [2301] [10365]
11 1
.names [11072] [11815] [10366]
11 1
.names [10720] u1_u2_sizd_is_zero_reg_in
0 1
.names [11089] [3474] [10368]
11 0
.names [11073] [11806] [10369]
11 1
.names [12267] [11507] [13369] [10370]
111 0
.names [11698] [11430] [10371]
00 1
.names [11104] [12457] [10372]
00 0
.names [11078] [3476] [14149] [10373]
111 0
.names [11088] [12444] u0_u0_idle_cnt1_clr_reg_in
00 1
.names [11077] [11079] [10375]
00 0
.names [10726] [10376]
0 1
.names [11072] [3882] [14197] [10377]
111 0
.names [11066] [3777] [10378]
11 0
.names [11086] [3638] [13584] [10379]
111 0
.names [11107] [12346] [10380]
11 0
.names [11483] [12720] [13675] [12077] [10381]
1111 0
.names [13099] [13339] [11805] [13937] [10382]
1111 0
.names [11112] [11681] [13584] [12066] [10383]
1111 0
.names [11551] [12454] [11552] [10384]
11- 0
--1 0
.names [11562] [12189] [11563] [10385]
11- 0
--1 0
.names [11087] [11570] [10386]
00 0
.names [11615] [12886] [11548] [10387]
11- 0
--1 0
.names [11082] [11546] [10388]
00 0
.names [11549] [12111] [11540] [10389]
11- 0
--1 0
.names [11548] [11757] [11537] [10390]
11- 0
--1 0
.names [11558] [12311] [11567] [10391]
11- 0
--1 0
.names [11194] [11554] [10392]
00 0
.names [11659] [4798] [12068] [10393]
11- 0
--1 0
.names [11689] [12896] [11549] [10394]
11- 0
--1 0
.names [11242] [2373] [13532] [10395]
111 0
.names [11245] [12712] [13962] [11874] [10396]
1111 0
.names [11600] [12884] [11543] [10397]
11- 0
--1 0
.names [11362] [11769] [10398]
11 1
.names [11692] [4615] [11316] [10399]
11- 0
--1 0
.names [11543] [12162] [11701] [10400]
11- 0
--1 0
.names [11556] [12237] [11566] [10401]
11- 0
--1 0
.names [12993] [11242] [10402]
11 1
.names [11069] [11768] [10403]
11 1
.names [11594] [12894] [11536] [10404]
11- 0
--1 0
.names [11536] [12105] [11542] [10405]
11- 0
--1 0
.names [12884] [12455] [12162] [13463] [10406]
1111 0
.names [13668] [12811] [10407]
11 0
.names [12886] [12370] [11757] [13325] [10408]
1111 0
.names [12896] [12482] [12111] [13381] [10409]
1111 0
.names [12894] [12352] [12105] [13285] [10410]
1111 0
.names [11561] [12533] [13024] [10411]
00- 1
--0 1
.names [11875] [13710] [11080] \u0_u0_idle_cnt1_next_reg[5]_in
00- 1
--0 1
.names [11569] [12719] [12335] [10413]
00- 1
--0 1
.names [13119] [13141] [12189] [13025] [10414]
1111 0
.names [11817] [3712] [11309] [10415]
00- 1
--0 1
.names [13226] [11576] [10416]
01 1
10 1
.names \u4_u0_buf0_orig_m3_reg[1] [10417]
0 1
.names \u4_u3_buf0_orig_m3_reg[1] [10418]
0 1
.names \u4_u2_buf0_orig_m3_reg[1] [10419]
0 1
.names [11593] [11650] [11157] [10420]
11- 0
--1 0
.names [11936] [11654] [11166] [10421]
11- 0
--1 0
.names [12206] [6343] [10422]
11 0
.names [11172] [12401] [14169] [10423]
111 0
.names [11118] [13598] [10424]
11 0
.names [11140] wb_addr_i[17] [10425]
00 0
.names [11188] [13118] [10426]
11 0
.names [11189] [13118] [10427]
11 0
.names [11155] [12466] [13804] [10428]
111 0
.names [11074] [11553] [10429]
00 0
.names [11446] [11326] [10430]
11 0
.names [11174] [12256] [13943] [10431]
111 0
.names [11432] [3177] [10432]
00 1
.names [11178] [12776] [13794] [10433]
111 0
.names [12029] [11127] [10434]
00 1
.names [11503] [11131] [10435]
00 1
.names [11799] [11321] [10436]
00 0
.names [11803] [11134] [10437]
00 0
.names [10948] [10438]
0 1
.names [11141] [11144] [10439]
00 1
.names [11147] [11811] [10440]
00 0
.names [11617] [11325] [10441]
11 0
.names [11158] [11146] [10442]
11 0
.names [11122] [11681] [10443]
11 1
.names [11800] [13116] [10444]
00 1
.names [11515] [11129] [10445]
00 1
.names [11133] [11806] [10446]
11 1
.names [11128] [11815] [10447]
11 1
.names [12548] [11124] [10448]
00 1
.names [11237] [11721] [10449]
11 1
.names [11814] [11151] [10450]
00 0
.names [11487] [12700] [12617] [12500] [10451]
1111 0
.names [10811] [10452]
0 1
.names [11185] [11993] [10453]
00 0
.names [12673] [3883] [11221] [10454]
11- 0
--1 0
.names [11164] [13182] [10455]
11 1
.names [11162] [13057] [10456]
11 1
.names [12618] [3688] [11405] [10457]
11- 0
--1 0
.names [12501] [4289] [11220] [10458]
11- 0
--1 0
.names [11175] [13074] [10459]
11 1
.names [12126] [12573] [12056] [10460]
11- 0
--1 0
.names [14088] [4798] [11208] [10461]
00- 1
--0 1
.names [8959] [12349] [12275] [6240] [10462]
11-- 0
--11 0
.names [10821] [10463]
0 1
.names [11444] [12146] [13398] [11723] [13407] [13155] [10464]
000--- 1
---000 1
.names u1_u3_pid_OUT_r_reg [10465]
0 1
.names u4_u2_set_r_reg [10466]
1 1
.names u1_u3_pid_IN_r_reg [10467]
0 1
.names u4_u0_set_r_reg [10468]
1 1
.names u4_u1_set_r_reg [10469]
1 1
.names [11305] [4095] [10470]
11 1
.names [11307] [3337] [10471]
11 1
.names [11306] [3710] [10472]
11 1
.names [11308] [3502] [10473]
11 1
.names [11426] [13456] [10474]
00 1
.names [10827] [10475]
0 1
.names [11229] [13155] [10476]
11 1
.names [14664] [2042] [10477]
11 0
.names [11235] [13481] [10478]
00 1
.names u1_u3_pid_PING_r_reg_in [8959] [10479]
11 0
.names u1_u3_out_to_small_reg_in [14806] [10480]
00 1
.names [11240] [6091] [10481]
00 1
.names [11418] [6323] [10482]
00 1
.names [11683] [14453] [10483]
00 0
.names [11268] [11649] [10484]
11 1
.names [11337] [12375] [13350] [10485]
111 0
.names [11447] [11322] [10486]
00 1
.names [11315] [13347] [12932] [10487]
111 0
.names [11313] [13220] [14424] [10488]
111 0
.names [11425] [13456] [10489]
00 1
.names [14827] [10490]
0 1
.names [11147] [10491]
0 1
.names [11312] [12371] [12911] [10492]
111 0
.names [13908] [11713] [10493]
01 1
10 1
.names [10847] [10494]
0 1
.names [11649] [13084] [13481] [10495]
111 0
.names [11358] [13084] [10496]
00 1
.names [11248] [4798] [10497]
11 0
.names [11257] [4791] [12883] [4795] [10498]
1111 0
.names [11394] [13423] [10499]
11 1
.names [11196] [11513] [10500]
00 1
.names [12882] [11660] [4620] [10501]
11- 0
--1 0
.names [12165] [3711] [11276] [10502]
11- 0
--1 0
.names [13150] [4615] [11284] [10503]
00- 1
--0 1
.names [10869] u1_u1_send_data_r2_reg_in
0 1
.names [12079] [3504] [11253] [10505]
11- 0
--1 0
.names [13229] [12760] [11264] [10506]
00- 1
--0 1
.names \u1_u2_rd_buf1_reg[31] [10507]
1 1
.names [12088] [4293] [11271] [10508]
11- 0
--1 0
.names [11876] [3888] [11261] [10509]
11- 0
--1 0
.names [13551] [11489] [13592] [12970] [10510]
11-- 0
--11 0
.names [6548] [12811] [13949] [12415] [10511]
11-- 0
--11 0
.names [13986] [11489] [13800] [12970] [10512]
11-- 0
--11 0
.names [6290] [12811] [14042] [12415] [10513]
11-- 0
--11 0
.names [6538] [12811] [14038] [12415] [10514]
11-- 0
--11 0
.names \u1_u2_rd_buf1_reg[30] [10515]
1 1
.names [6260] [12811] [14224] [12415] [10516]
11-- 0
--11 0
.names [6261] [12811] [14057] [12415] [10517]
11-- 0
--11 0
.names [14236] [12415] [6289] [12811] [10518]
11-- 0
--11 0
.names [14155] [12811] [3595] [12415] [10519]
11-- 0
--11 0
.names [6008] [12811] [2500] [12415] [10520]
11-- 0
--11 0
.names [13662] [11489] [13639] [12970] [10521]
11-- 0
--11 0
.names [6690] [12811] [5491] [12415] [10522]
11-- 0
--11 0
.names [6809] [12811] [5562] [12415] [10523]
11-- 0
--11 0
.names [13745] [11484] [14193] [12970] [10524]
11-- 0
--11 0
.names [6004] [12811] [2554] [12415] [10525]
11-- 0
--11 0
.names [6544] [12811] [2551] [12415] [10526]
11-- 0
--11 0
.names [13966] [11489] [13899] [12970] [10527]
11-- 0
--11 0
.names [6200] [12811] [5760] [12415] [10528]
11-- 0
--11 0
.names [6009] [12811] [6032] [12415] [10529]
11-- 0
--11 0
.names [13824] [11489] [13600] [12970] [10530]
11-- 0
--11 0
.names [6485] [12811] [14109] [12415] [10531]
11-- 0
--11 0
.names [14249] [11484] [13991] [12970] [10532]
11-- 0
--11 0
.names [6003] [12811] [2504] [12415] [10533]
11-- 0
--11 0
.names [6293] [12811] [14157] [12415] [10534]
11-- 0
--11 0
.names [14136] [11489] [14253] [12970] [10535]
11-- 0
--11 0
.names [6562] [12811] [6011] [12415] [10536]
11-- 0
--11 0
.names [13618] [11489] [14048] [12970] [10537]
11-- 0
--11 0
.names [14063] [12415] [12811] [6258] [10538]
11-- 0
--11 0
.names [13925] [12415] [4886] [12811] [10539]
11-- 0
--11 0
.names [13681] [12415] [12811] [5764] [10540]
11-- 0
--11 0
.names [6237] [12811] [6013] [12415] [10541]
11-- 0
--11 0
.names [13898] [11489] [13731] [12970] [10542]
11-- 0
--11 0
.names [14177] [11484] [14025] [12970] [10543]
11-- 0
--11 0
.names [13545] [11489] [14137] [12970] [10544]
11-- 0
--11 0
.names [6109] [12811] [13602] [12415] [10545]
11-- 0
--11 0
.names [6279] [12811] [14218] [12415] [10546]
11-- 0
--11 0
.names \u1_u2_rd_buf1_reg[7] [10547]
1 1
.names [14250] [11484] [13931] [12970] [10548]
11-- 0
--11 0
.names [6547] [12811] [13780] [12415] [10549]
11-- 0
--11 0
.names [6001] [12811] [14033] [12415] [10550]
11-- 0
--11 0
.names [14131] [12415] [5185] [12811] [10551]
11-- 0
--11 0
.names \u1_u2_rd_buf1_reg[24] [10552]
1 1
.names [13881] [12415] [6543] [12811] [10553]
11-- 0
--11 0
.names [6524] [12811] [13509] [12415] [10554]
11-- 0
--11 0
.names [6000] [12811] [14180] [12415] [10555]
11-- 0
--11 0
.names [13867] [11489] [13774] [12970] [10556]
11-- 0
--11 0
.names [6002] [12811] [14039] [12415] [10557]
11-- 0
--11 0
.names [13820] [11489] [14023] [12970] [10558]
11-- 0
--11 0
.names [13729] [11484] [13888] [12970] [10559]
11-- 0
--11 0
.names [13743] [11489] [13911] [12970] [10560]
11-- 0
--11 0
.names [13764] [12811] [3741] [12415] [10561]
11-- 0
--11 0
.names [2816] [14314] [11277] [10562]
11- 0
--1 0
.names [2828] [14314] [11285] [10563]
11- 0
--1 0
.names [2815] [14314] [11040] [10564]
11- 0
--1 0
.names [2813] [14314] [11283] [10565]
11- 0
--1 0
.names [14185] [11722] [10566]
01 1
10 1
.names [2811] [14314] [11336] [10567]
11- 0
--1 0
.names \u1_u2_rd_buf1_reg[21] [10568]
1 1
.names [11406] [12569] [10569]
11 1
.names [12004] [11740] [10570]
01 1
10 1
.names [11918] [11388] [10571]
11 1
.names [14273] [10572]
0 1
.names [10939] [10573]
0 1
.names [11331] [14167] [10574]
11 1
.names [11413] [12757] [10575]
11 1
.names [9191] [11697] [11626] [10576]
111 0
.names [5503] [12811] [10577]
11 0
.names [6275] [12811] [10578]
11 0
.names [6196] [12811] [10579]
11 0
.names [5502] [12811] [10580]
11 0
.names [5604] [12811] [10581]
11 0
.names [12485] [11412] [10582]
11 1
.names [11413] [12421] [10583]
11 1
.names [14181] [12811] [10584]
11 0
.names [12811] [5763] [10585]
11 0
.names [13922] [12811] [10586]
11 0
.names [13533] [12811] [10587]
11 0
.names [13597] [12811] [10588]
11 0
.names [6552] [12811] [10589]
11 0
.names [6287] [12811] [10590]
11 0
.names [6166] [12811] [10591]
11 0
.names [13615] [12811] [10592]
11 0
.names [6277] [12811] [10593]
11 0
.names [12811] [5762] [10594]
11 0
.names [13894] [12811] [10595]
11 0
.names [10838] [10596]
0 1
.names [14098] [12811] [10597]
11 0
.names [6247] [12811] [10598]
11 0
.names [2193] [12160] [10599]
00 1
.names [6264] [12811] [10600]
11 0
.names [6254] [12811] [10601]
11 0
.names [13220] [12760] [10602]
00 1
.names [6567] [12811] [10603]
11 0
.names [13741] [12811] [10604]
11 0
.names [11411] [12419] [10605]
11 1
.names [11411] [12511] [10606]
11 1
.names [8702] [8959] [10607]
01 1
10 1
.names [2874] [4800] [10608]
01 1
10 1
.names [11235] [12414] [10609]
00 1
.names [9442] [8959] [10610]
01 1
10 1
.names [4835] [13861] [4837] [14790] [10611]
11-- 0
--11 0
.names [11808] [11231] [10612]
00 0
.names [13552] [3476] [14199] [3480] [10613]
11-- 0
--11 0
.names [11414] [12247] [10614]
11 1
.names [11414] [12518] [10615]
11 1
.names u0_u0_usb_reset_reg u4_usb_reset_r_reg_in
1 1
.names [11245] [11388] [10617]
11 1
.names [11914] [11415] [10618]
11 1
.names [11310] [11415] [10619]
11 1
.names [11000] [10620]
0 1
.names [11406] [12297] [10621]
11 1
.names [13870] [11718] [10622]
01 1
10 1
.names [10949] [10623]
0 1
.names [14041] [11704] [10624]
01 1
10 1
.names [11073] [4288] [13675] [10625]
111 0
.names u1_u2_dtmp_sel_r_reg [10626]
0 1
.names [11392] [14261] [10627]
11 0
.names u1_u3_pid_SETUP_r_reg [10628]
0 1
.names u1_u3_rx_ack_to_clr_reg [10629]
1 1
.names u1_u3_pid_PING_r_reg [10630]
0 1
.names u4_u2_r2_reg [10631]
1 1
.names \u1_u2_rd_buf1_reg[26] [10632]
1 1
.names \u1_u2_rd_buf1_reg[27] [10633]
1 1
.names \u1_u2_rd_buf1_reg[3] [10634]
1 1
.names \u1_u2_rd_buf1_reg[0] [10635]
1 1
.names \u1_u2_rd_buf1_reg[12] [10636]
1 1
.names \u1_u2_rd_buf1_reg[2] [10637]
1 1
.names \u1_u2_rd_buf1_reg[8] [10638]
1 1
.names \u1_u2_rd_buf1_reg[18] [10639]
1 1
.names \u1_u2_rd_buf1_reg[28] [10640]
1 1
.names \u1_u2_rd_buf1_reg[14] [10641]
1 1
.names u4_u3_set_r_reg [10642]
1 1
.names \u1_u2_rd_buf1_reg[6] [10643]
1 1
.names \u1_u2_rd_buf1_reg[5] [10644]
1 1
.names \u1_u2_rd_buf1_reg[9] [10645]
1 1
.names \u1_u2_rd_buf1_reg[20] [10646]
1 1
.names \u1_u2_rd_buf1_reg[22] [10647]
1 1
.names \u1_u2_rd_buf1_reg[15] [10648]
1 1
.names \u1_u2_rd_buf1_reg[23] [10649]
1 1
.names [11412] [3472] [3435] [3473] [10650]
1111 0
.names \u1_u2_rd_buf1_reg[25] [10651]
1 1
.names \u1_u2_rd_buf1_reg[17] [10652]
1 1
.names u4_u3_r2_reg [10653]
1 1
.names [12978] [12429] [13002] [10654]
111 0
.names [2817] [14314] [11286] [10655]
11- 0
--1 0
.names \u1_u2_rd_buf1_reg[16] [10656]
1 1
.names [12825] [11422] [10657]
11 1
.names [11762] [6300] [11388] [10658]
11- 0
--1 0
.names [12141] [3997] [11413] [10659]
11- 0
--1 0
.names [12136] [3342] [11411] [10660]
11- 0
--1 0
.names [11769] [3510] [11414] [10661]
11- 0
--1 0
.names [11768] [6368] [11415] [10662]
11- 0
--1 0
.names [11765] [3715] [11406] [10663]
11- 0
--1 0
.names \u1_u2_rd_buf1_reg[4] [10664]
1 1
.names [2872] [12227] [10665]
01 1
10 1
.names [3025] [11458] [10666]
01 1
10 1
.names u4_u0_r2_reg [10667]
1 1
.names u4_u1_r2_reg [10668]
1 1
.names \u1_u2_rd_buf1_reg[29] [10669]
1 1
.names [2814] [14314] [11273] [10670]
11- 0
--1 0
.names [2812] [14314] [11269] [10671]
11- 0
--1 0
.names [11700] [11727] [13315] [3410] [10672]
11-- 0
--11 0
.names [11179] [12215] [10673]
00 0
.names \u1_u2_rd_buf1_reg[10] [10674]
1 1
.names [11071] [4206] [10675]
11 1
.names [11368] [3505] [10676]
11 1
.names [11067] [6344] [10677]
00 1
.names [11068] [3788] [10678]
11 1
.names [11070] [3889] [10679]
11 1
.names [13443] [11429] [10680]
11 0
.names [12082] [13407] [13858] [10681]
111 0
.names [11071] [4206] [13268] [10682]
111 0
.names [11368] [3505] [13466] [10683]
111 0
.names [11068] [3788] [12987] [10684]
111 0
.names [11070] [3889] [13351] [10685]
111 0
.names [11260] [11014] [10686]
11 1
.names [4074] [11435] [10687]
01 1
10 1
.names [3317] [11436] [10688]
01 1
10 1
.names [3692] [11438] [10689]
01 1
10 1
.names u4_u1_intb_reg [10690]
1 1
.names u4_u2_intb_reg [10691]
0 1
.names u4_u0_intb_reg [10692]
0 1
.names [2097] [11433] [10693]
01 1
10 1
.names \u1_u2_rd_buf1_reg[11] [10694]
1 1
.names \u1_u2_rd_buf1_reg[13] [10695]
1 1
.names [13367] [14790] [2871] [4796] [10696]
11-- 0
--11 0
.names [11979] [11735] [10697]
01 1
10 1
.names [11985] [11741] [10698]
01 1
10 1
.names [12023] [11738] [10699]
01 1
10 1
.names [6255] [12811] [10700]
11 0
.names [11167] [13006] [10701]
11 1
.names u4_u0_inta_reg [10702]
0 1
.names u4_u1_inta_reg [10703]
1 1
.names u4_u2_inta_reg [10704]
0 1
.names u4_u3_inta_reg [10705]
0 1
.names u4_u3_intb_reg [10706]
0 1
.names [11139] [2836] [2932] [13012] [10707]
1111 0
.names [11021] [11160] [10708]
11 0
.names [12104] [11025] [10709]
00 1
.names [11234] [11779] [13771] [7206] [10710]
1111 0
.names [11029] [11187] [10711]
11 0
.names [11043] [12053] [10712]
11 0
.names [11022] [11169] [10713]
11 0
.names [11011] [10714]
0 1
.names u0_u0_me_ps_2_5_us_reg [10715]
1 1
.names [11186] [11735] [10716]
00 1
.names [11533] [11741] [10717]
00 1
.names [3013] [11786] [10718]
01 1
10 1
.names [12129] [11787] [10719]
01 1
10 1
.names [11491] [11466] [10720]
00 0
.names [11506] [4236] [4074] [13472] [10721]
0000 0
.names [13647] [12415] [10722]
11 0
.names [11466] [12806] [10723]
00 1
.names [11498] [3428] [3317] [13468] [10724]
0000 0
.names [11024] [10725]
0 1
.names [11916] [12059] [2478] [10726]
111 0
.names [11465] [12956] [10727]
00 0
.names [11507] [13933] [14118] [6233] [10728]
1111 0
.names [12152] [6730] [11478] [10729]
00- 1
--0 1
.names [12152] [6754] [11473] [10730]
00- 1
--0 1
.names [12152] [6729] [11475] [10731]
00- 1
--0 1
.names [12152] [6732] [11472] [10732]
00- 1
--0 1
.names [2858] [11437] [10733]
11 0
.names [12152] [6731] [11477] [10734]
00- 1
--0 1
.names [11045] [10735]
0 1
.names [11046] [10736]
0 1
.names [11047] [10737]
0 1
.names [11318] [10738]
0 1
.names [11470] [11839] [10739]
11 0
.names [11839] [12468] [12315] [10740]
00- 1
--0 1
.names [11467] [11845] [10741]
11 0
.names [11845] [12248] [11995] [10742]
00- 1
--0 1
.names [12050] [12749] [12945] [10743]
00- 1
--0 1
.names [11856] [12682] [13168] [10744]
00- 1
--0 1
.names [11714] [11860] [10745]
11 0
.names [11860] [12400] [12215] [10746]
00- 1
--0 1
.names [11468] [11868] [10747]
11 0
.names [11868] [12224] [11993] [10748]
00- 1
--0 1
.names [12434] [11806] [4286] [10749]
111 0
.names [12300] [11815] [3790] [10750]
111 0
.names [12963] [3671] [11831] [12747] [10751]
11-- 0
--11 0
.names [13112] [3313] [11827] [12593] [10752]
11-- 0
--11 0
.names [13158] [3468] [11829] [12868] [10753]
11-- 0
--11 0
.names [12995] [12984] [12454] [13087] [10754]
1111 0
.names [12059] [13228] [2452] [13987] [10755]
1111 0
.names [13142] [12968] [12311] [13004] [10756]
1111 0
.names [12959] [13105] [12237] [12992] [10757]
1111 0
.names [3037] [12103] [10758]
01 1
10 1
.names [7670] [12404] [10759]
11 0
.names [6163] [12811] [10760]
11 0
.names [12210] [3504] [10761]
01 1
10 1
.names [12204] [3888] [10762]
01 1
10 1
.names [12208] [3711] [10763]
01 1
10 1
.names [11853] [13174] [11501] [10764]
11- 0
--1 0
.names [12995] [11989] \u4_u2_dma_out_left_reg[1]_in
01 1
10 1
.names [13006] [11776] [10766]
01 1
10 1
.names [3473] [11793] [10767]
01 1
10 1
.names [13182] [12003] [10768]
01 1
10 1
.names [13074] [11977] [10769]
01 1
10 1
.names [13142] [11755] \u4_u3_dma_out_left_reg[1]_in
01 1
10 1
.names [2830] [11437] [10771]
11 0
.names [13061] [12110] [10772]
01 1
10 1
.names [12971] [11910] [10773]
01 1
10 1
.names [4500] [11909] [10774]
01 1
10 1
.names [12959] [11777] \u4_u0_dma_out_left_reg[1]_in
01 1
10 1
.names [13119] [11968] \u4_u1_dma_out_left_reg[1]_in
01 1
10 1
.names [13057] [11961] [10777]
01 1
10 1
.names \u4_u3_dma_out_left_reg[0] [10778]
0 1
.names \u4_u2_dma_out_left_reg[0] [10779]
0 1
.names \u4_u0_dma_out_left_reg[0] [10780]
0 1
.names [11520] [13296] u4_u3_dma_ack_wr1_reg_in
00 1
.names [11527] [13296] u4_u0_dma_ack_wr1_reg_in
00 1
.names [11521] [13296] u4_u1_dma_ack_wr1_reg_in
00 1
.names [11534] [13296] u4_u2_dma_ack_wr1_reg_in
00 1
.names [11437] [13156] [10785]
00 0
.names [11499] [13469] [10786]
11 0
.names [11495] wb_addr_i[17] [10787]
11 0
.names [12557] [13761] [10788]
00 0
.names [6252] [12811] [10789]
11 0
.names [12557] [11578] [10790]
11 1
.names [11498] [3506] [10791]
11 0
.names [11486] [12720] [10792]
11 1
.names [11542] [12872] [10793]
11 0
.names [11547] [11780] [10794]
11 0
.names [11535] [12177] [10795]
11 0
.names [11507] [12696] [13138] [10796]
111 0
.names [11752] [11434] [10797]
11 1
.names [11541] [11937] [10798]
11 0
.names [11540] [12521] [10799]
11 0
.names [11681] [11583] [10800]
11 1
.names [11448] [11505] [10801]
11 0
.names [11496] wb_addr_i[17] [10802]
11 0
.names [11506] [4197] [10803]
11 0
.names [11647] [12448] [10804]
00 1
.names [11801] [13469] [10805]
11 0
.names [11106] [10806]
0 1
.names [11537] [12600] [10807]
11 0
.names [12722] [11557] [10808]
11 1
.names [11550] [11965] [10809]
11 0
.names [11644] [12480] [12476] [12325] [10810]
0000 0
.names [12782] [11686] [10811]
00 1
.names [11530] [11995] [10812]
00 0
.names [11798] [11505] [10813]
11 1
.names [11669] [13481] [10814]
00 1
.names [12549] [11942] [12275] [6105] [10815]
11-- 0
--11 0
.names [12275] [6243] [12691] [11942] [10816]
11-- 0
--11 0
.names [12048] [12346] [12047] [10817]
01- 1
1-1 1
.names [3463] [12671] [12599] [11942] [10818]
11-- 0
--11 0
.names [12602] [11942] [12349] [13465] [10819]
11-- 0
--11 0
.names [11668] [6003] [10820]
00 1
.names u1_u3_pid_OUT_r_reg_in [13415] [12126] [8810] [10821]
11-- 0
--11 0
.names [2896] [11663] [10822]
11 0
.names [11104] [10823]
0 1
.names [12180] [12648] [10824]
01 1
10 1
.names [11582] [13407] [10825]
00 1
.names [3461] [12278] [10826]
00 1
.names [11613] wb_addr_i[4] [10827]
11 0
.names [11606] [11649] [10828]
11 0
.names [11123] [10829]
0 1
.names [11557] [14197] [10830]
11 1
.names [11578] [14149] [10831]
11 1
.names [11645] [12253] [10832]
00 0
.names [13469] [12101] [10833]
11 0
.names [11653] [12785] [13461] [10834]
111 0
.names [11596] wb_addr_i[4] [10835]
00 1
.names [11682] [12713] [13355] [10836]
111 0
.names [14739] [11585] [10837]
11 1
.names [11702] [11697] [10838]
11 0
.names [11130] [10839]
0 1
.names [11588] [13744] [10840]
11 1
.names [11680] [12071] [10841]
11 1
.names [11655] [12865] [13413] [10842]
111 0
.names [9188] [11626] [10843]
11 0
.names [12715] [14385] [10844]
11 1
.names [14003] [11791] [10845]
01 1
10 1
.names [9372] [12155] [10846]
01 1
10 1
.names [11051] [10847]
1 1
.names [11051] [10848]
0 1
.names [11149] [10849]
0 1
.names [11432] [10850]
0 1
.names [8658] [12184] [10851]
01 1
10 1
.names [11158] [10852]
0 1
.names [12365] [12328] [10853]
00 1
.names [12144] [4683] [14261] [10854]
11- 0
--1 0
.names [14385] [13311] [13920] [10855]
111 0
.names [11163] [10856]
0 1
.names [12313] [12472] [10857]
00 1
.names [11666] [12135] [13426] [10858]
111 0
.names [13489] [13083] [4651] [10859]
11- 0
--1 0
.names [11622] [12230] [10860]
00 1
.names [12484] [12307] [10861]
00 1
.names [11701] [12542] [10862]
11 0
.names [12717] [12566] [12366] [10863]
00- 1
--0 1
.names [11809] [11502] [10864]
11 1
.names [12086] [3480] [11881] [10865]
11- 0
--1 0
.names [12069] [3884] [11461] [10866]
11- 0
--1 0
.names [12148] [3691] [11729] [10867]
11- 0
--1 0
.names [11823] [4291] [12170] [10868]
11- 0
--1 0
.names u1_u1_send_data_r_reg [10869]
0 1
.names [11513] [13443] [10870]
00 1
.names [13821] [12415] [6539] [12811] [10871]
11-- 0
--11 0
.names [13849] [12415] [4856] [12811] [10872]
11-- 0
--11 0
.names [6086] [12811] [14102] [12415] [10873]
11-- 0
--11 0
.names [13629] [4206] [14195] [4293] [10874]
11-- 0
--11 0
.names [12366] [12374] [12717] [12711] [10875]
11-- 0
--11 0
.names [6697] [12415] [10876]
11 0
.names [13190] [3932] [11912] [12706] [10877]
11-- 0
--11 0
.names [2865] [12837] [12130] [10878]
01- 1
1-1 1
.names [11665] [4795] [10879]
11 0
.names [13736] [12970] [10880]
11 0
.names [13535] [12970] [10881]
11 0
.names [11691] [6008] [10882]
00 1
.names [2552] [12415] [10883]
11 0
.names [2860] [11437] [10884]
11 0
.names [6249] [12811] [10885]
11 0
.names [6262] [12811] [10886]
11 0
.names [6286] [12811] [10887]
11 0
.names [12404] [12678] [10888]
11 0
.names [11652] [12530] [13324] [10889]
111 0
.names [6292] [12811] [10890]
11 0
.names [6310] [12415] [10891]
11 0
.names [5111] [12415] [10892]
11 0
.names u0_rx_active_reg [10893]
0 1
.names [2807] [11663] [10894]
11 0
.names [6263] [12811] [10895]
11 0
.names [11509] [3890] [10896]
11 0
.names [2804] [11663] [10897]
11 0
.names [14267] [11489] [10898]
11 0
.names [6253] [12811] [10899]
11 0
.names [2788] [11663] [10900]
11 0
.names [11663] [2861] [10901]
11 0
.names [11711] [3314] [10902]
00 1
.names [2501] [12415] [10903]
11 0
.names [5489] [12415] [10904]
11 0
.names [2809] [11437] [10905]
11 0
.names [14079] [12415] [10906]
11 0
.names [13848] [12811] [10907]
11 0
.names [2806] [11663] [10908]
11 0
.names [11437] [2810] [10909]
11 0
.names [2859] [11437] [10910]
11 0
.names [3716] [12415] [10911]
11 0
.names [6291] [12811] [10912]
11 0
.names [12811] [6257] [10913]
11 0
.names [11509] [3875] [3692] [13471] [10914]
0000 0
.names [2893] [11437] [10915]
11 0
.names u0_rx_err_reg u4_rx_err_r_reg_in
1 1
.names [2805] [11663] [10917]
11 0
.names [2808] [11663] [10918]
11 0
.names [2833] [11437] [10919]
11 0
.names [13203] [11663] [10920]
00 0
.names [13204] [11663] [10921]
00 0
.names [11437] [13203] [10922]
00 0
.names [11437] [13132] [10923]
00 0
.names [11437] [12952] [10924]
00 0
.names [13164] [11663] [10925]
00 0
.names [12952] [11663] [10926]
00 0
.names [11437] [13204] [10927]
00 0
.names [11437] [13170] [10928]
00 0
.names [13170] [11663] [10929]
00 0
.names [13156] [11663] [10930]
00 0
.names [11437] [13185] [10931]
00 0
.names [13132] [11663] [10932]
00 0
.names [12364] [11705] [10933]
00 1
.names [11437] [13164] [10934]
00 0
.names [13185] [11663] [10935]
00 0
.names [6526] [6696] [11664] [10936]
11- 0
--1 0
.names [6292] [6718] [11661] [10937]
11- 0
--1 0
.names [6291] [12396] [11673] [10938]
11- 0
--1 0
.names u0_rx_valid_reg [10939]
1 1
.names [13621] [3889] [13617] [3888] [10940]
11-- 0
--11 0
.names [4608] [14453] [4841] [14200] [10941]
11-- 0
--11 0
.names [4709] [14453] [4818] [14200] [10942]
11-- 0
--11 0
.names [4616] [13646] [4838] [13895] [10943]
11-- 0
--11 0
.names [2991] [13155] [10944]
00 1
.names [13327] [13858] [10945]
00 1
.names [4794] [12416] [10946]
11 0
.names [11330] [10947]
0 1
.names [11490] [12160] [10948]
00 1
.names [12592] [11695] [10949]
11 0
.names [11332] [10950]
0 1
.names [9456] [12169] [10951]
01 1
10 1
.names [8888] [12145] [10952]
01 1
10 1
.names [2868] [12807] [12130] [10953]
01- 1
1-1 1
.names [11460] [11762] [10954]
11 1
.names [13751] [4288] [13656] [4291] [10955]
11-- 0
--11 0
.names [6526] [12811] [10956]
11 0
.names [13742] [12415] [12811] [5860] [10957]
11-- 0
--11 0
.names [2895] [12817] [12130] [10958]
01- 1
1-1 1
.names [13409] [12194] [10959]
01 1
10 1
.names [5978] [13889] [12047] [10960]
01- 1
1-1 1
.names u0_u0_ls_se0_r_reg [10961]
1 1
.names [2866] [12652] [12130] [10962]
01- 1
1-1 1
.names [14070] [12415] [5504] [12811] [10963]
11-- 0
--11 0
.names [2864] [12831] [12130] [10964]
01- 1
1-1 1
.names [11712] [2873] [2875] [12236] [10965]
1111 0
.names [11695] [2093] [2086] [13069] [10966]
1111 0
.names [11696] [2345] [10967]
00 1
.names [8700] [11749] [10968]
01 1
10 1
.names [12212] [4293] [10969]
01 1
10 1
.names [2862] [12802] [12130] [10970]
01- 1
1-1 1
.names [12038] [12719] [10971]
00 1
.names [12150] [11438] [10972]
00 1
.names [11458] [13219] [13666] [14036] [10973]
1111 0
.names [3471] [12140] [10974]
01 1
10 1
.names [2989] [11761] [10975]
01 1
10 1
.names [13606] [12133] [10976]
01 1
10 1
.names [4774] [12138] \u0_u0_idle_cnt1_next_reg[3]_in
01 1
10 1
.names [2704] [12134] [10978]
01 1
10 1
.names [2863] [12822] [12130] [10979]
01- 1
1-1 1
.names [2867] [12775] [12130] [10980]
01- 1
1-1 1
.names \u4_u1_dma_out_left_reg[0] [10981]
0 1
.names \u0_u0_idle_cnt1_next_reg[2] [10982]
1 1
.names [11459] [13606] [10983]
00 0
.names [11457] [6232] [10984]
00 1
.names [11458] [3025] [10985]
11 1
.names [11739] [12395] [11840] [10986]
00- 1
--0 1
.names [11744] [12232] [11848] [10987]
00- 1
--0 1
.names [11743] [12424] [11861] [10988]
00- 1
--0 1
.names [11928] [12405] [11870] [10989]
00- 1
--0 1
.names [2991] [13469] [10990]
00 1
.names [11735] [12223] [11859] [10991]
00- 1
--0 1
.names [11458] [3025] [14036] [14211] [10992]
1111 0
.names [11427] [10993]
0 1
.names [11740] [12320] [11844] [10994]
00- 1
--0 1
.names [11741] [12233] [11906] [10995]
00- 1
--0 1
.names [11738] [12309] [11833] [10996]
00- 1
--0 1
.names [11565] [13029] [12612] [10997]
111 0
.names [9421] [11748] [10998]
01 1
10 1
.names [6259] [12811] [10999]
11 0
.names [4819] [14508] [11000]
00 1
.names [11764] [11739] \u4_u3_dma_out_left_reg[2]_in
01 1
10 1
.names [12010] [11744] \u4_u0_dma_out_left_reg[2]_in
01 1
10 1
.names [11785] [11743] \u4_u1_dma_out_left_reg[2]_in
01 1
10 1
.names [12002] [11928] \u4_u2_dma_out_left_reg[2]_in
01 1
10 1
.names [11847] [13036] [11510] [11005]
11- 0
--1 0
.names [11430] [11006]
0 1
.names [3025] [11915] [14050] [12745] [11007]
1111 0
.names [11919] [11435] [11008]
00 1
.names [11445] [4683] [11009]
11 0
.names [11953] [11436] [11010]
00 1
.names [11443] [12809] [11011]
11 0
.names [11694] [12315] [11012]
00 0
.names [11528] [11740] [11013]
00 1
.names [13083] [12238] [13489] [11014]
111 0
.names [2086] [12242] [11015]
01 1
10 1
.names \u1_u2_rd_buf0_reg[2] [11016]
1 1
.names [8954] [12243] [11017]
01 1
10 1
.names \u1_u2_rd_buf0_reg[31] [11018]
1 1
.names [14204] [12260] [11019]
01 1
10 1
.names [12402] [4620] [12882] [11020]
00- 1
--0 1
.names [11783] [11858] [11021]
11 0
.names [12167] [11850] [11022]
11 0
.names [11775] [2478] [11023]
11 0
.names [11775] [2478] [11024]
00 0
.names [13309] [12376] [13055] [11025]
111 0
.names [11817] [3684] [3482] [13287] [11026]
0000 0
.names [11784] [11863] [11027]
11 0
.names \u1_u2_rd_buf0_reg[28] [11028]
1 1
.names [12179] [12132] [11029]
11 0
.names \u1_u2_rd_buf0_reg[6] [11030]
1 1
.names [12761] [12839] [12942] [12751] u4_u3_inta_reg_in
1111 0
.names [12639] [12629] [12999] [12638] u4_u3_intb_reg_in
1111 0
.names [12503] [12808] [13071] [12766] u4_u0_intb_reg_in
1111 0
.names [12633] [12768] [12958] [12843] u4_u0_inta_reg_in
1111 0
.names [13258] [2871] [11035]
01 1
10 1
.names [12632] [12867] [13234] [12762] u4_u1_inta_reg_in
1111 0
.names [12636] [12764] [12961] [12743] u4_u1_intb_reg_in
1111 0
.names [12767] [12635] [12988] [12750] u4_u2_intb_reg_in
1111 0
.names [12795] [12744] [12927] [12630] u4_u2_inta_reg_in
1111 0
.names [13203] [14314] [11040]
00 1
.names [11758] [13238] [11041]
11 0
.names [11970] [12242] [11042]
00 1
.names [12350] [4620] [12531] [11043]
11- 0
--1 0
.names [11770] [11765] [11044]
11 1
.names [12106] [13479] [11045]
11 0
.names [11878] [13335] [11046]
11 0
.names [11773] [13334] [11047]
11 0
.names [11735] [11048]
0 1
.names [11738] [11049]
0 1
.names [11740] [11050]
0 1
.names [11771] [7670] [13940] [11051]
111 0
.names [11741] [11052]
0 1
.names [13595] [13464] [11892] [11053]
11- 0
--1 0
.names [13932] [12492] [11054]
01 1
10 1
.names [14089] [12494] [11055]
01 1
10 1
.names [14163] [13068] [11056]
01 1
10 1
.names \u1_u2_rd_buf0_reg[23] [11057]
1 1
.names [13236] [12393] [11058]
01 1
10 1
.names [12391] [12392] [11059]
01 1
10 1
.names [12928] [12393] [11060]
01 1
10 1
.names [13230] [12392] [11061]
01 1
10 1
.names [13186] [12391] [11062]
01 1
10 1
.names [12393] [12392] [11063]
01 1
10 1
.names [12269] [12391] [11064]
01 1
10 1
.names [12916] [12392] [11065]
01 1
10 1
.names \u4_u1_buf0_orig_m3_reg[1] [11066]
0 1
.names [12206] [6343] [11067]
00 0
.names [12208] [3711] [11068]
11 1
.names [12722] [13989] [11069]
00 0
.names [12204] [3888] [11070]
11 1
.names [12212] [4293] [11071]
11 1
.names [13038] [12312] [13461] [11072]
111 0
.names [13242] [12310] [13413] [11073]
111 0
.names [11859] [11812] [11074]
00 1
.names [12113] [14156] [13155] [12500] [11075]
1111 0
.names [11842] [12318] [11076]
00 0
.names [11804] wb_addr_i[17] [11077]
00 0
.names [13143] [12489] [13324] [11078]
111 0
.names [13246] [12193] [11079]
11 0
.names [11875] [13710] [11080]
11 0
.names [11815] [3282] [13947] [11081]
111 0
.names [11906] [12351] [11082]
00 1
.names \u1_u2_rd_buf0_reg[19] [11083]
1 1
.names [11866] [12234] [11084]
00 0
.names [11864] [12230] [11085]
00 0
.names [13010] [12447] [13355] [11086]
111 0
.names [11833] [12017] [11087]
00 1
.names [4666] [12362] [14261] [4683] [11088]
1111 0
.names [11737] [3435] [3475] [3463] [11089]
1111 0
.names \u4_u0_buf0_orig_m3_reg[0]_in [13891] \u4_u0_buf0_orig_m3_reg[1]_in
01 1
10 1
.names u4_attach_r_reg_in [12349] [12275] [6241] [11091]
11-- 0
--11 0
.names [12349] susp_o_reg_in [12275] [6239] [11092]
11-- 0
--11 0
.names [2986] [12671] [12418] [13512] [11093]
11-- 0
--11 0
.names [3471] [12671] [12275] [6107] [11094]
11-- 0
--11 0
.names [12275] [6242] [12418] [6610] [11095]
11-- 0
--11 0
.names [3473] [12671] [12418] [6723] [11096]
11-- 0
--11 0
.names [3435] [12671] [12418] [6724] [11097]
11-- 0
--11 0
.names [12418] [14074] [3475] [12671] [11098]
11-- 0
--11 0
.names [2983] [12671] [12418] [13702] [11099]
11-- 0
--11 0
.names [2984] [12671] [12418] [13734] [11100]
11-- 0
--11 0
.names [2985] [12671] [12418] [14164] [11101]
11-- 0
--11 0
.names [11479] SuspendM_pad_o
0 1
.names [11963] [12696] [13438] [14118] [11103]
1111 0
.names [12109] [13218] [13501] [3895] [11104]
1111 0
.names [13862] [12340] [2042] [11105]
01- 1
1-1 1
.names [11816] [13099] [11106]
11 1
.names [12514] [12218] [11107]
01 1
10 1
.names [12622] [13296] u4_u2_r2_reg_in
00 1
.names [12803] [13296] u4_u3_r2_reg_in
00 1
.names [12777] [13296] u4_u1_r2_reg_in
00 1
.names [11925] [6588] [11111]
00 1
.names [11855] [6348] [11112]
00 1
.names [3469] [12671] [11113]
11 1
.names [11820] [6461] [11114]
00 1
.names [11926] [13407] [11115]
11 0
.names [11913] [6324] [11116]
00 1
.names [11820] [6370] [11117]
00 1
.names [12052] [13407] [11118]
00 1
.names [12113] [13155] [11119]
11 1
.names [11925] [6560] [11120]
00 1
.names [11931] [6346] [11121]
00 1
.names [11855] [6551] [11122]
00 1
.names [12191] wb_addr_i[4] [11123]
11 0
.names [11916] [13987] [11124]
11 0
.names [12671] [3474] [11125]
11 1
.names [11913] [6322] [11126]
00 1
.names [11921] [12177] [11127]
11 0
.names [12031] [12528] [13172] [11128]
111 0
.names [11956] [11965] [11129]
11 0
.names [12164] wb_addr_i[4] [11130]
00 0
.names [12186] [11780] [11131]
11 0
.names [12720] [11922] [11132]
11 1
.names [11759] [12628] [12964] [11133]
111 0
.names [12162] [12542] [11134]
11 0
.names [12600] [12857] [11135]
11 0
.names [12542] [12563] [11136]
11 0
.names [12872] [12615] [11137]
11 0
.names [11883] [2932] [11138]
11 0
.names [11883] [2874] [11139]
11 1
.names [11496] [11140]
0 1
.names [12593] [11952] [11141]
11 0
.names [12030] [12921] [13222] [11142]
111 0
.names [11587] [11143]
0 1
.names [11939] [11937] [11144]
11 0
.names [11499] [11145]
0 1
.names [12193] [13458] [4290] [11146]
111 0
.names [12603] [12135] [11147]
00 0
.names [12797] [13084] u0_u0_usb_reset_reg_in [11148]
111 0
.names [11957] wb_addr_i[4] [11149]
00 0
.names [12034] [13011] [13198] [11150]
111 0
.names [12105] [12872] [11151]
11 0
.names [11959] [12043] [11152]
11 1
.names [11771] [14034] [2210] [11153]
111 0
.names [12521] [12620] [11154]
11 0
.names [12569] [11927] [11155]
11 1
.names [12390] [12830] [11156]
00 1
.names [13540] [3930] [12039] [11157]
11- 0
--1 0
.names [12200] [4161] [13771] [11158]
111 0
.names [12000] [12327] [11159]
11 1
.names [12175] [12407] [11160]
00 1
.names [11997] [12323] [11161]
11 0
.names [12400] [12049] [11162]
00 1
.names [12200] [14127] [3781] [11163]
111 0
.names [12468] [11998] [11164]
00 1
.names [12241] [12656] [11165]
00 1
.names [13571] [4292] [12108] [11166]
11- 0
--1 0
.names [12248] [11996] [11167]
00 1
.names [12126] [12163] [11168]
00 1
.names [11778] [12234] [11169]
00 1
.names [12011] [11974] [11170]
11 0
.names [13891] [3503] [12042] [11171]
11- 0
--1 0
.names [12757] [11950] [11172]
11 1
.names [13764] [12713] [11173]
00 1
.names [12511] [11745] [11174]
11 1
.names [12224] [11732] [11175]
00 1
.names [12015] [12321] [11176]
11 0
.names [12225] [12668] [11177]
00 1
.names [12518] [11962] [11178]
11 1
.names [12054] [12484] [11179]
00 0
.names [12319] [12754] [11180]
00 1
.names [12005] [12224] [11181]
11 0
.names [13872] [3777] [12044] [11182]
11- 0
--1 0
.names [12054] [12400] [11183]
11 0
.names [12309] [12017] [11184]
00 0
.names [12005] [12365] [11185]
00 0
.names [12223] [11812] [11186]
00 0
.names [12454] [12011] [11187]
11 1
.names [12354] [4811] [14546] [4864] [11188]
11-- 0
--11 0
.names [12356] [4834] [14546] [4619] [11189]
11-- 0
--11 0
.names [12263] [13153] [12538] [11190]
11- 0
--1 0
.names [12436] [13114] [12702] [11191]
11- 0
--1 0
.names [12257] [13331] [12707] [11192]
11- 0
--1 0
.names [11943] [12789] [11193]
00 1
.names [11844] [12425] [11194]
00 1
.names [12380] [3693] [12279] [11195]
11- 0
--1 0
.names [2210] [13443] [11196]
11 0
.names [12373] [3316] [12219] [11197]
11- 0
--1 0
.names [6299] [12524] [11949] [11198]
00- 1
--0 1
.names [12369] [4073] [12367] [11199]
11- 0
--1 0
.names [12779] [3504] [11934] [11200]
11- 0
--1 0
.names [6367] [12690] [11746] [11201]
00- 1
--0 1
.names [12832] [4812] [11938] [11202]
11- 0
--1 0
.names [12796] [4816] [12102] [11203]
11- 0
--1 0
.names [12985] [12719] [12335] [11204]
00- 1
--0 1
.names [12796] [4839] [11940] [11205]
11- 0
--1 0
.names [13443] [13189] [11206]
11 0
.names [11555] [11207]
0 1
.names [12832] [4835] [11879] [11208]
11- 0
--1 0
.names [12427] [3481] [12451] [11209]
11- 0
--1 0
.names [11559] [11210]
0 1
.names [11560] [11211]
0 1
.names [12496] [3711] [11948] [11212]
11- 0
--1 0
.names [11582] [11213]
0 1
.names [11571] [11214]
0 1
.names \u1_u2_rd_buf0_reg[24] [11215]
1 1
.names \u1_u2_rd_buf0_reg[18] [11216]
1 1
.names \u1_u2_rd_buf0_reg[10] [11217]
1 1
.names \u1_u2_rd_buf0_reg[4] [11218]
1 1
.names [13500] [12530] [11219]
00 1
.names [13078] [12906] [11872] [11220]
00- 1
--0 1
.names [12955] [13206] [11873] [11221]
00- 1
--0 1
.names sram_data_i[8] [10638] [12381] \u1_u2_rd_buf1_reg[8]_in
01- 1
1-1 1
.names sram_data_i[18] [10639] [12381] \u1_u2_rd_buf1_reg[18]_in
01- 1
1-1 1
.names sram_data_i[22] [10647] [12381] \u1_u2_rd_buf1_reg[22]_in
01- 1
1-1 1
.names sram_data_i[16] [10656] [12381] \u1_u2_rd_buf1_reg[16]_in
01- 1
1-1 1
.names sram_data_i[15] [10648] [12381] \u1_u2_rd_buf1_reg[15]_in
01- 1
1-1 1
.names sram_data_i[23] [10649] [12381] \u1_u2_rd_buf1_reg[23]_in
01- 1
1-1 1
.names sram_data_i[5] [10644] [12381] \u1_u2_rd_buf1_reg[5]_in
01- 1
1-1 1
.names [12149] [13456] [11229]
00 1
.names sram_data_i[14] [10641] [12381] \u1_u2_rd_buf1_reg[14]_in
01- 1
1-1 1
.names [12111] [12521] [11231]
11 0
.names [11692] [11232]
0 1
.names [9471] [12403] [11233]
01 1
10 1
.names [11625] [11234]
0 1
.names [14167] [12182] [11235]
11 0
.names [12142] [6250] [11236]
00 1
.names [14740] [11930] [11237]
00 1
.names [14155] [12865] [11238]
00 1
.names [12076] [5998] [11239]
00 1
.names [11557] [11240]
0 1
.names [6319] [13134] [11241]
00 1
.names [12462] [12089] [11242]
11 1
.names [13848] [12785] [11243]
00 1
.names [12135] [4794] [11244]
00 0
.names [12077] [12727] [11245]
11 1
.names [11811] [13426] [11246]
00 1
.names [12840] [13263] u4_u3_set_r_reg_in
00 1
.names [12372] [12057] [11248]
11 0
.names [6743] [12811] [11249]
11 0
.names [12121] [2548] [11250]
00 1
.names [14142] [12415] [11251]
11 0
.names [13863] [12415] [11252]
11 0
.names [5999] [13350] [11253]
00 1
.names [12650] [13263] u4_u0_set_r_reg_in
00 1
.names [7670] [12160] [11255]
11 0
.names [12097] [12752] [11256]
11 1
.names [12135] [13426] [11257]
00 1
.names [11702] u1_u3_pid_SETUP_r_reg_in
0 1
.names [13614] [12415] [11259]
11 0
.names [12062] [13359] [11260]
11 0
.names [6286] [12690] [11261]
00 1
.names [12835] [13263] u4_u2_set_r_reg_in
00 1
.names [12821] [12591] [11263]
00 1
.names [12565] [4616] [11264]
11 0
.names [6250] [12811] [11265]
11 0
.names [12377] [12053] [11266]
11 0
.names [12040] TxValid_pad_o u1_u3_rx_ack_to_clr_reg_in
00 0
.names [11606] [11268]
0 1
.names [13156] [14314] [11269]
00 1
.names [14231] [12415] [11270]
11 0
.names [6251] [12524] [11271]
00 1
.names [12066] [12358] [11272]
11 1
.names [13170] [14314] [11273]
00 1
.names [14151] [12415] [11274]
11 0
.names [11716] [11275]
0 1
.names [6274] [12911] [11276]
00 1
.names [13204] [14314] [11277]
00 1
.names [12080] [12574] [11278]
00 1
.names [12502] [13263] u4_u1_set_r_reg_in
00 1
.names [13564] [12415] [11280]
11 0
.names [13704] [12415] [11281]
11 0
.names [12956] [12070] [11282]
00 1
.names [13164] [14314] [11283]
00 1
.names [12080] [2870] [11284]
11 0
.names [12952] [14314] [11285]
00 1
.names [13132] [14314] [11286]
00 1
.names [13048] [12864] [11287]
00 1
.names [13161] [12656] [11288]
00 1
.names [12272] [12087] [11289]
11 0
.names [12855] [12749] [11290]
00 1
.names [13056] [12830] [11291]
00 1
.names [13244] [12668] [11292]
00 1
.names [12923] [12754] [11293]
00 1
.names [6549] [6718] [12091] [11294]
11- 0
--1 0
.names [6279] [6696] [12083] [11295]
11- 0
--1 0
.names [6696] [6261] [12063] [11296]
11- 0
--1 0
.names [13595] [13138] [11892] [11297]
11- 0
--1 0
.names [6293] [6716] [12065] [11298]
11- 0
--1 0
.names [6020] [6260] [12123] [11299]
11- 0
--1 0
.names [2869] [4923] [11300]
01 1
10 1
.names [2872] [4798] [11301]
01 1
10 1
.names [6281] [6718] [12081] [11302]
11- 0
--1 0
.names [6089] [6020] [12072] [11303]
11- 0
--1 0
.names [6547] [6696] [12093] [11304]
11- 0
--1 0
.names [12154] [12078] [11305]
00 1
.names [12095] [12064] [11306]
00 1
.names [12041] [13361] [11307]
00 1
.names [12171] [13430] [11308]
00 1
.names [11817] [3712] [11309]
11 0
.names [12084] [12545] [11310]
11 1
.names [11651] u0_drive_k_r_reg_in
0 1
.names [13631] [3788] [13980] [3711] [11312]
11-- 0
--11 0
.names [4695] [13646] [4815] [13895] [11313]
11-- 0
--11 0
.names [2870] [14790] [2871] [13096] [11314]
11-- 0
--11 0
.names [4812] [13861] [4814] [14790] [11315]
11-- 0
--11 0
.names [14790] [2871] [2870] [11316]
11- 0
--1 0
.names \u4_u3_buf0_orig_m3_reg[0]_in [13571] \u4_u3_buf0_orig_m3_reg[1]_in
01 1
10 1
.names [12055] [13294] [11318]
11 0
.names [11806] [3283] [13754] [11319]
111 0
.names \u4_u2_buf0_orig_m3_reg[0]_in [13540] \u4_u2_buf0_orig_m3_reg[1]_in
01 1
10 1
.names [11757] [12600] [11321]
11 0
.names [2927] [6696] [11322]
01 1
10 1
.names [14167] u0_u0_usb_reset_reg_in [11323]
11 0
.names [11490] [11324]
0 1
.names [11756] [11929] [11325]
00 1
.names [12440] [3477] [12246] [11326]
11- 0
--1 0
.names \u1_u2_rd_buf0_reg[30] [11327]
1 1
.names [2857] [14200] [11328]
00 1
.names [11822] [12407] [11329]
00 0
.names [4842] [14508] [11330]
00 1
.names [13469] [13267] [11331]
00 1
.names [13247] [12185] [11332]
00 1
.names [11931] [6351] [11333]
00 1
.names \u1_u2_rd_buf0_reg[27] [11334]
1 1
.names [12082] [13616] [13288] [11335]
111 0
.names [13185] [14314] [11336]
00 1
.names [14015] [3505] [13914] [3504] [11337]
11-- 0
--11 0
.names [12353] [13438] [12251] [11338]
11- 0
--1 0
.names sram_data_i[28] [10640] [12381] \u1_u2_rd_buf1_reg[28]_in
01- 1
1-1 1
.names sram_data_i[11] [10694] [12381] \u1_u2_rd_buf1_reg[11]_in
01- 1
1-1 1
.names sram_data_i[21] [10568] [12381] \u1_u2_rd_buf1_reg[21]_in
01- 1
1-1 1
.names sram_data_i[24] [10552] [12381] \u1_u2_rd_buf1_reg[24]_in
01- 1
1-1 1
.names sram_data_i[27] [10633] [12381] \u1_u2_rd_buf1_reg[27]_in
01- 1
1-1 1
.names sram_data_i[10] [10674] [12381] \u1_u2_rd_buf1_reg[10]_in
01- 1
1-1 1
.names [12621] [13296] u4_u0_r2_reg_in
00 1
.names \u1_u2_rd_buf0_reg[3] [11346]
1 1
.names sram_data_i[9] [10645] [12381] \u1_u2_rd_buf1_reg[9]_in
01- 1
1-1 1
.names sram_data_i[3] [10634] [12381] \u1_u2_rd_buf1_reg[3]_in
01- 1
1-1 1
.names \u1_u2_rd_buf0_reg[5] [11349]
1 1
.names [11603] u1_u2_dtmp_sel_r_reg_in
0 1
.names sram_data_i[6] [10643] [12381] \u1_u2_rd_buf1_reg[6]_in
01- 1
1-1 1
.names \u1_u2_rd_buf0_reg[8] [11352]
1 1
.names sram_data_i[30] [10515] [12381] \u1_u2_rd_buf1_reg[30]_in
01- 1
1-1 1
.names \u1_u2_rd_buf0_reg[26] [11354]
1 1
.names \u1_u2_rd_buf0_reg[14] [11355]
1 1
.names [4817] [12610] [11356]
11 0
.names [11626] u1_u3_pid_IN_r_reg_in
0 1
.names [11649] [11358]
0 1
.names sram_data_i[31] [10507] [12381] \u1_u2_rd_buf1_reg[31]_in
01- 1
1-1 1
.names sram_data_i[1] [10359] [12381] \u1_u2_rd_buf1_reg[1]_in
01- 1
1-1 1
.names sram_data_i[2] [10637] [12381] \u1_u2_rd_buf1_reg[2]_in
01- 1
1-1 1
.names [12740] [3509] [11362]
11 0
.names \u1_u2_rd_buf0_reg[0] [11363]
1 1
.names \u1_u2_rd_buf0_reg[1] [11364]
1 1
.names \u1_u2_rd_buf0_reg[29] [11365]
1 1
.names sram_data_i[7] [10547] [12381] \u1_u2_rd_buf1_reg[7]_in
01- 1
1-1 1
.names sram_data_i[20] [10646] [12381] \u1_u2_rd_buf1_reg[20]_in
01- 1
1-1 1
.names [12210] [3504] [11368]
11 1
.names [13563] [12415] [11369]
11 0
.names sram_data_i[4] [10664] [12381] \u1_u2_rd_buf1_reg[4]_in
01- 1
1-1 1
.names [11763] [12141] [11371]
11 1
.names sram_data_i[17] [10652] [12381] \u1_u2_rd_buf1_reg[17]_in
01- 1
1-1 1
.names [11712] [11373]
0 1
.names sram_data_i[29] [10669] [12381] \u1_u2_rd_buf1_reg[29]_in
01- 1
1-1 1
.names sram_data_i[0] [10635] [12381] \u1_u2_rd_buf1_reg[0]_in
01- 1
1-1 1
.names sram_data_i[19] [10358] [12381] \u1_u2_rd_buf1_reg[19]_in
01- 1
1-1 1
.names [2992] [13398] [11377]
00 1
.names \u1_u2_rd_buf0_reg[9] [11378]
1 1
.names [11766] [12136] [11379]
11 1
.names \u1_u2_rd_buf0_reg[21] [11380]
1 1
.names \u1_u2_rd_buf0_reg[20] [11381]
1 1
.names \u1_u2_rd_buf0_reg[16] [11382]
1 1
.names \u1_u2_rd_buf0_reg[17] [11383]
1 1
.names \u1_u2_rd_buf0_reg[7] [11384]
1 1
.names sram_data_i[13] [10695] [12381] \u1_u2_rd_buf1_reg[13]_in
01- 1
1-1 1
.names \u1_u2_rd_buf0_reg[22] [11386]
1 1
.names \u1_u2_rd_buf0_reg[13] [11387]
1 1
.names [11762] [6300] [11388]
00 1
.names sram_data_i[25] [10651] [12381] \u1_u2_rd_buf1_reg[25]_in
01- 1
1-1 1
.names \u1_u2_rd_buf0_reg[25] [11390]
1 1
.names \u1_u2_rd_buf0_reg[12] [11391]
1 1
.names [12138] [13140] [4683] [13710] [11392]
1111 0
.names [12133] [13121] [13694] [14185] [11393]
1111 0
.names [12124] [12610] [11394]
00 0
.names [9405] [12217] [11395]
01 1
10 1
.names [2091] [13139] [11396]
01 1
10 1
.names [8826] [12475] [11397]
01 1
10 1
.names \u1_u2_rd_buf0_reg[15] [11398]
1 1
.names \u1_u2_rd_buf0_reg[11] [11399]
1 1
.names [12019] [12199] [11400]
11 0
.names sram_data_i[12] [10636] [12381] \u1_u2_rd_buf1_reg[12]_in
01- 1
1-1 1
.names sram_data_i[26] [10632] [12381] \u1_u2_rd_buf1_reg[26]_in
01- 1
1-1 1
.names [13799] [12495] [10715] [11403]
01- 1
1-1 1
.names [2875] [14200] [11404]
00 0
.names [13035] [13046] [11932] [11405]
00- 1
--0 1
.names [11765] [3715] [11406]
00 1
.names [12195] [2344] [11407]
00 1
.names [12138] [4774] [11408]
11 1
.names [11597] u1_u3_pid_PING_r_reg_in
0 1
.names [12133] [3038] [11410]
11 0
.names [12136] [3342] [11411]
00 1
.names [12140] [3471] [11412]
11 1
.names [12141] [3997] [11413]
00 1
.names [11769] [3510] [11414]
00 1
.names [11768] [6368] [11415]
00 1
.names [11724] u0_u0_me_ps_2_5_us_reg_in
0 1
.names [12196] [12956] [12236] [11417]
111 0
.names [11578] [11418]
0 1
.names [2924] [6718] [11419]
01 1
10 1
.names [6002] [6020] [12090] [11420]
11- 0
--1 0
.names [4500] [12269] [11421]
01 1
10 1
.names [12578] [12140] [11422]
11 1
.names [12133] [3038] [14185] [13970] [11423]
1111 0
.names [6718] [6109] [12037] [11424]
11- 0
--1 0
.names [12617] [12437] [11425]
11 0
.names [11585] [11426]
0 1
.names [12196] [12956] [2836] [11427]
111 0
.names [2926] [12396] [11428]
01 1
10 1
.names [14315] [11429]
0 1
.names u0_u0_ls_k_r_reg_in [11792] [11430]
11 0
.names u0_u0_ps_cnt_clr_reg [11431]
1 1
.names [12109] [13514] [11432]
11 0
.names [12242] [12316] [11433]
00 1
.names [12385] [13286] [13108] [11434]
111 0
.names [13391] [12582] [12556] [11435]
111 0
.names [13276] [12788] [12710] [11436]
111 0
.names [11730] [11437]
0 1
.names [13318] [12723] [12693] [11438]
111 0
.names u4_u1_dma_ack_clr1_reg_in [12471] [11439]
00 1
.names [12725] [12455] [11440]
11 0
.names [2343] [13020] [12429] [11441]
11- 0
--1 0
.names [13323] [13474] [13303] [12920] [11442]
1111 0
.names [12913] [4651] [13392] [11443]
11- 0
--1 0
.names [12364] [14156] [11444]
11 0
.names [12861] [12892] [4774] [4780] [11445]
1111 0
.names [12440] [13643] [11446]
11 0
.names [2929] [6716] [11447]
01 1
10 1
.names [12487] [2477] [11448]
00 1
.names [2737] [12888] [11449]
01 1
10 1
.names [9412] [12585] [11450]
01 1
10 1
.names [4780] [12892] \u0_u0_idle_cnt1_next_reg[2]_in
01 1
10 1
.names [8701] [12554] [11452]
01 1
10 1
.names [12896] [12584] [11453]
01 1
10 1
.names [12884] [12555] [11454]
01 1
10 1
.names [12901] [11727] [13315] [3470] [11455]
11-- 0
--11 0
.names [12687] [12482] [11456]
11 0
.names [12557] [13761] [11457]
11 0
.names [12494] [14089] [11458]
11 1
.names [12898] [3037] [11459]
00 1
.names [12720] [13747] [11460]
00 0
.names [6009] [13011] [11461]
00 1
.names [11900] [11462]
0 1
.names [2870] [2932] [11463]
01 1
10 1
.names [12860] [12540] [13403] [11464]
111 0
.names [12262] [4798] [11465]
00 1
.names [12474] [13020] [11466]
00 0
.names [13006] [12214] [11467]
11 0
.names [13074] [12317] [11468]
11 0
.names [12270] [12494] [11469]
11 1
.names [13182] [12409] [11470]
11 0
.names [2717] [12671] [12519] [5617] [11471]
11-- 0
--11 0
.names [2927] [12671] [12519] [5123] [11472]
11-- 0
--11 0
.names [2926] [12671] [12519] [4778] [11473]
11-- 0
--11 0
.names [2924] [12671] [12519] [4501] [11474]
11-- 0
--11 0
.names [2925] [12671] [12519] [3878] [11475]
11-- 0
--11 0
.names [13167] [11476]
0 1
.names [2987] [12671] [12519] [2573] [11477]
11-- 0
--11 0
.names [2962] [12671] [12519] [5757] [11478]
11-- 0
--11 0
.names [13699] LineState_pad_i[1] [12586] susp_o_reg_in [11479]
11-- 0
--11 0
.names [12122] [11480]
0 1
.names [12645] [13169] [11481]
01 1
10 1
.names [6249] [12441] [11482]
00 1
.names [12276] [6853] [11483]
00 1
.names [13167] [11484]
0 1
.names [12673] [12272] [11485]
11 1
.names [12276] [6302] [11486]
00 1
.names [12417] [13407] [11487]
00 1
.names [12261] [13366] [11488]
11 0
.names [13167] [11489]
0 1
.names [13419] [12800] [7856] [11490]
111 0
.names [12277] [12625] [11491]
11 0
.names [12418] [6721] [11492]
11 0
.names [13408] [12349] [11493]
11 0
.names [12418] [6722] [11494]
11 0
.names [11804] [11495]
0 1
.names wb_we_i [12324] [11496]
00 1
.names [12331] [12332] [11497]
00 1
.names [12561] [12256] [11498]
11 0
.names u0_u0_ls_se0_r_reg_in [8959] [11499]
11 1
.names [12418] [6609] [11500]
11 0
.names [11809] [11501]
0 1
.names [12355] [13470] [12919] [11502]
111 0
.names [12706] [12291] [11503]
11 0
.names [13128] [12261] [11504]
11 0
.names [12462] [13395] [11505]
11 1
.names [12881] [12401] [11506]
11 0
.names [12288] [13438] [11507]
00 1
.names [12418] [6611] [11508]
11 0
.names [12714] [12466] [11509]
11 0
.names [11752] [11510]
0 1
.names [12972] [12330] [11511]
00 1
.names [12329] [12220] [11512]
00 1
.names [13419] [2193] [13189] [13850] [11513]
1111 0
.names [11780] [11514]
0 1
.names [12747] [12305] [11515]
11 0
.names [13211] [12333] [11516]
00 1
.names [11818] [11517]
0 1
.names [11819] [11518]
0 1
.names [12224] [12365] [11519]
00 1
.names [12833] u4_u3_r4_reg_in dma_ack_i[3] [11520]
11- 0
--1 0
.names [12649] u4_u1_r4_reg_in dma_ack_i[1] [11521]
11- 0
--1 0
.names [12540] [12684] [7206] [11522]
111 0
.names [12201] [11523]
0 1
.names [12322] [12468] [11524]
11 0
.names [12156] [11525]
0 1
.names [12394] [12248] [11526]
11 0
.names [12653] u4_u0_r4_reg_in dma_ack_i[0] [11527]
11- 0
--1 0
.names [12320] [12425] [11528]
00 0
.names [12248] [12313] [11529]
00 1
.names [12394] [12313] [11530]
00 0
.names [12400] [12484] [11531]
00 1
.names [12468] [12411] [11532]
00 1
.names [12233] [12351] [11533]
00 0
.names [12790] u4_u2_r4_reg_in dma_ack_i[2] [11534]
11- 0
--1 0
.names [12725] [12873] [12697] [11535]
00- 1
--0 1
.names [13294] [12703] [12850] [11536]
00- 1
--0 1
.names [13304] [12547] [12550] [11537]
00- 1
--0 1
.names [12702] [13254] [13400] [11538]
11- 0
--1 0
.names [12707] [13399] [13321] [11539]
11- 0
--1 0
.names [12535] [12786] [12793] [11540]
00- 1
--0 1
.names [12687] [12667] [12535] [11541]
00- 1
--0 1
.names [13280] [12847] [12699] [11542]
00- 1
--0 1
.names [13335] [12851] [12725] [11543]
00- 1
--0 1
.names [12538] [12989] [13308] [11544]
11- 0
--1 0
.names [12789] [13488] [13380] [11545]
11- 0
--1 0
.names [12516] [12576] [13227] [11546]
00- 1
--0 1
.names [12758] [13360] [13304] [11547]
00- 1
--0 1
.names [13334] [12686] [12758] [11548]
00- 1
--0 1
.names [13479] [12608] [12687] [11549]
00- 1
--0 1
.names [12850] [13342] [13280] [11550]
00- 1
--0 1
.names [12132] [11551]
0 1
.names [11842] [11552]
0 1
.names [12672] [12604] [12926] [11553]
00- 1
--0 1
.names [12598] [12564] [13235] [11554]
00- 1
--0 1
.names [12823] [13245] [12905] [11555]
11- 0
--1 0
.names [11850] [11556]
0 1
.names [12357] [6102] [11557]
00 1
.names [11858] [11558]
0 1
.names [12853] [13064] [13041] [11559]
11- 0
--1 0
.names [12623] [12997] [13127] [11560]
11- 0
--1 0
.names [12936] [12544] [13008] [11561]
11- 0
--1 0
.names [11863] [11562]
0 1
.names [11864] [11563]
0 1
.names [12314] [13024] [11564]
11 0
.names [12939] [12749] [12945] [11565]
00- 1
--0 1
.names [11866] [11566]
0 1
.names [11822] [11567]
0 1
.names [12308] [13168] [11568]
11 0
.names [13077] [12613] [12819] [11569]
11- 0
--1 0
.names [13052] [12739] [12977] [11570]
00- 1
--0 1
.names [12726] [13097] [12943] [11571]
11- 0
--1 0
.names [12386] dma_ack_i[3] [11572]
00 1
.names [14664] [11573]
0 1
.names [6367] [12981] [11574]
00 1
.names [13556] [13162] [11575]
11 0
.names [13433] [13446] [11576]
01 1
10 1
.names \u1_u3_idin_reg[31] [11577]
0 1
.names [12426] [6320] [11578]
00 1
.names [13223] [6322] [11579]
00 1
.names [6562] [12430] [11580]
00 1
.names [6343] [13160] [11581]
00 1
.names [12700] [13920] [11582]
11 0
.names [11855] [11583]
0 1
.names [6237] [12371] [11584]
00 1
.names [11821] [11585]
0 1
.names [13386] [12967] [11586]
00 1
.names [12450] wb_addr_i[4] [11587]
11 0
.names [12414] [13205] [11588]
00 1
.names [11756] [11589]
0 1
.names [12177] [11590]
0 1
.names [12420] [13464] [11591]
11 0
.names u4_u3_r5_reg_in [12348] [11592]
00 1
.names [12357] [12690] [11593]
11 1
.names [12352] [13285] [11594]
11 1
.names [12398] [12474] [11595]
00 1
.names [12191] [11596]
0 1
.names [12711] [12374] [11597]
11 0
.names [12797] [13257] [11598]
11 0
.names [12353] [13645] [11599]
11 0
.names [12455] [13463] [11600]
11 1
.names [11937] [11601]
0 1
.names [13434] [14582] [11602]
11 1
.names [12420] [6235] [11603]
11 0
.names [12428] [13111] [11604]
11 0
.names [12263] [12856] [11605]
00 0
.names [12431] [13084] [11606]
11 0
.names [12550] [12379] [11607]
11 0
.names [12334] dma_ack_i[0] [11608]
00 1
.names u4_u0_dma_ack_clr1_reg_in [12460] [11609]
00 1
.names [12697] [12378] [11610]
11 0
.names [12436] [12786] [11611]
00 0
.names u4_u2_r5_reg_in [12449] [11612]
00 1
.names [11957] [11613]
0 1
.names [12535] [12382] [11614]
11 0
.names [12370] [13325] [11615]
11 1
.names [12469] dma_ack_i[1] [11616]
00 1
.names [11747] [11617]
0 1
.names [11965] [11618]
0 1
.names [12440] [12612] [11619]
11 1
.names [11812] [11620]
0 1
.names [13930] [13494] [2611] [11621]
11- 0
--1 0
.names [12189] [11622]
0 1
.names [12359] [13051] [11623]
11 0
.names [3340] [3339] [12788] [11624]
11- 0
--1 0
.names [4161] [4290] [13246] [11625]
11- 0
--1 0
.names [12126] [11626]
0 1
.names [12433] [14387] [11627]
00 1
.names [12612] [13109] [11628]
11 0
.names [12501] [12359] [11629]
11 1
.names [12294] [13196] [11630]
11 0
.names [13008] [13147] [11631]
00 0
.names [3713] [3718] [12723] [11632]
11- 0
--1 0
.names [3508] [3507] [12376] [11633]
11- 0
--1 0
.names [12906] [12359] [11634]
11 1
.names [13206] [12272] [11635]
11 1
.names [4096] [4098] [12582] [11636]
11- 0
--1 0
.names [12017] [11637]
0 1
.names [12618] [12294] [11638]
11 1
.names [13046] [12294] [11639]
11 1
.names [11760] [11640]
0 1
.names \u4_u0_buf0_orig_m3_reg[0]_in [3339] [12959] \
 \u4_u0_dma_out_left_reg[0]_in
00- 1
--0 1
.names [3691] [13584] [12228] [11642]
11- 0
--1 0
.names [13298] [14167] [11643]
01 1
10 1
.names [2984] [6017] [11644]
01 1
10 1
.names [2925] [6018] [11645]
01 1
10 1
.names \u4_u2_buf0_orig_m3_reg[0]_in [3718] [12995] \
 \u4_u2_dma_out_left_reg[0]_in
00- 1
--0 1
.names [2870] [4615] [11647]
01 1
10 1
.names [6716] [6262] [12265] [11648]
11- 0
--1 0
.names [14031] [5492] [13901] [4387] [11649]
1111 0
.names [13788] [3888] [13989] [3889] [11650]
11-- 0
--11 0
.names u0_u0_drive_k_reg [11651]
0 1
.names [14001] [3315] [13264] [3316] [11652]
11-- 0
--11 0
.names [13926] [3690] [13440] [3693] [11653]
11-- 0
--11 0
.names [13962] [4293] [13747] [4206] [11654]
11-- 0
--11 0
.names [13649] [4070] [13372] [4073] [11655]
11-- 0
--11 0
.names RxActive_pad_i rst_i u0_rx_active_reg_in
11 1
.names [6242] [6018] [11657]
01 1
10 1
.names [11892] [11658]
0 1
.names [2873] [13895] [11659]
11 0
.names [12147] [11660]
0 1
.names [6292] [6718] [11661]
00 1
.names u1_u3_out_to_small_reg_in [2871] [11662]
11 0
.names [12073] [11663]
0 1
.names [6526] [6696] [11664]
00 1
.names [12135] [11665]
0 1
.names [11811] [11666]
0 1
.names RxError_pad_i rst_i u0_rx_err_reg_in
11 1
.names [6690] [6200] [11668]
00 0
.names [12182] [11669]
0 1
.names RxValid_pad_i rst_i u0_rx_valid_reg_in
11 1
.names [12172] [11671]
0 1
.names [14237] [13162] [11672]
11 0
.names [6291] [12396] [11673]
00 1
.names [13298] [13257] [11674]
00 1
.names u1_u3_out_to_small_reg_in [2872] [11675]
11 0
.names [2673] [13858] [11676]
11 0
.names [4798] [4800] [11677]
00 1
.names [6599] [12375] [11678]
00 1
.names [14152] [13162] [11679]
11 0
.names [12426] [13350] [11680]
11 1
.names [12206] [11681]
0 1
.names [14139] [3479] [13364] [3481] [11682]
11-- 0
--11 0
.names [13392] [12439] [11683]
00 1
.names [12758] [12370] [11684]
11 0
.names [6387] [13496] [11685]
01 1
10 1
.names u0_u0_ls_j_r_reg [11686]
0 1
.names u1_u2_mwe_reg [11687]
0 1
.names [12414] [13257] [11688]
00 1
.names [12482] [13381] [11689]
11 1
.names [12644] [12596] [11690]
01 1
10 1
.names [6809] [6009] [11691]
00 0
.names [2871] [14790] [11692]
11 0
.names [2929] [12671] [12519] [5109] [11693]
11-- 0
--11 0
.names [12322] [12411] [11694]
00 0
.names [12185] [11695]
0 1
.names [12774] [12429] [11696]
11 0
.names u1_u3_pid_OUT_r_reg_in [11697]
0 1
.names u0_u0_chirp_cnt_is_6_reg [11698]
1 1
.names [6107] [6017] [11699]
01 1
10 1
.names [3410] [12900] [11700]
01 1
10 1
.names [12697] [12856] [12746] [11701]
00- 1
--0 1
.names [12717] [12342] [11702]
11 0
.names [12886] [12527] [11703]
01 1
10 1
.names [12229] [13416] [13870] [14003] [11704]
1111 0
.names [13407] [13598] [11705]
11 1
.names [12257] [12847] [11706]
00 0
.names [12384] [12704] [11707]
00 1
.names [13521] [13162] [11708]
11 0
.names [11824] [11709]
0 1
.names [12894] [12689] [11710]
01 1
10 1
.names [12056] [11711]
0 1
.names [12227] [13978] [11712]
00 1
.names [12229] [13409] [11713]
11 0
.names [13057] [12338] [11714]
11 0
.names [3174] [13895] [11715]
11 0
.names [12366] [12408] [11716]
11 0
.names \u4_u1_buf0_orig_m3_reg[0]_in [3507] [13119] \
 \u4_u1_dma_out_left_reg[0]_in
00- 1
--0 1
.names [12229] [13409] [14003] [13908] [11718]
1111 0
.names [12850] [12352] [11719]
11 0
.names [2988] [12890] [11720]
01 1
10 1
.names [14386] [11721]
0 1
.names [12898] [3037] [13121] [11722]
111 0
.names [11926] [11723]
0 1
.names [12240] [14003] [3063] [13870] [11724]
0000 0
.names [12163] [11725]
0 1
.names \u4_u3_buf0_orig_m3_reg[0]_in [4098] [13142] \
 \u4_u3_dma_out_left_reg[0]_in
00- 1
--0 1
.names u1_hms_clk_reg [11727]
1 1
.names [12413] dma_ack_i[2] [11728]
00 1
.names [6200] [13365] [11729]
00 1
.names [14678] [11730]
0 1
.names [12965] [14089] [3025] [11731]
00- 1
--0 1
.names [12317] [11732]
0 1
.names \u1_u3_idin_reg[28] [11733]
0 1
.names [6250] [13393] [13182] [11734]
00- 1
--0 1
.names [13182] [13059] [13225] [11735]
11- 0
--1 0
.names [3480] [14149] [12818] [11736]
11- 0
--1 0
.names [13411] [12637] [11737]
00 1
.names [13074] [13086] [13014] [11738]
11- 0
--1 0
.names [13142] [13004] [12979] [11739]
11- 0
--1 0
.names [13006] [13233] [12910] [11740]
11- 0
--1 0
.names [13057] [12918] [12944] [11741]
11- 0
--1 0
.names [6280] [6716] [12845] [11742]
11- 0
--1 0
.names [13119] [13025] [13015] [11743]
11- 0
--1 0
.names [12959] [12992] [13053] [11744]
11- 0
--1 0
.names [13486] [12701] [11745]
11 1
.names [12663] [3888] [11746]
11 0
.names [12704] [12674] [11747]
00 1
.names [13495] [9405] [9412] [13316] [11748]
1111 0
.names [13356] [8826] [8701] [13383] [11749]
1111 0
.names sram_data_i[31] [11018] [13178] \u1_u2_rd_buf0_reg[31]_in
01- 1
1-1 1
.names [2092] [12973] [11751]
01 1
10 1
.names [12641] [13417] [13160] [11752]
111 0
.names [12390] [11753]
0 1
.names [12665] [12525] [11754]
11 0
.names [12979] [12597] [11755]
00 1
.names [12704] [12553] [11756]
00 1
.names [13360] [12547] [11757]
00 1
.names \u0_u0_idle_cnt1_next_reg[1] [11758]
1 1
.names [4286] [13754] [12765] [11759]
11- 0
--1 0
.names [6716] [6020] [12724] [11760]
11- 0
--1 0
.names [12890] [2988] [11761]
11 1
.names [12720] [13747] [11762]
11 0
.names [12582] [13421] [11763]
00 0
.names [12670] [12968] [11764]
11 0
.names [12723] [13271] [11765]
11 0
.names [12788] [13497] [11766]
00 0
.names [12623] [12739] [11767]
00 1
.names [12722] [13989] [11768]
11 0
.names [12740] [3509] [11769]
00 0
.names [12723] [13271] [11770]
00 0
.names [12800] [13850] [11771]
11 1
.names sram_data_i[5] [11349] [13178] \u1_u2_rd_buf0_reg[5]_in
01- 1
1-1 1
.names [12886] [13325] [11773]
11 0
.names [12899] [13144] [11774]
11 0
.names [12609] [13339] [13937] [13385] [11775]
1111 0
.names [12910] [12863] [11776]
00 1
.names [13053] [12577] [11777]
00 1
.names [12237] [11778]
0 1
.names [13246] [12684] [11779]
11 1
.names [12547] [12983] [11780]
00 1
.names [12540] [13137] [13389] [13457] [11781]
1111 0
.names [13181] [12733] u0_u0_ps_cnt_clr_reg_in
00 1
.names [13142] [12968] [13004] [11783]
111 0
.names [13119] [13141] [13025] [11784]
111 0
.names [12815] [13141] [11785]
11 0
.names [12890] [2988] [2989] [11786]
111 0
.names [13026] [13186] [11787]
01 1
10 1
.names [13061] [13226] [11788]
01 1
10 1
.names [4511] [13230] [11789]
01 1
10 1
.names [14308] [14571] [11790]
01 1
10 1
.names [12735] [14163] [13416] [11791]
111 0
.names u0_u0_ls_k_r_reg [11792]
1 1
.names [12637] [14096] [11793]
00 1
.names [3470] [12671] [11794]
11 0
.names [3465] [12671] [11795]
11 0
.names [3472] [12671] [11796]
11 0
.names [13167] [11797]
0 1
.names [12580] [2477] [11798]
11 1
.names [13382] [12857] [11799]
11 0
.names [13366] [12551] [11800]
11 0
.names [4873] [12586] [11801]
00 0
.names [13215] [12748] [11802]
00 1
.names [13300] [12563] [11803]
11 0
.names wb_we_i [12626] [11804]
11 0
.names [12609] [13532] [11805]
11 1
.names [12647] [13326] [13237] [11806]
111 0
.names [12721] [13097] [11807]
11 0
.names [13473] [12620] [11808]
11 0
.names [12567] [13289] [13134] [11809]
111 0
.names [12770] [13314] [4507] [4508] [11810]
0000 0
.names [4791] [12883] [11811]
11 0
.names [12731] [12604] [11812]
00 0
.names [12538] [13307] [11813]
00 1
.names [13459] [12615] [11814]
11 0
.names [12642] [13363] [12981] [11815]
111 0
.names [12619] [12548] [11816]
00 1
.names [12558] [12776] [11817]
11 0
.names [13419] [13657] [13320] [13850] [11818]
1111 0
.names [13355] [13010] [6346] [11819]
11- 0
--1 0
.names [12834] [13913] [11820]
11 0
.names [12560] [13588] [11821]
11 0
.names [12998] [13000] [13019] [11822]
11- 0
--1 0
.names [12483] [11823]
0 1
.names [13413] [13242] [6588] [11824]
11- 0
--1 0
.names [12823] [12564] [11825]
00 1
.names [13073] [13270] [13491] [11826]
00- 1
--0 1
.names [13184] [13277] [13003] [11827]
00- 1
--0 1
.names [13003] [13260] [13384] [11828]
00- 1
--0 1
.names [13152] [13444] [13130] [11829]
00- 1
--0 1
.names [13130] [13275] [13259] [11830]
00- 1
--0 1
.names [13179] [13480] [13216] [11831]
00- 1
--0 1
.names [13216] [13274] [13306] [11832]
00- 1
--0 1
.names [12940] [13088] [13202] [11833]
11- 0
--1 0
.names [13005] [13103] [12936] [11834]
11- 0
--1 0
.names [3879] [13337] [12590] [11835]
11- 0
--1 0
.names [13041] [13106] [13028] [11836]
11- 0
--1 0
.names [12657] [13088] [11837]
11 1
.names [13127] [13009] [13107] [11838]
11- 0
--1 0
.names [13225] [13090] [13208] [11839]
11- 0
--1 0
.names [13173] [13131] [12998] [11840]
11- 0
--1 0
.names [13019] [12946] [12937] [11841]
11- 0
--1 0
.names [12902] [13039] [12980] [11842]
11- 0
--1 0
.names u4_suspend_r1_reg [11843]
0 1
.names [13049] [12935] [12996] [11844]
11- 0
--1 0
.names [12910] [13076] [13049] [11845]
11- 0
--1 0
.names [13253] [12969] [13161] [11846]
11- 0
--1 0
.names [3592] [13256] [12513] [11847]
11- 0
--1 0
.names [13104] [13066] [13045] [11848]
11- 0
--1 0
.names [12986] [12904] [13145] [11849]
11- 0
--1 0
.names [13053] [13105] [13104] [11850]
11- 0
--1 0
.names [13145] [13063] [13180] [11851]
11- 0
--1 0
.names [12954] [13194] [13056] [11852]
11- 0
--1 0
.names [3462] [13272] [12607] [11853]
11- 0
--1 0
.names [3466] [13301] [12616] [11854]
11- 0
--1 0
.names [12496] [14108] [11855]
11 0
.names [12925] [13249] [13033] [11856]
11- 0
--1 0
.names [12937] [13034] [12925] [11857]
11- 0
--1 0
.names [12979] [12968] [13173] [11858]
11- 0
--1 0
.names [13208] [12990] [13239] [11859]
11- 0
--1 0
.names [12944] [13213] [13093] [11860]
11- 0
--1 0
.names [13177] [12909] [13199] [11861]
11- 0
--1 0
.names [13048] [12912] [13005] [11862]
11- 0
--1 0
.names [13015] [13141] [13177] [11863]
11- 0
--1 0
.names [13199] [13212] [13048] [11864]
11- 0
--1 0
.names [3686] [13255] [12512] [11865]
11- 0
--1 0
.names [13045] [12924] [12986] [11866]
11- 0
--1 0
.names [13028] [13243] [12923] [11867]
11- 0
--1 0
.names [13014] [13133] [12940] [11868]
11- 0
--1 0
.names [13107] [13001] [13244] [11869]
11- 0
--1 0
.names [13154] [13082] [12902] [11870]
11- 0
--1 0
.names [12980] [13101] [13215] [11871]
11- 0
--1 0
.names [12501] [13752] [11872]
11 0
.names [12673] [13506] [11873]
11 0
.names [6299] [13237] [11874]
00 1
.names [13140] [4779] [4780] [4666] [11875]
1111 0
.names [12430] [11876]
0 1
.names [13128] [12551] [11877]
11 0
.names [12884] [13463] [11878]
11 0
.names [13460] [4796] [11879]
00 1
.names [13615] [12575] [11880]
00 1
.names [6266] [13221] [11881]
00 1
.names sram_data_i[25] [11390] [13178] \u1_u2_rd_buf0_reg[25]_in
01- 1
1-1 1
.names [12529] [13150] [11883]
00 1
.names sram_data_i[11] [11399] [13178] \u1_u2_rd_buf0_reg[11]_in
01- 1
1-1 1
.names sram_data_i[7] [11384] [13178] \u1_u2_rd_buf0_reg[7]_in
01- 1
1-1 1
.names sram_data_i[9] [11378] [13178] \u1_u2_rd_buf0_reg[9]_in
01- 1
1-1 1
.names sram_data_i[3] [11346] [13178] \u1_u2_rd_buf0_reg[3]_in
01- 1
1-1 1
.names sram_data_i[0] [11363] [13178] \u1_u2_rd_buf0_reg[0]_in
01- 1
1-1 1
.names sram_data_i[12] [11391] [13178] \u1_u2_rd_buf0_reg[12]_in
01- 1
1-1 1
.names sram_data_i[4] [11218] [13178] \u1_u2_rd_buf0_reg[4]_in
01- 1
1-1 1
.names sram_data_i[16] [11382] [13178] \u1_u2_rd_buf0_reg[16]_in
01- 1
1-1 1
.names [13930] [2611] [11892]
00 1
.names sram_data_i[10] [11217] [13178] \u1_u2_rd_buf0_reg[10]_in
01- 1
1-1 1
.names sram_data_i[21] [11380] [13178] \u1_u2_rd_buf0_reg[21]_in
01- 1
1-1 1
.names sram_data_i[18] [11216] [13178] \u1_u2_rd_buf0_reg[18]_in
01- 1
1-1 1
.names sram_data_i[27] [11334] [13178] \u1_u2_rd_buf0_reg[27]_in
01- 1
1-1 1
.names sram_data_i[1] [11364] [13178] \u1_u2_rd_buf0_reg[1]_in
01- 1
1-1 1
.names sram_data_i[30] [11327] [13178] \u1_u2_rd_buf0_reg[30]_in
01- 1
1-1 1
.names sram_data_i[2] [11016] [13178] \u1_u2_rd_buf0_reg[2]_in
01- 1
1-1 1
.names [4779] [4666] [4774] [4780] [11900]
0000 0
.names sram_data_i[29] [11365] [13178] \u1_u2_rd_buf0_reg[29]_in
01- 1
1-1 1
.names sram_data_i[23] [11057] [13178] \u1_u2_rd_buf0_reg[23]_in
01- 1
1-1 1
.names sram_data_i[20] [11381] [13178] \u1_u2_rd_buf0_reg[20]_in
01- 1
1-1 1
.names sram_data_i[6] [11030] [13178] \u1_u2_rd_buf0_reg[6]_in
01- 1
1-1 1
.names sram_data_i[24] [11215] [13178] \u1_u2_rd_buf0_reg[24]_in
01- 1
1-1 1
.names [13093] [13023] [12742] [11906]
11- 0
--1 0
.names [13741] [12877] [11907]
00 1
.names [13749] [13085] [11908]
01 1
10 1
.names [4370] [13166] [11909]
01 1
10 1
.names [13453] [13328] [11910]
01 1
10 1
.names [12262] [11911]
0 1
.names [13113] [13291] [13073] [11912]
00- 1
--0 1
.names [13272] [13718] [11913]
11 0
.names [13198] [6370] [11914]
00 1
.names [12498] [14089] [11915]
00 1
.names [13261] [2452] [11916]
00 1
.names [13533] [12859] [11917]
00 1
.names [13222] [6588] [11918]
00 1
.names [12509] [13368] [11919]
11 0
.names [12572] [13277] [11920]
00 1
.names [12851] [12873] [11921]
00 1
.names [12276] [11922]
0 1
.names [12588] [12437] [11923]
00 1
.names [12280] [11924]
0 1
.names [12712] [13904] [11925]
11 0
.names [12700] [12500] [11926]
11 1
.names [13283] [12695] [11927]
11 1
.names [12995] [13087] [13016] [11928]
11- 0
--1 0
.names [12704] [12982] [11929]
00 1
.names [12283] [11930]
0 1
.names [13256] [13548] [11931]
11 0
.names [12618] [13981] [11932]
11 0
.names [13466] [12752] [11933]
00 1
.names [6319] [13350] [11934]
00 1
.names [12553] [12824] u1_u3_pid_OUT_r_reg_in
00 1
.names [12948] [12524] [11936]
11 1
.names [12786] [13387] [11937]
00 1
.names [13347] [4796] [11938]
00 1
.names [12608] [12667] [11939]
00 1
.names [13434] [4800] [11940]
00 1
.names [13365] [12525] [11941]
11 1
.names [12415] wb_addr_i[4] [11942]
11 1
.names [12550] [12983] [11943]
00 1
.names [13084] [13298] [11944]
11 1
.names [12707] [13126] [11945]
00 1
.names [4780] [13428] [11946]
11 0
.names [12702] [13387] [11947]
00 1
.names [6343] [12911] [11948]
00 1
.names [12523] [4293] [11949]
11 0
.names [13290] [12509] [11950]
11 1
.names [12878] [13291] [11951]
00 1
.names [13396] [13277] [11952]
00 1
.names [12701] [13358] [11953]
11 0
.names [12519] [5756] [11954]
11 1
.names [4794] [12778] [11955]
00 1
.names [12703] [13342] [11956]
00 1
.names [12541] [13431] [11957]
11 0
.names wb_addr_i[4] wb_addr_i[8] wb_addr_i[7] wb_addr_i[6] [11958]
0000 0
.names [12496] [13492] [11959]
00 1
.names [13308] [13482] [11960]
00 1
.names [12944] [12675] [11961]
00 1
.names [13310] [12787] [11962]
11 1
.names [12288] [11963]
0 1
.names [12528] [13461] [11964]
00 0
.names [12847] [13126] [11965]
00 1
.names [12365] [11966]
0 1
.names [12579] [13029] [11967]
11 1
.names [13015] [12669] [11968]
00 1
.names [12499] [13106] [11969]
11 0
.names [12534] [2097] [11970]
11 0
.names [12484] [11971]
0 1
.names [12772] [13009] [11972]
11 0
.names [13570] [13135] u4_attach_r_reg_in [11973]
11- 0
--1 0
.names [12719] [13157] [11974]
00 1
.names [13005] [12508] [11975]
00 1
.names [12472] [11976]
0 1
.names [13014] [12866] [11977]
00 1
.names [13199] [12546] [11978]
00 1
.names [12664] [13090] [11979]
11 0
.names [12660] [13064] [11980]
11 0
.names [13180] [12683] [11981]
00 1
.names [12814] [12935] [11982]
11 1
.names [12853] [12576] [11983]
00 1
.names [13102] [12731] [11984]
00 1
.names [12741] [13213] [11985]
11 0
.names [12937] [12854] [11986]
00 1
.names [12925] [12666] [11987]
00 1
.names [2339] [2342] [12708] [11988]
11- 0
--1 0
.names [13016] [12826] [11989]
00 1
.names [12871] [12990] [11990]
11 1
.names [12425] [11991]
0 1
.names [13019] [12730] [11992]
00 1
.names [12657] [13052] [11993]
11 1
.names [12726] [12604] [11994]
00 1
.names [12814] [12598] [11995]
11 1
.names [12214] [11996]
0 1
.names [12407] [11997]
0 1
.names [12409] [11998]
0 1
.names [12841] [12533] [11999]
00 1
.names [12411] [12000]
0 1
.names [12986] [12844] [12001]
00 1
.names [12792] [12984] [12002]
11 0
.names [13225] [12677] [12003]
00 1
.names [12858] [13076] [12004]
11 0
.names [13052] [12685] [12005]
11 1
.names [12658] [13217] [12006]
11 0
.names [12659] [13249] [12007]
11 0
.names [12880] [13050] [12008]
11 0
.names [13078] [12504] [12009]
00 1
.names [12801] [13105] [12010]
11 0
.names [12318] [12011]
0 1
.names [13145] [12581] [12012]
00 1
.names [13045] [12662] [12013]
00 1
.names [12327] [12014]
0 1
.names [12234] [12015]
0 1
.names [12319] [12016]
0 1
.names [12685] [12739] [12017]
00 0
.names [12705] [12685] [12018]
00 1
.names [12230] [12019]
0 1
.names [12980] [12813] [12020]
00 1
.names [12598] [12938] [12021]
11 1
.names [12225] [12022]
0 1
.names [12517] [13133] [12023]
11 0
.names [12875] [13238] [12024]
11 0
.names [12936] [12737] [12025]
00 1
.names [12769] [12997] [12026]
11 0
.names [12241] [12027]
0 1
.names [12328] [12028]
0 1
.names [12868] [12738] [12029]
11 0
.names [4291] [13675] [12820] [12030]
11- 0
--1 0
.names [3790] [13947] [12729] [12031]
11- 0
--1 0
.names [5998] [13262] [13006] [12032]
00- 1
--0 1
.names [6196] [6247] [12033]
00 1
.names [3884] [14197] [12601] [12034]
11- 0
--1 0
.names [6268] [6716] [12522] [12035]
11- 0
--1 0
.names [6003] [13422] [13057] [12036]
00- 1
--0 1
.names [6718] [6109] [12037]
00 1
.names [12335] [12038]
0 1
.names [13371] [6365] [6366] [13865] [12039]
11-- 0
--11 0
.names [2476] [2392] [12040]
00 1
.names [3503] [3504] [12041]
11 0
.names [13262] [6484] [6168] [14045] [12042]
11-- 0
--11 0
.names [13897] [3711] [13905] [3788] [12043]
11-- 0
--11 0
.names [13422] [6341] [6592] [13798] [12044]
11-- 0
--11 0
.names [6170] [6470] [12045]
01 1
10 1
.names [13315] [3465] [11727] [14096] [12046]
11-- 0
--11 0
.names [12709] [13248] [12047]
11 0
.names [12346] [12048]
0 1
.names [12338] [12049]
0 1
.names [13180] [13094] [12698] [12050]
11- 0
--1 0
.names [12351] [12051]
0 1
.names [14156] [12500] [12052]
11 0
.names [13568] [4800] [12053]
11 0
.names [13027] [12516] [12054]
11 1
.names [12894] [13285] [12055]
11 0
.names [12464] [12056]
0 1
.names [13978] [4799] [12057]
11 0
.names [12368] [12058]
0 1
.names [12548] [12966] [12059]
00 1
.names sram_data_i[14] [11355] [13178] \u1_u2_rd_buf0_reg[14]_in
01- 1
1-1 1
.names [4840] [12610] [12061]
11 0
.names [2875] [14200] [12062]
11 0
.names [6696] [6261] [12063]
00 1
.names [3889] [3884] [12064]
11 0
.names [6293] [6716] [12065]
00 1
.names [6346] [6347] [12066]
00 1
.names [12368] [12067]
0 1
.names [12372] [12068]
0 1
.names [12445] [12069]
0 1
.names [13978] [12760] [12070]
00 1
.names [14043] [3504] [13761] [3505] [12071]
11-- 0
--11 0
.names [6089] [6020] [12072]
00 1
.names [14679] [12073]
0 1
.names [6567] [6264] [12074]
00 1
.names [2990] [13298] [12075]
00 1
.names [6593] [6266] [12076]
00 0
.names [6588] [6303] [12077]
00 1
.names [4206] [4291] [12078]
11 0
.names [12375] [12079]
0 1
.names [4615] [4796] [12080]
00 1
.names [6281] [6718] [12081]
00 1
.names [13298] [12437] [12082]
00 1
.names [6279] [6696] [12083]
00 1
.names [6370] [6371] [12084]
00 1
.names [12488] [12085]
0 1
.names [12446] [12086]
0 1
.names [12719] [12087]
0 1
.names [12441] [12088]
0 1
.names [12580] [13937] [12089]
11 1
.names [6002] [6020] [12090]
00 1
.names [6549] [6718] [12091]
00 1
.names [12422] [12092]
0 1
.names [6547] [6696] [12093]
00 1
.names [3410] [12671] [12094]
11 0
.names [3930] [3888] [12095]
11 0
.names [2961] [13456] [12096]
00 1
.names [6322] [6234] [12097]
00 1
.names [6275] [6272] [12098]
00 1
.names [12562] [13778] [4091] [12099]
111 0
.names [12368] [12100]
0 1
.names u0_u0_ls_se0_r_reg_in [12101]
0 1
.names [13424] [4800] [12102]
00 1
.names [12898] [12103]
0 1
.names [12787] [13357] [12104]
11 0
.names [13342] [12847] [12105]
00 1
.names [12896] [13381] [12106]
11 0
.names [12525] [6346] [12107]
00 1
.names [13393] [6733] [6602] [13733] [12108]
11-- 0
--11 0
.names [12929] [12696] [12109]
11 1
.names [13349] [13449] [12110]
01 1
10 1
.names [12667] [12786] [12111]
00 1
.names [12789] [12983] [12112]
00 1
.names [12780] [14348] [12113]
11 1
.names [4792] [12778] [12114]
00 1
.names [12998] [12759] [12115]
00 1
.names [12905] [13217] [13253] [12116]
11- 0
--1 0
.names [13215] [13017] [13077] [12117]
11- 0
--1 0
.names [3938] [13317] [12571] [12118]
11- 0
--1 0
.names [12985] [12613] [12119]
11 0
.names [13077] [12655] [12120]
00 1
.names [14665] [12121]
0 1
.names [2175] [13169] [12122]
01 1
10 1
.names [6020] [6260] [12123]
00 1
.names [2857] [14200] [12124]
11 1
.names [12562] [3311] [14203] [12125]
111 0
.names [12982] [12824] [12126]
00 1
.names [12955] [12661] [12127]
00 1
.names [12313] [12128]
0 1
.names [12928] [13230] [12129]
01 1
10 1
.names [14700] [12734] [12130]
00 1
.names [12943] [13050] [12954] [12131]
11- 0
--1 0
.names [13016] [12984] [13154] [12132]
11- 0
--1 0
.names [12898] [3037] [12133]
11 1
.names [12888] [2737] [12134]
11 1
.names [4853] [8959] [12135]
11 0
.names [12788] [13497] [12136]
11 0
.names [6019] [6105] [12755] [12137]
00- 1
--0 1
.names [12892] [4780] [12138]
11 1
.names [6008] [13371] [13074] [12139]
00- 1
--0 1
.names [12900] [3410] [12140]
11 1
.names [12582] [13421] [12141]
11 0
.names [6743] [6253] [12142]
00 0
.names [12892] [4780] [12143]
00 0
.names [12428] [12144]
0 1
.names [12784] [8700] [8826] [13383] [12145]
1111 0
.names [13386] u0_u0_usb_reset_reg_in [12146]
00 0
.names [13568] [4800] [12147]
00 1
.names [12438] [12148]
0 1
.names [13386] [13135] [12149]
00 0
.names [12695] [13447] [12150]
11 0
.names [6287] [6284] [12151]
00 1
.names [12418] [12152]
0 1
.names [12458] [12153]
0 1
.names [4292] [4293] [12154]
11 0
.names [12781] [9405] [12155]
11 0
.names [13324] [13143] [6322] [12156]
11- 0
--1 0
.names sram_data_i[15] [11398] [13178] \u1_u2_rd_buf0_reg[15]_in
01- 1
1-1 1
.names [12842] [12158]
0 1
.names [12568] [13480] [12159]
00 1
.names [12404] [12160]
0 1
.names [12516] [13043] [12161]
11 1
.names [12873] [12856] [12162]
00 1
.names [12824] [12674] [12163]
00 1
.names [12450] [12164]
0 1
.names [12371] [12165]
0 1
.names [13365] [13355] [12166]
00 1
.names [12959] [13105] [12992] [12167]
111 0
.names sram_data_i[22] [11386] [13178] \u1_u2_rd_buf0_reg[22]_in
01- 1
1-1 1
.names [12781] [9421] [9405] [13316] [12169]
1111 0
.names [6253] [12921] [12170]
00 1
.names [3777] [3711] [12171]
11 0
.names [2873] [2836] [12172]
00 1
.names sram_data_i[17] [11383] [13178] \u1_u2_rd_buf0_reg[17]_in
01- 1
1-1 1
.names sram_data_i[8] [11352] [13178] \u1_u2_rd_buf0_reg[8]_in
01- 1
1-1 1
.names [12311] [12175]
0 1
.names [12628] [13413] [12176]
00 0
.names [12856] [13307] [12177]
00 1
.names [12679] [13245] [12178]
11 0
.names [12995] [12984] [13087] [12179]
111 0
.names [14026] [14058] [12180]
01 1
10 1
.names [12902] [12736] [12181]
00 1
.names [13469] [13257] [12182]
00 1
.names sram_data_i[19] [11083] [13178] \u1_u2_rd_buf0_reg[19]_in
01- 1
1-1 1
.names [12784] [8826] [12184]
11 0
.names [12879] [2091] [12185]
11 0
.names [12686] [13360] [12186]
00 1
.names [12537] [13444] [12187]
00 1
.names [12307] [12188]
0 1
.names [12864] [12546] [12189]
00 1
.names [12479] [12190]
0 1
.names [13128] [13431] [12191]
11 1
.names sram_data_i[26] [11354] [13178] \u1_u2_rd_buf0_reg[26]_in
01- 1
1-1 1
.names [12684] [13389] [12193]
11 1
.names [12229] [12194]
0 1
.names [12429] [12195]
0 1
.names [12227] [12196]
0 1
.names [13296] [12197]
0 1
.names [13035] [12515] [12198]
00 1
.names [12533] [13147] [12199]
00 1
.names [12949] [12684] [12200]
11 1
.names [13461] [13038] [6370] [12201]
11- 0
--1 0
.names sram_data_i[13] [11387] [13178] \u1_u2_rd_buf0_reg[13]_in
01- 1
1-1 1
.names sram_data_i[28] [11028] [13178] \u1_u2_rd_buf0_reg[28]_in
01- 1
1-1 1
.names [3710] [3930] [12204]
11 1
.names [3710] [3930] [12205]
01 1
10 1
.names [6341] [6592] [12206]
11 1
.names [6341] [6592] \u4_u1_buf0_orig_m3_reg[1]_in
01 1
10 1
.names [3502] [3777] [12208]
11 1
.names [3502] [3777] [12209]
01 1
10 1
.names [3337] [3503] [12210]
11 1
.names [3337] [3503] [12211]
01 1
10 1
.names [4095] [4292] [12212]
11 1
.names [4095] [4292] [12213]
01 1
10 1
.names [13076] [13233] [12214]
11 1
.names [13207] [13043] [12215]
00 1
.names [14503] [12216]
0 1
.names [12781] [12217]
0 1
.names [6019] [13770] [6018] [12218]
01- 1
1-1 1
.names [6561] [13324] [12219]
00 1
.names [14051] [13526] [13505] [13990] [12220]
1111 0
.names [6239] [6015] [12221]
01 1
10 1
.names [6241] [6033] [12222]
01 1
10 1
.names [12990] [13090] [12223]
11 0
.names [13054] [13088] [12224]
11 0
.names [12997] [13009] [12225]
11 0
.names [13184] [13254] [12226]
11 1
.names [13081] [2871] [12227]
11 0
.names [12665] [12228]
0 1
.names [13068] [3030] [12229]
00 1
.names [12912] [13103] [12230]
11 0
.names wb_data_i[22] [13162] [12231]
11 0
.names [13105] [13066] [12232]
11 0
.names [13023] [13213] [12233]
11 0
.names [12904] [13063] [12234]
11 0
.names [13448] [13197] u0_u0_ls_se0_r_reg_in
00 1
.names [12882] [12236]
0 1
.names [12924] [13066] [12237]
11 1
.names [13117] [14453] [12238]
11 0
.names [12532] u1_hms_clk_reg_in
0 1
.names [13224] [14163] [13908] [3062] [12240]
1111 0
.names [13245] [13217] [12241]
11 0
.names [13278] [2092] [2093] [2091] [12242]
1111 0
.names [13356] [8826] [8658] [8701] [12243]
1111 0
.names [14503] [12244]
0 1
.names phy_rst_pad_o [12245]
0 1
.names [13007] [13029] [12246]
00 1
.names [13037] [3482] [12247]
00 1
.names [12938] [12935] [12248]
11 0
.names [13426] [13740] [12249]
00 1
.names [12991] [14211] [12250]
00 1
.names [13030] [2453] [12251]
00 1
.names [14503] [12252]
0 1
.names [2962] [6019] [12253]
01 1
10 1
.names [13304] [13021] [12254]
11 0
.names [14503] [12255]
0 1
.names [3340] [13065] [12256]
00 1
.names [12699] [12257]
0 1
.names [14503] [12258]
0 1
.names wb_data_i[23] [12197] [12259]
11 0
.names [13085] [4677] [12260]
00 0
.names [12914] wb_addr_i[4] [12261]
00 1
.names [2873] [13895] [12262]
00 1
.names [12746] [12263]
0 1
.names [13193] [2348] [12264]
00 1
.names [6716] [6262] [12265]
00 1
.names [4683] [13428] [12266]
11 0
.names [13464] [13138] [12267]
00 1
.names [12976] [13732] u0_u0_chirp_cnt_is_6_reg_in
00 1
.names [13418] [13453] [12269]
01 1
10 1
.names [14089] [13219] [12270]
11 1
.names [12991] [14036] [12271]
00 0
.names [13947] [3671] [12272]
11 0
.names [13089] [13933] u1_u2_mwe_reg_in
11 0
.names [7310] [13091] [12274]
11 1
.names [13116] wb_addr_i[4] [12275]
00 1
.names [12948] [6301] [12276]
00 0
.names [12806] [12277]
0 1
.names [12671] [12278]
0 1
.names [6552] [13461] [12279]
00 1
.names u4_attach_r1_reg [12280]
1 1
.names [13191] [13222] [12281]
11 0
.names [12872] [12282]
0 1
.names [13171] [13240] [12283]
00 1
.names [12963] [13274] [12284]
00 0
.names [13158] [13275] [12285]
00 0
.names [13280] [12950] [12286]
11 0
.names [13664] [13428] [12287]
11 0
.names [13218] [13089] [12288]
11 0
.names [12600] [12289]
0 1
.names [13161] [3308] [12290]
00 0
.names [13062] [13291] [12291]
00 1
.names [12542] [12292]
0 1
.names [4779] [13428] [12293]
11 0
.names [13941] [3468] [12294]
11 0
.names [13428] [14261] [12295]
11 0
.names [13710] [13428] [12296]
11 0
.names [13060] [3692] [12297]
00 1
.names [13432] [12934] [12298]
11 0
.names [13183] [13223] [12299]
11 0
.names [13100] [13172] [12300]
11 0
.names [12521] [12301]
0 1
.names [13190] [13270] [12302]
00 0
.names [13148] [13198] [12303]
11 0
.names [13112] [13260] [12304]
00 0
.names [12962] [13480] [12305]
00 1
.names [13027] [13023] [12306]
11 1
.names [13243] [13106] [12307]
11 0
.names [13033] [13051] [12308]
11 0
.names [13088] [13133] [12309]
11 0
.names [12692] [12310]
0 1
.names [13000] [13131] [12311]
11 1
.names [12810] [12312]
0 1
.names [13032] [13245] [12313]
11 0
.names [13008] [13196] [12314]
11 0
.names [13239] [13102] [12315]
00 1
.names [12534] [12316]
0 1
.names [13133] [13086] [12317]
11 1
.names [13101] [13017] [12318]
11 0
.names [13064] [13106] [12319]
11 0
.names [12935] [13076] [12320]
11 0
.names [13109] [13094] [12321]
11 1
.names [13102] [12994] [12322]
00 1
.names [13051] [13249] [12323]
11 1
.names [12626] [12324]
0 1
.names [2983] [6015] [12325]
01 1
10 1
.names [6243] [5978] [12326]
01 1
10 1
.names [13194] [13050] [12327]
11 1
.names [13001] [13009] [12328]
11 0
.names [13502] [13594] [14247] [13999] [12329]
1111 0
.names [14019] [13654] [13628] [13921] [12330]
1111 0
.names [13916] [13576] [14053] [13847] [12331]
1111 0
.names [13759] [14105] [13993] [14124] [12332]
1111 0
.names [13547] [13530] [13644] [13531] [12333]
1111 0
.names [12197] dma_req_o[0] [12334]
11 0
.names [6091] [13746] [12335]
11 0
.names [12753] [12336]
0 1
.names [3467] [6012] [12337]
01 1
10 1
.names [13213] [12918] [12338]
11 1
.names [14503] [12339]
0 1
.names [13284] [13862] [12340]
01 1
10 1
.names [6386] [13302] [12341]
01 1
10 1
.names [12824] [12342]
0 1
.names [12497] [12343]
0 1
.names [6093] [6385] [12344]
01 1
10 1
.names [13284] [2042] [12345]
01 1
10 1
.names [13031] [13079] [12346]
11 0
.names [4069] [6305] [12347]
01 1
10 1
.names [12840] [12348]
0 1
.names [13047] wb_addr_i[4] [12349]
00 1
.names [2874] [13756] [12350]
11 0
.names [13043] [13042] [12351]
11 0
.names [12703] [12352]
0 1
.names [2454] [13595] [12353]
11 0
.names [4864] [13096] [12354]
00 0
.names [3462] [13866] [3308] [13779] [12355]
11-- 0
--11 0
.names [4619] [13096] [12356]
00 0
.names [12663] [12357]
0 1
.names [12525] [12358]
0 1
.names [13754] [3932] [12359]
11 0
.names u1_u3_out_to_small_reg_in [14242] \u1_u3_idin_reg[31]_in
00 1
.names [13569] [4852] [12361]
00 1
.names [13214] [4779] [12362]
00 1
.names [4794] [13136] [12363]
11 0
.names [5997] [13598] [12364]
00 1
.names [13075] [12997] [12365]
11 0
.names [13302] [14254] [12366]
00 1
.names [6254] [13413] [12367]
00 1
.names rst_i [12368]
0 1
.names [12865] [12369]
0 1
.names [12686] [12370]
0 1
.names [13631] [13980] [12371]
11 0
.names [13978] [14205] [12372]
11 0
.names [12530] [12373]
0 1
.names [12674] [12374]
0 1
.names [14015] [13914] [12375]
11 0
.names [12740] [12376]
0 1
.names [12531] [12377]
0 1
.names [12873] [12378]
0 1
.names [12547] [12379]
0 1
.names [12785] [12380]
0 1
.names [2090] [6246] [12381]
11 0
.names [12667] [12382]
0 1
.names [13429] [13682] [3881] [12383]
111 0
.names [12717] [12384]
0 1
.names [3592] [13941] [3309] [13624] [12385]
11-- 0
--11 0
.names [12197] dma_req_o[3] [12386]
11 0
.names [14503] [12387]
0 1
.names [12939] [13094] [12388]
11 0
.names [13179] [13399] [12389]
11 1
.names [13097] [13050] [12390]
11 0
.names [13328] [13349] [12391]
01 1
10 1
.names [13449] [13433] [12392]
01 1
10 1
.names [13446] [13343] [12393]
01 1
10 1
.names [12922] [12938] [12394]
00 1
.names [12968] [13131] [12395]
11 0
.names [6020] [12396]
1 1
.names [3035] [13297] [12397]
01 1
10 1
.names [12625] [12398]
0 1
.names [4774] [13428] [12399]
11 0
.names [13043] [13023] [12400]
11 0
.names [4096] [13070] [12401]
00 1
.names [2874] [13756] [12402]
00 1
.names [13495] [9405] [9372] [9412] [12403]
1111 0
.names [12654] [12404]
0 1
.names [12984] [13082] [12405]
11 0
.names [13168] [13051] [12406]
11 1
.names [12946] [13034] [12407]
11 0
.names [12553] [12408]
0 1
.names [13090] [13059] [12409]
11 1
.names [13221] [13324] [12410]
00 1
.names [13095] [13097] [12411]
11 0
.names [13056] [3283] [12412]
00 0
.names [12197] dma_req_o[2] [12413]
11 0
.names [12560] [12414]
0 1
.names [13116] [12415]
0 1
.names [12883] [12416]
0 1
.names [12780] [12417]
0 1
.names [13167] wb_addr_i[4] [12418]
00 1
.names [12974] [3317] [12419]
00 1
.names [6246] [2611] [12420]
00 1
.names [12951] [4074] [12421]
00 1
.names [13930] [14084] [12422]
00 1
.names [3312] [6326] [12423]
01 1
10 1
.names [13141] [12909] [12424]
11 0
.names [12938] [13032] [12425]
11 0
.names [12779] [12426]
0 1
.names [12713] [12427]
0 1
.names [13664] [13710] [12428]
00 1
.names [2343] [13020] [12429]
00 1
.names [13621] [13617] [12430]
11 0
.names [12797] [12431]
0 1
.names [13155] u0_u0_usb_reset_reg_in
0 1
.names [13327] [13616] [12433]
00 1
.names [13125] [12964] [12434]
11 0
.names [13113] [13488] [12435]
11 1
.names [12793] [12436]
0 1
.names \u0_u0_state_reg[0] [12437]
1 1
.names [14221] [14082] [12438]
11 0
.names [12809] [12439]
0 1
.names [6198] [14147] [12440]
11 0
.names [13629] [14195] [12441]
11 0
.names [14503] [12442]
0 1
.names [13710] [14261] [12443]
00 0
.names [14046] [4774] [12444]
11 0
.names [14069] [13924] [12445]
11 0
.names [13552] [14199] [12446]
11 0
.names [12828] [12447]
0 1
.names [2932] [4852] [12448]
01 1
10 1
.names [12835] [12449]
0 1
.names [12947] [12914] [12450]
00 1
.names [6166] [13355] [12451]
00 1
.names \u4_u1_buf0_orig_m3_reg[0] [12452]
0 1
.names [14738] u0_u0_drive_k_reg_in
0 1
.names [13039] [13082] [12454]
11 1
.names [12851] [12455]
0 1
.names [2372] [13813] [12456]
11 1
.names [13595] [3177] [12457]
11 0
.names [6718] [6696] [12458]
01 1
10 1
.names [13011] [13461] [12459]
00 1
.names [12650] [12460]
0 1
.names [4666] [13428] [12461]
11 0
.names [12619] [12462]
0 1
.names [13666] [13819] [12463]
11 0
.names [13018] [13442] [12464]
11 0
.names [6240] [6016] [12465]
01 1
10 1
.names [3713] [13188] [12466]
00 1
.names [13595] [3895] [12467]
11 0
.names [12994] [12990] [12468]
11 0
.names [12197] dma_req_o[1] [12469]
11 0
.names [13244] [3282] [12470]
00 0
.names [12502] [12471]
0 1
.names [12969] [13217] [12472]
11 0
.names [12923] [3309] [12473]
00 0
.names [13292] [13002] [12474]
11 0
.names [12784] [12475]
0 1
.names [2985] [6016] [12476]
01 1
10 1
.names [2987] [5978] [12477]
01 1
10 1
.names [3687] [6556] [12478]
01 1
10 1
.names [13111] [13214] [12479]
11 0
.names [2986] [6033] [12480]
01 1
10 1
.names [12921] [13413] [12481]
00 1
.names [12608] [12482]
0 1
.names [13751] [13656] [12483]
11 0
.names [13042] [13064] [12484]
11 0
.names [12933] [13445] [12485]
00 1
.names [14503] [12486]
0 1
.names [13228] [2476] [12487]
11 0
.names [2872] [2871] [12488]
00 1
.names [12624] [12489]
0 1
.names [12782] u0_u0_ls_j_r_reg_in
0 1
.names [14503] [12491]
0 1
.names [13732] [13815] [12492]
11 1
.names [13732] [13815] [12493]
01 1
10 1
.names [13735] [13799] [12494]
11 1
.names [13735] [13799] [12495]
01 1
10 1
.names [6344] [6343] [12496]
00 1
.names [14018] [14032] [12497]
01 1
10 1
.names [14211] [14036] [12498]
00 0
.names [13028] [12499]
0 1
.names [13398] [13386] [12500]
00 1
.names [6304] [13550] [12501]
11 0
.names u4_u1_r5_reg [12502]
0 1
.names [14033] [5761] [14180] [3739] [12503]
11-- 0
--11 0
.names [12906] [12504]
0 1
.names [13162] [12505]
0 1
.names [13080] [12506]
0 1
.names [2573] [13512] [4778] [13734] [12507]
11-- 0
--11 0
.names [12912] [12508]
0 1
.names [4236] [3932] [12509]
00 1
.names [13694] [13608] [12510]
00 1
.names [13276] [13358] [12511]
11 1
.names [13417] [6351] [12512]
00 1
.names [13286] [6348] [12513]
00 1
.names [13886] [14018] [12514]
01 1
10 1
.names [13046] [12515]
0 1
.names [13207] [12516]
0 1
.names [12940] [12517]
0 1
.names [13309] [13357] [12518]
11 1
.names [13427] wb_addr_i[4] [12519]
00 1
.names [13313] [13420] [12520]
11 0
.names [13387] [13396] [12521]
00 1
.names [6268] [6716] [12522]
00 1
.names [12948] [12523]
0 1
.names [4293] [4206] [12524]
11 0
.names [13584] [14108] [12525]
11 0
.names [13620] [14000] [12526]
01 1
10 1
.names [13334] [13325] [12527]
11 1
.names [3790] [3282] [12528]
11 0
.names [12956] [12529]
0 1
.names [14001] [13264] [12530]
11 0
.names [2874] [2836] [12531]
00 1
.names [13483] [2988] [3013] [2989] [12532]
1111 0
.names [13196] [12533]
0 1
.names [13353] [13375] [12534]
00 1
.names [6563] [3342] [12535]
11 0
.names [13448] [13441] u0_u0_ls_k_r_reg_in
00 1
.names [13130] [12537]
0 1
.names [6275] [3712] [12538]
11 1
.names u4_suspend_r_reg u4_suspend_r1_reg_in
1 1
.names [13458] [13348] [12540]
11 1
.names wb_addr_i[5] wb_addr_i[6] [12541]
00 1
.names [13307] [13482] [12542]
00 1
.names [13251] [12543]
0 1
.names [13147] [12544]
0 1
.names [13198] [12545]
0 1
.names [12909] [12546]
0 1
.names [6253] [4237] [12547]
00 1
.names [13305] [13395] [12548]
11 0
.names \u4_utmi_vend_stat_r_reg[5] [12549]
1 1
.names [6253] [4237] [12550]
11 0
.names [13431] wb_addr_i[4] [12551]
11 1
.names [13322] [13461] [12552]
00 1
.names [13282] [13923] [12553]
11 0
.names [13356] [12554]
0 1
.names [13335] [13463] [12555]
11 1
.names [13070] [12556]
0 1
.names [6484] [6168] [12557]
11 0
.names [3507] [3626] [12558]
00 1
.names \u4_utmi_vend_stat_r_reg[2] [12559]
1 1
.names [13110] [12560]
0 1
.names [3339] [3429] [12561]
00 1
.names [4092] [3881] [12562]
00 1
.names [13444] [13275] [12563]
00 1
.names [13032] [12564]
0 1
.names [14424] [12565]
0 1
.names [12982] [12566]
0 1
.names [3466] [14120] [3310] [13643] [12567]
11-- 0
--11 0
.names [13216] [12568]
0 1
.names [13318] [13447] [12569]
11 1
.names [13200] [12570]
0 1
.names [13326] [6560] [12571]
00 1
.names [13003] [12572]
0 1
.names [14666] [12573]
0 1
.names [13150] [12574]
0 1
.names [13149] [12575]
0 1
.names [13042] [12576]
0 1
.names [12992] [12577]
0 1
.names [13412] [3471] [12578]
11 1
.names [13007] [12579]
0 1
.names [13261] [2476] [12580]
00 1
.names [12904] [12581]
0 1
.names [4096] [4098] [12582]
00 1
.names [3036] [13297] [12583]
11 0
.names [13479] [13381] [12584]
11 1
.names [13495] [12585]
0 1
.names u0_u0_resume_req_s_reg [12586]
0 1
.names \u4_utmi_vend_stat_r_reg[1] [12587]
1 1
.names [13858] [13481] [12588]
11 0
.names [13374] [13413] [12589]
00 1
.names [13363] [6461] [12590]
00 1
.names [14452] [12591]
0 1
.names [13353] [14035] [12592]
00 1
.names [13260] [14147] [12593]
00 1
.names [13490] [13324] [12594]
00 1
.names [13405] [13355] [12595]
00 1
.names [14028] [13889] [12596]
01 1
10 1
.names [13004] [12597]
0 1
.names [12922] [12598]
0 1
.names \u4_utmi_vend_stat_r_reg[7] [12599]
1 1
.names [13455] [13488] [12600]
11 1
.names [13148] [12601]
0 1
.names \u4_utmi_vend_stat_r_reg[4] [12602]
1 1
.names [13426] [4795] [12603]
00 0
.names [13095] [12604]
0 1
.names [13429] [4092] [13593] [12605]
111 0
.names [13858] [13481] [12606]
00 1
.names [13470] [6323] [12607]
00 1
.names [5999] [3341] [12608]
00 1
.names [13451] [13390] [12609]
11 1
.names [4801] [12610]
0 1
.names [13470] [13324] [12611]
00 0
.names [13866] [3313] [12612]
11 0
.names [13157] [12613]
0 1
.names \u4_utmi_vend_stat_r_reg[0] [12614]
1 1
.names [13480] [13274] [12615]
00 1
.names [13289] [6324] [12616]
00 1
.names [12967] [12617]
0 1
.names [6512] [13928] [12618]
11 0
.names [13437] [13987] [14135] [12619]
111 0
.names [13277] [13260] [12620]
00 1
.names [10667] [14020] [13521] [12621]
11- 0
--1 0
.names [10631] [14126] [14237] [12622]
11- 0
--1 0
.names [12977] [12623]
0 1
.names [13893] [6234] [6322] [12624]
11- 0
--1 0
.names [13377] [13420] [12625]
11 1
.names u5_wb_req_s1_reg [12626]
1 1
.names [14074] [5617] [6611] [3878] [12627]
11-- 0
--11 0
.names [4286] [3283] [12628]
11 0
.names [14057] [5489] [14224] [2501] [12629]
11-- 0
--11 0
.names [14070] [2551] [13647] [6032] [12630]
11-- 0
--11 0
.names [13995] [5756] [6724] [4501] [12631]
11-- 0
--11 0
.names [13638] [6013] [14059] [3741] [12632]
11-- 0
--11 0
.names [13821] [2502] [13881] [5490] [12633]
11-- 0
--11 0
.names [5756] [14208] [4501] [14081] [12634]
11-- 0
--11 0
.names [14079] [5562] [13863] [2500] [12635]
11-- 0
--11 0
.names [14218] [5491] [14130] [2504] [12636]
11-- 0
--11 0
.names [3470] [3410] [3472] [3471] [12637]
1111 0
.names [14151] [2552] [4970] [14057] [12638]
11-- 0
--11 0
.names [14102] [6310] [13563] [3595] [12639]
11-- 0
--11 0
.names [13040] [12640]
0 1
.names [3686] [14073] [3464] [13981] [12641]
11-- 0
--11 0
.names [3879] [13705] [3787] [13506] [12642]
11-- 0
--11 0
.names [2096] [2090] [12643]
01 1
10 1
.names [13944] [13770] [12644]
01 1
10 1
.names [2175] [13845] [12645]
01 1
10 1
.names [8702] [14061] [12646]
01 1
10 1
.names [3938] [13555] [3940] [13752] [12647]
11-- 0
--11 0
.names [14032] [13889] [12648]
01 1
10 1
.names u4_u1_dma_ack_clr1_reg [12649]
0 1
.names u4_u0_r5_reg [12650]
0 1
.names [13449] [12651]
0 1
.names [13204] [12652]
0 1
.names u4_u0_dma_ack_clr1_reg [12653]
0 1
.names u0_tx_ready_reg [12654]
1 1
.names [13017] [12655]
0 1
.names [12969] [12656]
0 1
.names [13202] [12657]
0 1
.names [13253] [12658]
0 1
.names [13033] [12659]
0 1
.names [13041] [12660]
0 1
.names [13206] [12661]
0 1
.names [13066] [12662]
0 1
.names [6368] [6367] [12663]
00 1
.names [13208] [12664]
0 1
.names [3638] [14108] [12665]
11 0
.names [13034] [12666]
0 1
.names [6563] [3342] [12667]
00 1
.names [13001] [12668]
0 1
.names [13025] [12669]
0 1
.names [13173] [12670]
0 1
.names [13352] wb_addr_i[4] [12671]
11 1
.names [13102] [12672]
0 1
.names [6092] [14213] [12673]
11 0
.names [13282] [6385] [12674]
11 0
.names [12918] [12675]
0 1
.names [14115] [4607] [12676]
01 1
10 1
.names [13059] [12677]
0 1
.names [13189] [12678]
0 1
.names [12905] [12679]
0 1
.names [12960] [12680]
0 1
.names [2454] [12368] [12681]
00 0
.names [13051] [12682]
0 1
.names [13063] [12683]
0 1
.names [13231] [12684]
0 1
.names [13054] [12685]
0 1
.names [6251] [4097] [12686]
00 1
.names [5999] [3341] [12687]
11 0
.names [10003] [2611] [12688]
00 0
.names [13294] [13285] [12689]
11 1
.names [3888] [3889] [12690]
11 0
.names \u4_utmi_vend_stat_r_reg[6] [12691]
1 1
.names [13689] [6303] [6588] [12692]
11- 0
--1 0
.names [13188] [12693]
0 1
.names [13171] [12694]
0 1
.names [3875] [3671] [12695]
00 1
.names [13058] [12696]
0 1
.names [6004] [3510] [12697]
11 0
.names [12939] [12698]
0 1
.names [6009] [3806] [12699]
11 0
.names [13311] [13288] [12700]
00 1
.names [3428] [3313] [12701]
00 1
.names [6567] [3506] [12702]
11 1
.names [6286] [3714] [12703]
00 1
.names [13163] [12704]
0 1
.names [13052] [12705]
0 1
.names [13270] [13550] [12706]
00 1
.names [6287] [3890] [12707]
11 1
.names [13020] [12708]
0 1
.names [6017] [13944] [12709]
11 0
.names [13065] [12710]
0 1
.names [13302] [13496] [12711]
00 1
.names [12964] [12712]
0 1
.names [14139] [13364] [12713]
11 0
.names [3718] [3806] [12714]
00 1
.names [13240] [12715]
0 1
.names [12953] [12716]
0 1
.names [13282] [13923] [12717]
00 1
.names wb_addr_i[3] wb_addr_i[4] [12718]
00 1
.names [6091] [13746] [12719]
00 1
.names [6733] [6602] [12720]
11 0
.names [12943] [12721]
0 1
.names [6365] [6366] [12722]
11 0
.names [3713] [3718] [12723]
00 1
.names [6716] [6020] [12724]
00 1
.names [6274] [3509] [12725]
11 0
.names [12926] [12726]
0 1
.names [13222] [12727]
0 1
.names [13970] [14185] [12728]
00 1
.names [13100] [12729]
0 1
.names [13000] [12730]
0 1
.names [12994] [12731]
0 1
.names [12197] [12732]
0 1
.names [4783] [13755] [12733]
00 0
.names [14373] [12734]
0 1
.names [13068] [12735]
0 1
.names [13082] [12736]
0 1
.names [13103] [12737]
0 1
.names [13482] [13444] [12738]
00 1
.names [13075] [12739]
0 1
.names [3508] [3507] [12740]
00 0
.names [13093] [12741]
0 1
.names [13027] [12742]
0 1
.names [13586] [2554] [4966] [14218] [12743]
11-- 0
--11 0
.names [14236] [2500] [14153] [5562] [12744]
11-- 0
--11 0
.names [12965] [12745]
0 1
.names [6200] [3626] [12746]
11 0
.names [13274] [14213] [12747]
00 1
.names [13101] [12748]
0 1
.names [13109] [12749]
0 1
.names [14157] [2551] [5111] [14079] [12750]
11-- 0
--11 0
.names [13681] [2552] [13742] [6697] [12751]
11-- 0
--11 0
.names [13223] [12752]
0 1
.names [5109] [14110] [5123] [13712] [12753]
11-- 0
--11 0
.names [13243] [12754]
0 1
.names [6019] [6105] [12755]
11 0
.names [2452] [2042] [12756]
11 0
.names [13391] [13368] [12757]
11 1
.names [6251] [4097] [12758]
11 0
.names [13131] [12759]
0 1
.names [13895] [12760]
0 1
.names [13704] [6310] [14142] [3595] [12761]
11-- 0
--11 0
.names [13611] [2554] [14131] [5760] [12762]
11-- 0
--11 0
.names [13124] [12763]
0 1
.names [13525] [6013] [14104] [3741] [12764]
11-- 0
--11 0
.names [13125] [12765]
0 1
.names [5490] [13780] [14039] [2502] [12766]
11-- 0
--11 0
.names [14038] [6011] [14042] [3716] [12767]
11-- 0
--11 0
.names [13509] [5761] [13579] [3739] [12768]
11-- 0
--11 0
.names [13127] [12769]
0 1
.names [14013] [4502] [4506] [4597] [12770]
1111 0
.names [13129] [12771]
0 1
.names [13107] [12772]
0 1
.names [13286] [13355] [12773]
00 0
.names [2318] [2344] [12774]
00 1
.names [13132] [12775]
0 1
.names [3508] [13340] [12776]
00 1
.names [10668] [13626] [14152] [12777]
11- 0
--1 0
.names [13136] [12778]
0 1
.names [6232] [6319] [12779]
00 1
.names [13456] [13267] [12780]
00 1
.names [13495] [9412] [12781]
11 1
.names [13448] [13441] [12782]
11 0
.names [13328] [12783]
0 1
.names [13356] [8701] [12784]
11 1
.names [13926] [13440] [12785]
11 0
.names [6266] [3429] [12786]
00 1
.names [3684] [3468] [12787]
00 1
.names [3340] [3339] [12788]
00 1
.names [6196] [4197] [12789]
11 1
.names u4_u2_dma_ack_clr1_reg [12790]
0 1
.names [13735] [10715] [12791]
01 1
10 1
.names [13154] [12792]
0 1
.names [6266] [3429] [12793]
11 0
.names [13165] [12794]
0 1
.names [13949] [6011] [14109] [3716] [12795]
11-- 0
--11 0
.names [14582] [12796]
0 1
.names [4777] [8959] [12797]
11 0
.names [12941] [12798]
0 1
.names [2802] u1_u3_out_to_small_reg_in \u1_u3_idin_reg[28]_in
00 1
.names [2193] [13320] [12800]
00 1
.names [13104] [12801]
0 1
.names [13156] [12802]
0 1
.names [10653] [13971] [13556] [12803]
11- 0
--1 0
.names [13162] [12804]
0 1
.names [4814] [13861] [12805]
11 0
.names [13341] [13313] [12806]
11 0
.names [13170] [12807]
0 1
.names [14099] [2553] [13780] [5112] [12808]
11-- 0
--11 0
.names [2876] [14508] [12809]
00 0
.names [13876] [6371] [6370] [12810]
11- 0
--1 0
.names [13047] [12811]
0 1
.names u1_u3_uc_dpd_set_reg [12812]
1 1
.names [13039] [12813]
0 1
.names [12996] [12814]
0 1
.names [13177] [12815]
0 1
.names [13433] [12816]
0 1
.names [13164] [12817]
0 1
.names [13183] [12818]
0 1
.names [12985] [12819]
0 1
.names [13191] [12820]
0 1
.names [4608] [4841] [12821]
11 1
.names [13185] [12822]
0 1
.names [13235] [12823]
0 1
.names [6383] [14254] [12824]
11 0
.names [13378] [13445] [12825]
00 1
.names [13087] [12826]
0 1
.names [4783] [13755] [12827]
11 0
.names [13814] [6347] [6346] [12828]
11- 0
--1 0
.names [5617] [13763] [3878] [13702] [12829]
11-- 0
--11 0
.names [13194] [12830]
0 1
.names [12952] [12831]
0 1
.names [12932] [12832]
0 1
.names u4_u3_dma_ack_clr1_reg [12833]
0 1
.names [13172] [12834]
0 1
.names u4_u2_r5_reg [12835]
0 1
.names [13201] [12836]
0 1
.names [13203] [12837]
0 1
.names u1_u3_uc_bsel_set_reg [12838]
1 1
.names [13564] [2501] [14063] [5489] [12839]
11-- 0
--11 0
.names u4_u3_r5_reg [12840]
0 1
.names [13024] [12841]
0 1
.names [12197] [12842]
0 1
.names [13849] [2553] [13925] [5499] [12843]
11-- 0
--11 0
.names [12924] [12844]
0 1
.names [6280] [6716] [12845]
00 1
.names [13453] [12846]
0 1
.names [6009] [3806] [12847]
00 1
.names \u4_utmi_vend_stat_r_reg[3] [12848]
1 1
.names [13162] [12849]
0 1
.names [6286] [3714] [12850]
11 0
.names [6274] [3509] [12851]
00 1
.names susp_o_reg susp_o
1 1
.names [13227] [12853]
0 1
.names [12946] [12854]
0 1
.names [12945] [12855]
0 1
.names [6200] [3626] [12856]
00 1
.names [13291] [13270] [12857]
00 1
.names [13049] [12858]
0 1
.names [13151] [12859]
0 1
.names [13457] [7206] [12860]
00 1
.names [13214] [12861]
0 1
.names \u4_u0_buf0_orig_m3_reg[0] [12862]
0 1
.names [13233] [12863]
0 1
.names [13212] [12864]
0 1
.names [13649] [13372] [12865]
11 0
.names [13086] [12866]
0 1
.names [14232] [2504] [14231] [5491] [12867]
11-- 0
--11 0
.names [13275] [13928] [12868]
00 1
.names \u4_u2_buf0_orig_m3_reg[0] [12869]
0 1
.names [13349] [12870]
0 1
.names [13239] [12871]
0 1
.names [13331] [13399] [12872]
11 1
.names [6004] [3510] [12873]
00 1
.names \u4_u3_buf0_orig_m3_reg[0] [12874]
0 1
.names \u0_u0_idle_cnt1_next_reg[0] [12875]
1 1
.names [9442] [14219] [12876]
01 1
10 1
.names [13098] [12877]
0 1
.names [13073] [12878]
0 1
.names [13139] [12879]
0 1
.names [12954] [12880]
0 1
.names [4098] [4237] [12881]
00 1
.names [2874] [2836] [12882]
11 0
.names [13018] [12883]
0 1
.names [6003] [3507] [12884]
11 1
.names [6003] [3507] [12885]
01 1
10 1
.names [6250] [4098] [12886]
11 1
.names [6250] [4098] [12887]
01 1
10 1
.names [2717] [2637] [12888]
11 1
.names [2717] [2637] [12889]
01 1
10 1
.names [3172] [2982] [12890]
11 1
.names [3172] [2982] [12891]
01 1
10 1
.names [4779] [4666] [12892]
11 1
.names [4779] [4666] \u0_u0_idle_cnt1_next_reg[1]_in
01 1
10 1
.names [6008] [3718] [12894]
11 1
.names [6008] [3718] [12895]
01 1
10 1
.names [5998] [3339] [12896]
11 1
.names [5998] [3339] [12897]
01 1
10 1
.names [3035] [3036] [12898]
11 1
.names [3035] [3036] [12899]
01 1
10 1
.names [3465] [3470] [12900]
11 1
.names [3465] [3470] [12901]
01 1
10 1
.names [13788] [3715] [12902]
00 1
.names [4765] [2175] [12903]
01 1
10 1
.names [14149] [3506] [12904]
11 0
.names [14001] [3316] [12905]
11 1
.names [13752] [4289] [12906]
11 0
.names \u4_utmi_vend_ctrl_reg[3] VControl_pad_o[3]
1 1
.names [3940] [13555] [12908]
11 0
.names [13897] [3510] [12909]
11 0
.names [6593] [14045] [12910]
00 1
.names [13492] [12911]
0 1
.names [13584] [3712] [12912]
11 0
.names [2869] [14508] [12913]
11 0
.names [13431] [12914]
0 1
.names u4_utmi_vend_wr_reg VControl_Load_pad_o
1 1
.names [13446] [12916]
0 1
.names \u4_utmi_vend_ctrl_reg[0] VControl_pad_o[0]
1 1
.names [6690] [13798] [12918]
11 0
.names [13272] [12919]
0 1
.names [4504] [13663] [12920]
00 1
.names [13268] [12921]
0 1
.names [13552] [3480] [12922]
11 1
.names [6272] [13816] [12923]
00 1
.names [13517] [3429] [12924]
11 0
.names [13793] [4074] [12925]
00 1
.names [13656] [4288] [12926]
11 0
.names [14153] [5111] [12927]
11 0
.names [4510] [4511] [12928]
01 1
10 1
.names [14118] [14084] [12929]
11 1
.names usb_vbus_pad_i [12368] \u0_u0_state_reg[0]_in
00 0
.names [4502] [4505] [12931]
01 1
10 1
.names [14790] [13861] [12932]
11 0
.names [13412] [12933]
0 1
.names [14111] [13766] [12934]
00 1
.names [13914] [3505] [12935]
00 0
.names [13875] [3482] [12936]
00 1
.names [13675] [4197] [12937]
00 1
.names [13552] [3480] [12938]
00 0
.names [13718] [3478] [12939]
00 0
.names [13621] [3888] [12940]
11 1
.names [13740] [4792] [12941]
00 1
.names [14063] [4970] [12942]
11 0
.names [13649] [4073] [12943]
11 1
.names [6690] [13798] [12944]
00 1
.names [13779] [3428] [12945]
00 0
.names [13675] [4197] [12946]
11 0
.names [13366] [12947]
0 1
.names [13962] [13747] [12948]
11 0
.names [7206] [4290] [12949]
00 1
.names [13342] [12950]
0 1
.names [13391] [12951]
0 1
.names \u1_u2_rx_data_st_r_reg[4] [12952]
0 1
.names [13882] [13744] [12953]
11 1
.names [6255] [13689] [12954]
00 1
.names [13506] [3883] [12955]
00 1
.names [13978] [14205] [12956]
00 1
.names \u4_utmi_vend_ctrl_reg[2] VControl_pad_o[2]
1 1
.names [13881] [5112] [12958]
11 0
.names \u4_u0_buf0_orig_m3_reg[0]_in [3339] [12959]
11 0
.names [4790] [13692] [12960]
00 0
.names [14265] [5760] [12961]
11 0
.names [13399] [12962]
0 1
.names [13306] [12963]
0 1
.names [13754] [14052] [12964]
11 0
.names [13735] [13799] [12965]
00 0
.names [13437] [12966]
0 1
.names [14342] [14348] [12967]
11 0
.names [13747] [4097] [12968]
11 0
.names [6264] [14188] [12969]
11 0
.names [13427] [12970]
0 1
.names [4552] [4505] [12971]
01 1
10 1
.names [13601] [13508] [12972]
11 0
.names [13278] [12973]
0 1
.names [13276] [12974]
0 1
.names [13397] [12975]
0 1
.names [13815] [13932] [12976]
11 0
.names [13924] [3882] [12977]
11 0
.names [2344] [2346] [12978]
00 1
.names [13571] [4096] [12979]
00 1
.names [13915] [3806] [12980]
00 1
.names [13337] [12981]
0 1
.names [6470] [13969] [12982]
11 0
.names [13455] [12983]
0 1
.names [13989] [3714] [12984]
11 0
.names [13913] [3815] [12985]
00 0
.names [13517] [3429] [12986]
00 1
.names [13365] [12987]
0 1
.names [13614] [6032] [12988]
11 0
.names [13482] [12989]
0 1
.names [6252] [13623] [12990]
11 0
.names [13666] [13819] [12991]
00 0
.names [13891] [3340] [12992]
11 0
.names [2373] [13532] [12993]
00 1
.names [13751] [4291] [12994]
00 0
.names \u4_u2_buf0_orig_m3_reg[0]_in [3718] [12995]
11 0
.names [13914] [3505] [12996]
11 1
.names [13926] [3693] [12997]
00 0
.names [13962] [3997] [12998]
00 1
.names [13602] [6697] [12999]
11 0
.names [13613] [4237] [13000]
11 0
.names [6284] [13635] [13001]
11 0
.names [13585] [14187] [13002]
11 1
.names [6557] [3478] [13003]
11 0
.names [13571] [4096] [13004]
11 0
.names [13584] [3712] [13005]
00 1
.names [5998] [13262] [13006]
11 0
.names [13643] [3477] [13007]
00 1
.names [13548] [3689] [13008]
00 1
.names [6010] [13876] [13009]
11 0
.names [3481] [13548] [13010]
11 0
.names [13351] [13011]
0 1
.names [13359] [13012]
0 1
.names [13676] [14086] [13013]
11 0
.names [6809] [13865] [13014]
00 1
.names [13872] [3508] [13015]
00 1
.names [13540] [3713] [13016]
00 1
.names [13903] [3692] [13017]
11 0
.names [13394] [13018]
0 1
.names [13613] [4237] [13019]
00 1
.names [13900] [13698] [13020]
11 0
.names [13360] [13021]
0 1
.names [6609] [2573] [6722] [4778] [13022]
11-- 0
--11 0
.names [13980] [3788] [13023]
00 0
.names [13624] [3684] [13024]
00 0
.names [13872] [3508] [13025]
11 0
.names [4500] [4505] [13026]
01 1
10 1
.names [13980] [3788] [13027]
11 0
.names [6005] [13814] [13028]
00 1
.names [13643] [3477] [13029]
11 0
.names [2524] [13595] [13030]
11 0
.names [6016] [13633] [13031]
11 0
.names [6567] [13490] [13032]
11 0
.names [13904] [4347] [13033]
00 1
.names [13793] [4074] [13034]
11 0
.names [13981] [3688] [13035]
00 1
.names [3309] [13941] [13036]
11 0
.names [13309] [13037]
0 1
.names [3693] [13913] [13038]
11 0
.names [13915] [3806] [13039]
11 0
.names [13985] [6545] [13040]
11 0
.names [14139] [3481] [13041]
11 1
.names [6275] [13405] [13042]
11 0
.names [14221] [3691] [13043]
00 0
.names [14238] [6543] [13044]
00 1
.names [14043] [3342] [13045]
00 1
.names [13981] [3688] [13046]
11 0
.names [13352] [13047]
0 1
.names [14108] [3626] [13048]
00 1
.names [14015] [3504] [13049]
11 1
.names [6255] [13689] [13050]
11 0
.names [14052] [4236] [13051]
11 0
.names [14069] [3884] [13052]
11 0
.names [13891] [3340] [13053]
00 1
.names [14069] [3884] [13054]
00 0
.names [13340] [13055]
0 1
.names [6247] [14005] [13056]
00 1
.names [6003] [13422] [13057]
11 0
.names [13933] [14226] [13058]
11 0
.names [6743] [13733] [13059]
11 0
.names [13318] [13060]
0 1
.names [4372] [4504] [13061]
01 1
10 1
.names [13488] [13062]
0 1
.names [13945] [3317] [13063]
11 0
.names [14139] [3481] [13064]
00 0
.names [3342] [3341] [13065]
00 0
.names [14043] [3342] [13066]
11 0
.names u1_u3_out_to_small_reg_in [13999] [13067]
11 0
.names [14000] [13620] [13068]
11 0
.names [13583] [13828] [13069]
00 1
.names [3997] [4097] [13070]
00 0
.names [14103] [5499] [13071]
11 0
.names u1_u3_out_to_small_reg_in [13502] [13072]
11 0
.names [6255] [4347] [13073]
11 0
.names [6008] [13371] [13074]
11 0
.names [6287] [13322] [13075]
11 0
.names [14015] [3504] [13076]
00 0
.names [13903] [3692] [13077]
00 1
.names [13752] [4289] [13078]
00 1
.names [13988] [6015] [13079]
11 0
.names [13627] [6258] [13080]
11 0
.names [13258] [13081]
0 1
.names [13788] [3715] [13082]
11 0
.names [2876] [14508] [13083]
11 0
.names [4777] [13901] [13084]
11 0
.names [13679] [13755] [13085]
11 0
.names [6809] [13865] [13086]
11 0
.names [13540] [3713] [13087]
11 0
.names [6544] [13912] [13088]
11 0
.names [13514] [13501] [13089]
11 1
.names [13629] [4293] [13090]
00 0
.names [13711] [13370] [13091]
11 0
.names [14508] [13092]
0 1
.names [13631] [3711] [13093]
11 1
.names [13718] [3478] [13094]
11 0
.names [6196] [13374] [13095]
11 0
.names [4615] [13096]
0 1
.names [13649] [4073] [13097]
00 0
.names [14078] [13370] [13098]
11 0
.names [2372] [13813] [13099]
00 1
.names [3282] [13825] [13100]
11 0
.names [14197] [3890] [13101]
11 0
.names [13751] [4291] [13102]
11 1
.names [13875] [3482] [13103]
11 0
.names [13761] [3341] [13104]
00 1
.names [13761] [3341] [13105]
11 0
.names [6005] [13814] [13106]
11 0
.names [6010] [13876] [13107]
00 1
.names [13256] [13108]
0 1
.names [13779] [3428] [13109]
11 0
.names [13852] [13748] [13110]
11 0
.names [4683] [14261] [13111]
00 1
.names [13384] [13112]
0 1
.names [13380] [13113]
0 1
.names [13387] [13114]
0 1
.names [13627] [6258] [13115]
00 1
.names wb_addr_i[2] [13695] [13116]
11 0
.names [2869] [14508] [13117]
00 0
.names [4852] [4615] [13118]
00 0
.names \u4_u1_buf0_orig_m3_reg[0]_in [3507] [13119]
11 0
.names [13477] [13120]
0 1
.names [13606] [3012] [13121]
00 1
.names [4709] [4818] [13122]
11 0
.names [3787] [13705] [13123]
11 0
.names [14238] [6543] [13124]
11 0
.names [3283] [14052] [13125]
11 0
.names [13331] [13126]
0 1
.names [13926] [3693] [13127]
11 1
.names wb_addr_i[5] [13974] [13128]
00 1
.names [13695] wb_addr_i[5] [13129]
00 0
.names [6005] [3689] [13130]
11 0
.names [13962] [3997] [13131]
11 0
.names \u1_u2_rx_data_st_r_reg[7] [13132]
0 1
.names [13621] [3888] [13133]
00 0
.names [13301] [13134]
0 1
.names [14348] [13135]
0 1
.names [13442] [13136]
0 1
.names [13403] [13137]
0 1
.names [14118] [13138]
0 1
.names [2092] [2090] [2096] [13139]
111 0
.names [4774] [13664] [13140]
11 1
.names [13905] [3509] [13141]
11 0
.names \u4_u3_buf0_orig_m3_reg[0]_in [4098] [13142]
11 0
.names [3316] [13718] [13143]
11 0
.names [13297] [13144]
0 1
.names [14149] [3506] [13145]
00 1
.names [14503] phy_rst_pad_o
0 1
.names [13548] [3689] [13147]
11 1
.names [3882] [13915] [13148]
11 0
.names [13768] [13370] [13149]
11 0
.names [2870] [2871] [13150]
11 0
.names [13370] [13884] [13151]
11 0
.names [13308] [13152]
0 1
.names [13307] [13153]
0 1
.names [13989] [3714] [13154]
00 1
.names [5486] [13155]
0 1
.names \u1_u2_rx_data_st_r_reg[0] [13156]
0 1
.names [13913] [3815] [13157]
11 1
.names [13259] [13158]
0 1
.names [13785] [13523] [13159]
11 0
.names [13255] [13160]
0 1
.names [6264] [14188] [13161]
00 1
.names [12368] [13162]
0 1
.names [14161] [14254] [13163]
00 1
.names \u1_u2_rx_data_st_r_reg[2] [13164]
0 1
.names [12368] [13165]
0 1
.names [13418] [13166]
0 1
.names wb_addr_i[2] [13695] [13167]
00 0
.names [14052] [4236] [13168]
00 0
.names [4926] [4765] [13169]
01 1
10 1
.names \u1_u2_rx_data_st_r_reg[3] [13170]
0 1
.names [13691] [13598] [13171]
11 0
.names [13947] [13825] [13172]
11 0
.names [13747] [4097] [13173]
00 1
.names [3308] [13866] [13174]
11 0
.names \u4_utmi_vend_ctrl_reg[1] VControl_pad_o[1]
1 1
.names [13345] u4_attach_r1_reg_in
0 1
.names [13905] [3509] [13177]
00 1
.names [2090] [13930] [13178]
00 0
.names [13321] [13179]
0 1
.names [13945] [3317] [13180]
00 1
.names [13749] [14204] [13181]
11 0
.names [6250] [13393] [13182]
11 0
.names [3476] [13517] [13183]
11 0
.names [13400] [13184]
0 1
.names \u1_u2_rx_data_st_r_reg[1] [13185]
0 1
.names [4552] [4504] [13186]
01 1
10 1
.names [2479] [14106] [13187]
00 1
.names [3715] [3714] [13188]
00 0
.names [13320] [13189]
0 1
.names [13491] [13190]
0 1
.names [4288] [13613] [13191]
11 0
.names [13343] [13192]
0 1
.names [13341] [13193]
0 1
.names [6247] [14005] [13194]
11 0
.names [13443] u1_u1_send_data_r_reg_in
0 1
.names [13624] [3684] [13196]
11 0
.names [13441] [13197]
0 1
.names [14197] [13915] [13198]
11 0
.names [13897] [3510] [13199]
00 1
.names [13673] [13616] [13200]
11 0
.names [6723] [5109] [6610] [5123] [13201]
11-- 0
--11 0
.names [6544] [13912] [13202]
00 1
.names \u1_u2_rx_data_st_r_reg[5] [13203]
0 1
.names \u1_u2_rx_data_st_r_reg[6] [13204]
0 1
.names [12437] [13205]
0 1
.names [13506] [3883] [13206]
11 0
.names [14221] [3691] [13207]
11 1
.names [13629] [4293] [13208]
11 1
.names [13375] [13209]
0 1
.names [6341] \u4_u1_buf0_orig_m3_reg[0]_in
0 1
.names [13723] [14129] [13211]
11 0
.names [14108] [3626] [13212]
11 0
.names [13631] [3711] [13213]
00 0
.names [13664] [13710] [13214]
11 0
.names [14197] [3890] [13215]
00 1
.names [6010] [3815] [13216]
11 0
.names [6557] [13893] [13217]
11 0
.names [14216] [13645] [13218]
11 1
.names [3025] [14211] [13219]
11 1
.names [4695] [4815] [13220]
11 0
.names [13466] [13221]
0 1
.names [13675] [13613] [13222]
11 0
.names [14149] [13517] [13223]
11 0
.names [14000] [13620] [13224]
00 1
.names [6743] [13733] [13225]
00 1
.names [4503] [4511] [13226]
01 1
10 1
.names [14082] [3638] [13227]
11 0
.names [13261] [13228]
0 1
.names [4616] [4838] [13229]
11 0
.names [4372] [4503] [13230]
01 1
10 1
.names [14141] [13835] [13231]
11 0
.names [14228] [6277] [13232]
00 1
.names [6593] [14045] [13233]
11 0
.names [14231] [4966] [13234]
11 0
.names [14199] [3476] [13235]
11 0
.names [4509] [4510] [13236]
01 1
10 1
.names [13317] [13237]
0 1
.names [13428] [13238]
0 1
.names [6252] [13623] [13239]
00 1
.names [14156] [13920] [13240]
11 0
.names [4767] [4926] [13241]
01 1
10 1
.names [4073] [13904] [13242]
11 0
.names [6272] [13816] [13243]
11 0
.names [6284] [13635] [13244]
00 1
.names [14001] [3316] [13245]
00 0
.names [13810] [13348] [13246]
11 1
.names [14035] [13975] [13247]
00 0
.names [14058] [6033] [13248]
11 0
.names [13904] [4347] [13249]
11 0
.names [13985] [6545] [13250]
00 1
.names [14228] [6277] [13251]
11 0
.names [13394] [13252]
0 1
.names [6557] [13893] [13253]
00 1
.names [13396] [13254]
0 1
.names [6351] [6012] [13255]
00 1
.names [6348] [6512] [13256]
00 1
.names [13744] [13257]
0 1
.names [2932] [2870] [13258]
11 0
.names [6272] [3684] [13259]
11 0
.names [6264] [3428] [13260]
00 1
.names [2372] [2301] [13261]
00 0
.names [3337] [13262]
0 1
.names [9611] [6023] [13263]
00 1
.names [6557] [13264]
0 1
.names [4609] [4845] [13265]
00 1
.names \VStatus_r_reg[5] \u4_utmi_vend_stat_r_reg[5]_in
1 1
.names [13882] [13267]
0 1
.names [4291] [4288] [13268]
11 1
.names \VStatus_r_reg[1] \u4_utmi_vend_stat_r_reg[1]_in
1 1
.names [6247] [4236] [13270]
00 1
.names [3714] [13271]
0 1
.names [6323] [6198] [13272]
00 1
.names [4779] \u0_u0_idle_cnt1_next_reg[0]_in
0 1
.names [6284] [3875] [13274]
00 1
.names [6272] [3684] [13275]
00 1
.names [3429] [3506] [13276]
00 1
.names [6557] [3478] [13277]
00 1
.names [2090] [2096] [13278]
11 1
.names [2349] [2316] [13279]
00 1
.names [6544] [3715] [13280]
11 0
.names [3883] [3815] [13281]
00 1
.names [6470] [13282]
0 1
.names [3883] [3687] [13283]
00 1
.names [13690] [13284]
0 1
.names [6809] [3713] [13285]
00 0
.names [3592] [3309] [13286]
11 0
.names [3689] [3712] [13287]
00 0
.names [13598] [13288]
0 1
.names [3466] [3310] [13289]
11 0
.names [4289] [4069] [13290]
00 1
.names [6255] [4347] [13291]
00 1
.names [2344] [2343] [13292]
00 1
.names [4792] [4794] [13293]
00 1
.names [6809] [3713] [13294]
11 0
.names \VStatus_r_reg[3] \u4_utmi_vend_stat_r_reg[3]_in
1 1
.names rst_i [13296]
0 1
.names [9645] [2673] [13297]
11 0
.names [13858] [13298]
0 1
.names [3282] [3879] [13299]
00 1
.names [3468] [3688] [13300]
11 1
.names [6324] [6326] [13301]
00 1
.names [14161] [13302]
0 1
.names [4505] [4552] [13303]
00 1
.names [6252] [3997] [13304]
11 0
.names [2477] [2476] [13305]
00 1
.names [6284] [3875] [13306]
11 0
.names [6275] [3712] [13307]
00 1
.names [6166] [3482] [13308]
11 1
.names [3626] [3712] [13309]
00 1
.names [3688] [3467] [13310]
00 1
.names [14156] [13311]
0 1
.names u1_u3_out_to_small_reg_in [2876] [13312]
11 0
.names [2348] [2349] [13313]
00 1
.names [4509] [4553] [13314]
00 0
.names [11727] [13315]
0 1
.names [9372] [9471] [13316]
11 1
.names [6560] [6305] [13317]
00 1
.names [3806] [3890] [13318]
00 1
.names [2874] [2875] [13319]
00 0
.names [14317] [13320]
0 1
.names [6552] [3692] [13321]
11 1
.names [3882] [13322]
0 1
.names [4510] [4503] [13323]
00 1
.names [3316] [3315] [13324]
11 0
.names [6743] [4096] [13325]
00 0
.names [3938] [3940] [13326]
11 0
.names [14167] [13327]
0 1
.names \u0_rx_data_reg[2] [13328]
0 1
.names \VStatus_r_reg[2] \u4_utmi_vend_stat_r_reg[2]_in
1 1
.names [2524] [2454] [13330]
00 1
.names [6287] [3890] [13331]
00 0
.names u0_u0_resume_req_s1_reg u0_u0_resume_req_s_reg_in
1 1
.names [4792] [4795] [13333]
00 1
.names [6743] [4096] [13334]
11 0
.names [6690] [3508] [13335]
11 0
.names [4676] [4690] [13336]
00 1
.names [6461] [6556] [13337]
00 1
.names wb_cyc_i wb_stb_i u5_wb_req_s1_reg_in
11 1
.names [2476] [2373] [13339]
00 1
.names [3510] [3509] [13340]
00 0
.names [2347] [2346] [13341]
00 1
.names [6544] [3715] [13342]
00 1
.names \u0_rx_data_reg[7] [13343]
0 1
.names [2340] [2317] [13344]
00 1
.names u4_attach_r_reg [13345]
0 1
.names [7853] VControl_Load_pad_o [13346]
00 0
.names [4812] [4814] [13347]
11 0
.names [4290] [13348]
0 1
.names \u0_rx_data_reg[3] [13349]
0 1
.names [3504] [3505] [13350]
11 0
.names [3884] [3882] [13351]
11 1
.names wb_addr_i[2] wb_addr_i[3] [13352]
00 1
.names [2086] [2087] [13353]
11 0
.names u4_u3_r4_reg u4_u3_r5_reg_in
1 1
.names [3481] [3479] [13355]
11 0
.names [8703] [8702] [13356]
11 1
.names [3482] [3689] [13357]
00 1
.names [3317] [3478] [13358]
00 1
.names [2875] [2857] [13359]
11 0
.names [6252] [3997] [13360]
00 1
.names [3505] [3480] [13361]
11 0
.names u1_u3_out_to_small_reg_in [2874] [13362]
11 0
.names [3879] [3787] [13363]
11 0
.names [6005] [13364]
0 1
.names [3691] [3638] [13365]
11 0
.names wb_addr_i[5] wb_addr_i[6] [13366]
11 1
.names [2871] [13367]
0 1
.names [4074] [4347] [13368]
00 1
.names [13933] [13369]
0 1
.names u1_u3_out_to_small_reg [13370]
1 1
.names [3710] [13371]
0 1
.names [6255] [13372]
0 1
.names resume_req_i u0_u0_resume_req_s1_reg_in [13373]
00 1
.names [4288] [13374]
0 1
.names [2088] [2089] [13375]
11 0
.names [4858] [4859] [13376]
11 1
.names [2317] [2341] [13377]
00 1
.names [3475] [3474] [13378]
11 0
.names [3309] [3686] [13379]
00 1
.names [6254] [4074] [13380]
11 1
.names [6593] [3340] [13381]
00 0
.names [3932] [4289] [13382]
11 1
.names [8658] [8954] [13383]
11 1
.names [6264] [3428] [13384]
11 0
.names [2372] [2392] [13385]
00 1
.names [13950] [13386]
0 1
.names [6567] [3506] [13387]
00 1
.names [3308] [3466] [13388]
00 1
.names [7206] [13389]
0 1
.names u1_u3_uc_bsel_set_reg_in [2452] [13390]
00 1
.names [4237] [4197] [13391]
00 1
.names [2876] [2869] [13392]
00 1
.names [4095] [13393]
0 1
.names [14485] [13394]
0 1
.names [2373] [2392] [13395]
00 1
.names [6561] [3317] [13396]
00 1
.names [2876] [2857] [13397]
00 0
.names [13920] [13398]
0 1
.names [6552] [3692] [13399]
00 0
.names [6561] [3317] [13400]
11 1
.names [6484] \u4_u0_buf0_orig_m3_reg[0]_in
0 1
.names [6733] \u4_u3_buf0_orig_m3_reg[0]_in
0 1
.names [14141] [13403]
0 1
.names u4_u1_r4_reg u4_u1_dma_ack_clr1_reg_in
1 1
.names [3638] [13405]
0 1
.names [2348] [2347] [13406]
00 1
.names [13691] [13407]
0 1
.names \LineState_r_reg[0] [13408]
1 1
.names [3062] [13409]
0 1
.names u1_u3_out_to_small_reg_in [2875] [13410]
11 0
.names [3465] [3473] [13411]
11 0
.names [3472] [3473] [13412]
11 1
.names [4073] [4070] [13413]
11 0
.names \VStatus_r_reg[4] \u4_utmi_vend_stat_r_reg[4]_in
1 1
.names [13658] [13415]
0 1
.names [3062] [3031] [13416]
00 1
.names [3686] [3464] [13417]
11 0
.names \u0_rx_data_reg[0] [13418]
0 1
.names [7670] [2210] [13419]
00 1
.names [2340] [2316] [13420]
00 1
.names [4097] [13421]
0 1
.names [3502] [13422]
0 1
.names [2875] [2857] [13423]
00 0
.names [4816] [4817] [13424]
11 0
.names u4_u0_r4_reg u4_u0_dma_ack_clr1_reg_in
1 1
.names [4787] [8959] [13426]
11 0
.names wb_addr_i[2] wb_addr_i[3] [13427]
11 0
.names [11431] [4873] [13428]
11 0
.names [3311] [4091] [13429]
00 1
.names [3788] [3691] [13430]
11 0
.names wb_addr_i[7] wb_addr_i[8] [13431]
00 1
.names [2094] [2083] [13432]
11 1
.names \u0_rx_data_reg[5] [13433]
0 1
.names [4839] [4840] [13434]
11 0
.names [3688] [3689] [13435]
00 1
.names [2961] [13436]
0 1
.names [2479] u1_u3_uc_bsel_set_reg_in [13437]
00 1
.names [14084] [13438]
0 1
.names \VStatus_r_reg[7] \u4_utmi_vend_stat_r_reg[7]_in
1 1
.names [6010] [13440]
0 1
.names \u0_u0_line_state_r_reg[1] [13441]
0 1
.names [14486] [13442]
0 1
.names [5993] [2453] [13443]
00 1
.names [6005] [3689] [13444]
00 1
.names [3435] [3463] [13445]
11 0
.names \u0_rx_data_reg[6] [13446]
0 1
.names [3692] [3815] [13447]
00 1
.names \u0_u0_line_state_r_reg[0] [13448]
1 1
.names \u0_rx_data_reg[4] [13449]
0 1
.names [2991] [13450]
0 1
.names [2478] [2479] [13451]
00 1
.names [8700] [8888] [13452]
00 0
.names \u0_rx_data_reg[1] [13453]
0 1
.names [3283] [3938] [13454]
00 1
.names [6196] [4197] [13455]
00 0
.names [13877] [13456]
0 1
.names [13835] [13457]
0 1
.names [4161] [3781] [13458]
00 1
.names [3671] [3883] [13459]
11 1
.names [4835] [4837] [13460]
11 0
.names [3693] [3690] [13461]
11 0
.names [4289] [4347] [13462]
00 1
.names [6690] [3508] [13463]
00 0
.names [14226] [13464]
0 1
.names \LineState_r_reg[1] [13465]
1 1
.names [3480] [3476] [13466]
11 1
.names u4_u2_r4_reg u4_u2_r5_reg_in
1 1
.names [3478] [3506] [13468]
00 0
.names [13616] [13469]
0 1
.names [3462] [3308] [13470]
11 0
.names [3815] [3890] [13471]
00 0
.names [4347] [4197] [13472]
00 0
.names [3313] [3477] [13473]
11 1
.names [4511] [4372] [13474]
00 1
.names [6365] \u4_u2_buf0_orig_m3_reg[0]_in
0 1
.names [3035] [3037] [13476]
00 1
.names wb_addr_i[17] [13477]
0 1
.names [4838] [13478]
0 1
.names [6593] [3340] [13479]
11 0
.names [6010] [3815] [13480]
00 1
.names [13748] [13481]
0 1
.names [6166] [3482] [13482]
00 1
.names [3172] [2982] [13483]
00 1
.names \VStatus_r_reg[6] \u4_utmi_vend_stat_r_reg[6]_in
1 1
.names [3477] [3478] [13485]
00 1
.names [3477] [3312] [13486]
00 1
.names \VStatus_r_reg[0] \u4_utmi_vend_stat_r_reg[0]_in
1 1
.names [6254] [4074] [13488]
00 0
.names [2876] [2869] [13489]
11 0
.names [3476] [13490]
0 1
.names [6247] [4236] [13491]
11 0
.names [3711] [3788] [13492]
11 1
.names [9421] [9456] [13493]
00 0
.names [14216] [13494]
0 1
.names [9424] [9442] [13495]
11 1
.names [14254] [13496]
0 1
.names [3341] [13497]
0 1
.names [3737] [13498]
0 1
.names [3517] [13499]
0 1
.names [6468] [13500]
0 1
.names [3177] [13501]
0 1
.names [4808] [13502]
0 1
.names [3357] [13503]
0 1
.names [3439] [13504]
0 1
.names [4826] [13505]
0 1
.names [6461] [13506]
0 1
.names [6165] [13507]
0 1
.names [4813] [13508]
0 1
.names [7156] [13509]
0 1
.names [5140] \u1_u2_rx_data_st_r_reg[2]_in
0 1
.names [3706] [13511]
0 1
.names [6728] [13512]
0 1
.names [3681] [13513]
0 1
.names [3895] [13514]
0 1
.names [6691] [13515]
0 1
.names [3701] [13516]
0 1
.names [6320] [13517]
0 1
.names [6653] [13518]
0 1
.names [6378] [13519]
0 1
.names [2802] [13520]
0 1
.names [4071] [13521]
0 1
.names [3878] [13522]
0 1
.names [4823] [13523]
0 1
.names [3156] [13524]
0 1
.names [7258] [13525]
0 1
.names [4825] [13526]
0 1
.names [3189] [13527]
0 1
.names [3460] [13528]
0 1
.names [3184] [13529]
0 1
.names [4829] [13530]
0 1
.names [4830] [13531]
0 1
.names [2392] [13532]
0 1
.names [6878] [13533]
0 1
.names [6298] [13534]
0 1
.names [3500] [13535]
0 1
.names [3594] [13536]
0 1
.names [3677] [13537]
0 1
.names [3157] [13538]
0 1
.names [3353] [13539]
0 1
.names [6366] [13540]
0 1
.names [5135] [13541]
0 1
.names [6490] [13542]
0 1
.names [3483] [13543]
0 1
.names [7853] u4_utmi_vend_wr_reg_in
0 1
.names [3352] [13545]
0 1
.names [4766] [13546]
0 1
.names [4648] [13547]
0 1
.names [6347] [13548]
0 1
.names [4003] [13549]
0 1
.names [3932] [13550]
0 1
.names [3731] [13551]
0 1
.names [6266] [13552]
0 1
.names [3297] [13553]
0 1
.names [3720] [13554]
0 1
.names [6305] [13555]
0 1
.names [4353] [13556]
0 1
.names [3345] [13557]
0 1
.names [5128] [13558]
0 1
.names [6090] [13559]
0 1
.names [3869] [13560]
0 1
.names [2039] [13561]
0 1
.names [3318] [13562]
0 1
.names [6873] [13563]
0 1
.names [7155] [13564]
0 1
.names [5130] [13565]
0 1
.names [3104] [13566]
0 1
.names [5131] [13567]
0 1
.names [2836] [13568]
0 1
.names [2932] [13569]
0 1
.names [2673] [13570]
0 1
.names [6602] [13571]
0 1
.names [4961] [13572]
0 1
.names [5132] [13573]
0 1
.names [6297] [13574]
0 1
.names [9916] [13575]
0 1
.names [4849] [13576]
0 1
.names [7763] \u4_utmi_vend_ctrl_reg[3]_in
0 1
.names [3709] [13578]
0 1
.names [7278] [13579]
0 1
.names [3192] [13580]
0 1
.names [4820] [13581]
0 1
.names [3181] [13582]
0 1
.names [2087] [13583]
0 1
.names [6551] [13584]
0 1
.names [2345] [13585]
0 1
.names [7164] [13586]
0 1
.names [3457] [13587]
0 1
.names [12437] [13588]
0 1
.names [3162] [13589]
0 1
.names [3305] [13590]
0 1
.names [5143] \u1_u2_rx_data_st_r_reg[6]_in
0 1
.names [4088] [13592]
0 1
.names [3881] [13593]
0 1
.names [4863] [13594]
0 1
.names [2611] [13595]
0 1
.names [3304] [13596]
0 1
.names [6486] [13597]
0 1
.names [4653] [13598]
0 1
.names [5617] [13599]
0 1
.names [3824] [13600]
0 1
.names [4804] [13601]
0 1
.names [6862] [13602]
0 1
.names [3514] [13603]
0 1
.names [5142] \u1_u2_rx_data_st_r_reg[5]_in
0 1
.names [3518] [13605]
0 1
.names [3038] [13606]
0 1
.names [3453] [13607]
0 1
.names [3040] [13608]
0 1
.names [6379] [13609]
0 1
.names [6169] [13610]
0 1
.names [6865] [13611]
0 1
.names [3704] [13612]
0 1
.names [6301] [13613]
0 1
.names [7277] [13614]
0 1
.names [6876] [13615]
0 1
.names [5501] [13616]
0 1
.names [6544] [13617]
0 1
.names [3723] [13618]
0 1
.names [3738] [13619]
0 1
.names [2993] [13620]
0 1
.names [6286] [13621]
0 1
.names [3498] [13622]
0 1
.names [4206] [13623]
0 1
.names [6348] [13624]
0 1
.names [3726] [13625]
0 1
.names u4_u1_dma_ack_clr1_reg_in [13626]
0 1
.names [6257] [13627]
0 1
.names [4827] [13628]
0 1
.names [6251] [13629]
0 1
.names [5126] [13630]
0 1
.names [6274] [13631]
0 1
.names [3399] [13632]
0 1
.names [6015] [13633]
0 1
.names [6331] [13634]
0 1
.names [3790] [13635]
0 1
.names [5139] \u1_u2_rx_data_st_r_reg[1]_in
0 1
.names [6339] [13637]
0 1
.names [6880] [13638]
0 1
.names [3702] [13639]
0 1
.names [3892] [13640]
0 1
.names [3344] [13641]
0 1
.names [2034] [13642]
0 1
.names [6324] [13643]
0 1
.names [4851] [13644]
0 1
.names [6235] [13645]
0 1
.names [4620] [13646]
0 1
.names [7149] [13647]
0 1
.names [4078] [13648]
0 1
.names [6254] [13649]
0 1
.names [5134] [13650]
0 1
.names [3423] [13651]
0 1
.names [3487] [13652]
0 1
.names [6355] [13653]
0 1
.names [4806] [13654]
0 1
.names [2373] [13655]
0 1
.names [6196] [13656]
0 1
.names [2193] [13657]
0 1
.names [8809] [13658]
0 1
.names [2992] [13659]
0 1
.names [3887] [13660]
0 1
.names [5760] [13661]
0 1
.names [3891] [13662]
0 1
.names [4500] [13663]
0 1
.names [4678] [13664]
0 1
.names [3725] [13665]
0 1
.names [3027] [13666]
0 1
.names [2549] [13667]
0 1
.names [6357] [13668]
0 1
.names [3164] [13669]
0 1
.names [3886] [13670]
0 1
.names [3321] [13671]
0 1
.names [6335] [13672]
0 1
.names [5994] [13673]
0 1
.names [5136] [13674]
0 1
.names [6302] [13675]
0 1
.names [4931] [13676]
0 1
.names [6338] [13677]
0 1
.names [3132] [13678]
0 1
.names [4783] [13679]
0 1
.names [4846] [13680]
0 1
.names [6869] [13681]
0 1
.names [4092] [13682]
0 1
.names [3430] [13683]
0 1
.names [3735] [13684]
0 1
.names [3185] [13685]
0 1
.names [3525] [13686]
0 1
.names [3349] [13687]
0 1
.names [3456] [13688]
0 1
.names [4070] [13689]
0 1
.names [4686] [13690]
0 1
.names [5997] [13691]
0 1
.names [4768] [13692]
0 1
.names [6098] [13693]
0 1
.names [3039] [13694]
0 1
.names wb_addr_i[3] [13695]
0 1
.names [6603] [13696]
0 1
.names [3703] [13697]
0 1
.names [2342] [13698]
0 1
.names LineState_pad_i[0] [13699]
0 1
.names [6313] [13700]
0 1
.names [3168] [13701]
0 1
.names [6726] [13702]
0 1
.names [4950] [13703]
0 1
.names [6881] [13704]
0 1
.names [6556] [13705]
0 1
.names [3868] [13706]
0 1
.names [3492] [13707]
0 1
.names [2076] [13708]
0 1
.names [3354] [13709]
0 1
.names [4782] [13710]
0 1
.names [6245] [13711]
0 1
.names [6729] [13712]
0 1
.names [3434] [13713]
0 1
.names [3808] [13714]
0 1
.names [5133] [13715]
0 1
.names [3622] [13716]
0 1
.names [3998] [13717]
0 1
.names [6234] [13718]
0 1
.names [3695] [13719]
0 1
.names [6294] [13720]
0 1
.names [6701] [13721]
0 1
.names [3301] [13722]
0 1
.names [4828] [13723]
0 1
.names [4089] [13724]
0 1
.names [3175] [13725]
0 1
.names [3299] [13726]
0 1
.names [4087] [13727]
0 1
.names [6353] [13728]
0 1
.names [3519] [13729]
0 1
.names [3699] [13730]
0 1
.names [4076] [13731]
0 1
.names [5495] [13732]
0 1
.names [4292] [13733]
0 1
.names [6608] [13734]
0 1
.names [3022] [13735]
0 1
.names [4077] [13736]
0 1
.names [3683] [13737]
0 1
.names [3679] [13738]
0 1
.names [3495] [13739]
0 1
.names [4791] [13740]
0 1
.names [6934] [13741]
0 1
.names [6872] [13742]
0 1
.names [3727] [13743]
0 1
.names [5585] [13744]
0 1
.names [3733] [13745]
0 1
.names [3875] [13746]
0 1
.names [6299] [13747]
0 1
.names [6022] [13748]
0 1
.names [4677] [13749]
0 1
.names [6564] [13750]
0 1
.names [6253] [13751]
0 1
.names [6560] [13752]
0 1
.names [6032] [13753]
0 1
.names [6304] [13754]
0 1
.names [4784] [13755]
0 1
.names [4800] [13756]
0 1
.names [2573] [13757]
0 1
.names [3527] [13758]
0 1
.names [4831] [13759]
0 1
.names [5109] [13760]
0 1
.names [6319] [13761]
0 1
.names [3327] [13762]
0 1
.names [6732] [13763]
0 1
.names [6271] [13764]
0 1
.names [6488] [13765]
0 1
.names [2097] [13766]
0 1
.names [3169] [13767]
0 1
.names [6270] [13768]
0 1
.names [4960] [13769]
0 1
.names [6019] [13770]
0 1
.names [3781] [13771]
0 1
.names [4075] [13772]
0 1
.names [3323] [13773]
0 1
.names [3698] [13774]
0 1
.names [3182] [13775]
0 1
.names [3729] [13776]
0 1
.names [3628] [13777]
0 1
.names [3311] [13778]
0 1
.names [6323] [13779]
0 1
.names [7162] [13780]
0 1
.names [5141] \u1_u2_rx_data_st_r_reg[3]_in
0 1
.names [3894] [13782]
0 1
.names [6361] [13783]
0 1
.names [3336] [13784]
0 1
.names [4621] [13785]
0 1
.names [3484] [13786]
0 1
.names [6097] [13787]
0 1
.names [6368] [13788]
0 1
.names [3450] [13789]
0 1
.names [5756] [13790]
0 1
.names [3629] [13791]
0 1
.names [3486] [13792]
0 1
.names [6588] [13793]
0 1
.names [3507] [13794]
0 1
.names [3621] [13795]
0 1
.names [2458] [13796]
0 1
.names [6358] [13797]
0 1
.names [3777] [13798]
0 1
.names [3023] [13799]
0 1
.names [3458] [13800]
0 1
.names [4821] [13801]
0 1
.names [8826] [13802]
0 1
.names susp_o_reg_in [13803]
0 1
.names [3718] [13804]
0 1
.names [6359] [13805]
0 1
.names [3280] [13806]
0 1
.names [6273] [13807]
0 1
.names [6317] [13808]
0 1
.names [6489] [13809]
0 1
.names [4161] [13810]
0 1
.names [2455] [13811]
0 1
.names [3867] [13812]
0 1
.names [2301] [13813]
0 1
.names [3479] [13814]
0 1
.names [5127] [13815]
0 1
.names [3592] [13816]
0 1
.names [2135] [13817]
0 1
.names [3421] [13818]
0 1
.names [3028] [13819]
0 1
.names [3724] [13820]
0 1
.names [7157] [13821]
0 1
.names [3523] [13822]
0 1
.names [2173] [13823]
0 1
.names [3639] [13824]
0 1
.names [6091] [13825]
0 1
.names [4081] [13826]
0 1
.names [5137] [13827]
0 1
.names [2088] [13828]
0 1
.names [6318] [13829]
0 1
.names [3180] [13830]
0 1
.names [3188] [13831]
0 1
.names [5242] \u1_u2_rx_data_st_r_reg[0]_in
0 1
.names [3893] [13833]
0 1
.names [3870] [13834]
0 1
.names [3832] [13835]
0 1
.names [3696] [13836]
0 1
.names [2473] [13837]
0 1
.names [3329] [13838]
0 1
.names [3736] [13839]
0 1
.names [3293] [13840]
0 1
.names [3526] [13841]
0 1
.names TxReady_pad_i [13842]
0 1
.names [3449] [13843]
0 1
.names [2171] [13844]
0 1
.names [2073] [13845]
0 1
.names [3187] [13846]
0 1
.names [4930] [13847]
0 1
.names [6007] [13848]
0 1
.names [7200] [13849]
0 1
.names [7856] [13850]
0 1
.names [5138] [13851]
0 1
.names [5124] [13852]
0 1
.names [3330] [13853]
0 1
.names [3433] [13854]
0 1
.names [6481] [13855]
0 1
.names [3452] [13856]
0 1
.names [6312] [13857]
0 1
.names [5124] [13858]
0 1
.names [3351] [13859]
0 1
.names [4182] [13860]
0 1
.names [4798] [13861]
0 1
.names [4797] [13862]
0 1
.names [7285] [13863]
0 1
.names [3521] [13864]
0 1
.names [3930] [13865]
0 1
.names [6198] [13866]
0 1
.names [3431] [13867]
0 1
.names [3176] [13868]
0 1
.names [3307] [13869]
0 1
.names [3033] [13870]
0 1
.names [3159] [13871]
0 1
.names [6592] [13872]
0 1
.names [4090] [13873]
0 1
.names [6693] [13874]
0 1
.names [6346] [13875]
0 1
.names [3690] [13876]
0 1
.names [6021] [13877]
0 1
.names [4875] [13878]
0 1
.names [3163] [13879]
0 1
.names [6483] [13880]
0 1
.names [7158] [13881]
0 1
.names [5765] [13882]
0 1
.names [3564] [13883]
0 1
.names [6087] [13884]
0 1
.names [3454] [13885]
0 1
.names [6718] [13886]
0 1
.names [3347] [13887]
0 1
.names [3697] [13888]
0 1
.names [5978] [13889]
0 1
.names [3325] [13890]
0 1
.names [6168] [13891]
0 1
.names [6342] [13892]
0 1
.names [3315] [13893]
0 1
.names [6265] [13894]
0 1
.names [4799] [13895]
0 1
.names [6311] [13896]
0 1
.names [6344] [13897]
0 1
.names [3719] [13898]
0 1
.names [3807] [13899]
0 1
.names [2339] [13900]
0 1
.names [8959] [13901]
0 1
.names [6309] [13902]
0 1
.names [6370] [13903]
0 1
.names [6303] [13904]
0 1
.names [6343] [13905]
0 1
.names [4953] [13906]
0 1
.names [6635] [13907]
0 1
.names [3031] [13908]
0 1
.names [3320] [13909]
0 1
.names [3633] [13910]
0 1
.names [4083] [13911]
0 1
.names [3889] [13912]
0 1
.names [6371] [13913]
0 1
.names [6563] [13914]
0 1
.names [6102] [13915]
0 1
.names [4848] [13916]
0 1
.names [2474] [13917]
0 1
.names [6528] [13918]
0 1
.names [2456] [13919]
0 1
.names [4741] [13920]
0 1
.names [4807] [13921]
0 1
.names [6285] [13922]
0 1
.names [6385] [13923]
0 1
.names [6287] [13924]
0 1
.names [7159] [13925]
0 1
.names [6552] [13926]
0 1
.names [2049] [13927]
0 1
.names [3468] [13928]
0 1
.names [3390] [13929]
0 1
.names [6246] [13930]
0 1
.names [3694] [13931]
0 1
.names [5129] [13932]
0 1
.names [3338] [13933]
0 1
.names [3326] [13934]
0 1
.names [3306] [13935]
0 1
.names [3791] [13936]
0 1
.names [2477] [13937]
0 1
.names [6363] [13938]
0 1
.names [3864] [13939]
0 1
.names [2210] [13940]
0 1
.names [6512] [13941]
0 1
.names [3974] [13942]
0 1
.names [3339] [13943]
0 1
.names [6033] [13944]
0 1
.names [6322] [13945]
0 1
.names [6006] [13946]
0 1
.names [6092] [13947]
0 1
.names [3298] [13948]
0 1
.names [7147] [13949]
0 1
.names [5754] [13950]
0 1
.names [3166] [13951]
0 1
.names [3708] [13952]
0 1
.names [2550] [13953]
0 1
.names [3721] [13954]
0 1
.names [3281] [13955]
0 1
.names [4843] [13956]
0 1
.names [3680] [13957]
0 1
.names [3288] [13958]
0 1
.names [3705] [13959]
0 1
.names [5144] \u1_u2_rx_data_st_r_reg[7]_in
0 1
.names [3343] [13961]
0 1
.names [6300] [13962]
0 1
.names [4789] [13963]
0 1
.names [5499] [13964]
0 1
.names [3131] [13965]
0 1
.names [3634] [13966]
0 1
.names [6315] [13967]
0 1
.names [6340] [13968]
0 1
.names [6385] [13969]
0 1
.names [3012] [13970]
0 1
.names u4_u3_r5_reg_in [13971]
0 1
.names [3728] [13972]
0 1
.names [6374] [13973]
0 1
.names wb_addr_i[6] [13974]
0 1
.names [2086] [13975]
0 1
.names [3302] [13976]
0 1
.names [2172] [13977]
0 1
.names [2872] [13978]
0 1
.names [3319] [13979]
0 1
.names [6004] [13980]
0 1
.names [6351] [13981]
0 1
.names [3485] [13982]
0 1
.names [3493] [13983]
0 1
.names [3682] [13984]
0 1
.names [6289] [13985]
0 1
.names [3816] [13986]
0 1
.names [2478] [13987]
0 1
.names [6016] [13988]
0 1
.names [6367] [13989]
0 1
.names [4641] [13990]
0 1
.names [3333] [13991]
0 1
.names [2082] [13992]
0 1
.names [4833] [13993]
0 1
.names [3524] [13994]
0 1
.names [6725] [13995]
0 1
.names [3614] [13996]
0 1
.names [4956] [13997]
0 1
.names [3322] [13998]
0 1
.names [4809] [13999]
0 1
.names [3029] [14000]
0 1
.names [6561] [14001]
0 1
.names [6211] [14002]
0 1
.names [3032] [14003]
0 1
.names [5757] [14004]
0 1
.names [4286] [14005]
0 1
.names [6160] [14006]
0 1
.names [3722] [14007]
0 1
.names [6734] [14008]
0 1
.names [6282] [14009]
0 1
.names [3799] [14010]
0 1
.names [3455] [14011]
0 1
.names [3866] [14012]
0 1
.names [4370] [14013]
0 1
.names [3285] [14014]
0 1
.names [5999] [14015]
0 1
.names [6328] [14016]
0 1
.names [6600] [14017]
0 1
.names [6020] [14018]
0 1
.names [4805] [14019]
0 1
.names u4_u0_dma_ack_clr1_reg_in [14020]
0 1
.names [3700] [14021]
0 1
.names [3178] [14022]
0 1
.names [4080] [14023]
0 1
.names [3491] [14024]
0 1
.names [3968] [14025]
0 1
.names [6015] [14026]
0 1
.names [3501] [14027]
0 1
.names [6696] [14028]
0 1
.names [4844] [14029]
0 1
.names [3707] [14030]
0 1
.names [6850] [14031]
0 1
.names [6018] [14032]
0 1
.names [7160] [14033]
0 1
.names [7670] [14034]
0 1
.names [2093] [14035]
0 1
.names [3010] [14036]
0 1
.names [4822] [14037]
0 1
.names [7151] [14038]
0 1
.names [7198] [14039]
0 1
.names [7572] \u4_utmi_vend_ctrl_reg[2]_in
0 1
.names [3063] [14041]
0 1
.names [7150] [14042]
0 1
.names [6232] [14043]
0 1
.names [3732] [14044]
0 1
.names [3503] [14045]
0 1
.names [4780] [14046]
0 1
.names [6334] [14047]
0 1
.names [4079] [14048]
0 1
.names [6350] [14049]
0 1
.names [9645] [14050]
0 1
.names [4824] [14051]
0 1
.names [6853] [14052]
0 1
.names [4850] [14053]
0 1
.names [6491] [14054]
0 1
.names [3522] [14055]
0 1
.names [3520] [14056]
0 1
.names [6870] [14057]
0 1
.names [6017] [14058]
0 1
.names [6875] [14059]
0 1
.names [2990] [14060]
0 1
.names [8703] [14061]
0 1
.names [3425] [14062]
0 1
.names [6863] [14063]
0 1
.names [6295] [14064]
0 1
.names [3328] [14065]
0 1
.names [6352] [14066]
0 1
.names [6478] [14067]
0 1
.names [3416] [14068]
0 1
.names [6009] [14069]
0 1
.names [7291] [14070]
0 1
.names [2052] [14071]
0 1
.names [3676] [14072]
0 1
.names [6012] [14073]
0 1
.names [6607] [14074]
0 1
.names [3186] [14075]
0 1
.names [6597] [14076]
0 1
.names [2038] [14077]
0 1
.names [6283] [14078]
0 1
.names [7153] [14079]
0 1
.names [6316] [14080]
0 1
.names [6731] [14081]
0 1
.names [6275] [14082]
0 1
.names [3636] [14083]
0 1
.names [6236] [14084]
0 1
.names [3596] [14085]
0 1
.names [4847] [14086]
0 1
.names [6354] [14087]
0 1
.names [4837] [14088]
0 1
.names [3024] [14089]
0 1
.names [3659] [14090]
0 1
.names [6511] [14091]
0 1
.names [3488] [14092]
0 1
.names [3103] [14093]
0 1
.names [2085] [14094]
0 1
.names [6325] [14095]
0 1
.names [3465] [14096]
0 1
.names [3346] [14097]
0 1
.names [6248] [14098]
0 1
.names [7161] [14099]
0 1
.names [2040] [14100]
0 1
.names [6157] [14101]
0 1
.names [6871] [14102]
0 1
.names [7177] [14103]
0 1
.names [7179] [14104]
0 1
.names [4617] [14105]
0 1
.names u1_u3_uc_bsel_set_reg_in [14106]
0 1
.names [6362] [14107]
0 1
.names [6345] [14108]
0 1
.names [7205] [14109]
0 1
.names [6730] [14110]
0 1
.names [2089] [14111]
0 1
.names [3179] [14112]
0 1
.names [3494] [14113]
0 1
.names [3512] [14114]
0 1
.names [2046] [14115]
0 1
.names [7718] \u4_utmi_vend_ctrl_reg[0]_in
0 1
.names [3348] [14117]
0 1
.names [7130] [14118]
0 1
.names [6697] [14119]
0 1
.names [6326] [14120]
0 1
.names [6296] [14121]
0 1
.names [3332] [14122]
0 1
.names [6559] [14123]
0 1
.names [4832] [14124]
0 1
.names [6306] [14125]
0 1
.names u4_u2_r5_reg_in [14126]
0 1
.names [4161] [14127]
0 1
.names [6337] [14128]
0 1
.names [4836] [14129]
0 1
.names [7297] [14130]
0 1
.names [6868] [14131]
0 1
.names [3167] [14132]
0 1
.names [6846] [14133]
0 1
.names [3422] [14134]
0 1
.names [2452] [14135]
0 1
.names [3730] [14136]
0 1
.names [3432] [14137]
0 1
.names [3170] [14138]
0 1
.names [6166] [14139]
0 1
.names [3350] [14140]
0 1
.names [4072] [14141]
0 1
.names [7154] [14142]
0 1
.names [3165] [14143]
0 1
.names [3734] [14144]
0 1
.names [3499] [14145]
0 1
.names [2209] [14146]
0 1
.names [3313] [14147]
0 1
.names [3292] [14148]
0 1
.names [6238] [14149]
0 1
.names [6099] [14150]
0 1
.names [6867] [14151]
0 1
.names [4245] [14152]
0 1
.names [7148] [14153]
0 1
.names [3489] [14154]
0 1
.names [6475] [14155]
0 1
.names [5145] [14156]
0 1
.names [7152] [14157]
0 1
.names [3183] [14158]
0 1
.names [3459] [14159]
0 1
.names [6100] [14160]
0 1
.names [6383] [14161]
0 1
.names [3442] [14162]
0 1
.names [3030] [14163]
0 1
.names [6727] [14164]
0 1
.names [3295] [14165]
0 1
.names [3160] [14166]
0 1
.names [5994] [14167]
0 1
.names [3334] [14168]
0 1
.names [4098] [14169]
0 1
.names [3171] [14170]
0 1
.names [9405] [14171]
0 1
.names [6278] [14172]
0 1
.names [3296] [14173]
0 1
.names [2472] [14174]
0 1
.names [3331] [14175]
0 1
.names [6336] [14176]
0 1
.names [3631] [14177]
0 1
.names [3490] [14178]
0 1
.names [6330] [14179]
0 1
.names [7202] [14180]
0 1
.names [6332] [14181]
0 1
.names [3515] [14182]
0 1
.names [3324] [14183]
0 1
.names [3300] [14184]
0 1
.names [3041] [14185]
0 1
.names [4781] [14186]
0 1
.names [2318] [14187]
0 1
.names [3462] [14188]
0 1
.names [3717] [14189]
0 1
.names [3448] [14190]
0 1
.names [2114] [14191]
0 1
.names [6203] [14192]
0 1
.names [4181] [14193]
0 1
.names [6088] [14194]
0 1
.names [6252] [14195]
0 1
.names [3191] [14196]
0 1
.names [6369] [14197]
0 1
.names [3161] [14198]
0 1
.names [6567] [14199]
0 1
.names [4802] [14200]
0 1
.names [3440] [14201]
0 1
.names [3335] [14202]
0 1
.names [4091] [14203]
0 1
.names [4785] [14204]
0 1
.names [2873] [14205]
0 1
.names [3740] [14206]
0 1
.names [3451] [14207]
0 1
.names [6754] [14208]
0 1
.names [3158] [14209]
0 1
.names [6308] [14210]
0 1
.names [3026] [14211]
0 1
.names [3303] [14212]
0 1
.names [3671] [14213]
0 1
.names [6364] [14214]
0 1
.names [2064] [14215]
0 1
.names [3101] [14216]
0 1
.names [6735] [14217]
0 1
.names [7301] [14218]
0 1
.names [9424] [14219]
0 1
.names [3496] [14220]
0 1
.names [6200] [14221]
0 1
.names [3355] [14222]
0 1
.names [6307] [14223]
0 1
.names [6866] [14224]
0 1
.names [2053] [14225]
0 1
.names [6233] [14226]
0 1
.names [3511] [14227]
0 1
.names [6172] [14228]
0 1
.names [6373] [14229]
0 1
.names [11698] [14230]
0 1
.names [6882] [14231]
0 1
.names [7163] [14232]
0 1
.names [3624] [14233]
0 1
.names [4085] [14234]
0 1
.names [3513] [14235]
0 1
.names [7286] [14236]
0 1
.names [4287] [14237]
0 1
.names [6539] [14238]
0 1
.names [6550] [14239]
0 1
.names [3424] [14240]
0 1
.names [3865] [14241]
0 1
.names [2042] [14242]
0 1
.names [6601] [14243]
0 1
.names [7310] [14244]
0 1
.names [5125] [14245]
0 1
.names [6209] [14246]
0 1
.names [4810] [14247]
0 1
.names [3294] [14248]
0 1
.names [3190] [14249]
0 1
.names [3516] [14250]
0 1
.names [11431] [14251]
0 1
.names [6327] [14252]
0 1
.names [4086] [14253]
0 1
.names [6384] [14254]
0 1
.names [3497] [14255]
0 1
.names [7673] \u4_utmi_vend_ctrl_reg[1]_in
0 1
.names [6375] [14257]
0 1
.names [6103] [14258]
0 1
.names [6377] [14259]
0 1
.names [6838] [14260]
0 1
.names [4685] [14261]
0 1
.names [4082] [14262]
0 1
.names [6598] [14263]
0 1
.names [2457] [14264]
0 1
.names [7302] [14265]
0 1
.names [5243] \u1_u2_rx_data_st_r_reg[4]_in
0 1
.names [3356] [14267]
0 1
.names [3461] [14268]
0 1
.names [14340] [14269]
0 1
.names [8226] [14270]
1 1
.names [14368] [14271]
0 1
.names [14349] [14272]
0 1
.names [14315] [14317] [14273]
00 0
.names [14310] [14274]
0 1
.names [14312] [14275]
0 1
.names [14311] [14276]
1 1
.names [5970] [2991] [14277]
11 1
.names [14279] [5349] [14278]
00 0
.names [14280] [14281] [14341] [14279]
11- 0
--1 0
.names [14640] [7467] [14280]
00 0
.names [14640] [14635] [2961] [14281]
111 0
.names [5937] [6231] [6699] [6210] [14640] [9506] [14282]
000--- 1
---000 1
.names [14341] [14283]
0 1
.names [14285] [14288] [14284]
11 1
.names [14286] [2195] [14287] [14285]
111 0
.names [2184] [2435] [14286]
11 0
.names [2369] [14287]
0 1
.names [2489] [14289] u1_u3_out_to_small_reg_in [14288]
11- 0
--1 0
.names [4513] [2546] [14289]
00 0
.names [2369] [14291] [14290]
00 1
.names [14286] [14291]
0 1
.names [14289] [14292]
0 1
.names [13118] [14538] [14293]
11 0
.names [7439] [14295] [7438] [14294]
111 0
.names [14329] [12932] [14295]
11 1
.names [7409] [14296]
0 1
.names [13646] [14422] [8602] [12565] [14297]
11-- 0
--11 0
.names [14825] [14298]
0 1
.names [5151] [14299]
0 1
.names [14367] [14300]
1 1
.names [14689] [14301]
0 1
.names [14640] [14302]
1 1
.names [14304] [14305] [14303]
01 1
10 1
.names [12122] [11480] [2271] [14304]
01- 1
1-1 1
.names [14306] [14307] [14569] [14305]
01- 1
1-1 1
.names [14307] [14306]
0 1
.names [14308] [14307]
1 1
.names [4767] [4766] [14308]
01 1
10 1
.names [14713] [14309]
0 1
.names [14311] [14312] [14310]
11 0
.names [4676] [14530] [14313] [4609] [14311]
11-- 0
--11 0
.names [14530] [4845] [14313] [4690] [14312]
00-- 1
--00 1
.names [14530] [14313]
0 1
.names [14461] [14314]
0 1
.names [14316] [14315]
1 1
.names [12654] [2192] [14316]
11 0
.names [2176] [14317]
0 1
.names [5075] [2464] [14318]
00 1
.names [14375] [14319]
0 1
.names [14377] [14378] [14320]
11 0
.names [14322] [10715] [14321]
00 0
.names [14323] [14324] [14325] [14322]
111 0
.names [14282] [14323]
0 1
.names [14277] [5938] [14302] [14324]
00- 1
--0 1
.names [14278] [14325]
0 1
.names [14322] [14326]
1 1
.names [14374] [14328] [14327]
11 0
.names [2325] [14379] [2290] [14328]
11- 0
--1 0
.names [14330] [14788] [14329]
11 0
.names [4837] [4814] [14531] [14330]
01- 1
1-1 1
.names [14533] [14331]
0 1
.names [14331] [14332]
0 1
.names [14334] [14408] [14335] [14333]
111 0
.names [2567] [9036] [14671] [14334]
111 0
.names [4883] [14335]
0 1
.names [14337] [14336]
0 1
.names [4651] [14829] [14337]
11 0
.names [14337] [14334] [14408] [14338]
111 0
.names [14484] [8626] [14339]
11 0
.names [14590] [14340]
0 1
.names [14733] [14390] [14344] [14341]
111 0
.names [5486] [14342]
0 1
.names [13257] [13882] [14343]
11 1
.names [11923] [10449] [14344]
11 0
.names [14733] [14345]
1 1
.names [14390] [14346]
1 1
.names [14734] [14739] [14347]
11 1
.names [6083] [14348]
0 1
.names [14712] [14349]
0 1
.names [2579] [14351] [14350]
00 1
.names [2707] [14351]
0 1
.names [2682] [2706] [14352]
11 1
.names [2578] [14353]
0 1
.names [2711] [14354]
0 1
.names [2713] [14355]
0 1
.names [14355] [14354] [14356]
00 1
.names [2581] [2580] [14357]
00 1
.names [2712] [2684] [14358]
11 1
.names [14360] [14365] [14359]
11 0
.names [14361] [14363] [14360]
11 0
.names [14685] [14362] [14361]
11 0
.names [14444] [14667] [14362]
00 1
.names [14364] [14363]
0 1
.names [2427] [14444] [2410] [14364]
00- 1
--0 1
.names [14630] [14366] [14365]
11 1
.names [2367] [2363] [14366]
00 1
.names [14685] [14367]
0 1
.names [14549] [14368]
0 1
.names [14532] [4840] [14369]
11 1
.names [4839] [14532] [14370]
11 1
.names [14673] [11378] [14371]
11 0
.names [14673] [11399] [14372]
11 0
.names [14559] [14373]
0 1
.names [14375] [14512] [14379] [14374]
111 0
.names [14376] [14377] [14378] [14375]
111 0
.names [14689] [2407] [14318] [14376]
111 0
.names [2408] [14301] [14377]
00 0
.names [5151] [14825] [14378]
11 0
.names [2367] [14444] [14379]
00 1
.names [8810] [4788] [14380]
00 1
.names [13658] [13690] [14381]
11 0
.names [14383] [14384] [14388] [14382]
111 0
.names [10104] [14383]
0 1
.names [14385] [14387] [14384]
11 1
.names [14386] [14385]
0 1
.names [12617] [14738] [14386]
11 0
.names [13469] [14167] [14387]
00 1
.names [12716] [14388]
0 1
.names [10449] [12606] [13588] [14389]
111 0
.names [10076] [14343] [12570] [14390]
111 0
.names [10104] [12716] [14391]
00 1
.names [2543] [14832] [14392]
00 1
.names [14394] [14516] [14393]
11 0
.names [14392] [14394]
0 1
.names [14396] [14404] [14395]
11 0
.names [14397] [14396]
0 1
.names [14398] [14403] [14397]
11 0
.names [14399] [14401] [14398]
11 0
.names [14400] [14399]
0 1
.names [14350] [14353] [14352] [2705] [14400]
1111 0
.names [14402] [14401]
0 1
.names [14356] [14357] [14358] [14402]
111 0
.names [14402] [14400] [14403]
11 0
.names [14405] [14404]
0 1
.names [2174] [13845] [14405]
01 1
10 1
.names [14403] [14398] [14406]
11 0
.names [14399] [14407]
0 1
.names [14671] [14409] [2876] [14408]
111 0
.names [14610] [14409]
0 1
.names [14411] [14410]
0 1
.names rst_i [14412] [14411]
11 0
.names [14413] [4600] [14412]
00 0
.names [14414] [5745] [14413]
00 0
.names [14415] [14416] [12137] [6464] [14414]
1111 0
.names [12222] [11699] [14415]
00 1
.names [12221] [12465] [14416]
00 1
.names [14410] [14417]
0 1
.names [14419] [14420] [14418]
11 1
.names [9464] [9748] [4620] [14419]
111 0
.names [4799] [9740] [9467] [14420]
111 0
.names [14422] [14423] [14421]
11 0
.names [9464] [9748] [14422]
11 0
.names [9467] [9740] [14423]
11 0
.names [13646] [13895] [14424]
11 0
.names [14370] [14425]
0 1
.names [14531] [4816] [14426]
11 0
.names [14425] [14426] [14427]
11 1
.names [2524] [14428]
0 1
.names [2795] [14430] [14429]
00 0
.names [14431] [9910] [14430]
00 0
.names [11775] [10460] [14431]
00 0
.names [14429] u1_u2_tx_dma_en_r_reg_in
0 1
.names [14434] [14435] [14436] [14433]
01- 1
1-1 1
.names [14653] [2488] [14434]
00 1
.names [14434] [14435]
0 1
.names [14437] [14438] [14436]
11 0
.names [2246] [14327] [14437]
11 0
.names [2292] [2294] [2293] [14438]
11- 0
--1 0
.names [14440] [14442] [14439]
00 1
.names [14441] [2692] [14440]
11 0
.names [2842] [10633] [14441]
11 0
.names [14443] [2691] [14442]
11 0
.names [14824] [10358] [14443]
11 0
.names [5248] [14445] [14444]
00 1
.names [14446] [14829] [14447] [14445]
00- 1
--0 1
.names [2633] [14610] [9559] [14446]
11- 0
--1 0
.names [14829] [4620] [14447]
11 0
.names [14200] [14449] [14448]
00 1
.names [9722] [14449]
0 1
.names [14451] [8927] [14450]
11 0
.names [9465] [9722] [14451]
11 0
.names [14200] [14453] [14452]
11 0
.names [4651] [14453]
0 1
.names [14455] [14456] [14454]
00 1
.names [2677] [14372] [14455]
11 0
.names [14457] [14458] [14456]
11 0
.names [14721] [11083] [14457]
11 0
.names [14557] [11346] [14458]
11 0
.names [2734] [14459]
0 1
.names [2801] [2636] [14460]
11 0
.names [14460] [14461]
0 1
.names [14588] [14589] [14462]
11 1
.names [4755] [5085] [5087] [14463]
00- 1
--0 1
.names [14465] [14466] [14468] [14464]
11- 0
--1 0
.names [3765] [5082] [14465]
11 0
.names [5083] [14467] [14466]
00 1
.names [5084] [14467]
1 1
.names [14467] [14469] [14470] [14468]
00- 1
--0 1
.names [5081] [14469]
1 1
.names [5085] [4764] [14470]
00 1
.names [14472] [14473] [14471]
11 0
.names [14469] [5083] [14467] [14472]
11- 0
--1 0
.names [3765] [14469] [5082] [14473]
111 0
.names [14475] [8007] [14476] [14474]
00- 1
--0 1
.names [8008] [6174] [14475]
00 0
.names [14477] [14479] [14480] [14476]
11- 0
--1 0
.names [8600] [4651] [14478] [14477]
11- 0
--1 0
.names [14448] [9465] [14478]
11 1
.names [14587] [4801] [14479]
00 1
.names [14481] [14482] [14480]
11 0
.names [7410] [14481]
0 1
.names [14453] [8927] [14451] [12591] [14482]
11-- 0
--11 0
.names [4882] [14483]
0 1
.names [14663] [14484]
0 1
.names [4702] [14485]
0 1
.names [4793] [14486]
0 1
.names [14488] [14492] [14487]
11 0
.names [4006] [14489] [14490] [14488]
11- 0
--1 0
.names [5090] [5088] [14489]
11 1
.names [14491] [14490]
0 1
.names [5094] [5090] [5095] [14491]
11- 0
--1 0
.names [14464] [14463] [14493] [14492]
00- 1
--0 1
.names [14494] [14489] [14493]
11 1
.names [4757] [5089] [14494]
11 1
.names [14464] [14463] [14495]
00 1
.names [14497] rst_i \u1_u2_sizd_c_reg[1]_in
11 0
.names [14498] \u1_u3_size_next_r_reg[1]_in [14501] [14497]
11- 0
--1 0
.names [14499] [14498]
0 1
.names [14429] [14428] [14499]
11 1
.names [14539] [4615] [3001] \u1_u3_size_next_r_reg[1]_in
01- 1
1-1 1
.names [14498] [14502] [14501]
00 1
.names [14637] [2342] [9088] [14502]
11- 0
--1 0
.names rst_i [14503]
0 1
.names [14648] [14704] [14504]
11 1
.names [14631] [14506] [14505]
00 1
.names [14729] [14506]
0 1
.names [14529] [14507]
0 1
.names [4923] [14508]
0 1
.names [14679] [14678] [14677] [14509]
111 0
.names [14511] [14373] [14510]
11 0
.names [14703] [14511]
0 1
.names [14698] [14667] [14512]
00 1
.names [14514] [14513]
0 1
.names [4514] [14515] [14514]
00 1
.names [14829] [4798] [14515]
11 1
.names [14515] [14516]
0 1
.names [14518] [14522] [14517]
11 0
.names [14519] [14521] [14518]
11 0
.names [14520] [14519]
0 1
.names [4757] [4754] [5089] [5088] [14520]
1111 0
.names [3563] [3554] [4230] [14521]
111 0
.names [14523] [14524] [14522]
11 1
.names [5093] [5088] [5094] [14523]
11- 0
--1 0
.names [14525] [14526] [14524]
11 0
.names [5092] [4455] [14525]
00 0
.names [5089] [5088] [14526]
11 1
.names [14526] [14527]
0 1
.names [4757] [4754] [14528]
11 0
.names [4819] [14530] [14537] [4842] [14529]
11-- 0
--11 0
.names [14531] [14530]
1 1
.names [14532] [14531]
0 1
.names [14533] [14532]
0 1
.names [14534] [14533]
0 1
.names [14535] [14536] [14534]
11 0
.names [14484] [8626] [14535]
11 0
.names [14380] [14381] [14663] [14536]
111 0
.names [14531] [14537]
0 1
.names [14539] [14540] [14545] [14538]
00- 1
--0 1
.names [4864] [4619] [9307] [14539]
01- 1
1-1 1
.names [14541] [14543] [14540]
00 1
.names [14542] [14532] [14541]
11 1
.names [4834] [14542]
0 1
.names [4615] [14544] [14543]
00 0
.names [14532] [4811] [14544]
00 1
.names [14546] [14547] [14545]
00 0
.names [4615] [4852] [14546]
11 0
.names [14544] [14541] [14547]
00 1
.names [14544] [14541] [14548]
00 1
.names [14550] [14552] [14553] [14549]
111 0
.names [14750] [14551] [14550]
00 1
.names [14749] [14728] [14551]
11 0
.names [14726] [2690] [14552]
11 1
.names [14748] [14556] [14553]
11 1
.names [2681] [2703] [14554]
11 0
.names [2702] [2680] [14555]
11 0
.names [14557] [11016] [14556]
11 0
.names [14638] [14557]
0 1
.names [14775] [14774] [14558]
11 1
.names [2801] [14559]
1 1
.names [5900] [7450] [14561] [14560]
11- 0
--1 0
.names [14297] [14562] [14296] [14561]
111 0
.names [7746] [14418] [14562]
11 0
.names [14294] [14293] [14418] [14563]
111 0
.names [14568] [14565] [14564]
11 0
.names [14566] [10638] [14565]
11 0
.names [14567] [14566]
0 1
.names [3120] [3044] [14567]
11 0
.names [11382] [14721] [14568]
11 0
.names [14570] [14571] [14592] [14569]
01- 1
1-1 1
.names [14571] [14570]
0 1
.names [2038] [4607] [14571]
01 1
10 1
.names [14593] [14756] [14572]
11 0
.names [2577] [2576] [14573]
00 1
.names [14575] [14576] [14574]
00 1
.names [2699] [2679] [14575]
11 0
.names [2697] [2698] [14576]
11 0
.names [14578] [14582] [14577]
11 1
.names [13756] [14579] [14578]
11 0
.names [14580] [14581] [14579]
11 0
.names [14369] [14580]
0 1
.names [14332] [4817] [14581]
11 0
.names [12610] [13756] [14582]
11 0
.names [14584] [14369] [14585] [14583]
00- 1
--0 1
.names [14581] [4801] [14584]
11 0
.names [14426] [14425] [14585]
11 0
.names [14585] [14579] [14586]
11 0
.names [14579] [14587]
0 1
.names [14713] [14504] [14588]
11 0
.names [14590] [14718] [14591] [14589]
111 0
.names [14704] [14648] [14590]
11 0
.names [14564] [14594] [14591]
00 1
.names [14593] [14756] [14592]
11 0
.names [14462] [14795] [14593]
11 0
.names [14595] [14598] [14594]
11 0
.names [14596] [10635] [14595]
11 0
.names [14597] [14596]
0 1
.names [3044] [14822] [14597]
11 0
.names [2840] [11215] [14598]
11 0
.names [14600] [14599]
0 1
.names [13241] [12903] [14600]
01 1
10 1
.names [14602] [14605] [14606] [14601]
01- 1
1-1 1
.names [14603] [13546] [14604] [14602]
11- 0
--1 0
.names [4607] [14603]
0 1
.names [14603] [13546] [14604]
00 1
.names [14602] [14605]
0 1
.names [2277] [2300] [14606]
11 0
.names [14606] [14607]
1 1
.names [14609] [14829] [14612] [14608]
00- 1
--0 1
.names [14610] [2630] [14611] [14609]
11- 0
--1 0
.names [14827] [14610]
1 1
.names [10490] [2870] [14611]
11 1
.names [14829] [4615] [14612]
11 0
.names [14614] [14618] [14619] [14613]
11- 0
--1 0
.names [14615] [14617] [14614]
11 0
.names [14616] [5425] [6226] [14615]
00- 1
--0 1
.names [6118] [6763] [14616]
11 1
.names [7744] [6774] [7446] [14617]
11- 0
--1 0
.names [6224] [6706] [14618]
00 1
.names [5957] [6706] [6180] [14619]
00- 1
--0 1
.names [14621] [14624] [14626] [14620]
11- 0
--1 0
.names [2366] [14622] [14623] [14621]
11- 0
--1 0
.names [2416] [4862] [14622]
11 0
.names [14336] [14333] [14623]
00 1
.names [14625] [2365] [14622] [14624]
111 0
.names [2364] [2363] [14625]
00 0
.names [14627] [14626]
0 1
.names [14338] [4883] [14627]
11 0
.names [14623] [14622] [14627] [14628]
00- 1
--0 1
.names [14625] [2365] [14629]
11 0
.names [2366] [14623] [14630]
00 1
.names [14742] [14732] [14631]
00 1
.names [14367] [2272] [2258] [14632]
00- 1
--0 1
.names [14367] [2272] [2258] [14633]
00- 1
--0 1
.names [14382] [14389] [14390] [14634]
111 0
.names [14382] [14389] [14390] [14635]
111 0
.names [10720] [10572] [12422] [14636]
11- 0
--1 0
.names [10720] [10572] [12422] [14637]
11- 0
--1 0
.names [14773] [14658] [14638]
11 0
.names [14773] [14658] [14639]
11 0
.names [14641] [14643] [14640]
11 0
.names [14642] [14733] [14641]
11 1
.names [14391] [14385] [12433] [14642]
111 0
.names [14383] [14384] [14388] [14643]
111 0
.names [14645] [14646] [14644]
11 0
.names [2845] [11387] [14645]
11 0
.names [11349] [2844] [14646]
11 0
.names [2700] [2701] [14647]
11 0
.names [14649] [14719] [14648]
00 1
.names [14371] [14655] [14649]
11 0
.names [12654] [2176] [2192] [14650]
111 0
.names [14652] [14653] [14651]
00 1
.names [4512] [2483] [14652]
00 1
.names [4857] [14654] [14653]
00 1
.names [9834] [2595] [14654]
00 1
.names [14753] [11390] [14655]
11 0
.names [14631] [14506] [14656]
00 1
.names [14658] [14657]
0 1
.names [14823] [14658]
1 1
.names [14660] [14661] [14659]
11 0
.names [13442] [13252] [14660]
00 0
.names [14662] [9188] [14661]
11 0
.names [14663] [14662]
0 1
.names [14485] [14486] [14663]
11 0
.names [4788] [14663] [14664]
11 1
.names [14660] [14665]
0 1
.names [14662] [14666]
0 1
.names [4515] [14668] [14667]
00 1
.names [14669] [14672] [14668]
11 0
.names [9312] [14670] [14671] [14669]
00- 1
--0 1
.names [2719] [9036] [14670]
11 1
.names [14829] [14671]
0 1
.names [14832] [4799] [14672]
11 0
.names [14674] [14673]
0 1
.names [14558] [14657] [14674]
11 0
.names [14558] [14657] [14675]
11 0
.names [14677] [14678] [14676]
11 1
.names [14483] [14650] [14677]
11 0
.names [14559] [14701] [14678]
11 0
.names [14373] [14700] [14679]
11 0
.names [14677] [12734] [14680]
00 1
.names [14573] [14574] [14681]
11 0
.names [14683] [14684] [14682]
11 0
.names [14647] [14555] [14683]
00 1
.names [14554] [14644] [14684]
00 1
.names [14686] [14693] [14685]
11 0
.names [14687] [14692] [14686]
11 0
.names [14688] [14687]
0 1
.names [14689] [14690] [14688]
11 0
.names [14298] [14299] [14689]
11 0
.names [14691] [14690]
0 1
.names [14513] [14392] [14691]
00 1
.names [2355] [2408] [14692]
11 0
.names [14694] [14693]
0 1
.names [14695] [14697] [14694]
11 0
.names [14696] [14690] [14695]
11 0
.names [14378] [14696]
0 1
.names [14393] [4514] [14697]
11 0
.names [14690] [14698]
0 1
.names [14511] [14701] [14699]
11 0
.names [14701] [14700]
0 1
.names [2636] [14701]
0 1
.names [14703] [14700] [14702]
11 0
.names [14483] [14650] [14703]
11 0
.names [14705] [14707] [14704]
00 1
.names [14706] [2689] [14705]
11 0
.names [2843] [10651] [14706]
11 0
.names [14817] [14708] [14707]
11 0
.names [14596] [10359] [14708]
11 0
.names [14744] [14710] [14709]
00 1
.names [14317] [14316] [14710]
00 1
.names [14724] [14746] [14711]
11 1
.names [14454] [14439] [14712]
11 0
.names [14714] [14717] [14713]
11 0
.names [14716] [14715] [14714]
00 1
.names [2688] [2676] [14715]
11 0
.names [2687] [2686] [14716]
11 0
.names [14564] [14594] [14717]
00 1
.names [14715] [14716] [14718]
00 1
.names [14720] [14723] [14719]
11 0
.names [14721] [11383] [14720]
11 0
.names [14722] [14721]
0 1
.names [14505] [14658] [14722]
11 0
.names [14557] [11364] [14723]
11 0
.names [14725] [14727] [14724]
00 1
.names [14556] [14726] [14725]
11 0
.names [14824] [10639] [14726]
11 0
.names [2690] [14728] [14727]
11 0
.names [14596] [10637] [14728]
11 0
.names [14676] [14679] [14680] [14729]
11- 0
--1 0
.names [14742] [14731] [14730]
00 1
.names [14777] [14709] [14731]
00 1
.names [14709] [14777] [14732]
00 1
.names [14734] [14739] [14741] [14733]
111 0
.names [14735] [14734]
0 1
.names [14736] [14738] [14735]
11 0
.names [14737] [14736]
0 1
.names [11585] [12283] [14737]
11 0
.names [13950] [13877] [14738]
11 1
.names [14740] [14739]
0 1
.names [12953] [12570] [14740]
11 0
.names [6083] [14342] [14741]
00 1
.names [14743] [14745] [14742]
00 1
.names [2734] [14744] [14743]
00 0
.names [4882] [14744]
1 1
.names [14316] [14317] [14745]
00 1
.names [14750] [14747] [14746]
00 1
.names [14748] [14749] [14747]
11 0
.names [2842] [10632] [14748]
11 0
.names [2847] [10674] [14749]
11 0
.names [14751] [14752] [14750]
11 0
.names [14673] [11217] [14751]
11 0
.names [14753] [11354] [14752]
11 0
.names [14754] [14753]
0 1
.names [14657] [14656] [14754]
11 0
.names [14657] [14656] [14755]
11 0
.names [14757] [14761] [14756]
11 0
.names [14758] [14757]
0 1
.names [14759] [14760] [14758]
11 0
.names [14549] [14454] [14439] [14759]
111 0
.names [14711] [14712] [14760]
11 0
.names [14588] [14589] [14761]
11 0
.names [14529] [4923] [14762]
11 0
.names [14764] [14767] [14763]
01 1
10 1
.names [14765] [14766] [14793] [14764]
01- 1
1-1 1
.names [14766] [14765]
0 1
.names [14395] [2336] [14766]
11 0
.names [14599] [14600] [14601] [14767]
01- 1
1-1 1
.names [14560] [14563] [14768]
11 0
.names [14762] [14477] [14769]
11 1
.names [14771] [14772] [14770]
00 0
.names [14583] [14771]
0 1
.names [14577] [14772]
0 1
.names [14775] [14774] [14773]
11 1
.names [14510] [14509] [14774]
11 0
.names [14776] [14459] [14778] [14775]
01- 1
1-1 1
.names [14777] [14776]
0 1
.names [14459] [2734] [14460] [14777]
01- 1
1-1 1
.names [4882] [14745] [14778]
00 1
.names [14780] [14792] [14789] [14790] \u1_u3_size_next_r_reg[2]_in
11-- 0
--11 0
.names [14781] [14780]
0 1
.names [14782] [14781]
0 1
.names [14783] [14782]
0 1
.names [14784] [14785] [14786] [14783]
111 0
.names [14768] [14770] [14769] [14784]
111 0
.names [14474] [14762] [14785]
11 0
.names [6651] [14310] [14786]
00 1
.names [14788] [14787]
1 1
.names [4812] [4835] [14331] [14788]
01- 1
1-1 1
.names [14782] [14789]
0 1
.names [4796] [14790]
0 1
.names [14784] [14785] [14786] [14791]
111 0
.names [14787] [14792]
0 1
.names [14794] [2320] [14796] [14793]
01- 1
1-1 1
.names [14795] [14794]
0 1
.names [14759] [14760] [14795]
11 0
.names [14797] [14798] [14796]
11 0
.names [14681] [14682] [14797]
00 0
.names [14682] [14681] [14798]
11 0
.names [14800] [14799]
0 1
.names [14801] [14800]
0 1
.names [14802] [14803] [14807] [14801]
111 0
.names [2338] [2315] [2615] [14802]
11- 0
--1 0
.names [14804] [14803]
0 1
.names [14805] [2451] [14806] [14804]
111 0
.names [2313] [14805]
0 1
.names [11573] [14806]
0 1
.names [14808] [14812] [14807]
00 1
.names [14809] [14810] [14808]
11 0
.names [2391] [2449] [14809]
11 1
.names [14811] [2499] [8593] [14810]
01- 1
1-1 1
.names [2499] [14811]
0 1
.names [14813] [14816] [14812]
11 0
.names [14814] [14815] [14813]
00 1
.names [2671] [14814]
0 1
.names [2526] [2616] [14815]
11 0
.names [2525] [2617] [14816]
11 1
.names [14818] [10652] [14817]
11 0
.names [14819] [14818]
0 1
.names [14820] [14822] [14819]
11 0
.names [14821] [14820]
0 1
.names [14730] [14729] [14821]
11 0
.names [14823] [14822]
1 1
.names [14699] [14702] [14823]
11 0
.names [14819] [14824]
0 1
.names [14826] [14829] [14831] [14825]
00- 1
--0 1
.names [14834] [2632] [14828] [14826]
11- 0
--1 0
.names [14339] [12464] [14827]
11 0
.names [10490] [2871] [14828]
11 1
.names [14830] [14829]
0 1
.names [14659] [14664] [14830]
11 0
.names [14829] [4796] [14831]
11 0
.names [14833] [14832]
0 1
.names [14829] [14833]
0 1
.names [10490] [14834]
0 1
.names u1_u2_send_zero_length_r_reg_in u1_u1_send_zero_length_r_reg_in
1 1
.names u0_u0_T2_gt_1_2_mS_reg_in u0_u0_T2_gt_1_0_mS_reg_in
1 1
.names u1_frame_no_we_r_reg_in u1_clr_sof_time_reg_in
1 1
.names u1_u2_wr_done_r_reg_in u1_u2_rx_data_done_r2_reg_in
1 1
.names u4_u1_dma_ack_clr1_reg_in u4_u1_r5_reg_in
1 1
.names susp_o_reg_in u4_suspend_r_reg_in
1 1
.names u4_u0_dma_ack_clr1_reg_in u4_u0_r5_reg_in
1 1
.names TxReady_pad_i u0_tx_ready_reg_in
1 1
.names u4_u2_r5_reg_in u4_u2_dma_ack_clr1_reg_in
1 1
.names u1_u3_uc_bsel_set_reg_in u1_u3_uc_dpd_set_reg_in
1 1
.names u4_u3_r5_reg_in u4_u3_dma_ack_clr1_reg_in
1 1
.names VStatus_pad_i[5] \VStatus_r_reg[5]_in
1 1
.names VStatus_pad_i[1] \VStatus_r_reg[1]_in
1 1
.names VStatus_pad_i[3] \VStatus_r_reg[3]_in
1 1
.names DataIn_pad_i[2] \u0_rx_data_reg[2]_in
1 1
.names VStatus_pad_i[2] \VStatus_r_reg[2]_in
1 1
.names DataIn_pad_i[7] \u0_rx_data_reg[7]_in
1 1
.names DataIn_pad_i[3] \u0_rx_data_reg[3]_in
1 1
.names LineState_pad_i[0] \LineState_r_reg[0]_in
1 1
.names VStatus_pad_i[4] \VStatus_r_reg[4]_in
1 1
.names DataIn_pad_i[0] \u0_rx_data_reg[0]_in
1 1
.names DataIn_pad_i[5] \u0_rx_data_reg[5]_in
1 1
.names VStatus_pad_i[7] \VStatus_r_reg[7]_in
1 1
.names LineState_pad_i[1] \u0_u0_line_state_r_reg[1]_in
1 1
.names DataIn_pad_i[6] \u0_rx_data_reg[6]_in
1 1
.names LineState_pad_i[0] \u0_u0_line_state_r_reg[0]_in
1 1
.names DataIn_pad_i[4] \u0_rx_data_reg[4]_in
1 1
.names DataIn_pad_i[1] \u0_rx_data_reg[1]_in
1 1
.names LineState_pad_i[1] \LineState_r_reg[1]_in
1 1
.names VStatus_pad_i[6] \VStatus_r_reg[6]_in
1 1
.names VStatus_pad_i[0] \VStatus_r_reg[0]_in
1 1
.end
