<!-- Improved compatibility of back to top link: See: https://github.com/othneildrew/Best-README-Template/pull/73 -->
<a name="readme-top"></a>
<!--
*** Thanks for checking out the MIPS 16-bit CPU Design README.
*** If you have any suggestions or improvements, feel free to contribute.
*** Don't forget to give the project a star!
-->

<!-- PROJECT SHIELDS -->
[![CERN-OHL-W-2.0 License](https://img.shields.io/github/license/wanghley/cpu-design.svg?style=for-the-badge)](https://github.com/wanghley/cpu-design/blob/main/LICENSE.md)
[![Contributors](https://img.shields.io/github/contributors/wanghley/cpu-design.svg?style=for-the-badge)](https://github.com/wanghley/cpu-design/graphs/contributors)
[![Forks](https://img.shields.io/github/forks/wanghley/cpu-design.svg?style=for-the-badge)](https://github.com/wanghley/wanghley/network/members)
[![Stargazers](https://img.shields.io/github/stars/wanghley/cpu-design.svg?style=for-the-badge)](https://github.com/wanghley/cpu-design/stargazers)
[![Issues](https://img.shields.io/github/issues/wanghley/cpu-design.svg?style=for-the-badge)](https://github.com/wanghley/cpu-design/issues)
[![LinkedIn](https://img.shields.io/badge/-LinkedIn-black.svg?style=for-the-badge&logo=linkedin&colorB=555)](https://linkedin.com/in/wanghley)

<!-- PROJECT LOGO -->
<br />
<div align="center">
  <h3 align="center">16 MIPS 16-bit CPU Design</h3>

  <p align="center">
    A Logisim-based implementation of a 16-bit MIPS-like RISC architecture.
  </p>
</div>

<!-- TABLE OF CONTENTS -->
<details>
  <summary>Table of Contents</summary>
  <ol>
    <li>
      <a href="#about-the-project">About The Project</a>
      <ul>
        <li><a href="#architecture-specification">Architecture Specification</a></li>
        <li><a href="#instruction-set">Instruction Set</a></li>
      </ul>
    </li>
    <li>
      <a href="#getting-started">Getting Started</a>
      <ul>
        <li><a href="#prerequisites">Prerequisites</a></li>
        <li><a href="#installation">Installation</a></li>
      </ul>
    </li>
    <li><a href="#usage">Usage</a></li>
    <li><a href="#roadmap">Roadmap</a></li>
    <li><a href="#contributing">Contributing</a></li>
    <li><a href="#license">License</a></li>
    <li><a href="#contact">Contact</a></li>
    <li><a href="#acknowledgments">Acknowledgments</a></li>
  </ol>
</details>

<!-- ABOUT THE PROJECT -->
## About The Project

this MIPS 16-bit CPU Design project involves designing and implementing a 16-bit MIPS-like, word-addressed RISC architecture using Logisim.

### Architecture Specification

The project follows the architecture specifications provided bellow. It is a 16-bit word-addressed RISC architecture.

### Instruction Set

The instruction set is specified in Table 1. (See [Architecture Specification](#architecture-specification) for details.)

### Getting Started

To get started with the16 MIPS CPU project, follow the instructions below.

#### Prerequisites

Ensure you have the following prerequisites:

- Logisim installed.

#### Installation

1. Clone the repository.
   ```sh
   git clone https://github.com/wanghley/cpu-design.git
   ```
2. Open the project in Logisim.
   ```sh
   logisim cpu.circ
   ```

### Usage

Provide examples and instructions on how to use your 16 MIPS CPU design.

_For more examples, please refer to the [Documentation](link-to-documentation)_

### Roadmap

- [x] Design basic Duke 250/16 architecture
- [x] Implement single-cycle CPU design
- [x] Add support for all specified instructions
- [ ] Optimize CPU performance
- [ ] ...

See the [open issues](https://github.com/wanghley/cpu-design/issues) for a full list of proposed features and known issues.

### Contributing

Contributions are welcome! If you have suggestions, please fork the repo and create a pull request or open an issue with the tag "enhancement".

1. Fork the Project
2. Create your Feature Branch (`git checkout -b feature/AmazingFeature`)
3. Commit your Changes (`git commit -m 'Add some AmazingFeature'`)
4. Push to the Branch (`git push origin feature/AmazingFeature`)
5. Open a Pull Request

### License

Distributed under the MIT License. See `LICENSE.txt` for more information.

### Contact

Your Name - [LinkedIn](https://linkedin.com/in/wanghley) -me@wanghley.com

Project Link: [https://github.com/wanghley/cpu-design](https://github.com/wanghley/cpu-design)

### Acknowledgments

Give credit to resources that have been helpful in your Duke 250/16 MIPS CPU project.

* [Logisim Documentation](link-to-logisim-doc)
* [MIPS Architecture Overview](link-to-mips-overview)
* ...

<p align="right">(<a href="#readme-top">back to top</a>)</p>
