#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("input_buffers_address0", 6, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("input_buffers_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("input_buffers_q0", 8, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("input_buffers_address1", 6, hls_out, 0, "ap_memory", "MemPortADDR2", 1),
	Port_Property("input_buffers_ce1", 1, hls_out, 0, "ap_memory", "MemPortCE2", 1),
	Port_Property("input_buffers_q1", 8, hls_in, 0, "ap_memory", "MemPortDOUT2", 1),
	Port_Property("weight_stream_V_dout", 8, hls_in, 1, "ap_fifo", "fifo_data", 36),
	Port_Property("weight_stream_V_empty_n", 1, hls_in, 1, "ap_fifo", "fifo_status", 36),
	Port_Property("weight_stream_V_read", 1, hls_out, 1, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_0_din", 8, hls_out, 2, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_0_full_n", 1, hls_in, 2, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_0_write", 1, hls_out, 2, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_1_din", 8, hls_out, 3, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_1_full_n", 1, hls_in, 3, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_1_write", 1, hls_out, 3, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_2_din", 8, hls_out, 4, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_2_full_n", 1, hls_in, 4, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_2_write", 1, hls_out, 4, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_3_din", 8, hls_out, 5, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_3_full_n", 1, hls_in, 5, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_3_write", 1, hls_out, 5, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_4_din", 8, hls_out, 6, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_4_full_n", 1, hls_in, 6, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_4_write", 1, hls_out, 6, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_5_din", 8, hls_out, 7, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_5_full_n", 1, hls_in, 7, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_5_write", 1, hls_out, 7, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_6_din", 8, hls_out, 8, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_6_full_n", 1, hls_in, 8, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_6_write", 1, hls_out, 8, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_7_din", 8, hls_out, 9, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_7_full_n", 1, hls_in, 9, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_7_write", 1, hls_out, 9, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_input_stream_V_8_din", 8, hls_out, 10, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_input_stream_V_8_full_n", 1, hls_in, 10, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_input_stream_V_8_write", 1, hls_out, 10, "ap_fifo", "fifo_update", 36),
	Port_Property("pe_weight_stream_V_din", 8, hls_out, 11, "ap_fifo", "fifo_data", 36),
	Port_Property("pe_weight_stream_V_full_n", 1, hls_in, 11, "ap_fifo", "fifo_status", 36),
	Port_Property("pe_weight_stream_V_write", 1, hls_out, 11, "ap_fifo", "fifo_update", 36),
};
const char* HLS_Design_Meta::dut_name = "pe";
