[2025-09-18 08:34:48] START suite=qualcomm_srv trace=srv682_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2654360 heartbeat IPC: 3.767 cumulative IPC: 3.767 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5100010 heartbeat IPC: 4.089 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5100010 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5100010 cumulative IPC: 3.922 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 13942509 heartbeat IPC: 1.131 cumulative IPC: 1.131 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 22692717 heartbeat IPC: 1.143 cumulative IPC: 1.137 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 31349569 heartbeat IPC: 1.155 cumulative IPC: 1.143 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 40085045 heartbeat IPC: 1.145 cumulative IPC: 1.143 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 48968853 heartbeat IPC: 1.126 cumulative IPC: 1.14 (Simulation time: 00 hr 07 min 01 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 57636032 heartbeat IPC: 1.154 cumulative IPC: 1.142 (Simulation time: 00 hr 08 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000009 cycles: 66417107 heartbeat IPC: 1.139 cumulative IPC: 1.142 (Simulation time: 00 hr 09 min 26 sec)
Heartbeat CPU 0 instructions: 100000010 cycles: 74951122 heartbeat IPC: 1.172 cumulative IPC: 1.145 (Simulation time: 00 hr 10 min 33 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 83662729 heartbeat IPC: 1.148 cumulative IPC: 1.146 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87322126 cumulative IPC: 1.145 (Simulation time: 00 hr 12 min 55 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87322126 cumulative IPC: 1.145 (Simulation time: 00 hr 12 min 55 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv682_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.145 instructions: 100000001 cycles: 87322126
CPU 0 Branch Prediction Accuracy: 92.53% MPKI: 13.42 Average ROB Occupancy at Mispredict: 28.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.116
BRANCH_INDIRECT: 0.3657
BRANCH_CONDITIONAL: 11.58
BRANCH_DIRECT_CALL: 0.4437
BRANCH_INDIRECT_CALL: 0.5259
BRANCH_RETURN: 0.3929


====Backend Stall Breakdown====
ROB_STALL: 112701
LQ_STALL: 0
SQ_STALL: 377555


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 40.422535
REPLAY_LOAD: 30.532951
NON_REPLAY_LOAD: 9.966435

== Total ==
ADDR_TRANS: 11480
REPLAY_LOAD: 10656
NON_REPLAY_LOAD: 90565

== Counts ==
ADDR_TRANS: 284
REPLAY_LOAD: 349
NON_REPLAY_LOAD: 9087

cpu0->cpu0_STLB TOTAL        ACCESS:    2073038 HIT:    2059223 MISS:      13815 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2073038 HIT:    2059223 MISS:      13815 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 91.69 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10181895 HIT:    9038569 MISS:    1143326 MSHR_MERGE:      71789
cpu0->cpu0_L2C LOAD         ACCESS:    7860331 HIT:    6909169 MISS:     951162 MSHR_MERGE:      10983
cpu0->cpu0_L2C RFO          ACCESS:     602702 HIT:     531969 MISS:      70733 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     520357 HIT:     419333 MISS:     101024 MSHR_MERGE:      60806
cpu0->cpu0_L2C WRITE        ACCESS:    1175708 HIT:    1168233 MISS:       7475 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22797 HIT:       9865 MISS:      12932 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     864977 ISSUED:     293456 USEFUL:       3817 USELESS:      11437
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15265015 HIT:    7709321 MISS:    7555694 MSHR_MERGE:    1832900
cpu0->cpu0_L1I LOAD         ACCESS:   15265015 HIT:    7709321 MISS:    7555694 MSHR_MERGE:    1832900
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30451566 HIT:   25486391 MISS:    4965175 MSHR_MERGE:    1882682
cpu0->cpu0_L1D LOAD         ACCESS:   16547006 HIT:   13873406 MISS:    2673600 MSHR_MERGE:     536055
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     681071 HIT:     217333 MISS:     463738 MSHR_MERGE:     144289
cpu0->cpu0_L1D WRITE        ACCESS:   13195581 HIT:   11390676 MISS:    1804905 MSHR_MERGE:    1202203
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27908 HIT:       4976 MISS:      22932 MSHR_MERGE:        135
cpu0->cpu0_L1D PREFETCH REQUESTED:     866491 ISSUED:     681071 USEFUL:      77793 USELESS:      38586
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12522666 HIT:   10401208 MISS:    2121458 MSHR_MERGE:    1065321
cpu0->cpu0_ITLB LOAD         ACCESS:   12522666 HIT:   10401208 MISS:    2121458 MSHR_MERGE:    1065321
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.358 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28331948 HIT:   26966121 MISS:    1365827 MSHR_MERGE:     348926
cpu0->cpu0_DTLB LOAD         ACCESS:   28331948 HIT:   26966121 MISS:    1365827 MSHR_MERGE:     348926
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.855 cycles
cpu0->LLC TOTAL        ACCESS:    1210429 HIT:    1177734 MISS:      32695 MSHR_MERGE:       1856
cpu0->LLC LOAD         ACCESS:     940178 HIT:     923450 MISS:      16728 MSHR_MERGE:        177
cpu0->LLC RFO          ACCESS:      70731 HIT:      66874 MISS:       3857 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40218 HIT:      31237 MISS:       8981 MSHR_MERGE:       1679
cpu0->LLC WRITE        ACCESS:     146370 HIT:     146190 MISS:        180 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12932 HIT:       9983 MISS:       2949 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        197
  ROW_BUFFER_MISS:      30428
  AVG DBUS CONGESTED CYCLE: 3.296
Channel 0 WQ ROW_BUFFER_HIT:        139
  ROW_BUFFER_MISS:       3573
  FULL:          0
Channel 0 REFRESHES ISSUED:       7276

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       505667       565995        89152         1855
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           59         2637          852          261
  STLB miss resolved @ L2C                0         1419         1947          795          103
  STLB miss resolved @ LLC                0         1296         2225         3339          668
  STLB miss resolved @ MEM                0            0          455         2307         1317

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             186482        46503      1405243       145988          311
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         1181          529           38
  STLB miss resolved @ L2C                0         1328         6788         1044            3
  STLB miss resolved @ LLC                0          132         3478         1631           50
  STLB miss resolved @ MEM                0            0           73          139          107
[2025-09-18 08:47:43] END   suite=qualcomm_srv trace=srv682_ap (rc=0)
