var g_data = {"name":"/shark0/processing/cv32e40p/users/processing/PRODUCTS_DIGITAL_DESIGN/PANTHER/PANTHER_1.0/CV32/NR/CFG_P_F0/NR_QUESTA_INT_DEBUG_LONG/workdir/core-v-cores/cv32e40p/rtl/vendor/pulp_platform_fpnew/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v","src":"/*Copyright 2020-2021 T-Head Semiconductor Co., Ltd.\n\nLicensed under the Apache License, Version 2.0 (the \"License\");\nyou may not use this file except in compliance with the License.\nYou may obtain a copy of the License at\n\n    http://www.apache.org/licenses/LICENSE-2.0\n\nUnless required by applicable law or agreed to in writing, software\ndistributed under the License is distributed on an \"AS IS\" BASIS,\nWITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\nSee the License for the specific language governing permissions and\nlimitations under the License.\n*/\n\nmodule pa_fpu_frbus(\n  ctrl_frbus_ex2_wb_req,\n  dp_frbus_ex2_data,\n  dp_frbus_ex2_fflags,\n  fdsu_frbus_data,\n  fdsu_frbus_fflags,\n  fdsu_frbus_wb_vld,\n  fpu_idu_fwd_data,\n  fpu_idu_fwd_fflags,\n  fpu_idu_fwd_vld\n);\n\ninput           ctrl_frbus_ex2_wb_req;\ninput   [31:0]  dp_frbus_ex2_data;        \ninput   [4 :0]  dp_frbus_ex2_fflags;\ninput   [31:0]  fdsu_frbus_data;          \ninput   [4 :0]  fdsu_frbus_fflags;\ninput           fdsu_frbus_wb_vld;\noutput  [31:0]  fpu_idu_fwd_data;\noutput  [4 :0]  fpu_idu_fwd_fflags;\noutput          fpu_idu_fwd_vld;\n\nreg     [31:0]  frbus_wb_data;            \nreg     [4 :0]  frbus_wb_fflags;\n\nwire            ctrl_frbus_ex2_wb_req;\nwire    [31:0]  fdsu_frbus_data;          \nwire    [4 :0]  fdsu_frbus_fflags;\nwire            fdsu_frbus_wb_vld;\nwire    [31:0]  fpu_idu_fwd_data;\nwire    [4 :0]  fpu_idu_fwd_fflags;\nwire            fpu_idu_fwd_vld;\nwire            frbus_ex2_wb_vld;\nwire            frbus_fdsu_wb_vld;\nwire            frbus_wb_vld;\nwire    [3 :0]  frbus_source_vld;\n\n\n//==========================================================\n//                   Input Signal Rename\n//==========================================================\nassign frbus_fdsu_wb_vld = fdsu_frbus_wb_vld;\nassign frbus_ex2_wb_vld  = ctrl_frbus_ex2_wb_req;\nassign frbus_source_vld[3:0]     = {1'b0, 1'b0, frbus_ex2_wb_vld, frbus_fdsu_wb_vld};\nassign frbus_wb_vld = frbus_ex2_wb_vld | frbus_fdsu_wb_vld;\n\nalways @( frbus_source_vld[3:0]\n       or fdsu_frbus_data[31:0]\n       or dp_frbus_ex2_data[31:0]\n       or fdsu_frbus_fflags[4:0]\n       or dp_frbus_ex2_fflags[4:0])\nbegin\n  case(frbus_source_vld[3:0])\n    4'b0001: begin // DIV\n      frbus_wb_data[31:0] = fdsu_frbus_data[31:0];\n      frbus_wb_fflags[4:0]    = fdsu_frbus_fflags[4:0];\n    end\n    4'b0010: begin // EX2\n      frbus_wb_data[31:0] = dp_frbus_ex2_data[31:0];\n      frbus_wb_fflags[4:0]    = dp_frbus_ex2_fflags[4:0];\n    end\n    default: begin\n      frbus_wb_data[31:0] = {31{1'b0}};\n      frbus_wb_fflags[4:0]    = 5'b0;\n    end\n  endcase\nend\n\nassign fpu_idu_fwd_vld            = frbus_wb_vld;\nassign fpu_idu_fwd_fflags[4:0]    = frbus_wb_fflags[4:0];\nassign fpu_idu_fwd_data[31:0] = frbus_wb_data[31:0];\n\nendmodule\n\n\n","lang":"verilog"};
processSrcData(g_data);