
N20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000103e4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000460  08010588  08010588  00011588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080109e8  080109e8  000122d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080109e8  080109e8  000119e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080109f0  080109f0  000122d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080109f0  080109f0  000119f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080109f4  080109f4  000119f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d8  20000000  080109f8  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002578  200002d8  08010cd0  000122d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002850  08010cd0  00012850  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000122d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bf5a  00000000  00000000  00012308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ff0  00000000  00000000  0002e262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001870  00000000  00000000  00032258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001314  00000000  00000000  00033ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005dc0  00000000  00000000  00034ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e544  00000000  00000000  0003ab9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000973c7  00000000  00000000  000590e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f04a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a60  00000000  00000000  000f04ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000f7f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002d8 	.word	0x200002d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801056c 	.word	0x0801056c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002dc 	.word	0x200002dc
 80001dc:	0801056c 	.word	0x0801056c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2uiz>:
 8000b2c:	004a      	lsls	r2, r1, #1
 8000b2e:	d211      	bcs.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d211      	bcs.n	8000b5a <__aeabi_d2uiz+0x2e>
 8000b36:	d50d      	bpl.n	8000b54 <__aeabi_d2uiz+0x28>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d40e      	bmi.n	8000b60 <__aeabi_d2uiz+0x34>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_d2uiz+0x3a>
 8000b60:	f04f 30ff 	mov.w	r0, #4294967295
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0000 	mov.w	r0, #0
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2f>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b74:	bf24      	itt	cs
 8000b76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7e:	d90d      	bls.n	8000b9c <__aeabi_d2f+0x30>
 8000b80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b94:	bf08      	it	eq
 8000b96:	f020 0001 	biceq.w	r0, r0, #1
 8000b9a:	4770      	bx	lr
 8000b9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba0:	d121      	bne.n	8000be6 <__aeabi_d2f+0x7a>
 8000ba2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba6:	bfbc      	itt	lt
 8000ba8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bac:	4770      	bxlt	lr
 8000bae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bb2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb6:	f1c2 0218 	rsb	r2, r2, #24
 8000bba:	f1c2 0c20 	rsb	ip, r2, #32
 8000bbe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bc2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc6:	bf18      	it	ne
 8000bc8:	f040 0001 	orrne.w	r0, r0, #1
 8000bcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd8:	ea40 000c 	orr.w	r0, r0, ip
 8000bdc:	fa23 f302 	lsr.w	r3, r3, r2
 8000be0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be4:	e7cc      	b.n	8000b80 <__aeabi_d2f+0x14>
 8000be6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bea:	d107      	bne.n	8000bfc <__aeabi_d2f+0x90>
 8000bec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf0:	bf1e      	ittt	ne
 8000bf2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bfa:	4770      	bxne	lr
 8000bfc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop

08000c0c <__aeabi_uldivmod>:
 8000c0c:	b953      	cbnz	r3, 8000c24 <__aeabi_uldivmod+0x18>
 8000c0e:	b94a      	cbnz	r2, 8000c24 <__aeabi_uldivmod+0x18>
 8000c10:	2900      	cmp	r1, #0
 8000c12:	bf08      	it	eq
 8000c14:	2800      	cmpeq	r0, #0
 8000c16:	bf1c      	itt	ne
 8000c18:	f04f 31ff 	movne.w	r1, #4294967295
 8000c1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c20:	f000 b9be 	b.w	8000fa0 <__aeabi_idiv0>
 8000c24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c2c:	f000 f83c 	bl	8000ca8 <__udivmoddi4>
 8000c30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c38:	b004      	add	sp, #16
 8000c3a:	4770      	bx	lr

08000c3c <__aeabi_d2lz>:
 8000c3c:	b538      	push	{r3, r4, r5, lr}
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2300      	movs	r3, #0
 8000c42:	4604      	mov	r4, r0
 8000c44:	460d      	mov	r5, r1
 8000c46:	f7ff ff49 	bl	8000adc <__aeabi_dcmplt>
 8000c4a:	b928      	cbnz	r0, 8000c58 <__aeabi_d2lz+0x1c>
 8000c4c:	4620      	mov	r0, r4
 8000c4e:	4629      	mov	r1, r5
 8000c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c54:	f000 b80a 	b.w	8000c6c <__aeabi_d2ulz>
 8000c58:	4620      	mov	r0, r4
 8000c5a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c5e:	f000 f805 	bl	8000c6c <__aeabi_d2ulz>
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <__aeabi_d2ulz>:
 8000c6c:	b5d0      	push	{r4, r6, r7, lr}
 8000c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__aeabi_d2ulz+0x34>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	4606      	mov	r6, r0
 8000c74:	460f      	mov	r7, r1
 8000c76:	f7ff fcbf 	bl	80005f8 <__aeabi_dmul>
 8000c7a:	f7ff ff57 	bl	8000b2c <__aeabi_d2uiz>
 8000c7e:	4604      	mov	r4, r0
 8000c80:	f7ff fc40 	bl	8000504 <__aeabi_ui2d>
 8000c84:	4b07      	ldr	r3, [pc, #28]	@ (8000ca4 <__aeabi_d2ulz+0x38>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f7ff fcb6 	bl	80005f8 <__aeabi_dmul>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	460b      	mov	r3, r1
 8000c90:	4630      	mov	r0, r6
 8000c92:	4639      	mov	r1, r7
 8000c94:	f7ff faf8 	bl	8000288 <__aeabi_dsub>
 8000c98:	f7ff ff48 	bl	8000b2c <__aeabi_d2uiz>
 8000c9c:	4621      	mov	r1, r4
 8000c9e:	bdd0      	pop	{r4, r6, r7, pc}
 8000ca0:	3df00000 	.word	0x3df00000
 8000ca4:	41f00000 	.word	0x41f00000

08000ca8 <__udivmoddi4>:
 8000ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cac:	9d08      	ldr	r5, [sp, #32]
 8000cae:	468e      	mov	lr, r1
 8000cb0:	4604      	mov	r4, r0
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d14a      	bne.n	8000d4e <__udivmoddi4+0xa6>
 8000cb8:	428a      	cmp	r2, r1
 8000cba:	4617      	mov	r7, r2
 8000cbc:	d962      	bls.n	8000d84 <__udivmoddi4+0xdc>
 8000cbe:	fab2 f682 	clz	r6, r2
 8000cc2:	b14e      	cbz	r6, 8000cd8 <__udivmoddi4+0x30>
 8000cc4:	f1c6 0320 	rsb	r3, r6, #32
 8000cc8:	fa01 f806 	lsl.w	r8, r1, r6
 8000ccc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cd0:	40b7      	lsls	r7, r6
 8000cd2:	ea43 0808 	orr.w	r8, r3, r8
 8000cd6:	40b4      	lsls	r4, r6
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	fa1f fc87 	uxth.w	ip, r7
 8000ce0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ce4:	0c23      	lsrs	r3, r4, #16
 8000ce6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cee:	fb01 f20c 	mul.w	r2, r1, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d909      	bls.n	8000d0a <__udivmoddi4+0x62>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cfc:	f080 80ea 	bcs.w	8000ed4 <__udivmoddi4+0x22c>
 8000d00:	429a      	cmp	r2, r3
 8000d02:	f240 80e7 	bls.w	8000ed4 <__udivmoddi4+0x22c>
 8000d06:	3902      	subs	r1, #2
 8000d08:	443b      	add	r3, r7
 8000d0a:	1a9a      	subs	r2, r3, r2
 8000d0c:	b2a3      	uxth	r3, r4
 8000d0e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d12:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x8e>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d28:	f080 80d6 	bcs.w	8000ed8 <__udivmoddi4+0x230>
 8000d2c:	459c      	cmp	ip, r3
 8000d2e:	f240 80d3 	bls.w	8000ed8 <__udivmoddi4+0x230>
 8000d32:	443b      	add	r3, r7
 8000d34:	3802      	subs	r0, #2
 8000d36:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d3a:	eba3 030c 	sub.w	r3, r3, ip
 8000d3e:	2100      	movs	r1, #0
 8000d40:	b11d      	cbz	r5, 8000d4a <__udivmoddi4+0xa2>
 8000d42:	40f3      	lsrs	r3, r6
 8000d44:	2200      	movs	r2, #0
 8000d46:	e9c5 3200 	strd	r3, r2, [r5]
 8000d4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d905      	bls.n	8000d5e <__udivmoddi4+0xb6>
 8000d52:	b10d      	cbz	r5, 8000d58 <__udivmoddi4+0xb0>
 8000d54:	e9c5 0100 	strd	r0, r1, [r5]
 8000d58:	2100      	movs	r1, #0
 8000d5a:	4608      	mov	r0, r1
 8000d5c:	e7f5      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d5e:	fab3 f183 	clz	r1, r3
 8000d62:	2900      	cmp	r1, #0
 8000d64:	d146      	bne.n	8000df4 <__udivmoddi4+0x14c>
 8000d66:	4573      	cmp	r3, lr
 8000d68:	d302      	bcc.n	8000d70 <__udivmoddi4+0xc8>
 8000d6a:	4282      	cmp	r2, r0
 8000d6c:	f200 8105 	bhi.w	8000f7a <__udivmoddi4+0x2d2>
 8000d70:	1a84      	subs	r4, r0, r2
 8000d72:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d76:	2001      	movs	r0, #1
 8000d78:	4690      	mov	r8, r2
 8000d7a:	2d00      	cmp	r5, #0
 8000d7c:	d0e5      	beq.n	8000d4a <__udivmoddi4+0xa2>
 8000d7e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d82:	e7e2      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f000 8090 	beq.w	8000eaa <__udivmoddi4+0x202>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	f040 80a4 	bne.w	8000edc <__udivmoddi4+0x234>
 8000d94:	1a8a      	subs	r2, r1, r2
 8000d96:	0c03      	lsrs	r3, r0, #16
 8000d98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d9c:	b280      	uxth	r0, r0
 8000d9e:	b2bc      	uxth	r4, r7
 8000da0:	2101      	movs	r1, #1
 8000da2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000da6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dae:	fb04 f20c 	mul.w	r2, r4, ip
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d907      	bls.n	8000dc6 <__udivmoddi4+0x11e>
 8000db6:	18fb      	adds	r3, r7, r3
 8000db8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x11c>
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	f200 80e0 	bhi.w	8000f84 <__udivmoddi4+0x2dc>
 8000dc4:	46c4      	mov	ip, r8
 8000dc6:	1a9b      	subs	r3, r3, r2
 8000dc8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dcc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dd0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dd4:	fb02 f404 	mul.w	r4, r2, r4
 8000dd8:	429c      	cmp	r4, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x144>
 8000ddc:	18fb      	adds	r3, r7, r3
 8000dde:	f102 30ff 	add.w	r0, r2, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x142>
 8000de4:	429c      	cmp	r4, r3
 8000de6:	f200 80ca 	bhi.w	8000f7e <__udivmoddi4+0x2d6>
 8000dea:	4602      	mov	r2, r0
 8000dec:	1b1b      	subs	r3, r3, r4
 8000dee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000df2:	e7a5      	b.n	8000d40 <__udivmoddi4+0x98>
 8000df4:	f1c1 0620 	rsb	r6, r1, #32
 8000df8:	408b      	lsls	r3, r1
 8000dfa:	fa22 f706 	lsr.w	r7, r2, r6
 8000dfe:	431f      	orrs	r7, r3
 8000e00:	fa0e f401 	lsl.w	r4, lr, r1
 8000e04:	fa20 f306 	lsr.w	r3, r0, r6
 8000e08:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e0c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e10:	4323      	orrs	r3, r4
 8000e12:	fa00 f801 	lsl.w	r8, r0, r1
 8000e16:	fa1f fc87 	uxth.w	ip, r7
 8000e1a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e1e:	0c1c      	lsrs	r4, r3, #16
 8000e20:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e24:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e28:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e32:	d909      	bls.n	8000e48 <__udivmoddi4+0x1a0>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e3a:	f080 809c 	bcs.w	8000f76 <__udivmoddi4+0x2ce>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f240 8099 	bls.w	8000f76 <__udivmoddi4+0x2ce>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	eba4 040e 	sub.w	r4, r4, lr
 8000e4c:	fa1f fe83 	uxth.w	lr, r3
 8000e50:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e54:	fb09 4413 	mls	r4, r9, r3, r4
 8000e58:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e5c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e60:	45a4      	cmp	ip, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x1ce>
 8000e64:	193c      	adds	r4, r7, r4
 8000e66:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e6a:	f080 8082 	bcs.w	8000f72 <__udivmoddi4+0x2ca>
 8000e6e:	45a4      	cmp	ip, r4
 8000e70:	d97f      	bls.n	8000f72 <__udivmoddi4+0x2ca>
 8000e72:	3b02      	subs	r3, #2
 8000e74:	443c      	add	r4, r7
 8000e76:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e7a:	eba4 040c 	sub.w	r4, r4, ip
 8000e7e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e82:	4564      	cmp	r4, ip
 8000e84:	4673      	mov	r3, lr
 8000e86:	46e1      	mov	r9, ip
 8000e88:	d362      	bcc.n	8000f50 <__udivmoddi4+0x2a8>
 8000e8a:	d05f      	beq.n	8000f4c <__udivmoddi4+0x2a4>
 8000e8c:	b15d      	cbz	r5, 8000ea6 <__udivmoddi4+0x1fe>
 8000e8e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e92:	eb64 0409 	sbc.w	r4, r4, r9
 8000e96:	fa04 f606 	lsl.w	r6, r4, r6
 8000e9a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e9e:	431e      	orrs	r6, r3
 8000ea0:	40cc      	lsrs	r4, r1
 8000ea2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	e74f      	b.n	8000d4a <__udivmoddi4+0xa2>
 8000eaa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eae:	0c01      	lsrs	r1, r0, #16
 8000eb0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000eb4:	b280      	uxth	r0, r0
 8000eb6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eba:	463b      	mov	r3, r7
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	463c      	mov	r4, r7
 8000ec0:	46b8      	mov	r8, r7
 8000ec2:	46be      	mov	lr, r7
 8000ec4:	2620      	movs	r6, #32
 8000ec6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eca:	eba2 0208 	sub.w	r2, r2, r8
 8000ece:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ed2:	e766      	b.n	8000da2 <__udivmoddi4+0xfa>
 8000ed4:	4601      	mov	r1, r0
 8000ed6:	e718      	b.n	8000d0a <__udivmoddi4+0x62>
 8000ed8:	4610      	mov	r0, r2
 8000eda:	e72c      	b.n	8000d36 <__udivmoddi4+0x8e>
 8000edc:	f1c6 0220 	rsb	r2, r6, #32
 8000ee0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ee4:	40b7      	lsls	r7, r6
 8000ee6:	40b1      	lsls	r1, r6
 8000ee8:	fa20 f202 	lsr.w	r2, r0, r2
 8000eec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ef6:	b2bc      	uxth	r4, r7
 8000ef8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000efc:	0c11      	lsrs	r1, r2, #16
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb08 f904 	mul.w	r9, r8, r4
 8000f06:	40b0      	lsls	r0, r6
 8000f08:	4589      	cmp	r9, r1
 8000f0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f0e:	b280      	uxth	r0, r0
 8000f10:	d93e      	bls.n	8000f90 <__udivmoddi4+0x2e8>
 8000f12:	1879      	adds	r1, r7, r1
 8000f14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f18:	d201      	bcs.n	8000f1e <__udivmoddi4+0x276>
 8000f1a:	4589      	cmp	r9, r1
 8000f1c:	d81f      	bhi.n	8000f5e <__udivmoddi4+0x2b6>
 8000f1e:	eba1 0109 	sub.w	r1, r1, r9
 8000f22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f26:	fb09 f804 	mul.w	r8, r9, r4
 8000f2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f2e:	b292      	uxth	r2, r2
 8000f30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f34:	4542      	cmp	r2, r8
 8000f36:	d229      	bcs.n	8000f8c <__udivmoddi4+0x2e4>
 8000f38:	18ba      	adds	r2, r7, r2
 8000f3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f3e:	d2c4      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f40:	4542      	cmp	r2, r8
 8000f42:	d2c2      	bcs.n	8000eca <__udivmoddi4+0x222>
 8000f44:	f1a9 0102 	sub.w	r1, r9, #2
 8000f48:	443a      	add	r2, r7
 8000f4a:	e7be      	b.n	8000eca <__udivmoddi4+0x222>
 8000f4c:	45f0      	cmp	r8, lr
 8000f4e:	d29d      	bcs.n	8000e8c <__udivmoddi4+0x1e4>
 8000f50:	ebbe 0302 	subs.w	r3, lr, r2
 8000f54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f58:	3801      	subs	r0, #1
 8000f5a:	46e1      	mov	r9, ip
 8000f5c:	e796      	b.n	8000e8c <__udivmoddi4+0x1e4>
 8000f5e:	eba7 0909 	sub.w	r9, r7, r9
 8000f62:	4449      	add	r1, r9
 8000f64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6c:	fb09 f804 	mul.w	r8, r9, r4
 8000f70:	e7db      	b.n	8000f2a <__udivmoddi4+0x282>
 8000f72:	4673      	mov	r3, lr
 8000f74:	e77f      	b.n	8000e76 <__udivmoddi4+0x1ce>
 8000f76:	4650      	mov	r0, sl
 8000f78:	e766      	b.n	8000e48 <__udivmoddi4+0x1a0>
 8000f7a:	4608      	mov	r0, r1
 8000f7c:	e6fd      	b.n	8000d7a <__udivmoddi4+0xd2>
 8000f7e:	443b      	add	r3, r7
 8000f80:	3a02      	subs	r2, #2
 8000f82:	e733      	b.n	8000dec <__udivmoddi4+0x144>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	443b      	add	r3, r7
 8000f8a:	e71c      	b.n	8000dc6 <__udivmoddi4+0x11e>
 8000f8c:	4649      	mov	r1, r9
 8000f8e:	e79c      	b.n	8000eca <__udivmoddi4+0x222>
 8000f90:	eba1 0109 	sub.w	r1, r1, r9
 8000f94:	46c4      	mov	ip, r8
 8000f96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f9a:	fb09 f804 	mul.w	r8, r9, r4
 8000f9e:	e7c4      	b.n	8000f2a <__udivmoddi4+0x282>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <Robot_Drive>:
void MPU6050_Init(I2C_HandleTypeDef *hi2c);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Robot_Drive(int16_t speed_L, int16_t speed_R) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	4603      	mov	r3, r0
 8000fac:	460a      	mov	r2, r1
 8000fae:	80fb      	strh	r3, [r7, #6]
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	80bb      	strh	r3, [r7, #4]
    // Motor 1 (PA8, PA9, PB4)
	// 1. Aplicar Deadband (Zona muerta)
	    if (speed_L > 0) speed_L += deadband_L;
 8000fb4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	dd08      	ble.n	8000fce <Robot_Drive+0x2a>
 8000fbc:	88fa      	ldrh	r2, [r7, #6]
 8000fbe:	4b4e      	ldr	r3, [pc, #312]	@ (80010f8 <Robot_Drive+0x154>)
 8000fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	4413      	add	r3, r2
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	e00b      	b.n	8000fe6 <Robot_Drive+0x42>
	    else if (speed_L < 0) speed_L -= deadband_L;
 8000fce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	da07      	bge.n	8000fe6 <Robot_Drive+0x42>
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	4b47      	ldr	r3, [pc, #284]	@ (80010f8 <Robot_Drive+0x154>)
 8000fda:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	b29b      	uxth	r3, r3
 8000fe4:	80fb      	strh	r3, [r7, #6]

	    if (speed_R > 0) speed_R += deadband_R;
 8000fe6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	dd08      	ble.n	8001000 <Robot_Drive+0x5c>
 8000fee:	88ba      	ldrh	r2, [r7, #4]
 8000ff0:	4b42      	ldr	r3, [pc, #264]	@ (80010fc <Robot_Drive+0x158>)
 8000ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	4413      	add	r3, r2
 8000ffa:	b29b      	uxth	r3, r3
 8000ffc:	80bb      	strh	r3, [r7, #4]
 8000ffe:	e00b      	b.n	8001018 <Robot_Drive+0x74>
	    else if (speed_R < 0) speed_R -= deadband_R;
 8001000:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001004:	2b00      	cmp	r3, #0
 8001006:	da07      	bge.n	8001018 <Robot_Drive+0x74>
 8001008:	88ba      	ldrh	r2, [r7, #4]
 800100a:	4b3c      	ldr	r3, [pc, #240]	@ (80010fc <Robot_Drive+0x158>)
 800100c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001010:	b29b      	uxth	r3, r3
 8001012:	1ad3      	subs	r3, r2, r3
 8001014:	b29b      	uxth	r3, r3
 8001016:	80bb      	strh	r3, [r7, #4]

	    // 2. Saturacin final al ARR (3599)
	    if (speed_L > 3599) speed_L = 3599;
 8001018:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800101c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001020:	db02      	blt.n	8001028 <Robot_Drive+0x84>
 8001022:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8001026:	80fb      	strh	r3, [r7, #6]
	    if (speed_L < -3599) speed_L = -3599;
 8001028:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800102c:	f513 6f61 	cmn.w	r3, #3600	@ 0xe10
 8001030:	dc02      	bgt.n	8001038 <Robot_Drive+0x94>
 8001032:	f24f 13f1 	movw	r3, #61937	@ 0xf1f1
 8001036:	80fb      	strh	r3, [r7, #6]
	    if (speed_R > 3599) speed_R = 3599;
 8001038:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800103c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8001040:	db02      	blt.n	8001048 <Robot_Drive+0xa4>
 8001042:	f640 630f 	movw	r3, #3599	@ 0xe0f
 8001046:	80bb      	strh	r3, [r7, #4]
	    if (speed_R < -3599) speed_R = -3599;
 8001048:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800104c:	f513 6f61 	cmn.w	r3, #3600	@ 0xe10
 8001050:	dc02      	bgt.n	8001058 <Robot_Drive+0xb4>
 8001052:	f24f 13f1 	movw	r3, #61937	@ 0xf1f1
 8001056:	80bb      	strh	r3, [r7, #4]

    if (speed_L >= 0) {
 8001058:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800105c:	2b00      	cmp	r3, #0
 800105e:	db10      	blt.n	8001082 <Robot_Drive+0xde>

       HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001060:	2200      	movs	r2, #0
 8001062:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001066:	4826      	ldr	r0, [pc, #152]	@ (8001100 <Robot_Drive+0x15c>)
 8001068:	f002 fb44 	bl	80036f4 <HAL_GPIO_WritePin>
	   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 800106c:	2201      	movs	r2, #1
 800106e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001072:	4823      	ldr	r0, [pc, #140]	@ (8001100 <Robot_Drive+0x15c>)
 8001074:	f002 fb3e 	bl	80036f4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)speed_L);
 8001078:	88fa      	ldrh	r2, [r7, #6]
 800107a:	4b22      	ldr	r3, [pc, #136]	@ (8001104 <Robot_Drive+0x160>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001080:	e011      	b.n	80010a6 <Robot_Drive+0x102>
    } else {
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001082:	2201      	movs	r2, #1
 8001084:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001088:	481d      	ldr	r0, [pc, #116]	@ (8001100 <Robot_Drive+0x15c>)
 800108a:	f002 fb33 	bl	80036f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001094:	481a      	ldr	r0, [pc, #104]	@ (8001100 <Robot_Drive+0x15c>)
 8001096:	f002 fb2d 	bl	80036f4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, (uint16_t)(-speed_L));
 800109a:	88fb      	ldrh	r3, [r7, #6]
 800109c:	425b      	negs	r3, r3
 800109e:	b29a      	uxth	r2, r3
 80010a0:	4b18      	ldr	r3, [pc, #96]	@ (8001104 <Robot_Drive+0x160>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    // Motor 2 (PB3, PA15, PB5)
    if (speed_R >= 0) {
 80010a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	db0f      	blt.n	80010ce <Robot_Drive+0x12a>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80010ae:	2200      	movs	r2, #0
 80010b0:	2120      	movs	r1, #32
 80010b2:	4815      	ldr	r0, [pc, #84]	@ (8001108 <Robot_Drive+0x164>)
 80010b4:	f002 fb1e 	bl	80036f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010be:	4810      	ldr	r0, [pc, #64]	@ (8001100 <Robot_Drive+0x15c>)
 80010c0:	f002 fb18 	bl	80036f4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)speed_R);
 80010c4:	88ba      	ldrh	r2, [r7, #4]
 80010c6:	4b11      	ldr	r3, [pc, #68]	@ (800110c <Robot_Drive+0x168>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(-speed_R));
    }
}
 80010cc:	e010      	b.n	80010f0 <Robot_Drive+0x14c>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 80010ce:	2201      	movs	r2, #1
 80010d0:	2120      	movs	r1, #32
 80010d2:	480d      	ldr	r0, [pc, #52]	@ (8001108 <Robot_Drive+0x164>)
 80010d4:	f002 fb0e 	bl	80036f4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80010de:	4808      	ldr	r0, [pc, #32]	@ (8001100 <Robot_Drive+0x15c>)
 80010e0:	f002 fb08 	bl	80036f4 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint16_t)(-speed_R));
 80010e4:	88bb      	ldrh	r3, [r7, #4]
 80010e6:	425b      	negs	r3, r3
 80010e8:	b29a      	uxth	r2, r3
 80010ea:	4b08      	ldr	r3, [pc, #32]	@ (800110c <Robot_Drive+0x168>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80010f0:	bf00      	nop
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000000 	.word	0x20000000
 80010fc:	20000002 	.word	0x20000002
 8001100:	40020000 	.word	0x40020000
 8001104:	20000578 	.word	0x20000578
 8001108:	40020400 	.word	0x40020400
 800110c:	20000530 	.word	0x20000530

08001110 <MPU6050_Calibrate>:
        HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1B, 1, &data, 1, 100);
        data = 0x03; // Filtro de ~42Hz. Limpia muchsima basura del sensor.
        HAL_I2C_Mem_Write(hi2c, MPU6050_ADDR, 0x1A, 1, &data, 1, 100);
    }
}
void MPU6050_Calibrate(void) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b088      	sub	sp, #32
 8001114:	af04      	add	r7, sp, #16
    int32_t sum = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	60fb      	str	r3, [r7, #12]
    int num_samples = 500;
 800111a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800111e:	607b      	str	r3, [r7, #4]
    for (int i = 0; i < num_samples; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	60bb      	str	r3, [r7, #8]
 8001124:	e01e      	b.n	8001164 <MPU6050_Calibrate+0x54>
        // Leemos los registros del giroscopio en el eje Y (0x45 y 0x46)
        uint8_t raw_data[2];
        HAL_I2C_Mem_Read(&hi2c1, (0x68 << 1), 0x45, 1, raw_data, 2, 100);
 8001126:	2364      	movs	r3, #100	@ 0x64
 8001128:	9302      	str	r3, [sp, #8]
 800112a:	2302      	movs	r3, #2
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	463b      	mov	r3, r7
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	2301      	movs	r3, #1
 8001134:	2245      	movs	r2, #69	@ 0x45
 8001136:	21d0      	movs	r1, #208	@ 0xd0
 8001138:	4817      	ldr	r0, [pc, #92]	@ (8001198 <MPU6050_Calibrate+0x88>)
 800113a:	f002 fe4b 	bl	8003dd4 <HAL_I2C_Mem_Read>

        int16_t gy = (int16_t)(raw_data[0] << 8 | raw_data[1]);
 800113e:	783b      	ldrb	r3, [r7, #0]
 8001140:	b21b      	sxth	r3, r3
 8001142:	021b      	lsls	r3, r3, #8
 8001144:	b21a      	sxth	r2, r3
 8001146:	787b      	ldrb	r3, [r7, #1]
 8001148:	b21b      	sxth	r3, r3
 800114a:	4313      	orrs	r3, r2
 800114c:	807b      	strh	r3, [r7, #2]
        sum += gy;
 800114e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]

        HAL_Delay(2); // Pequea espera entre muestras
 8001158:	2002      	movs	r0, #2
 800115a:	f001 fc03 	bl	8002964 <HAL_Delay>
    for (int i = 0; i < num_samples; i++) {
 800115e:	68bb      	ldr	r3, [r7, #8]
 8001160:	3301      	adds	r3, #1
 8001162:	60bb      	str	r3, [r7, #8]
 8001164:	68ba      	ldr	r2, [r7, #8]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	429a      	cmp	r2, r3
 800116a:	dbdc      	blt.n	8001126 <MPU6050_Calibrate+0x16>
    }
    // Calculamos el promedio en unidades LSB y lo pasamos a grados/seg
  //  gyro_bias = (float)(sum / num_samples) / 131.0f;
    gyro_bias = (float)(sum / num_samples) / 65.5f;
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	fb92 f3f3 	sdiv	r3, r2, r3
 8001174:	ee07 3a90 	vmov	s15, r3
 8001178:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800117c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800119c <MPU6050_Calibrate+0x8c>
 8001180:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <MPU6050_Calibrate+0x90>)
 8001186:	edc3 7a00 	vstr	s15, [r3]
    calibration_ready = 1; // Ya podemos activar el control
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <MPU6050_Calibrate+0x94>)
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
}
 8001190:	bf00      	nop
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	2000047c 	.word	0x2000047c
 800119c:	42830000 	.word	0x42830000
 80011a0:	20000334 	.word	0x20000334
 80011a4:	200002f6 	.word	0x200002f6

080011a8 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	6078      	str	r0, [r7, #4]
	// utilizamos esta interrupcin del timer para llamar la lectura del I2C va DMA
	// en la direccin del MPU y cargamos esos datos en mpu_data.
	// En esta interrupcin tambien actualizamos la bandera para el display y hacemos
	// el HeartBit con el if del counter
    if (htim->Instance == TIM4 && calibration_ready) {
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d127      	bne.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
 80011ba:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80011bc:	781b      	ldrb	r3, [r3, #0]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d023      	beq.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
    	if (hi2c1.State == HAL_I2C_STATE_READY) {
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80011c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	2b20      	cmp	r3, #32
 80011cc:	d109      	bne.n	80011e2 <HAL_TIM_PeriodElapsedCallback+0x3a>
			HAL_I2C_Mem_Read_DMA(&hi2c1, (0x68 << 1), 0x3B, 1, mpu_data, 14);
 80011ce:	230e      	movs	r3, #14
 80011d0:	9301      	str	r3, [sp, #4]
 80011d2:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2301      	movs	r3, #1
 80011d8:	223b      	movs	r2, #59	@ 0x3b
 80011da:	21d0      	movs	r1, #208	@ 0xd0
 80011dc:	480f      	ldr	r0, [pc, #60]	@ (800121c <HAL_TIM_PeriodElapsedCallback+0x74>)
 80011de:	f003 f82b 	bl	8004238 <HAL_I2C_Mem_Read_DMA>
		}
        counter++;
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	4a0e      	ldr	r2, [pc, #56]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011ea:	6013      	str	r3, [r2, #0]
        if(counter > 60){ // ~200ms
 80011ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b3c      	cmp	r3, #60	@ 0x3c
 80011f2:	d90a      	bls.n	800120a <HAL_TIM_PeriodElapsedCallback+0x62>
            counter = 0;
 80011f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
            flagDisplay = 1;
 80011fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001228 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Heartbeat LED [cite: 46]
 8001200:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001204:	4809      	ldr	r0, [pc, #36]	@ (800122c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001206:	f002 fa8e 	bl	8003726 <HAL_GPIO_TogglePin>
        }
    }
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40000800 	.word	0x40000800
 8001218:	200002f6 	.word	0x200002f6
 800121c:	2000047c 	.word	0x2000047c
 8001220:	20000324 	.word	0x20000324
 8001224:	200002f8 	.word	0x200002f8
 8001228:	200002f4 	.word	0x200002f4
 800122c:	40020800 	.word	0x40020800

08001230 <HAL_I2C_MemRxCpltCallback>:
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	@ 0x30
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
	// en esta interrupcin provocada por la llegada de los datos de I2C sacamos los
	// datos en crudo de las aceleraciones y giros para procesarlos y calcular el PID
	// Al procesar el PID inmediatamente despus de que el DMA termina de recibir los
//	   datos (HAL_I2C_MemRxCpltCallback), garantizs que el clculo se hace con los datos
//	   ms frescos posibles.
    if (hi2c->Instance == I2C1) {
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4aa9      	ldr	r2, [pc, #676]	@ (80014e4 <HAL_I2C_MemRxCpltCallback+0x2b4>)
 800123e:	4293      	cmp	r3, r2
 8001240:	f040 814c 	bne.w	80014dc <HAL_I2C_MemRxCpltCallback+0x2ac>
        // RECIN AC los datos en mpu_data son vlidos y nuevos
    	int16_t ax = (int16_t)(mpu_data[0] << 8 | mpu_data[1]);
 8001244:	4ba8      	ldr	r3, [pc, #672]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b21b      	sxth	r3, r3
 800124a:	021b      	lsls	r3, r3, #8
 800124c:	b21a      	sxth	r2, r3
 800124e:	4ba6      	ldr	r3, [pc, #664]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001250:	785b      	ldrb	r3, [r3, #1]
 8001252:	b21b      	sxth	r3, r3
 8001254:	4313      	orrs	r3, r2
 8001256:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		int16_t ay = (int16_t)(mpu_data[2] << 8 | mpu_data[3]); // Nuevo: Accel Y
 8001258:	4ba3      	ldr	r3, [pc, #652]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800125a:	789b      	ldrb	r3, [r3, #2]
 800125c:	b21b      	sxth	r3, r3
 800125e:	021b      	lsls	r3, r3, #8
 8001260:	b21a      	sxth	r2, r3
 8001262:	4ba1      	ldr	r3, [pc, #644]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001264:	78db      	ldrb	r3, [r3, #3]
 8001266:	b21b      	sxth	r3, r3
 8001268:	4313      	orrs	r3, r2
 800126a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
		int16_t az = (int16_t)(mpu_data[4] << 8 | mpu_data[5]);
 800126c:	4b9e      	ldr	r3, [pc, #632]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800126e:	791b      	ldrb	r3, [r3, #4]
 8001270:	b21b      	sxth	r3, r3
 8001272:	021b      	lsls	r3, r3, #8
 8001274:	b21a      	sxth	r2, r3
 8001276:	4b9c      	ldr	r3, [pc, #624]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001278:	795b      	ldrb	r3, [r3, #5]
 800127a:	b21b      	sxth	r3, r3
 800127c:	4313      	orrs	r3, r2
 800127e:	857b      	strh	r3, [r7, #42]	@ 0x2a

		int16_t gx = (int16_t)(mpu_data[8] << 8 | mpu_data[9]);   // Nuevo: Gyro X (Roll)
 8001280:	4b99      	ldr	r3, [pc, #612]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001282:	7a1b      	ldrb	r3, [r3, #8]
 8001284:	b21b      	sxth	r3, r3
 8001286:	021b      	lsls	r3, r3, #8
 8001288:	b21a      	sxth	r2, r3
 800128a:	4b97      	ldr	r3, [pc, #604]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 800128c:	7a5b      	ldrb	r3, [r3, #9]
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	853b      	strh	r3, [r7, #40]	@ 0x28
		int16_t gy = (int16_t)(mpu_data[10] << 8 | mpu_data[11]); // Gyro Y (Pitch)
 8001294:	4b94      	ldr	r3, [pc, #592]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 8001296:	7a9b      	ldrb	r3, [r3, #10]
 8001298:	b21b      	sxth	r3, r3
 800129a:	021b      	lsls	r3, r3, #8
 800129c:	b21a      	sxth	r2, r3
 800129e:	4b92      	ldr	r3, [pc, #584]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012a0:	7adb      	ldrb	r3, [r3, #11]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	4313      	orrs	r3, r2
 80012a6:	84fb      	strh	r3, [r7, #38]	@ 0x26
		int16_t gz = (int16_t)(mpu_data[12] << 8 | mpu_data[13]); // Nuevo: Gyro Z (Yaw)
 80012a8:	4b8f      	ldr	r3, [pc, #572]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012aa:	7b1b      	ldrb	r3, [r3, #12]
 80012ac:	b21b      	sxth	r3, r3
 80012ae:	021b      	lsls	r3, r3, #8
 80012b0:	b21a      	sxth	r2, r3
 80012b2:	4b8d      	ldr	r3, [pc, #564]	@ (80014e8 <HAL_I2C_MemRxCpltCallback+0x2b8>)
 80012b4:	7b5b      	ldrb	r3, [r3, #13]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
        accelx = ax;
 80012bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80012be:	4b8b      	ldr	r3, [pc, #556]	@ (80014ec <HAL_I2C_MemRxCpltCallback+0x2bc>)
 80012c0:	801a      	strh	r2, [r3, #0]
        accely = ay;
 80012c2:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80012c4:	4b8a      	ldr	r3, [pc, #552]	@ (80014f0 <HAL_I2C_MemRxCpltCallback+0x2c0>)
 80012c6:	801a      	strh	r2, [r3, #0]
        accelz = az;
 80012c8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80012ca:	4b8a      	ldr	r3, [pc, #552]	@ (80014f4 <HAL_I2C_MemRxCpltCallback+0x2c4>)
 80012cc:	801a      	strh	r2, [r3, #0]
        giro 	= (float)gy / 65.5f;
 80012ce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80012d2:	ee07 3a90 	vmov	s15, r3
 80012d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012da:	eddf 6a87 	vldr	s13, [pc, #540]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 80012de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012e2:	4b86      	ldr	r3, [pc, #536]	@ (80014fc <HAL_I2C_MemRxCpltCallback+0x2cc>)
 80012e4:	edc3 7a00 	vstr	s15, [r3]
        giro_z 	= (float)gz / 65.5f;
 80012e8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80012ec:	ee07 3a90 	vmov	s15, r3
 80012f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012f4:	eddf 6a80 	vldr	s13, [pc, #512]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 80012f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012fc:	4b80      	ldr	r3, [pc, #512]	@ (8001500 <HAL_I2C_MemRxCpltCallback+0x2d0>)
 80012fe:	edc3 7a00 	vstr	s15, [r3]
        angle_y = (float)gx / 65.5f;
 8001302:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8001306:	ee07 3a90 	vmov	s15, r3
 800130a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800130e:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 8001312:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001316:	4b7b      	ldr	r3, [pc, #492]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 8001318:	edc3 7a00 	vstr	s15, [r3]

        float gyro_rate = ((float)gy / 65.5f) - gyro_bias;
 800131c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001320:	ee07 3a90 	vmov	s15, r3
 8001324:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001328:	eddf 6a73 	vldr	s13, [pc, #460]	@ 80014f8 <HAL_I2C_MemRxCpltCallback+0x2c8>
 800132c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001330:	4b75      	ldr	r3, [pc, #468]	@ (8001508 <HAL_I2C_MemRxCpltCallback+0x2d8>)
 8001332:	edd3 7a00 	vldr	s15, [r3]
 8001336:	ee77 7a67 	vsub.f32	s15, s14, s15
 800133a:	edc7 7a08 	vstr	s15, [r7, #32]
//        giro = (float)gy / 131.0f; // Ejemplo de escala para 250dps
//        float gyro_rate = ((float)gy / 131.0f) - gyro_bias;
	   float accel_angle = atan2f((float)ax, (float)az) * 57.2957f;
 800133e:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8001342:	ee07 3a90 	vmov	s15, r3
 8001346:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800134a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800134e:	ee07 3a10 	vmov	s14, r3
 8001352:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001356:	eef0 0a47 	vmov.f32	s1, s14
 800135a:	eeb0 0a67 	vmov.f32	s0, s15
 800135e:	f00e ff87 	bl	8010270 <atan2f>
 8001362:	eef0 7a40 	vmov.f32	s15, s0
 8001366:	ed9f 7a69 	vldr	s14, [pc, #420]	@ 800150c <HAL_I2C_MemRxCpltCallback+0x2dc>
 800136a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800136e:	edc7 7a07 	vstr	s15, [r7, #28]
	   //angle_y = alpha * (angle_y + gyro_rate * 0.01f) + (1.0f - alpha) * accel_angle;
	   angle_y = alpha * (angle_y + gyro_rate * 0.005f) + (1.0f - alpha) * accel_angle;
 8001372:	edd7 7a08 	vldr	s15, [r7, #32]
 8001376:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 800137a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800137e:	4b61      	ldr	r3, [pc, #388]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 8001380:	edd3 7a00 	vldr	s15, [r3]
 8001384:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001388:	4b62      	ldr	r3, [pc, #392]	@ (8001514 <HAL_I2C_MemRxCpltCallback+0x2e4>)
 800138a:	edd3 7a00 	vldr	s15, [r3]
 800138e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001392:	4b60      	ldr	r3, [pc, #384]	@ (8001514 <HAL_I2C_MemRxCpltCallback+0x2e4>)
 8001394:	edd3 7a00 	vldr	s15, [r3]
 8001398:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800139c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80013a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80013a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ac:	4b55      	ldr	r3, [pc, #340]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 80013ae:	edc3 7a00 	vstr	s15, [r3]

	   float error = angle_y - setpoint;
 80013b2:	4b54      	ldr	r3, [pc, #336]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 80013b4:	ed93 7a00 	vldr	s14, [r3]
 80013b8:	4b57      	ldr	r3, [pc, #348]	@ (8001518 <HAL_I2C_MemRxCpltCallback+0x2e8>)
 80013ba:	edd3 7a00 	vldr	s15, [r3]
 80013be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013c2:	edc7 7a06 	vstr	s15, [r7, #24]
	   float P = Kp * error;
 80013c6:	4b55      	ldr	r3, [pc, #340]	@ (800151c <HAL_I2C_MemRxCpltCallback+0x2ec>)
 80013c8:	edd3 7a00 	vldr	s15, [r3]
 80013cc:	ed97 7a06 	vldr	s14, [r7, #24]
 80013d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013d4:	edc7 7a05 	vstr	s15, [r7, #20]
	   //integral += error * 0.01f;
	   integral += error * 0.005f;
 80013d8:	edd7 7a06 	vldr	s15, [r7, #24]
 80013dc:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 80013e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013e6:	edd3 7a00 	vldr	s15, [r3]
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	4b4c      	ldr	r3, [pc, #304]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013f0:	edc3 7a00 	vstr	s15, [r3]
	   if(integral > 1000) integral = 1000;
 80013f4:	4b4a      	ldr	r3, [pc, #296]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80013f6:	edd3 7a00 	vldr	s15, [r3]
 80013fa:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001524 <HAL_I2C_MemRxCpltCallback+0x2f4>
 80013fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001406:	dd03      	ble.n	8001410 <HAL_I2C_MemRxCpltCallback+0x1e0>
 8001408:	4b45      	ldr	r3, [pc, #276]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 800140a:	4a47      	ldr	r2, [pc, #284]	@ (8001528 <HAL_I2C_MemRxCpltCallback+0x2f8>)
 800140c:	601a      	str	r2, [r3, #0]
 800140e:	e00c      	b.n	800142a <HAL_I2C_MemRxCpltCallback+0x1fa>
	   else if(integral < -1000) integral = -1000;
 8001410:	4b43      	ldr	r3, [pc, #268]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 8001412:	edd3 7a00 	vldr	s15, [r3]
 8001416:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800152c <HAL_I2C_MemRxCpltCallback+0x2fc>
 800141a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800141e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001422:	d502      	bpl.n	800142a <HAL_I2C_MemRxCpltCallback+0x1fa>
 8001424:	4b3e      	ldr	r3, [pc, #248]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 8001426:	4a42      	ldr	r2, [pc, #264]	@ (8001530 <HAL_I2C_MemRxCpltCallback+0x300>)
 8001428:	601a      	str	r2, [r3, #0]
	  // float D = Kd * (error - last_error) / 0.01f;
	   float D = Kd * (error - last_error) / 0.005f;
 800142a:	4b42      	ldr	r3, [pc, #264]	@ (8001534 <HAL_I2C_MemRxCpltCallback+0x304>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ed97 7a06 	vldr	s14, [r7, #24]
 8001434:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001438:	4b3f      	ldr	r3, [pc, #252]	@ (8001538 <HAL_I2C_MemRxCpltCallback+0x308>)
 800143a:	edd3 7a00 	vldr	s15, [r3]
 800143e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001442:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8001510 <HAL_I2C_MemRxCpltCallback+0x2e0>
 8001446:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800144a:	edc7 7a04 	vstr	s15, [r7, #16]
	   last_error = error;
 800144e:	4a39      	ldr	r2, [pc, #228]	@ (8001534 <HAL_I2C_MemRxCpltCallback+0x304>)
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	6013      	str	r3, [r2, #0]
	   float output = P + (Ki * integral) + D;
 8001454:	4b39      	ldr	r3, [pc, #228]	@ (800153c <HAL_I2C_MemRxCpltCallback+0x30c>)
 8001456:	ed93 7a00 	vldr	s14, [r3]
 800145a:	4b31      	ldr	r3, [pc, #196]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001464:	edd7 7a05 	vldr	s15, [r7, #20]
 8001468:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146c:	ed97 7a04 	vldr	s14, [r7, #16]
 8001470:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001474:	edc7 7a03 	vstr	s15, [r7, #12]
	   if (angle_y > 45.0f || angle_y < -45.0f) {
 8001478:	4b22      	ldr	r3, [pc, #136]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001540 <HAL_I2C_MemRxCpltCallback+0x310>
 8001482:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800148a:	dc09      	bgt.n	80014a0 <HAL_I2C_MemRxCpltCallback+0x270>
 800148c:	4b1d      	ldr	r3, [pc, #116]	@ (8001504 <HAL_I2C_MemRxCpltCallback+0x2d4>)
 800148e:	edd3 7a00 	vldr	s15, [r3]
 8001492:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001544 <HAL_I2C_MemRxCpltCallback+0x314>
 8001496:	eef4 7ac7 	vcmpe.f32	s15, s14
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d508      	bpl.n	80014b2 <HAL_I2C_MemRxCpltCallback+0x282>
		   Robot_Drive(0, 0);
 80014a0:	2100      	movs	r1, #0
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff fd7e 	bl	8000fa4 <Robot_Drive>
		   integral = 0;
 80014a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001520 <HAL_I2C_MemRxCpltCallback+0x2f0>)
 80014aa:	f04f 0200 	mov.w	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
	   } else {
		   Robot_Drive((int16_t)output, (int16_t)output);
		   salida=output;
	   }
    }
}
 80014b0:	e014      	b.n	80014dc <HAL_I2C_MemRxCpltCallback+0x2ac>
		   Robot_Drive((int16_t)output, (int16_t)output);
 80014b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80014b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014ba:	ee17 3a90 	vmov	r3, s15
 80014be:	b21b      	sxth	r3, r3
 80014c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80014c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014c8:	ee17 2a90 	vmov	r2, s15
 80014cc:	b212      	sxth	r2, r2
 80014ce:	4611      	mov	r1, r2
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff fd67 	bl	8000fa4 <Robot_Drive>
		   salida=output;
 80014d6:	4a1c      	ldr	r2, [pc, #112]	@ (8001548 <HAL_I2C_MemRxCpltCallback+0x318>)
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	6013      	str	r3, [r2, #0]
}
 80014dc:	bf00      	nop
 80014de:	3730      	adds	r7, #48	@ 0x30
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40005400 	.word	0x40005400
 80014e8:	20000324 	.word	0x20000324
 80014ec:	20000344 	.word	0x20000344
 80014f0:	20000346 	.word	0x20000346
 80014f4:	20000348 	.word	0x20000348
 80014f8:	42830000 	.word	0x42830000
 80014fc:	20000338 	.word	0x20000338
 8001500:	2000033c 	.word	0x2000033c
 8001504:	20000320 	.word	0x20000320
 8001508:	20000334 	.word	0x20000334
 800150c:	42652ecc 	.word	0x42652ecc
 8001510:	3ba3d70a 	.word	0x3ba3d70a
 8001514:	20000010 	.word	0x20000010
 8001518:	2000031c 	.word	0x2000031c
 800151c:	20000004 	.word	0x20000004
 8001520:	20000314 	.word	0x20000314
 8001524:	447a0000 	.word	0x447a0000
 8001528:	447a0000 	.word	0x447a0000
 800152c:	c47a0000 	.word	0xc47a0000
 8001530:	c47a0000 	.word	0xc47a0000
 8001534:	20000318 	.word	0x20000318
 8001538:	2000000c 	.word	0x2000000c
 800153c:	20000008 	.word	0x20000008
 8001540:	42340000 	.word	0x42340000
 8001544:	c2340000 	.word	0xc2340000
 8001548:	20000340 	.word	0x20000340

0800154c <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	460b      	mov	r3, r1
 8001556:	807b      	strh	r3, [r7, #2]
    if (huart->Instance == USART1)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a08      	ldr	r2, [pc, #32]	@ (8001580 <HAL_UARTEx_RxEventCallback+0x34>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d10a      	bne.n	8001578 <HAL_UARTEx_RxEventCallback+0x2c>
    {
        CDC_Transmit_FS(rx_buffer_uart, Size);
 8001562:	887b      	ldrh	r3, [r7, #2]
 8001564:	4619      	mov	r1, r3
 8001566:	4807      	ldr	r0, [pc, #28]	@ (8001584 <HAL_UARTEx_RxEventCallback+0x38>)
 8001568:	f00b fba2 	bl	800ccb0 <CDC_Transmit_FS>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 800156c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001570:	4904      	ldr	r1, [pc, #16]	@ (8001584 <HAL_UARTEx_RxEventCallback+0x38>)
 8001572:	4805      	ldr	r0, [pc, #20]	@ (8001588 <HAL_UARTEx_RxEventCallback+0x3c>)
 8001574:	f006 fdb6 	bl	80080e4 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40011000 	.word	0x40011000
 8001584:	20000350 	.word	0x20000350
 8001588:	20000608 	.word	0x20000608

0800158c <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
    // Si hubo ruido o error de trama (comn al arrancar el ESP)
    if (huart->Instance == USART1)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a06      	ldr	r2, [pc, #24]	@ (80015b4 <HAL_UART_ErrorCallback+0x28>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d105      	bne.n	80015aa <HAL_UART_ErrorCallback+0x1e>
    {
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 800159e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80015a2:	4905      	ldr	r1, [pc, #20]	@ (80015b8 <HAL_UART_ErrorCallback+0x2c>)
 80015a4:	4805      	ldr	r0, [pc, #20]	@ (80015bc <HAL_UART_ErrorCallback+0x30>)
 80015a6:	f006 fd9d 	bl	80080e4 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 80015aa:	bf00      	nop
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40011000 	.word	0x40011000
 80015b8:	20000350 	.word	0x20000350
 80015bc:	20000608 	.word	0x20000608

080015c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c2:	b09b      	sub	sp, #108	@ 0x6c
 80015c4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015c6:	f001 f95b 	bl	8002880 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015ca:	f000 f961 	bl	8001890 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ce:	f000 fb7b 	bl	8001cc8 <MX_GPIO_Init>
  MX_DMA_Init();
 80015d2:	f000 fb3b 	bl	8001c4c <MX_DMA_Init>
  MX_TIM3_Init();
 80015d6:	f000 fa67 	bl	8001aa8 <MX_TIM3_Init>
  MX_I2C1_Init();
 80015da:	f000 f9c1 	bl	8001960 <MX_I2C1_Init>
  MX_TIM2_Init();
 80015de:	f000 f9ed 	bl	80019bc <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80015e2:	f00b fa1f 	bl	800ca24 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 80015e6:	f000 fab9 	bl	8001b5c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 80015ea:	f000 fb05 	bl	8001bf8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
    uint8_t mpu_wake = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    HAL_I2C_Mem_Write(&hi2c1, (0x68 << 1), 0x6B, 1, &mpu_wake, 1, 100);
 80015f4:	2364      	movs	r3, #100	@ 0x64
 80015f6:	9302      	str	r3, [sp, #8]
 80015f8:	2301      	movs	r3, #1
 80015fa:	9301      	str	r3, [sp, #4]
 80015fc:	f107 034f 	add.w	r3, r7, #79	@ 0x4f
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	2301      	movs	r3, #1
 8001604:	226b      	movs	r2, #107	@ 0x6b
 8001606:	21d0      	movs	r1, #208	@ 0xd0
 8001608:	488e      	ldr	r0, [pc, #568]	@ (8001844 <main+0x284>)
 800160a:	f002 fae9 	bl	8003be0 <HAL_I2C_Mem_Write>
    if (SSD1306_Init() != 1) { // OJO: Verific si tu librera devuelve 1 o 0 en xito
 800160e:	f000 fbed 	bl	8001dec <SSD1306_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b01      	cmp	r3, #1
 8001616:	d001      	beq.n	800161c <main+0x5c>
        Error_Handler();
 8001618:	f000 fbe2 	bl	8001de0 <Error_Handler>
    }
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 800161c:	2000      	movs	r0, #0
 800161e:	f000 fcd7 	bl	8001fd0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001622:	f000 fca7 	bl	8001f74 <SSD1306_UpdateScreen>
    HAL_TIM_Base_Start_IT(&htim4);
 8001626:	4888      	ldr	r0, [pc, #544]	@ (8001848 <main+0x288>)
 8001628:	f005 fd38 	bl	800709c <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800162c:	2100      	movs	r1, #0
 800162e:	4887      	ldr	r0, [pc, #540]	@ (800184c <main+0x28c>)
 8001630:	f005 fde6 	bl	8007200 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001634:	2104      	movs	r1, #4
 8001636:	4886      	ldr	r0, [pc, #536]	@ (8001850 <main+0x290>)
 8001638:	f005 fde2 	bl	8007200 <HAL_TIM_PWM_Start>
    HAL_Delay(2000);
 800163c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001640:	f001 f990 	bl	8002964 <HAL_Delay>
    MPU6050_Calibrate();
 8001644:	f7ff fd64 	bl	8001110 <MPU6050_Calibrate>
    HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_buffer_uart, 256);
 8001648:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800164c:	4981      	ldr	r1, [pc, #516]	@ (8001854 <main+0x294>)
 800164e:	4882      	ldr	r0, [pc, #520]	@ (8001858 <main+0x298>)
 8001650:	f006 fd48 	bl	80080e4 <HAL_UARTEx_ReceiveToIdle_DMA>
    // Setea el pin en ALTO (3.3V)
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	2104      	movs	r1, #4
 8001658:	4880      	ldr	r0, [pc, #512]	@ (800185c <main+0x29c>)
 800165a:	f002 f84b 	bl	80036f4 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (HAL_GetTick() - lastTime0 > 50) {
 800165e:	f001 f975 	bl	800294c <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	4b7e      	ldr	r3, [pc, #504]	@ (8001860 <main+0x2a0>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b32      	cmp	r3, #50	@ 0x32
 800166c:	d907      	bls.n	800167e <main+0xbe>
		// Este if solo puede utilizarse para actualizar datos para mostrar por pantalla y
		// no para calcular nada por que no es confiable
	   lastTime0 = HAL_GetTick();
 800166e:	f001 f96d 	bl	800294c <HAL_GetTick>
 8001672:	4603      	mov	r3, r0
 8001674:	4a7a      	ldr	r2, [pc, #488]	@ (8001860 <main+0x2a0>)
 8001676:	6013      	str	r3, [r2, #0]
	   flagSendUNER=1;
 8001678:	4b7a      	ldr	r3, [pc, #488]	@ (8001864 <main+0x2a4>)
 800167a:	2201      	movs	r2, #1
 800167c:	701a      	strb	r2, [r3, #0]
	   //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
	   //uint8_t msg_buffer[12] = "HOLA MUNDO!!";
	   //HAL_UART_Transmit_DMA(&huart1, (uint8_t*)&msg_buffer, sizeof(msg_buffer));
	   }

	if(flagDisplay){
 800167e:	4b7a      	ldr	r3, [pc, #488]	@ (8001868 <main+0x2a8>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b00      	cmp	r3, #0
 8001686:	d002      	beq.n	800168e <main+0xce>
		flagDisplay=0;
 8001688:	4b77      	ldr	r3, [pc, #476]	@ (8001868 <main+0x2a8>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
//		SSD1306_GotoXY(2, 15); // [cite: 36]
//		sprintf(msg, "OUT:%.2f", salida);
//		SSD1306_Puts(msg, &Font_7x10, SSD1306_COLOR_WHITE); // [cite: 40]
//		SSD1306_UpdateScreen(); // Fundamental para que se vea el cambio [cite: 26]
	}
	if (flagSendUNER) {
 800168e:	4b75      	ldr	r3, [pc, #468]	@ (8001864 <main+0x2a4>)
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0e3      	beq.n	800165e <main+0x9e>
			flagSendUNER=0;
 8001696:	4b73      	ldr	r3, [pc, #460]	@ (8001864 <main+0x2a4>)
 8001698:	2200      	movs	r2, #0
 800169a:	701a      	strb	r2, [r3, #0]
	        // Actualizamos los datos de la unin con los valores calculados
	        telemetria.data.acc_x = accelx;
 800169c:	4b73      	ldr	r3, [pc, #460]	@ (800186c <main+0x2ac>)
 800169e:	881b      	ldrh	r3, [r3, #0]
 80016a0:	b29b      	uxth	r3, r3
 80016a2:	b21a      	sxth	r2, r3
 80016a4:	4b72      	ldr	r3, [pc, #456]	@ (8001870 <main+0x2b0>)
 80016a6:	801a      	strh	r2, [r3, #0]
	        telemetria.data.acc_y = accely;
 80016a8:	4b72      	ldr	r3, [pc, #456]	@ (8001874 <main+0x2b4>)
 80016aa:	881b      	ldrh	r3, [r3, #0]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	b21a      	sxth	r2, r3
 80016b0:	4b6f      	ldr	r3, [pc, #444]	@ (8001870 <main+0x2b0>)
 80016b2:	805a      	strh	r2, [r3, #2]
	        telemetria.data.acc_z = accelz;
 80016b4:	4b70      	ldr	r3, [pc, #448]	@ (8001878 <main+0x2b8>)
 80016b6:	881b      	ldrh	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	b21a      	sxth	r2, r3
 80016bc:	4b6c      	ldr	r3, [pc, #432]	@ (8001870 <main+0x2b0>)
 80016be:	809a      	strh	r2, [r3, #4]
	        telemetria.data.gyro_pitch = (int16_t)giro;
 80016c0:	4b6e      	ldr	r3, [pc, #440]	@ (800187c <main+0x2bc>)
 80016c2:	edd3 7a00 	vldr	s15, [r3]
 80016c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016ca:	ee17 3a90 	vmov	r3, s15
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	4b67      	ldr	r3, [pc, #412]	@ (8001870 <main+0x2b0>)
 80016d2:	80da      	strh	r2, [r3, #6]
	        telemetria.data.gyro_yaw = (int16_t)giro_z;
 80016d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001880 <main+0x2c0>)
 80016d6:	edd3 7a00 	vldr	s15, [r3]
 80016da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016de:	ee17 3a90 	vmov	r3, s15
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	4b62      	ldr	r3, [pc, #392]	@ (8001870 <main+0x2b0>)
 80016e6:	811a      	strh	r2, [r3, #8]
	        telemetria.data.pitch_angle = angle_y;
 80016e8:	4b66      	ldr	r3, [pc, #408]	@ (8001884 <main+0x2c4>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b60      	ldr	r3, [pc, #384]	@ (8001870 <main+0x2b0>)
 80016ee:	f8c3 200a 	str.w	r2, [r3, #10]
	        telemetria.data.pos_x = 3;
 80016f2:	4b5f      	ldr	r3, [pc, #380]	@ (8001870 <main+0x2b0>)
 80016f4:	4a64      	ldr	r2, [pc, #400]	@ (8001888 <main+0x2c8>)
 80016f6:	f8c3 200e 	str.w	r2, [r3, #14]
	        telemetria.data.pos_y = 2;
 80016fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001870 <main+0x2b0>)
 80016fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001700:	f8c3 2012 	str.w	r2, [r3, #18]
	        telemetria.data.velocidad = 1;
 8001704:	4b5a      	ldr	r3, [pc, #360]	@ (8001870 <main+0x2b0>)
 8001706:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800170a:	f8c3 2016 	str.w	r2, [r3, #22]
	        telemetria.data.modo = 0;
 800170e:	4b58      	ldr	r3, [pc, #352]	@ (8001870 <main+0x2b0>)
 8001710:	2200      	movs	r2, #0
 8001712:	769a      	strb	r2, [r3, #26]
	        telemetria.data.IR[0] = 100;
 8001714:	4b56      	ldr	r3, [pc, #344]	@ (8001870 <main+0x2b0>)
 8001716:	2200      	movs	r2, #0
 8001718:	f042 0264 	orr.w	r2, r2, #100	@ 0x64
 800171c:	76da      	strb	r2, [r3, #27]
 800171e:	2200      	movs	r2, #0
 8001720:	771a      	strb	r2, [r3, #28]
	        telemetria.data.IR[1] = 200;
 8001722:	4b53      	ldr	r3, [pc, #332]	@ (8001870 <main+0x2b0>)
 8001724:	2200      	movs	r2, #0
 8001726:	f062 0237 	orn	r2, r2, #55	@ 0x37
 800172a:	775a      	strb	r2, [r3, #29]
 800172c:	2200      	movs	r2, #0
 800172e:	779a      	strb	r2, [r3, #30]
	        telemetria.data.IR[2] = 300;
 8001730:	4b4f      	ldr	r3, [pc, #316]	@ (8001870 <main+0x2b0>)
 8001732:	2200      	movs	r2, #0
 8001734:	f042 022c 	orr.w	r2, r2, #44	@ 0x2c
 8001738:	77da      	strb	r2, [r3, #31]
 800173a:	2200      	movs	r2, #0
 800173c:	f042 0201 	orr.w	r2, r2, #1
 8001740:	f883 2020 	strb.w	r2, [r3, #32]
	        telemetria.data.IR[3] = 400;
 8001744:	4b4a      	ldr	r3, [pc, #296]	@ (8001870 <main+0x2b0>)
 8001746:	2200      	movs	r2, #0
 8001748:	f062 026f 	orn	r2, r2, #111	@ 0x6f
 800174c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
 8001750:	2200      	movs	r2, #0
 8001752:	f042 0201 	orr.w	r2, r2, #1
 8001756:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	        telemetria.data.IR[4] = 500;
 800175a:	4b45      	ldr	r3, [pc, #276]	@ (8001870 <main+0x2b0>)
 800175c:	2200      	movs	r2, #0
 800175e:	f062 020b 	orn	r2, r2, #11
 8001762:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
 8001766:	2200      	movs	r2, #0
 8001768:	f042 0201 	orr.w	r2, r2, #1
 800176c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	        telemetria.data.IR[5] = 600;
 8001770:	4b3f      	ldr	r3, [pc, #252]	@ (8001870 <main+0x2b0>)
 8001772:	2200      	movs	r2, #0
 8001774:	f042 0258 	orr.w	r2, r2, #88	@ 0x58
 8001778:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
 800177c:	2200      	movs	r2, #0
 800177e:	f042 0202 	orr.w	r2, r2, #2
 8001782:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	        telemetria.data.IR[6] = 700;
 8001786:	4b3a      	ldr	r3, [pc, #232]	@ (8001870 <main+0x2b0>)
 8001788:	2200      	movs	r2, #0
 800178a:	f062 0243 	orn	r2, r2, #67	@ 0x43
 800178e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
 8001792:	2200      	movs	r2, #0
 8001794:	f042 0202 	orr.w	r2, r2, #2
 8001798:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	        telemetria.data.IR[7] = 800;
 800179c:	4b34      	ldr	r3, [pc, #208]	@ (8001870 <main+0x2b0>)
 800179e:	2200      	movs	r2, #0
 80017a0:	f042 0220 	orr.w	r2, r2, #32
 80017a4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
 80017a8:	2200      	movs	r2, #0
 80017aa:	f042 0203 	orr.w	r2, r2, #3
 80017ae:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	        telemetria.data.infoAdicional=0;
 80017b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001870 <main+0x2b0>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	        uint8_t frame[52]; 							// 4(UNER) + 1(LEN) + 1(TOKEN) + 1(CMD) + 27(PAYLOAD) + 1(CHK)
	        memcpy(&frame[0], "UNER", 4);    			// Header
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2204      	movs	r2, #4
 80017be:	4933      	ldr	r1, [pc, #204]	@ (800188c <main+0x2cc>)
 80017c0:	4618      	mov	r0, r3
 80017c2:	f00c ff08 	bl	800e5d6 <memcpy>
	        frame[4] = 46;                  			// Length (CMD + Payload + CHK)
 80017c6:	232e      	movs	r3, #46	@ 0x2e
 80017c8:	723b      	strb	r3, [r7, #8]
	        frame[5] = 0xFD;                			// TOKEN (ejemplo de constante de fin cabecera)
 80017ca:	23fd      	movs	r3, #253	@ 0xfd
 80017cc:	727b      	strb	r3, [r7, #9]
	        frame[6] = 0x01;                			// CMD: 0x01 = Telemetra
 80017ce:	2301      	movs	r3, #1
 80017d0:	72bb      	strb	r3, [r7, #10]
	        memcpy(&frame[7], telemetria.buffer, 44); 	// Payload
 80017d2:	4b27      	ldr	r3, [pc, #156]	@ (8001870 <main+0x2b0>)
 80017d4:	461c      	mov	r4, r3
 80017d6:	f107 0c0b 	add.w	ip, r7, #11
 80017da:	f104 0e20 	add.w	lr, r4, #32
 80017de:	4665      	mov	r5, ip
 80017e0:	4626      	mov	r6, r4
 80017e2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80017e4:	6028      	str	r0, [r5, #0]
 80017e6:	6069      	str	r1, [r5, #4]
 80017e8:	60aa      	str	r2, [r5, #8]
 80017ea:	60eb      	str	r3, [r5, #12]
 80017ec:	3410      	adds	r4, #16
 80017ee:	f10c 0c10 	add.w	ip, ip, #16
 80017f2:	4574      	cmp	r4, lr
 80017f4:	d1f3      	bne.n	80017de <main+0x21e>
 80017f6:	4665      	mov	r5, ip
 80017f8:	4623      	mov	r3, r4
 80017fa:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017fc:	6028      	str	r0, [r5, #0]
 80017fe:	6069      	str	r1, [r5, #4]
 8001800:	60aa      	str	r2, [r5, #8]
	        // 3. Clculo del Checksum XOR
	        uint8_t checksum = 0;
 8001802:	2300      	movs	r3, #0
 8001804:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	        for (int i = 0; i < 51; i++) { // calculamos el checksu,
 8001808:	2300      	movs	r3, #0
 800180a:	653b      	str	r3, [r7, #80]	@ 0x50
 800180c:	e00b      	b.n	8001826 <main+0x266>
	            checksum ^= frame[i];
 800180e:	1d3a      	adds	r2, r7, #4
 8001810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001812:	4413      	add	r3, r2
 8001814:	781a      	ldrb	r2, [r3, #0]
 8001816:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800181a:	4053      	eors	r3, r2
 800181c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	        for (int i = 0; i < 51; i++) { // calculamos el checksu,
 8001820:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001822:	3301      	adds	r3, #1
 8001824:	653b      	str	r3, [r7, #80]	@ 0x50
 8001826:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001828:	2b32      	cmp	r3, #50	@ 0x32
 800182a:	ddf0      	ble.n	800180e <main+0x24e>
	        }
	        frame[51] = checksum;           // agregamos Checksum
 800182c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8001830:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        HAL_UART_Transmit_DMA(&huart1, frame, 52);// enviamos los datos al ESP01 via UART con DMA
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	2234      	movs	r2, #52	@ 0x34
 8001838:	4619      	mov	r1, r3
 800183a:	4807      	ldr	r0, [pc, #28]	@ (8001858 <main+0x298>)
 800183c:	f006 fbd6 	bl	8007fec <HAL_UART_Transmit_DMA>
	if (HAL_GetTick() - lastTime0 > 50) {
 8001840:	e70d      	b.n	800165e <main+0x9e>
 8001842:	bf00      	nop
 8001844:	2000047c 	.word	0x2000047c
 8001848:	200005c0 	.word	0x200005c0
 800184c:	20000578 	.word	0x20000578
 8001850:	20000530 	.word	0x20000530
 8001854:	20000350 	.word	0x20000350
 8001858:	20000608 	.word	0x20000608
 800185c:	40020400 	.word	0x40020400
 8001860:	2000034c 	.word	0x2000034c
 8001864:	200002f5 	.word	0x200002f5
 8001868:	200002f4 	.word	0x200002f4
 800186c:	20000344 	.word	0x20000344
 8001870:	20000450 	.word	0x20000450
 8001874:	20000346 	.word	0x20000346
 8001878:	20000348 	.word	0x20000348
 800187c:	20000338 	.word	0x20000338
 8001880:	2000033c 	.word	0x2000033c
 8001884:	20000320 	.word	0x20000320
 8001888:	40400000 	.word	0x40400000
 800188c:	08010588 	.word	0x08010588

08001890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b094      	sub	sp, #80	@ 0x50
 8001894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	2230      	movs	r2, #48	@ 0x30
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f00c fe0b 	bl	800e4ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b4:	2300      	movs	r3, #0
 80018b6:	60bb      	str	r3, [r7, #8]
 80018b8:	4b27      	ldr	r3, [pc, #156]	@ (8001958 <SystemClock_Config+0xc8>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018bc:	4a26      	ldr	r2, [pc, #152]	@ (8001958 <SystemClock_Config+0xc8>)
 80018be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018c4:	4b24      	ldr	r3, [pc, #144]	@ (8001958 <SystemClock_Config+0xc8>)
 80018c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018cc:	60bb      	str	r3, [r7, #8]
 80018ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d0:	2300      	movs	r3, #0
 80018d2:	607b      	str	r3, [r7, #4]
 80018d4:	4b21      	ldr	r3, [pc, #132]	@ (800195c <SystemClock_Config+0xcc>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a20      	ldr	r2, [pc, #128]	@ (800195c <SystemClock_Config+0xcc>)
 80018da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018de:	6013      	str	r3, [r2, #0]
 80018e0:	4b1e      	ldr	r3, [pc, #120]	@ (800195c <SystemClock_Config+0xcc>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018e8:	607b      	str	r3, [r7, #4]
 80018ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018f6:	2302      	movs	r3, #2
 80018f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001900:	2319      	movs	r3, #25
 8001902:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001904:	2390      	movs	r3, #144	@ 0x90
 8001906:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001908:	2302      	movs	r3, #2
 800190a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800190c:	2303      	movs	r3, #3
 800190e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001910:	f107 0320 	add.w	r3, r7, #32
 8001914:	4618      	mov	r0, r3
 8001916:	f004 ff19 	bl	800674c <HAL_RCC_OscConfig>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001920:	f000 fa5e 	bl	8001de0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001924:	230f      	movs	r3, #15
 8001926:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001928:	2302      	movs	r3, #2
 800192a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800192c:	2300      	movs	r3, #0
 800192e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001934:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800193a:	f107 030c 	add.w	r3, r7, #12
 800193e:	2102      	movs	r1, #2
 8001940:	4618      	mov	r0, r3
 8001942:	f005 f97b 	bl	8006c3c <HAL_RCC_ClockConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800194c:	f000 fa48 	bl	8001de0 <Error_Handler>
  }
}
 8001950:	bf00      	nop
 8001952:	3750      	adds	r7, #80	@ 0x50
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40023800 	.word	0x40023800
 800195c:	40007000 	.word	0x40007000

08001960 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001964:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001966:	4a13      	ldr	r2, [pc, #76]	@ (80019b4 <MX_I2C1_Init+0x54>)
 8001968:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800196a:	4b11      	ldr	r3, [pc, #68]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800196c:	4a12      	ldr	r2, [pc, #72]	@ (80019b8 <MX_I2C1_Init+0x58>)
 800196e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001970:	4b0f      	ldr	r3, [pc, #60]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001972:	2200      	movs	r2, #0
 8001974:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001976:	4b0e      	ldr	r3, [pc, #56]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001978:	2200      	movs	r2, #0
 800197a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800197c:	4b0c      	ldr	r3, [pc, #48]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800197e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001982:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001984:	4b0a      	ldr	r3, [pc, #40]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800198a:	4b09      	ldr	r3, [pc, #36]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800198c:	2200      	movs	r2, #0
 800198e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001996:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <MX_I2C1_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800199c:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <MX_I2C1_Init+0x50>)
 800199e:	f001 fedd 	bl	800375c <HAL_I2C_Init>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019a8:	f000 fa1a 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	2000047c 	.word	0x2000047c
 80019b4:	40005400 	.word	0x40005400
 80019b8:	00061a80 	.word	0x00061a80

080019bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08e      	sub	sp, #56	@ 0x38
 80019c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019c6:	2200      	movs	r2, #0
 80019c8:	601a      	str	r2, [r3, #0]
 80019ca:	605a      	str	r2, [r3, #4]
 80019cc:	609a      	str	r2, [r3, #8]
 80019ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d0:	f107 0320 	add.w	r3, r7, #32
 80019d4:	2200      	movs	r2, #0
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019da:	1d3b      	adds	r3, r7, #4
 80019dc:	2200      	movs	r2, #0
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	605a      	str	r2, [r3, #4]
 80019e2:	609a      	str	r2, [r3, #8]
 80019e4:	60da      	str	r2, [r3, #12]
 80019e6:	611a      	str	r2, [r3, #16]
 80019e8:	615a      	str	r2, [r3, #20]
 80019ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019ec:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 80019ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019f4:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019fa:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3599;
 8001a00:	4b28      	ldr	r3, [pc, #160]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a02:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001a06:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a08:	4b26      	ldr	r3, [pc, #152]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0e:	4b25      	ldr	r3, [pc, #148]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a14:	4823      	ldr	r0, [pc, #140]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a16:	f005 faf1 	bl	8006ffc <HAL_TIM_Base_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001a20:	f000 f9de 	bl	8001de0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a2a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481c      	ldr	r0, [pc, #112]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a32:	f005 fe47 	bl	80076c4 <HAL_TIM_ConfigClockSource>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001a3c:	f000 f9d0 	bl	8001de0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001a40:	4818      	ldr	r0, [pc, #96]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a42:	f005 fb8d 	bl	8007160 <HAL_TIM_PWM_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001a4c:	f000 f9c8 	bl	8001de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a50:	2300      	movs	r3, #0
 8001a52:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a54:	2300      	movs	r3, #0
 8001a56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a58:	f107 0320 	add.w	r3, r7, #32
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4811      	ldr	r0, [pc, #68]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a60:	f006 f9f2 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d001      	beq.n	8001a6e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001a6a:	f000 f9b9 	bl	8001de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a6e:	2360      	movs	r3, #96	@ 0x60
 8001a70:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a76:	2300      	movs	r3, #0
 8001a78:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2204      	movs	r2, #4
 8001a82:	4619      	mov	r1, r3
 8001a84:	4807      	ldr	r0, [pc, #28]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a86:	f005 fd5b 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001a90:	f000 f9a6 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a94:	4803      	ldr	r0, [pc, #12]	@ (8001aa4 <MX_TIM2_Init+0xe8>)
 8001a96:	f000 fc5d 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001a9a:	bf00      	nop
 8001a9c:	3738      	adds	r7, #56	@ 0x38
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000530 	.word	0x20000530

08001aa8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	@ 0x28
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aae:	f107 0320 	add.w	r3, r7, #32
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
 8001ac6:	615a      	str	r2, [r3, #20]
 8001ac8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001aca:	4b22      	ldr	r3, [pc, #136]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001acc:	4a22      	ldr	r2, [pc, #136]	@ (8001b58 <MX_TIM3_Init+0xb0>)
 8001ace:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ad0:	4b20      	ldr	r3, [pc, #128]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3599;
 8001adc:	4b1d      	ldr	r3, [pc, #116]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001ade:	f640 620f 	movw	r2, #3599	@ 0xe0f
 8001ae2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ae4:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aea:	4b1a      	ldr	r3, [pc, #104]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001af0:	4818      	ldr	r0, [pc, #96]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001af2:	f005 fb35 	bl	8007160 <HAL_TIM_PWM_Init>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001afc:	f000 f970 	bl	8001de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b00:	2300      	movs	r3, #0
 8001b02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b04:	2300      	movs	r3, #0
 8001b06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b08:	f107 0320 	add.w	r3, r7, #32
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	4811      	ldr	r0, [pc, #68]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001b10:	f006 f99a 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b1a:	f000 f961 	bl	8001de0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b1e:	2360      	movs	r3, #96	@ 0x60
 8001b20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b22:	2300      	movs	r3, #0
 8001b24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b2e:	1d3b      	adds	r3, r7, #4
 8001b30:	2200      	movs	r2, #0
 8001b32:	4619      	mov	r1, r3
 8001b34:	4807      	ldr	r0, [pc, #28]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001b36:	f005 fd03 	bl	8007540 <HAL_TIM_PWM_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b40:	f000 f94e 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b44:	4803      	ldr	r0, [pc, #12]	@ (8001b54 <MX_TIM3_Init+0xac>)
 8001b46:	f000 fc05 	bl	8002354 <HAL_TIM_MspPostInit>

}
 8001b4a:	bf00      	nop
 8001b4c:	3728      	adds	r7, #40	@ 0x28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20000578 	.word	0x20000578
 8001b58:	40000400 	.word	0x40000400

08001b5c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b086      	sub	sp, #24
 8001b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b62:	f107 0308 	add.w	r3, r7, #8
 8001b66:	2200      	movs	r2, #0
 8001b68:	601a      	str	r2, [r3, #0]
 8001b6a:	605a      	str	r2, [r3, #4]
 8001b6c:	609a      	str	r2, [r3, #8]
 8001b6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b70:	463b      	mov	r3, r7
 8001b72:	2200      	movs	r2, #0
 8001b74:	601a      	str	r2, [r3, #0]
 8001b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b78:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8001bf4 <MX_TIM4_Init+0x98>)
 8001b7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8001b7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b80:	2247      	movs	r2, #71	@ 0x47
 8001b82:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b84:	4b1a      	ldr	r3, [pc, #104]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001b8a:	4b19      	ldr	r3, [pc, #100]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b90:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b92:	4b17      	ldr	r3, [pc, #92]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b98:	4b15      	ldr	r3, [pc, #84]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b9e:	4814      	ldr	r0, [pc, #80]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001ba0:	f005 fa2c 	bl	8006ffc <HAL_TIM_Base_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001baa:	f000 f919 	bl	8001de0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bb2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001bb4:	f107 0308 	add.w	r3, r7, #8
 8001bb8:	4619      	mov	r1, r3
 8001bba:	480d      	ldr	r0, [pc, #52]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001bbc:	f005 fd82 	bl	80076c4 <HAL_TIM_ConfigClockSource>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001bc6:	f000 f90b 	bl	8001de0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4806      	ldr	r0, [pc, #24]	@ (8001bf0 <MX_TIM4_Init+0x94>)
 8001bd8:	f006 f936 	bl	8007e48 <HAL_TIMEx_MasterConfigSynchronization>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001be2:	f000 f8fd 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	3718      	adds	r7, #24
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	200005c0 	.word	0x200005c0
 8001bf4:	40000800 	.word	0x40000800

08001bf8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <MX_USART1_UART_Init+0x50>)
 8001c00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c02:	4b10      	ldr	r3, [pc, #64]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c1e:	220c      	movs	r2, #12
 8001c20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c30:	f006 f98c 	bl	8007f4c <HAL_UART_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c3a:	f000 f8d1 	bl	8001de0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000608 	.word	0x20000608
 8001c48:	40011000 	.word	0x40011000

08001c4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
 8001c56:	4b1b      	ldr	r3, [pc, #108]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c6a:	607b      	str	r3, [r7, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	603b      	str	r3, [r7, #0]
 8001c72:	4b14      	ldr	r3, [pc, #80]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c76:	4a13      	ldr	r2, [pc, #76]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c78:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c7e:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <MX_DMA_Init+0x78>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c86:	603b      	str	r3, [r7, #0]
 8001c88:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	2101      	movs	r1, #1
 8001c8e:	200b      	movs	r0, #11
 8001c90:	f000 ff67 	bl	8002b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001c94:	200b      	movs	r0, #11
 8001c96:	f000 ff80 	bl	8002b9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	2100      	movs	r1, #0
 8001c9e:	203a      	movs	r0, #58	@ 0x3a
 8001ca0:	f000 ff5f 	bl	8002b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001ca4:	203a      	movs	r0, #58	@ 0x3a
 8001ca6:	f000 ff78 	bl	8002b9a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	2100      	movs	r1, #0
 8001cae:	2046      	movs	r0, #70	@ 0x46
 8001cb0:	f000 ff57 	bl	8002b62 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8001cb4:	2046      	movs	r0, #70	@ 0x46
 8001cb6:	f000 ff70 	bl	8002b9a <HAL_NVIC_EnableIRQ>

}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800

08001cc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08a      	sub	sp, #40	@ 0x28
 8001ccc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
 8001cdc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cde:	2300      	movs	r3, #0
 8001ce0:	613b      	str	r3, [r7, #16]
 8001ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce6:	4a3a      	ldr	r2, [pc, #232]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001ce8:	f043 0304 	orr.w	r3, r3, #4
 8001cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cee:	4b38      	ldr	r3, [pc, #224]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	4b34      	ldr	r3, [pc, #208]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a33      	ldr	r2, [pc, #204]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b31      	ldr	r3, [pc, #196]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	4a25      	ldr	r2, [pc, #148]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d3c:	f043 0301 	orr.w	r3, r3, #1
 8001d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d42:	4b23      	ldr	r3, [pc, #140]	@ (8001dd0 <MX_GPIO_Init+0x108>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d54:	481f      	ldr	r0, [pc, #124]	@ (8001dd4 <MX_GPIO_Init+0x10c>)
 8001d56:	f001 fccd 	bl	80036f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|MOTB_IN1_Pin, GPIO_PIN_RESET);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	2124      	movs	r1, #36	@ 0x24
 8001d5e:	481e      	ldr	r0, [pc, #120]	@ (8001dd8 <MX_GPIO_Init+0x110>)
 8001d60:	f001 fcc8 	bl	80036f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10|MOTB_IN2_Pin, GPIO_PIN_RESET);
 8001d64:	2200      	movs	r2, #0
 8001d66:	f44f 4106 	mov.w	r1, #34304	@ 0x8600
 8001d6a:	481c      	ldr	r0, [pc, #112]	@ (8001ddc <MX_GPIO_Init+0x114>)
 8001d6c:	f001 fcc2 	bl	80036f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d70:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d76:	2301      	movs	r3, #1
 8001d78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d82:	f107 0314 	add.w	r3, r7, #20
 8001d86:	4619      	mov	r1, r3
 8001d88:	4812      	ldr	r0, [pc, #72]	@ (8001dd4 <MX_GPIO_Init+0x10c>)
 8001d8a:	f001 fb2f 	bl	80033ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 MOTB_IN1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|MOTB_IN1_Pin;
 8001d8e:	2324      	movs	r3, #36	@ 0x24
 8001d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d92:	2301      	movs	r3, #1
 8001d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d96:	2300      	movs	r3, #0
 8001d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	4619      	mov	r1, r3
 8001da4:	480c      	ldr	r0, [pc, #48]	@ (8001dd8 <MX_GPIO_Init+0x110>)
 8001da6:	f001 fb21 	bl	80033ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 MOTB_IN2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|MOTB_IN2_Pin;
 8001daa:	f44f 4306 	mov.w	r3, #34304	@ 0x8600
 8001dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db0:	2301      	movs	r3, #1
 8001db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db4:	2300      	movs	r3, #0
 8001db6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbc:	f107 0314 	add.w	r3, r7, #20
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4806      	ldr	r0, [pc, #24]	@ (8001ddc <MX_GPIO_Init+0x114>)
 8001dc4:	f001 fb12 	bl	80033ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001dc8:	bf00      	nop
 8001dca:	3728      	adds	r7, #40	@ 0x28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40023800 	.word	0x40023800
 8001dd4:	40020800 	.word	0x40020800
 8001dd8:	40020400 	.word	0x40020400
 8001ddc:	40020000 	.word	0x40020000

08001de0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de4:	b672      	cpsid	i
}
 8001de6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <Error_Handler+0x8>

08001dec <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001df2:	f000 f905 	bl	8002000 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001df6:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	2178      	movs	r1, #120	@ 0x78
 8001dfe:	485b      	ldr	r0, [pc, #364]	@ (8001f6c <SSD1306_Init+0x180>)
 8001e00:	f002 fbaa 	bl	8004558 <HAL_I2C_IsDeviceReady>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	e0a9      	b.n	8001f62 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8001e0e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001e12:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e14:	e002      	b.n	8001e1c <SSD1306_Init+0x30>
		p--;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1f9      	bne.n	8001e16 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001e22:	22ae      	movs	r2, #174	@ 0xae
 8001e24:	2100      	movs	r1, #0
 8001e26:	2078      	movs	r0, #120	@ 0x78
 8001e28:	f000 f966 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8001e2c:	2220      	movs	r2, #32
 8001e2e:	2100      	movs	r1, #0
 8001e30:	2078      	movs	r0, #120	@ 0x78
 8001e32:	f000 f961 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001e36:	2210      	movs	r2, #16
 8001e38:	2100      	movs	r1, #0
 8001e3a:	2078      	movs	r0, #120	@ 0x78
 8001e3c:	f000 f95c 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001e40:	22b0      	movs	r2, #176	@ 0xb0
 8001e42:	2100      	movs	r1, #0
 8001e44:	2078      	movs	r0, #120	@ 0x78
 8001e46:	f000 f957 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8001e4a:	22c8      	movs	r2, #200	@ 0xc8
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	2078      	movs	r0, #120	@ 0x78
 8001e50:	f000 f952 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001e54:	2200      	movs	r2, #0
 8001e56:	2100      	movs	r1, #0
 8001e58:	2078      	movs	r0, #120	@ 0x78
 8001e5a:	f000 f94d 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001e5e:	2210      	movs	r2, #16
 8001e60:	2100      	movs	r1, #0
 8001e62:	2078      	movs	r0, #120	@ 0x78
 8001e64:	f000 f948 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001e68:	2240      	movs	r2, #64	@ 0x40
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	2078      	movs	r0, #120	@ 0x78
 8001e6e:	f000 f943 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001e72:	2281      	movs	r2, #129	@ 0x81
 8001e74:	2100      	movs	r1, #0
 8001e76:	2078      	movs	r0, #120	@ 0x78
 8001e78:	f000 f93e 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001e7c:	22ff      	movs	r2, #255	@ 0xff
 8001e7e:	2100      	movs	r1, #0
 8001e80:	2078      	movs	r0, #120	@ 0x78
 8001e82:	f000 f939 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8001e86:	22a1      	movs	r2, #161	@ 0xa1
 8001e88:	2100      	movs	r1, #0
 8001e8a:	2078      	movs	r0, #120	@ 0x78
 8001e8c:	f000 f934 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001e90:	22a6      	movs	r2, #166	@ 0xa6
 8001e92:	2100      	movs	r1, #0
 8001e94:	2078      	movs	r0, #120	@ 0x78
 8001e96:	f000 f92f 	bl	80020f8 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001e9a:	22a8      	movs	r2, #168	@ 0xa8
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	2078      	movs	r0, #120	@ 0x78
 8001ea0:	f000 f92a 	bl	80020f8 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8001ea4:	223f      	movs	r2, #63	@ 0x3f
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	2078      	movs	r0, #120	@ 0x78
 8001eaa:	f000 f925 	bl	80020f8 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001eae:	22a4      	movs	r2, #164	@ 0xa4
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	2078      	movs	r0, #120	@ 0x78
 8001eb4:	f000 f920 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001eb8:	22d3      	movs	r2, #211	@ 0xd3
 8001eba:	2100      	movs	r1, #0
 8001ebc:	2078      	movs	r0, #120	@ 0x78
 8001ebe:	f000 f91b 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	2078      	movs	r0, #120	@ 0x78
 8001ec8:	f000 f916 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001ecc:	22d5      	movs	r2, #213	@ 0xd5
 8001ece:	2100      	movs	r1, #0
 8001ed0:	2078      	movs	r0, #120	@ 0x78
 8001ed2:	f000 f911 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001ed6:	22f0      	movs	r2, #240	@ 0xf0
 8001ed8:	2100      	movs	r1, #0
 8001eda:	2078      	movs	r0, #120	@ 0x78
 8001edc:	f000 f90c 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001ee0:	22d9      	movs	r2, #217	@ 0xd9
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	2078      	movs	r0, #120	@ 0x78
 8001ee6:	f000 f907 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001eea:	2222      	movs	r2, #34	@ 0x22
 8001eec:	2100      	movs	r1, #0
 8001eee:	2078      	movs	r0, #120	@ 0x78
 8001ef0:	f000 f902 	bl	80020f8 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001ef4:	22da      	movs	r2, #218	@ 0xda
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	2078      	movs	r0, #120	@ 0x78
 8001efa:	f000 f8fd 	bl	80020f8 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 8001efe:	2212      	movs	r2, #18
 8001f00:	2100      	movs	r1, #0
 8001f02:	2078      	movs	r0, #120	@ 0x78
 8001f04:	f000 f8f8 	bl	80020f8 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001f08:	22db      	movs	r2, #219	@ 0xdb
 8001f0a:	2100      	movs	r1, #0
 8001f0c:	2078      	movs	r0, #120	@ 0x78
 8001f0e:	f000 f8f3 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001f12:	2220      	movs	r2, #32
 8001f14:	2100      	movs	r1, #0
 8001f16:	2078      	movs	r0, #120	@ 0x78
 8001f18:	f000 f8ee 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001f1c:	228d      	movs	r2, #141	@ 0x8d
 8001f1e:	2100      	movs	r1, #0
 8001f20:	2078      	movs	r0, #120	@ 0x78
 8001f22:	f000 f8e9 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001f26:	2214      	movs	r2, #20
 8001f28:	2100      	movs	r1, #0
 8001f2a:	2078      	movs	r0, #120	@ 0x78
 8001f2c:	f000 f8e4 	bl	80020f8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001f30:	22af      	movs	r2, #175	@ 0xaf
 8001f32:	2100      	movs	r1, #0
 8001f34:	2078      	movs	r0, #120	@ 0x78
 8001f36:	f000 f8df 	bl	80020f8 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001f3a:	222e      	movs	r2, #46	@ 0x2e
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	2078      	movs	r0, #120	@ 0x78
 8001f40:	f000 f8da 	bl	80020f8 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001f44:	2000      	movs	r0, #0
 8001f46:	f000 f843 	bl	8001fd0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8001f4a:	f000 f813 	bl	8001f74 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	@ (8001f70 <SSD1306_Init+0x184>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001f54:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <SSD1306_Init+0x184>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001f5a:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <SSD1306_Init+0x184>)
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001f60:	2301      	movs	r3, #1
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	2000047c 	.word	0x2000047c
 8001f70:	20000b10 	.word	0x20000b10

08001f74 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	71fb      	strb	r3, [r7, #7]
 8001f7e:	e01d      	b.n	8001fbc <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001f80:	79fb      	ldrb	r3, [r7, #7]
 8001f82:	3b50      	subs	r3, #80	@ 0x50
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	461a      	mov	r2, r3
 8001f88:	2100      	movs	r1, #0
 8001f8a:	2078      	movs	r0, #120	@ 0x78
 8001f8c:	f000 f8b4 	bl	80020f8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001f90:	2200      	movs	r2, #0
 8001f92:	2100      	movs	r1, #0
 8001f94:	2078      	movs	r0, #120	@ 0x78
 8001f96:	f000 f8af 	bl	80020f8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001f9a:	2210      	movs	r2, #16
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	2078      	movs	r0, #120	@ 0x78
 8001fa0:	f000 f8aa 	bl	80020f8 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	01db      	lsls	r3, r3, #7
 8001fa8:	4a08      	ldr	r2, [pc, #32]	@ (8001fcc <SSD1306_UpdateScreen+0x58>)
 8001faa:	441a      	add	r2, r3
 8001fac:	2380      	movs	r3, #128	@ 0x80
 8001fae:	2140      	movs	r1, #64	@ 0x40
 8001fb0:	2078      	movs	r0, #120	@ 0x78
 8001fb2:	f000 f83b 	bl	800202c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001fb6:	79fb      	ldrb	r3, [r7, #7]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	71fb      	strb	r3, [r7, #7]
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	2b07      	cmp	r3, #7
 8001fc0:	d9de      	bls.n	8001f80 <SSD1306_UpdateScreen+0xc>
	}
}
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000710 	.word	0x20000710

08001fd0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d101      	bne.n	8001fe4 <SSD1306_Fill+0x14>
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	e000      	b.n	8001fe6 <SSD1306_Fill+0x16>
 8001fe4:	23ff      	movs	r3, #255	@ 0xff
 8001fe6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fea:	4619      	mov	r1, r3
 8001fec:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <SSD1306_Fill+0x2c>)
 8001fee:	f00c fa64 	bl	800e4ba <memset>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000710 	.word	0x20000710

08002000 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8002006:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <ssd1306_I2C_Init+0x28>)
 8002008:	607b      	str	r3, [r7, #4]
	while(p>0)
 800200a:	e002      	b.n	8002012 <ssd1306_I2C_Init+0x12>
		p--;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	3b01      	subs	r3, #1
 8002010:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1f9      	bne.n	800200c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002018:	bf00      	nop
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	0003d090 	.word	0x0003d090

0800202c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b0c7      	sub	sp, #284	@ 0x11c
 8002030:	af02      	add	r7, sp, #8
 8002032:	4604      	mov	r4, r0
 8002034:	4608      	mov	r0, r1
 8002036:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 800203a:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800203e:	600a      	str	r2, [r1, #0]
 8002040:	4619      	mov	r1, r3
 8002042:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002046:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 800204a:	4622      	mov	r2, r4
 800204c:	701a      	strb	r2, [r3, #0]
 800204e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002052:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002056:	4602      	mov	r2, r0
 8002058:	701a      	strb	r2, [r3, #0]
 800205a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800205e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002062:	460a      	mov	r2, r1
 8002064:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002066:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800206a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800206e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002072:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8002076:	7812      	ldrb	r2, [r2, #0]
 8002078:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 800207a:	2300      	movs	r3, #0
 800207c:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8002080:	e015      	b.n	80020ae <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8002082:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002086:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800208a:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800208e:	6812      	ldr	r2, [r2, #0]
 8002090:	441a      	add	r2, r3
 8002092:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002096:	3301      	adds	r3, #1
 8002098:	7811      	ldrb	r1, [r2, #0]
 800209a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800209e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 80020a2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 80020a4:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80020a8:	3301      	adds	r3, #1
 80020aa:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80020ae:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80020b8:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80020bc:	8812      	ldrh	r2, [r2, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	d8df      	bhi.n	8002082 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 80020c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80020c6:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	b299      	uxth	r1, r3
 80020ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80020d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80020d6:	881b      	ldrh	r3, [r3, #0]
 80020d8:	3301      	adds	r3, #1
 80020da:	b29b      	uxth	r3, r3
 80020dc:	f107 020c 	add.w	r2, r7, #12
 80020e0:	200a      	movs	r0, #10
 80020e2:	9000      	str	r0, [sp, #0]
 80020e4:	4803      	ldr	r0, [pc, #12]	@ (80020f4 <ssd1306_I2C_WriteMulti+0xc8>)
 80020e6:	f001 fc7d 	bl	80039e4 <HAL_I2C_Master_Transmit>
}
 80020ea:	bf00      	nop
 80020ec:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bd90      	pop	{r4, r7, pc}
 80020f4:	2000047c 	.word	0x2000047c

080020f8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af02      	add	r7, sp, #8
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
 8002102:	460b      	mov	r3, r1
 8002104:	71bb      	strb	r3, [r7, #6]
 8002106:	4613      	mov	r3, r2
 8002108:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 800210a:	79bb      	ldrb	r3, [r7, #6]
 800210c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800210e:	797b      	ldrb	r3, [r7, #5]
 8002110:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8002112:	79fb      	ldrb	r3, [r7, #7]
 8002114:	b299      	uxth	r1, r3
 8002116:	f107 020c 	add.w	r2, r7, #12
 800211a:	230a      	movs	r3, #10
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	2302      	movs	r3, #2
 8002120:	4803      	ldr	r0, [pc, #12]	@ (8002130 <ssd1306_I2C_Write+0x38>)
 8002122:	f001 fc5f 	bl	80039e4 <HAL_I2C_Master_Transmit>
}
 8002126:	bf00      	nop
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	2000047c 	.word	0x2000047c

08002134 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002134:	b480      	push	{r7}
 8002136:	b083      	sub	sp, #12
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	607b      	str	r3, [r7, #4]
 800213e:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <HAL_MspInit+0x4c>)
 8002140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002142:	4a0f      	ldr	r2, [pc, #60]	@ (8002180 <HAL_MspInit+0x4c>)
 8002144:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002148:	6453      	str	r3, [r2, #68]	@ 0x44
 800214a:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <HAL_MspInit+0x4c>)
 800214c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800214e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002152:	607b      	str	r3, [r7, #4]
 8002154:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	603b      	str	r3, [r7, #0]
 800215a:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <HAL_MspInit+0x4c>)
 800215c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215e:	4a08      	ldr	r2, [pc, #32]	@ (8002180 <HAL_MspInit+0x4c>)
 8002160:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002164:	6413      	str	r3, [r2, #64]	@ 0x40
 8002166:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_MspInit+0x4c>)
 8002168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800216e:	603b      	str	r3, [r7, #0]
 8002170:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800

08002184 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b08a      	sub	sp, #40	@ 0x28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800218c:	f107 0314 	add.w	r3, r7, #20
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
 8002194:	605a      	str	r2, [r3, #4]
 8002196:	609a      	str	r2, [r3, #8]
 8002198:	60da      	str	r2, [r3, #12]
 800219a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a31      	ldr	r2, [pc, #196]	@ (8002268 <HAL_I2C_MspInit+0xe4>)
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d15b      	bne.n	800225e <HAL_I2C_MspInit+0xda>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
 80021aa:	4b30      	ldr	r3, [pc, #192]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	4a2f      	ldr	r2, [pc, #188]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021b0:	f043 0302 	orr.w	r3, r3, #2
 80021b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80021c2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80021c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021c8:	2312      	movs	r3, #18
 80021ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021d4:	2304      	movs	r3, #4
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	4619      	mov	r1, r3
 80021de:	4824      	ldr	r0, [pc, #144]	@ (8002270 <HAL_I2C_MspInit+0xec>)
 80021e0:	f001 f904 	bl	80033ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021e4:	2300      	movs	r3, #0
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	4b20      	ldr	r3, [pc, #128]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	4a1f      	ldr	r2, [pc, #124]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021ee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80021f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80021f4:	4b1d      	ldr	r3, [pc, #116]	@ (800226c <HAL_I2C_MspInit+0xe8>)
 80021f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80021fc:	60fb      	str	r3, [r7, #12]
 80021fe:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002200:	4b1c      	ldr	r3, [pc, #112]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002202:	4a1d      	ldr	r2, [pc, #116]	@ (8002278 <HAL_I2C_MspInit+0xf4>)
 8002204:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002206:	4b1b      	ldr	r3, [pc, #108]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002208:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800220c:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800220e:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002214:	4b17      	ldr	r3, [pc, #92]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800221a:	4b16      	ldr	r3, [pc, #88]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 800221c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002220:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002222:	4b14      	ldr	r3, [pc, #80]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002224:	2200      	movs	r2, #0
 8002226:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002228:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800222e:	4b11      	ldr	r3, [pc, #68]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002230:	2200      	movs	r2, #0
 8002232:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002236:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800223a:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800223c:	4b0d      	ldr	r3, [pc, #52]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 800223e:	2200      	movs	r2, #0
 8002240:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002242:	480c      	ldr	r0, [pc, #48]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002244:	f000 fcc4 	bl	8002bd0 <HAL_DMA_Init>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d001      	beq.n	8002252 <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800224e:	f7ff fdc7 	bl	8001de0 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a07      	ldr	r2, [pc, #28]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 8002256:	639a      	str	r2, [r3, #56]	@ 0x38
 8002258:	4a06      	ldr	r2, [pc, #24]	@ (8002274 <HAL_I2C_MspInit+0xf0>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800225e:	bf00      	nop
 8002260:	3728      	adds	r7, #40	@ 0x28
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40005400 	.word	0x40005400
 800226c:	40023800 	.word	0x40023800
 8002270:	40020400 	.word	0x40020400
 8002274:	200004d0 	.word	0x200004d0
 8002278:	40026010 	.word	0x40026010

0800227c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b084      	sub	sp, #16
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800228c:	d116      	bne.n	80022bc <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	4b1a      	ldr	r3, [pc, #104]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	4a19      	ldr	r2, [pc, #100]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 8002298:	f043 0301 	orr.w	r3, r3, #1
 800229c:	6413      	str	r3, [r2, #64]	@ 0x40
 800229e:	4b17      	ldr	r3, [pc, #92]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	60fb      	str	r3, [r7, #12]
 80022a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022aa:	2200      	movs	r2, #0
 80022ac:	2100      	movs	r1, #0
 80022ae:	201c      	movs	r0, #28
 80022b0:	f000 fc57 	bl	8002b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022b4:	201c      	movs	r0, #28
 80022b6:	f000 fc70 	bl	8002b9a <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 80022ba:	e01a      	b.n	80022f2 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a0f      	ldr	r2, [pc, #60]	@ (8002300 <HAL_TIM_Base_MspInit+0x84>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d115      	bne.n	80022f2 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	4b0c      	ldr	r3, [pc, #48]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ce:	4a0b      	ldr	r2, [pc, #44]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 80022d0:	f043 0304 	orr.w	r3, r3, #4
 80022d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022d6:	4b09      	ldr	r3, [pc, #36]	@ (80022fc <HAL_TIM_Base_MspInit+0x80>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022da:	f003 0304 	and.w	r3, r3, #4
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80022e2:	2200      	movs	r2, #0
 80022e4:	2100      	movs	r1, #0
 80022e6:	201e      	movs	r0, #30
 80022e8:	f000 fc3b 	bl	8002b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80022ec:	201e      	movs	r0, #30
 80022ee:	f000 fc54 	bl	8002b9a <HAL_NVIC_EnableIRQ>
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40023800 	.word	0x40023800
 8002300:	40000800 	.word	0x40000800

08002304 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a0e      	ldr	r2, [pc, #56]	@ (800234c <HAL_TIM_PWM_MspInit+0x48>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d115      	bne.n	8002342 <HAL_TIM_PWM_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002316:	2300      	movs	r3, #0
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	4b0d      	ldr	r3, [pc, #52]	@ (8002350 <HAL_TIM_PWM_MspInit+0x4c>)
 800231c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800231e:	4a0c      	ldr	r2, [pc, #48]	@ (8002350 <HAL_TIM_PWM_MspInit+0x4c>)
 8002320:	f043 0302 	orr.w	r3, r3, #2
 8002324:	6413      	str	r3, [r2, #64]	@ 0x40
 8002326:	4b0a      	ldr	r3, [pc, #40]	@ (8002350 <HAL_TIM_PWM_MspInit+0x4c>)
 8002328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	60fb      	str	r3, [r7, #12]
 8002330:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002332:	2200      	movs	r2, #0
 8002334:	2100      	movs	r1, #0
 8002336:	201d      	movs	r0, #29
 8002338:	f000 fc13 	bl	8002b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800233c:	201d      	movs	r0, #29
 800233e:	f000 fc2c 	bl	8002b9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002342:	bf00      	nop
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40000400 	.word	0x40000400
 8002350:	40023800 	.word	0x40023800

08002354 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	@ 0x28
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800235c:	f107 0314 	add.w	r3, r7, #20
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
 8002364:	605a      	str	r2, [r3, #4]
 8002366:	609a      	str	r2, [r3, #8]
 8002368:	60da      	str	r2, [r3, #12]
 800236a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002374:	d11e      	bne.n	80023b4 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
 800237a:	4b22      	ldr	r3, [pc, #136]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 800237c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237e:	4a21      	ldr	r2, [pc, #132]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 8002380:	f043 0302 	orr.w	r3, r3, #2
 8002384:	6313      	str	r3, [r2, #48]	@ 0x30
 8002386:	4b1f      	ldr	r3, [pc, #124]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 8002388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800238a:	f003 0302 	and.w	r3, r3, #2
 800238e:	613b      	str	r3, [r7, #16]
 8002390:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002392:	2308      	movs	r3, #8
 8002394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	2300      	movs	r3, #0
 80023a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80023a2:	2301      	movs	r3, #1
 80023a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a6:	f107 0314 	add.w	r3, r7, #20
 80023aa:	4619      	mov	r1, r3
 80023ac:	4816      	ldr	r0, [pc, #88]	@ (8002408 <HAL_TIM_MspPostInit+0xb4>)
 80023ae:	f001 f81d 	bl	80033ec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80023b2:	e022      	b.n	80023fa <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a14      	ldr	r2, [pc, #80]	@ (800240c <HAL_TIM_MspPostInit+0xb8>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d11d      	bne.n	80023fa <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	4b10      	ldr	r3, [pc, #64]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 80023c8:	f043 0302 	orr.w	r3, r3, #2
 80023cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002404 <HAL_TIM_MspPostInit+0xb0>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80023da:	2310      	movs	r3, #16
 80023dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023de:	2302      	movs	r3, #2
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e6:	2300      	movs	r3, #0
 80023e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80023ea:	2302      	movs	r3, #2
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	4804      	ldr	r0, [pc, #16]	@ (8002408 <HAL_TIM_MspPostInit+0xb4>)
 80023f6:	f000 fff9 	bl	80033ec <HAL_GPIO_Init>
}
 80023fa:	bf00      	nop
 80023fc:	3728      	adds	r7, #40	@ 0x28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	40020400 	.word	0x40020400
 800240c:	40000400 	.word	0x40000400

08002410 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b08a      	sub	sp, #40	@ 0x28
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	2200      	movs	r2, #0
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	605a      	str	r2, [r3, #4]
 8002422:	609a      	str	r2, [r3, #8]
 8002424:	60da      	str	r2, [r3, #12]
 8002426:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a4c      	ldr	r2, [pc, #304]	@ (8002560 <HAL_UART_MspInit+0x150>)
 800242e:	4293      	cmp	r3, r2
 8002430:	f040 8092 	bne.w	8002558 <HAL_UART_MspInit+0x148>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002434:	2300      	movs	r3, #0
 8002436:	613b      	str	r3, [r7, #16]
 8002438:	4b4a      	ldr	r3, [pc, #296]	@ (8002564 <HAL_UART_MspInit+0x154>)
 800243a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243c:	4a49      	ldr	r2, [pc, #292]	@ (8002564 <HAL_UART_MspInit+0x154>)
 800243e:	f043 0310 	orr.w	r3, r3, #16
 8002442:	6453      	str	r3, [r2, #68]	@ 0x44
 8002444:	4b47      	ldr	r3, [pc, #284]	@ (8002564 <HAL_UART_MspInit+0x154>)
 8002446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002448:	f003 0310 	and.w	r3, r3, #16
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002450:	2300      	movs	r3, #0
 8002452:	60fb      	str	r3, [r7, #12]
 8002454:	4b43      	ldr	r3, [pc, #268]	@ (8002564 <HAL_UART_MspInit+0x154>)
 8002456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002458:	4a42      	ldr	r2, [pc, #264]	@ (8002564 <HAL_UART_MspInit+0x154>)
 800245a:	f043 0302 	orr.w	r3, r3, #2
 800245e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002460:	4b40      	ldr	r3, [pc, #256]	@ (8002564 <HAL_UART_MspInit+0x154>)
 8002462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002464:	f003 0302 	and.w	r3, r3, #2
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800246c:	23c0      	movs	r3, #192	@ 0xc0
 800246e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002470:	2302      	movs	r3, #2
 8002472:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002478:	2303      	movs	r3, #3
 800247a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800247c:	2307      	movs	r3, #7
 800247e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4619      	mov	r1, r3
 8002486:	4838      	ldr	r0, [pc, #224]	@ (8002568 <HAL_UART_MspInit+0x158>)
 8002488:	f000 ffb0 	bl	80033ec <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800248c:	4b37      	ldr	r3, [pc, #220]	@ (800256c <HAL_UART_MspInit+0x15c>)
 800248e:	4a38      	ldr	r2, [pc, #224]	@ (8002570 <HAL_UART_MspInit+0x160>)
 8002490:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002492:	4b36      	ldr	r3, [pc, #216]	@ (800256c <HAL_UART_MspInit+0x15c>)
 8002494:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002498:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800249a:	4b34      	ldr	r3, [pc, #208]	@ (800256c <HAL_UART_MspInit+0x15c>)
 800249c:	2200      	movs	r2, #0
 800249e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024a0:	4b32      	ldr	r3, [pc, #200]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024a6:	4b31      	ldr	r3, [pc, #196]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024ae:	4b2f      	ldr	r3, [pc, #188]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024b4:	4b2d      	ldr	r3, [pc, #180]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80024ba:	4b2c      	ldr	r3, [pc, #176]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80024c0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80024c2:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024c4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024c8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024ca:	4b28      	ldr	r3, [pc, #160]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024d0:	4826      	ldr	r0, [pc, #152]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024d2:	f000 fb7d 	bl	8002bd0 <HAL_DMA_Init>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d001      	beq.n	80024e0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80024dc:	f7ff fc80 	bl	8001de0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a22      	ldr	r2, [pc, #136]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024e6:	4a21      	ldr	r2, [pc, #132]	@ (800256c <HAL_UART_MspInit+0x15c>)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 80024ec:	4b21      	ldr	r3, [pc, #132]	@ (8002574 <HAL_UART_MspInit+0x164>)
 80024ee:	4a22      	ldr	r2, [pc, #136]	@ (8002578 <HAL_UART_MspInit+0x168>)
 80024f0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80024f2:	4b20      	ldr	r3, [pc, #128]	@ (8002574 <HAL_UART_MspInit+0x164>)
 80024f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024f8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002574 <HAL_UART_MspInit+0x164>)
 80024fc:	2240      	movs	r2, #64	@ 0x40
 80024fe:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002500:	4b1c      	ldr	r3, [pc, #112]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002502:	2200      	movs	r2, #0
 8002504:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002506:	4b1b      	ldr	r3, [pc, #108]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002508:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800250c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800250e:	4b19      	ldr	r3, [pc, #100]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002510:	2200      	movs	r2, #0
 8002512:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002514:	4b17      	ldr	r3, [pc, #92]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002516:	2200      	movs	r2, #0
 8002518:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800251a:	4b16      	ldr	r3, [pc, #88]	@ (8002574 <HAL_UART_MspInit+0x164>)
 800251c:	2200      	movs	r2, #0
 800251e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002520:	4b14      	ldr	r3, [pc, #80]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002522:	2200      	movs	r2, #0
 8002524:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002526:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002528:	2200      	movs	r2, #0
 800252a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800252c:	4811      	ldr	r0, [pc, #68]	@ (8002574 <HAL_UART_MspInit+0x164>)
 800252e:	f000 fb4f 	bl	8002bd0 <HAL_DMA_Init>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d001      	beq.n	800253c <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8002538:	f7ff fc52 	bl	8001de0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a0d      	ldr	r2, [pc, #52]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002540:	639a      	str	r2, [r3, #56]	@ 0x38
 8002542:	4a0c      	ldr	r2, [pc, #48]	@ (8002574 <HAL_UART_MspInit+0x164>)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002548:	2200      	movs	r2, #0
 800254a:	2100      	movs	r1, #0
 800254c:	2025      	movs	r0, #37	@ 0x25
 800254e:	f000 fb08 	bl	8002b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002552:	2025      	movs	r0, #37	@ 0x25
 8002554:	f000 fb21 	bl	8002b9a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8002558:	bf00      	nop
 800255a:	3728      	adds	r7, #40	@ 0x28
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40011000 	.word	0x40011000
 8002564:	40023800 	.word	0x40023800
 8002568:	40020400 	.word	0x40020400
 800256c:	20000650 	.word	0x20000650
 8002570:	40026440 	.word	0x40026440
 8002574:	200006b0 	.word	0x200006b0
 8002578:	400264b8 	.word	0x400264b8

0800257c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002580:	bf00      	nop
 8002582:	e7fd      	b.n	8002580 <NMI_Handler+0x4>

08002584 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002588:	bf00      	nop
 800258a:	e7fd      	b.n	8002588 <HardFault_Handler+0x4>

0800258c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002590:	bf00      	nop
 8002592:	e7fd      	b.n	8002590 <MemManage_Handler+0x4>

08002594 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002598:	bf00      	nop
 800259a:	e7fd      	b.n	8002598 <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	bf00      	nop
 80025a2:	e7fd      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025a8:	bf00      	nop
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025b2:	b480      	push	{r7}
 80025b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025b6:	bf00      	nop
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr

080025ce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025d2:	f000 f9a7 	bl	8002924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80025e0:	4802      	ldr	r0, [pc, #8]	@ (80025ec <DMA1_Stream0_IRQHandler+0x10>)
 80025e2:	f000 fc8d 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	200004d0 	.word	0x200004d0

080025f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <TIM2_IRQHandler+0x10>)
 80025f6:	f004 feb3 	bl	8007360 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	20000530 	.word	0x20000530

08002604 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <TIM3_IRQHandler+0x10>)
 800260a:	f004 fea9 	bl	8007360 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000578 	.word	0x20000578

08002618 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800261c:	4802      	ldr	r0, [pc, #8]	@ (8002628 <TIM4_IRQHandler+0x10>)
 800261e:	f004 fe9f 	bl	8007360 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	200005c0 	.word	0x200005c0

0800262c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002630:	4802      	ldr	r0, [pc, #8]	@ (800263c <USART1_IRQHandler+0x10>)
 8002632:	f005 fdb1 	bl	8008198 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000608 	.word	0x20000608

08002640 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002644:	4802      	ldr	r0, [pc, #8]	@ (8002650 <DMA2_Stream2_IRQHandler+0x10>)
 8002646:	f000 fc5b 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000650 	.word	0x20000650

08002654 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002658:	4802      	ldr	r0, [pc, #8]	@ (8002664 <OTG_FS_IRQHandler+0x10>)
 800265a:	f002 ff69 	bl	8005530 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800265e:	bf00      	nop
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	20002000 	.word	0x20002000

08002668 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800266c:	4802      	ldr	r0, [pc, #8]	@ (8002678 <DMA2_Stream7_IRQHandler+0x10>)
 800266e:	f000 fc47 	bl	8002f00 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	200006b0 	.word	0x200006b0

0800267c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return 1;
 8002680:	2301      	movs	r3, #1
}
 8002682:	4618      	mov	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <_kill>:

int _kill(int pid, int sig)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002696:	f00b ff71 	bl	800e57c <__errno>
 800269a:	4603      	mov	r3, r0
 800269c:	2216      	movs	r2, #22
 800269e:	601a      	str	r2, [r3, #0]
  return -1;
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <_exit>:

void _exit (int status)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b082      	sub	sp, #8
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80026b4:	f04f 31ff 	mov.w	r1, #4294967295
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f7ff ffe7 	bl	800268c <_kill>
  while (1) {}    /* Make sure we hang here */
 80026be:	bf00      	nop
 80026c0:	e7fd      	b.n	80026be <_exit+0x12>

080026c2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b086      	sub	sp, #24
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	60f8      	str	r0, [r7, #12]
 80026ca:	60b9      	str	r1, [r7, #8]
 80026cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026ce:	2300      	movs	r3, #0
 80026d0:	617b      	str	r3, [r7, #20]
 80026d2:	e00a      	b.n	80026ea <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026d4:	f3af 8000 	nop.w
 80026d8:	4601      	mov	r1, r0
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	60ba      	str	r2, [r7, #8]
 80026e0:	b2ca      	uxtb	r2, r1
 80026e2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	3301      	adds	r3, #1
 80026e8:	617b      	str	r3, [r7, #20]
 80026ea:	697a      	ldr	r2, [r7, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	429a      	cmp	r2, r3
 80026f0:	dbf0      	blt.n	80026d4 <_read+0x12>
  }

  return len;
 80026f2:	687b      	ldr	r3, [r7, #4]
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3718      	adds	r7, #24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af00      	add	r7, sp, #0
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	60b9      	str	r1, [r7, #8]
 8002706:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002708:	2300      	movs	r3, #0
 800270a:	617b      	str	r3, [r7, #20]
 800270c:	e009      	b.n	8002722 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1c5a      	adds	r2, r3, #1
 8002712:	60ba      	str	r2, [r7, #8]
 8002714:	781b      	ldrb	r3, [r3, #0]
 8002716:	4618      	mov	r0, r3
 8002718:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	3301      	adds	r3, #1
 8002720:	617b      	str	r3, [r7, #20]
 8002722:	697a      	ldr	r2, [r7, #20]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	429a      	cmp	r2, r3
 8002728:	dbf1      	blt.n	800270e <_write+0x12>
  }
  return len;
 800272a:	687b      	ldr	r3, [r7, #4]
}
 800272c:	4618      	mov	r0, r3
 800272e:	3718      	adds	r7, #24
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}

08002734 <_close>:

int _close(int file)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800273c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002740:	4618      	mov	r0, r3
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr

0800274c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
 8002754:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800275c:	605a      	str	r2, [r3, #4]
  return 0;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr

0800276c <_isatty>:

int _isatty(int file)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002774:	2301      	movs	r3, #1
}
 8002776:	4618      	mov	r0, r3
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr

08002782 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002782:	b480      	push	{r7}
 8002784:	b085      	sub	sp, #20
 8002786:	af00      	add	r7, sp, #0
 8002788:	60f8      	str	r0, [r7, #12]
 800278a:	60b9      	str	r1, [r7, #8]
 800278c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	3714      	adds	r7, #20
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b086      	sub	sp, #24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80027a4:	4a14      	ldr	r2, [pc, #80]	@ (80027f8 <_sbrk+0x5c>)
 80027a6:	4b15      	ldr	r3, [pc, #84]	@ (80027fc <_sbrk+0x60>)
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80027b0:	4b13      	ldr	r3, [pc, #76]	@ (8002800 <_sbrk+0x64>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80027b8:	4b11      	ldr	r3, [pc, #68]	@ (8002800 <_sbrk+0x64>)
 80027ba:	4a12      	ldr	r2, [pc, #72]	@ (8002804 <_sbrk+0x68>)
 80027bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80027be:	4b10      	ldr	r3, [pc, #64]	@ (8002800 <_sbrk+0x64>)
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4413      	add	r3, r2
 80027c6:	693a      	ldr	r2, [r7, #16]
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d207      	bcs.n	80027dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027cc:	f00b fed6 	bl	800e57c <__errno>
 80027d0:	4603      	mov	r3, r0
 80027d2:	220c      	movs	r2, #12
 80027d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027d6:	f04f 33ff 	mov.w	r3, #4294967295
 80027da:	e009      	b.n	80027f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027dc:	4b08      	ldr	r3, [pc, #32]	@ (8002800 <_sbrk+0x64>)
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027e2:	4b07      	ldr	r3, [pc, #28]	@ (8002800 <_sbrk+0x64>)
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4413      	add	r3, r2
 80027ea:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <_sbrk+0x64>)
 80027ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027ee:	68fb      	ldr	r3, [r7, #12]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20020000 	.word	0x20020000
 80027fc:	00000400 	.word	0x00000400
 8002800:	20000b18 	.word	0x20000b18
 8002804:	20002850 	.word	0x20002850

08002808 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800280c:	4b06      	ldr	r3, [pc, #24]	@ (8002828 <SystemInit+0x20>)
 800280e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002812:	4a05      	ldr	r2, [pc, #20]	@ (8002828 <SystemInit+0x20>)
 8002814:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002818:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800281c:	bf00      	nop
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800282c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002864 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002830:	f7ff ffea 	bl	8002808 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002834:	480c      	ldr	r0, [pc, #48]	@ (8002868 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002836:	490d      	ldr	r1, [pc, #52]	@ (800286c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002838:	4a0d      	ldr	r2, [pc, #52]	@ (8002870 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800283a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800283c:	e002      	b.n	8002844 <LoopCopyDataInit>

0800283e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800283e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002840:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002842:	3304      	adds	r3, #4

08002844 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002844:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002846:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002848:	d3f9      	bcc.n	800283e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800284a:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800284c:	4c0a      	ldr	r4, [pc, #40]	@ (8002878 <LoopFillZerobss+0x22>)
  movs r3, #0
 800284e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002850:	e001      	b.n	8002856 <LoopFillZerobss>

08002852 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002852:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002854:	3204      	adds	r2, #4

08002856 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002856:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002858:	d3fb      	bcc.n	8002852 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800285a:	f00b fe95 	bl	800e588 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800285e:	f7fe feaf 	bl	80015c0 <main>
  bx  lr    
 8002862:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002864:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002868:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800286c:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 8002870:	080109f8 	.word	0x080109f8
  ldr r2, =_sbss
 8002874:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 8002878:	20002850 	.word	0x20002850

0800287c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800287c:	e7fe      	b.n	800287c <ADC_IRQHandler>
	...

08002880 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002884:	4b0e      	ldr	r3, [pc, #56]	@ (80028c0 <HAL_Init+0x40>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a0d      	ldr	r2, [pc, #52]	@ (80028c0 <HAL_Init+0x40>)
 800288a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800288e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002890:	4b0b      	ldr	r3, [pc, #44]	@ (80028c0 <HAL_Init+0x40>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a0a      	ldr	r2, [pc, #40]	@ (80028c0 <HAL_Init+0x40>)
 8002896:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800289a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800289c:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <HAL_Init+0x40>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a07      	ldr	r2, [pc, #28]	@ (80028c0 <HAL_Init+0x40>)
 80028a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a8:	2003      	movs	r0, #3
 80028aa:	f000 f94f 	bl	8002b4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ae:	2000      	movs	r0, #0
 80028b0:	f000 f808 	bl	80028c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b4:	f7ff fc3e 	bl	8002134 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40023c00 	.word	0x40023c00

080028c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028cc:	4b12      	ldr	r3, [pc, #72]	@ (8002918 <HAL_InitTick+0x54>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b12      	ldr	r3, [pc, #72]	@ (800291c <HAL_InitTick+0x58>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028da:	fbb3 f3f1 	udiv	r3, r3, r1
 80028de:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f967 	bl	8002bb6 <HAL_SYSTICK_Config>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e00e      	b.n	8002910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b0f      	cmp	r3, #15
 80028f6:	d80a      	bhi.n	800290e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f8:	2200      	movs	r2, #0
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002900:	f000 f92f 	bl	8002b62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002904:	4a06      	ldr	r2, [pc, #24]	@ (8002920 <HAL_InitTick+0x5c>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	e000      	b.n	8002910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
}
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000014 	.word	0x20000014
 800291c:	2000001c 	.word	0x2000001c
 8002920:	20000018 	.word	0x20000018

08002924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002928:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <HAL_IncTick+0x20>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	4b06      	ldr	r3, [pc, #24]	@ (8002948 <HAL_IncTick+0x24>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4413      	add	r3, r2
 8002934:	4a04      	ldr	r2, [pc, #16]	@ (8002948 <HAL_IncTick+0x24>)
 8002936:	6013      	str	r3, [r2, #0]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	2000001c 	.word	0x2000001c
 8002948:	20000b1c 	.word	0x20000b1c

0800294c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800294c:	b480      	push	{r7}
 800294e:	af00      	add	r7, sp, #0
  return uwTick;
 8002950:	4b03      	ldr	r3, [pc, #12]	@ (8002960 <HAL_GetTick+0x14>)
 8002952:	681b      	ldr	r3, [r3, #0]
}
 8002954:	4618      	mov	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	20000b1c 	.word	0x20000b1c

08002964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b084      	sub	sp, #16
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800296c:	f7ff ffee 	bl	800294c <HAL_GetTick>
 8002970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800297c:	d005      	beq.n	800298a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800297e:	4b0a      	ldr	r3, [pc, #40]	@ (80029a8 <HAL_Delay+0x44>)
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	461a      	mov	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	4413      	add	r3, r2
 8002988:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800298a:	bf00      	nop
 800298c:	f7ff ffde 	bl	800294c <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	68fa      	ldr	r2, [r7, #12]
 8002998:	429a      	cmp	r2, r3
 800299a:	d8f7      	bhi.n	800298c <HAL_Delay+0x28>
  {
  }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	2000001c 	.word	0x2000001c

080029ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029bc:	4b0c      	ldr	r3, [pc, #48]	@ (80029f0 <__NVIC_SetPriorityGrouping+0x44>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029c2:	68ba      	ldr	r2, [r7, #8]
 80029c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029c8:	4013      	ands	r3, r2
 80029ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029de:	4a04      	ldr	r2, [pc, #16]	@ (80029f0 <__NVIC_SetPriorityGrouping+0x44>)
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	60d3      	str	r3, [r2, #12]
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ee:	4770      	bx	lr
 80029f0:	e000ed00 	.word	0xe000ed00

080029f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f8:	4b04      	ldr	r3, [pc, #16]	@ (8002a0c <__NVIC_GetPriorityGrouping+0x18>)
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	0a1b      	lsrs	r3, r3, #8
 80029fe:	f003 0307 	and.w	r3, r3, #7
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	e000ed00 	.word	0xe000ed00

08002a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b083      	sub	sp, #12
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	db0b      	blt.n	8002a3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a22:	79fb      	ldrb	r3, [r7, #7]
 8002a24:	f003 021f 	and.w	r2, r3, #31
 8002a28:	4907      	ldr	r1, [pc, #28]	@ (8002a48 <__NVIC_EnableIRQ+0x38>)
 8002a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2e:	095b      	lsrs	r3, r3, #5
 8002a30:	2001      	movs	r0, #1
 8002a32:	fa00 f202 	lsl.w	r2, r0, r2
 8002a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
 8002a46:	bf00      	nop
 8002a48:	e000e100 	.word	0xe000e100

08002a4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	4603      	mov	r3, r0
 8002a54:	6039      	str	r1, [r7, #0]
 8002a56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	db0a      	blt.n	8002a76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	b2da      	uxtb	r2, r3
 8002a64:	490c      	ldr	r1, [pc, #48]	@ (8002a98 <__NVIC_SetPriority+0x4c>)
 8002a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a6a:	0112      	lsls	r2, r2, #4
 8002a6c:	b2d2      	uxtb	r2, r2
 8002a6e:	440b      	add	r3, r1
 8002a70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a74:	e00a      	b.n	8002a8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	b2da      	uxtb	r2, r3
 8002a7a:	4908      	ldr	r1, [pc, #32]	@ (8002a9c <__NVIC_SetPriority+0x50>)
 8002a7c:	79fb      	ldrb	r3, [r7, #7]
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	3b04      	subs	r3, #4
 8002a84:	0112      	lsls	r2, r2, #4
 8002a86:	b2d2      	uxtb	r2, r2
 8002a88:	440b      	add	r3, r1
 8002a8a:	761a      	strb	r2, [r3, #24]
}
 8002a8c:	bf00      	nop
 8002a8e:	370c      	adds	r7, #12
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	e000e100 	.word	0xe000e100
 8002a9c:	e000ed00 	.word	0xe000ed00

08002aa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b089      	sub	sp, #36	@ 0x24
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f003 0307 	and.w	r3, r3, #7
 8002ab2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	f1c3 0307 	rsb	r3, r3, #7
 8002aba:	2b04      	cmp	r3, #4
 8002abc:	bf28      	it	cs
 8002abe:	2304      	movcs	r3, #4
 8002ac0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3304      	adds	r3, #4
 8002ac6:	2b06      	cmp	r3, #6
 8002ac8:	d902      	bls.n	8002ad0 <NVIC_EncodePriority+0x30>
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3b03      	subs	r3, #3
 8002ace:	e000      	b.n	8002ad2 <NVIC_EncodePriority+0x32>
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43da      	mvns	r2, r3
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	401a      	ands	r2, r3
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae8:	f04f 31ff 	mov.w	r1, #4294967295
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	fa01 f303 	lsl.w	r3, r1, r3
 8002af2:	43d9      	mvns	r1, r3
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af8:	4313      	orrs	r3, r2
         );
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3724      	adds	r7, #36	@ 0x24
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3b01      	subs	r3, #1
 8002b14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b18:	d301      	bcc.n	8002b1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e00f      	b.n	8002b3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b48 <SysTick_Config+0x40>)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b26:	210f      	movs	r1, #15
 8002b28:	f04f 30ff 	mov.w	r0, #4294967295
 8002b2c:	f7ff ff8e 	bl	8002a4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b30:	4b05      	ldr	r3, [pc, #20]	@ (8002b48 <SysTick_Config+0x40>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b36:	4b04      	ldr	r3, [pc, #16]	@ (8002b48 <SysTick_Config+0x40>)
 8002b38:	2207      	movs	r2, #7
 8002b3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b3c:	2300      	movs	r3, #0
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	e000e010 	.word	0xe000e010

08002b4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff ff29 	bl	80029ac <__NVIC_SetPriorityGrouping>
}
 8002b5a:	bf00      	nop
 8002b5c:	3708      	adds	r7, #8
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b086      	sub	sp, #24
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	4603      	mov	r3, r0
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	607a      	str	r2, [r7, #4]
 8002b6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b70:	2300      	movs	r3, #0
 8002b72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b74:	f7ff ff3e 	bl	80029f4 <__NVIC_GetPriorityGrouping>
 8002b78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68b9      	ldr	r1, [r7, #8]
 8002b7e:	6978      	ldr	r0, [r7, #20]
 8002b80:	f7ff ff8e 	bl	8002aa0 <NVIC_EncodePriority>
 8002b84:	4602      	mov	r2, r0
 8002b86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8a:	4611      	mov	r1, r2
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f7ff ff5d 	bl	8002a4c <__NVIC_SetPriority>
}
 8002b92:	bf00      	nop
 8002b94:	3718      	adds	r7, #24
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b082      	sub	sp, #8
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7ff ff31 	bl	8002a10 <__NVIC_EnableIRQ>
}
 8002bae:	bf00      	nop
 8002bb0:	3708      	adds	r7, #8
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bb6:	b580      	push	{r7, lr}
 8002bb8:	b082      	sub	sp, #8
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bbe:	6878      	ldr	r0, [r7, #4]
 8002bc0:	f7ff ffa2 	bl	8002b08 <SysTick_Config>
 8002bc4:	4603      	mov	r3, r0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
	...

08002bd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002bdc:	f7ff feb6 	bl	800294c <HAL_GetTick>
 8002be0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	e099      	b.n	8002d20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2202      	movs	r2, #2
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	f022 0201 	bic.w	r2, r2, #1
 8002c0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c0c:	e00f      	b.n	8002c2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002c0e:	f7ff fe9d 	bl	800294c <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b05      	cmp	r3, #5
 8002c1a:	d908      	bls.n	8002c2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2203      	movs	r2, #3
 8002c26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e078      	b.n	8002d20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0301 	and.w	r3, r3, #1
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e8      	bne.n	8002c0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c44:	697a      	ldr	r2, [r7, #20]
 8002c46:	4b38      	ldr	r3, [pc, #224]	@ (8002d28 <HAL_DMA_Init+0x158>)
 8002c48:	4013      	ands	r3, r2
 8002c4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	691b      	ldr	r3, [r3, #16]
 8002c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	699b      	ldr	r3, [r3, #24]
 8002c6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c7a:	697a      	ldr	r2, [r7, #20]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c84:	2b04      	cmp	r3, #4
 8002c86:	d107      	bne.n	8002c98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c90:	4313      	orrs	r3, r2
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	697a      	ldr	r2, [r7, #20]
 8002c9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	695b      	ldr	r3, [r3, #20]
 8002ca6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	f023 0307 	bic.w	r3, r3, #7
 8002cae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb4:	697a      	ldr	r2, [r7, #20]
 8002cb6:	4313      	orrs	r3, r2
 8002cb8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d117      	bne.n	8002cf2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc6:	697a      	ldr	r2, [r7, #20]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d00e      	beq.n	8002cf2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 fb0d 	bl	80032f4 <DMA_CheckFifoParam>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d008      	beq.n	8002cf2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2240      	movs	r2, #64	@ 0x40
 8002ce4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e016      	b.n	8002d20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 fac4 	bl	8003288 <DMA_CalcBaseAndBitshift>
 8002d00:	4603      	mov	r3, r0
 8002d02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d08:	223f      	movs	r2, #63	@ 0x3f
 8002d0a:	409a      	lsls	r2, r3
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2201      	movs	r2, #1
 8002d1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002d1e:	2300      	movs	r3, #0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	f010803f 	.word	0xf010803f

08002d2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
 8002d38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_DMA_Start_IT+0x26>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e040      	b.n	8002dd4 <HAL_DMA_Start_IT+0xa8>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d12f      	bne.n	8002dc6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	2202      	movs	r2, #2
 8002d6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2200      	movs	r2, #0
 8002d72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	68b9      	ldr	r1, [r7, #8]
 8002d7a:	68f8      	ldr	r0, [r7, #12]
 8002d7c:	f000 fa56 	bl	800322c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d84:	223f      	movs	r2, #63	@ 0x3f
 8002d86:	409a      	lsls	r2, r3
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0216 	orr.w	r2, r2, #22
 8002d9a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d007      	beq.n	8002db4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0208 	orr.w	r2, r2, #8
 8002db2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f042 0201 	orr.w	r2, r2, #1
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	e005      	b.n	8002dd2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002dd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3718      	adds	r7, #24
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}

08002ddc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002de8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002dea:	f7ff fdaf 	bl	800294c <HAL_GetTick>
 8002dee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b02      	cmp	r3, #2
 8002dfa:	d008      	beq.n	8002e0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2280      	movs	r2, #128	@ 0x80
 8002e00:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e052      	b.n	8002eb4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f022 0216 	bic.w	r2, r2, #22
 8002e1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	695a      	ldr	r2, [r3, #20]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d103      	bne.n	8002e3e <HAL_DMA_Abort+0x62>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d007      	beq.n	8002e4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0208 	bic.w	r2, r2, #8
 8002e4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0201 	bic.w	r2, r2, #1
 8002e5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e5e:	e013      	b.n	8002e88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e60:	f7ff fd74 	bl	800294c <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b05      	cmp	r3, #5
 8002e6c:	d90c      	bls.n	8002e88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2220      	movs	r2, #32
 8002e72:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2203      	movs	r2, #3
 8002e78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e015      	b.n	8002eb4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1e4      	bne.n	8002e60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e9a:	223f      	movs	r2, #63	@ 0x3f
 8002e9c:	409a      	lsls	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2200      	movs	r2, #0
 8002eae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002eb2:	2300      	movs	r3, #0
}
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	3710      	adds	r7, #16
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d004      	beq.n	8002eda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2280      	movs	r2, #128	@ 0x80
 8002ed4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e00c      	b.n	8002ef4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2205      	movs	r2, #5
 8002ede:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 0201 	bic.w	r2, r2, #1
 8002ef0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b086      	sub	sp, #24
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f0c:	4b8e      	ldr	r3, [pc, #568]	@ (8003148 <HAL_DMA_IRQHandler+0x248>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a8e      	ldr	r2, [pc, #568]	@ (800314c <HAL_DMA_IRQHandler+0x24c>)
 8002f12:	fba2 2303 	umull	r2, r3, r2, r3
 8002f16:	0a9b      	lsrs	r3, r3, #10
 8002f18:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	2208      	movs	r2, #8
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	4013      	ands	r3, r2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d01a      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0304 	and.w	r3, r3, #4
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d013      	beq.n	8002f6c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f58:	2208      	movs	r2, #8
 8002f5a:	409a      	lsls	r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f64:	f043 0201 	orr.w	r2, r3, #1
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f70:	2201      	movs	r2, #1
 8002f72:	409a      	lsls	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	4013      	ands	r3, r2
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d012      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d00b      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f8e:	2201      	movs	r2, #1
 8002f90:	409a      	lsls	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f9a:	f043 0202 	orr.w	r2, r3, #2
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fa6:	2204      	movs	r2, #4
 8002fa8:	409a      	lsls	r2, r3
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d012      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0302 	and.w	r3, r3, #2
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc4:	2204      	movs	r2, #4
 8002fc6:	409a      	lsls	r2, r3
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fd0:	f043 0204 	orr.w	r2, r3, #4
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fdc:	2210      	movs	r2, #16
 8002fde:	409a      	lsls	r2, r3
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d043      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d03c      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	409a      	lsls	r2, r3
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d018      	beq.n	8003042 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d108      	bne.n	8003030 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003022:	2b00      	cmp	r3, #0
 8003024:	d024      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	4798      	blx	r3
 800302e:	e01f      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003034:	2b00      	cmp	r3, #0
 8003036:	d01b      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
 8003040:	e016      	b.n	8003070 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304c:	2b00      	cmp	r3, #0
 800304e:	d107      	bne.n	8003060 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0208 	bic.w	r2, r2, #8
 800305e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003074:	2220      	movs	r2, #32
 8003076:	409a      	lsls	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	4013      	ands	r3, r2
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 808f 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 8087 	beq.w	80031a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003096:	2220      	movs	r2, #32
 8003098:	409a      	lsls	r2, r3
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030a4:	b2db      	uxtb	r3, r3
 80030a6:	2b05      	cmp	r3, #5
 80030a8:	d136      	bne.n	8003118 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0216 	bic.w	r2, r2, #22
 80030b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	695a      	ldr	r2, [r3, #20]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d103      	bne.n	80030da <HAL_DMA_IRQHandler+0x1da>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d007      	beq.n	80030ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f022 0208 	bic.w	r2, r2, #8
 80030e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ee:	223f      	movs	r2, #63	@ 0x3f
 80030f0:	409a      	lsls	r2, r3
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2200      	movs	r2, #0
 8003102:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800310a:	2b00      	cmp	r3, #0
 800310c:	d07e      	beq.n	800320c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	4798      	blx	r3
        }
        return;
 8003116:	e079      	b.n	800320c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d01d      	beq.n	8003162 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d10d      	bne.n	8003150 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003138:	2b00      	cmp	r3, #0
 800313a:	d031      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	4798      	blx	r3
 8003144:	e02c      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
 8003146:	bf00      	nop
 8003148:	20000014 	.word	0x20000014
 800314c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003154:	2b00      	cmp	r3, #0
 8003156:	d023      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	4798      	blx	r3
 8003160:	e01e      	b.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10f      	bne.n	8003190 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f022 0210 	bic.w	r2, r2, #16
 800317e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d032      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ac:	f003 0301 	and.w	r3, r3, #1
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d022      	beq.n	80031fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2205      	movs	r2, #5
 80031b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	681a      	ldr	r2, [r3, #0]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f022 0201 	bic.w	r2, r2, #1
 80031ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	3301      	adds	r3, #1
 80031d0:	60bb      	str	r3, [r7, #8]
 80031d2:	697a      	ldr	r2, [r7, #20]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d307      	bcc.n	80031e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0301 	and.w	r3, r3, #1
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1f2      	bne.n	80031cc <HAL_DMA_IRQHandler+0x2cc>
 80031e6:	e000      	b.n	80031ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2201      	movs	r2, #1
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2200      	movs	r2, #0
 80031f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d005      	beq.n	800320e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	4798      	blx	r3
 800320a:	e000      	b.n	800320e <HAL_DMA_IRQHandler+0x30e>
        return;
 800320c:	bf00      	nop
    }
  }
}
 800320e:	3718      	adds	r7, #24
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003214:	b480      	push	{r7}
 8003216:	b083      	sub	sp, #12
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003220:	4618      	mov	r0, r3
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322a:	4770      	bx	lr

0800322c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800322c:	b480      	push	{r7}
 800322e:	b085      	sub	sp, #20
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003248:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	683a      	ldr	r2, [r7, #0]
 8003250:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	2b40      	cmp	r3, #64	@ 0x40
 8003258:	d108      	bne.n	800326c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800326a:	e007      	b.n	800327c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68ba      	ldr	r2, [r7, #8]
 8003272:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	60da      	str	r2, [r3, #12]
}
 800327c:	bf00      	nop
 800327e:	3714      	adds	r7, #20
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003288:	b480      	push	{r7}
 800328a:	b085      	sub	sp, #20
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	3b10      	subs	r3, #16
 8003298:	4a14      	ldr	r2, [pc, #80]	@ (80032ec <DMA_CalcBaseAndBitshift+0x64>)
 800329a:	fba2 2303 	umull	r2, r3, r2, r3
 800329e:	091b      	lsrs	r3, r3, #4
 80032a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80032a2:	4a13      	ldr	r2, [pc, #76]	@ (80032f0 <DMA_CalcBaseAndBitshift+0x68>)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	4413      	add	r3, r2
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2b03      	cmp	r3, #3
 80032b4:	d909      	bls.n	80032ca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032be:	f023 0303 	bic.w	r3, r3, #3
 80032c2:	1d1a      	adds	r2, r3, #4
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	659a      	str	r2, [r3, #88]	@ 0x58
 80032c8:	e007      	b.n	80032da <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032d2:	f023 0303 	bic.w	r3, r3, #3
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3714      	adds	r7, #20
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	aaaaaaab 	.word	0xaaaaaaab
 80032f0:	080105f0 	.word	0x080105f0

080032f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003304:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	699b      	ldr	r3, [r3, #24]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d11f      	bne.n	800334e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b03      	cmp	r3, #3
 8003312:	d856      	bhi.n	80033c2 <DMA_CheckFifoParam+0xce>
 8003314:	a201      	add	r2, pc, #4	@ (adr r2, 800331c <DMA_CheckFifoParam+0x28>)
 8003316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800331a:	bf00      	nop
 800331c:	0800332d 	.word	0x0800332d
 8003320:	0800333f 	.word	0x0800333f
 8003324:	0800332d 	.word	0x0800332d
 8003328:	080033c3 	.word	0x080033c3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003330:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d046      	beq.n	80033c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800333c:	e043      	b.n	80033c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003342:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003346:	d140      	bne.n	80033ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800334c:	e03d      	b.n	80033ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003356:	d121      	bne.n	800339c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003358:	68bb      	ldr	r3, [r7, #8]
 800335a:	2b03      	cmp	r3, #3
 800335c:	d837      	bhi.n	80033ce <DMA_CheckFifoParam+0xda>
 800335e:	a201      	add	r2, pc, #4	@ (adr r2, 8003364 <DMA_CheckFifoParam+0x70>)
 8003360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003364:	08003375 	.word	0x08003375
 8003368:	0800337b 	.word	0x0800337b
 800336c:	08003375 	.word	0x08003375
 8003370:	0800338d 	.word	0x0800338d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	73fb      	strb	r3, [r7, #15]
      break;
 8003378:	e030      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800337e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d025      	beq.n	80033d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800338a:	e022      	b.n	80033d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003390:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003394:	d11f      	bne.n	80033d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800339a:	e01c      	b.n	80033d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d903      	bls.n	80033aa <DMA_CheckFifoParam+0xb6>
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d003      	beq.n	80033b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033a8:	e018      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	73fb      	strb	r3, [r7, #15]
      break;
 80033ae:	e015      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00e      	beq.n	80033da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	73fb      	strb	r3, [r7, #15]
      break;
 80033c0:	e00b      	b.n	80033da <DMA_CheckFifoParam+0xe6>
      break;
 80033c2:	bf00      	nop
 80033c4:	e00a      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033c6:	bf00      	nop
 80033c8:	e008      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033ca:	bf00      	nop
 80033cc:	e006      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
 80033d0:	e004      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
 80033d4:	e002      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;   
 80033d6:	bf00      	nop
 80033d8:	e000      	b.n	80033dc <DMA_CheckFifoParam+0xe8>
      break;
 80033da:	bf00      	nop
    }
  } 
  
  return status; 
 80033dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80033de:	4618      	mov	r0, r3
 80033e0:	3714      	adds	r7, #20
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop

080033ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b089      	sub	sp, #36	@ 0x24
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033fe:	2300      	movs	r3, #0
 8003400:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003402:	2300      	movs	r3, #0
 8003404:	61fb      	str	r3, [r7, #28]
 8003406:	e159      	b.n	80036bc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003408:	2201      	movs	r2, #1
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	fa02 f303 	lsl.w	r3, r2, r3
 8003410:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800341c:	693a      	ldr	r2, [r7, #16]
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	429a      	cmp	r2, r3
 8003422:	f040 8148 	bne.w	80036b6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
 800342e:	2b01      	cmp	r3, #1
 8003430:	d005      	beq.n	800343e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800343a:	2b02      	cmp	r3, #2
 800343c:	d130      	bne.n	80034a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003444:	69fb      	ldr	r3, [r7, #28]
 8003446:	005b      	lsls	r3, r3, #1
 8003448:	2203      	movs	r2, #3
 800344a:	fa02 f303 	lsl.w	r3, r2, r3
 800344e:	43db      	mvns	r3, r3
 8003450:	69ba      	ldr	r2, [r7, #24]
 8003452:	4013      	ands	r3, r2
 8003454:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	68da      	ldr	r2, [r3, #12]
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4313      	orrs	r3, r2
 8003466:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003474:	2201      	movs	r2, #1
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	fa02 f303 	lsl.w	r3, r2, r3
 800347c:	43db      	mvns	r3, r3
 800347e:	69ba      	ldr	r2, [r7, #24]
 8003480:	4013      	ands	r3, r2
 8003482:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	091b      	lsrs	r3, r3, #4
 800348a:	f003 0201 	and.w	r2, r3, #1
 800348e:	69fb      	ldr	r3, [r7, #28]
 8003490:	fa02 f303 	lsl.w	r3, r2, r3
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	4313      	orrs	r3, r2
 8003498:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	69ba      	ldr	r2, [r7, #24]
 800349e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	2b03      	cmp	r3, #3
 80034aa:	d017      	beq.n	80034dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	2203      	movs	r2, #3
 80034b8:	fa02 f303 	lsl.w	r3, r2, r3
 80034bc:	43db      	mvns	r3, r3
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4013      	ands	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	005b      	lsls	r3, r3, #1
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69ba      	ldr	r2, [r7, #24]
 80034da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f003 0303 	and.w	r3, r3, #3
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d123      	bne.n	8003530 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	08da      	lsrs	r2, r3, #3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	3208      	adds	r2, #8
 80034f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	f003 0307 	and.w	r3, r3, #7
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	220f      	movs	r2, #15
 8003500:	fa02 f303 	lsl.w	r3, r2, r3
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	691a      	ldr	r2, [r3, #16]
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	fa02 f303 	lsl.w	r3, r2, r3
 800351c:	69ba      	ldr	r2, [r7, #24]
 800351e:	4313      	orrs	r3, r2
 8003520:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	08da      	lsrs	r2, r3, #3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	3208      	adds	r2, #8
 800352a:	69b9      	ldr	r1, [r7, #24]
 800352c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	2203      	movs	r2, #3
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f003 0203 	and.w	r2, r3, #3
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80a2 	beq.w	80036b6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003572:	2300      	movs	r3, #0
 8003574:	60fb      	str	r3, [r7, #12]
 8003576:	4b57      	ldr	r3, [pc, #348]	@ (80036d4 <HAL_GPIO_Init+0x2e8>)
 8003578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357a:	4a56      	ldr	r2, [pc, #344]	@ (80036d4 <HAL_GPIO_Init+0x2e8>)
 800357c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003580:	6453      	str	r3, [r2, #68]	@ 0x44
 8003582:	4b54      	ldr	r3, [pc, #336]	@ (80036d4 <HAL_GPIO_Init+0x2e8>)
 8003584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003586:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800358a:	60fb      	str	r3, [r7, #12]
 800358c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800358e:	4a52      	ldr	r2, [pc, #328]	@ (80036d8 <HAL_GPIO_Init+0x2ec>)
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	089b      	lsrs	r3, r3, #2
 8003594:	3302      	adds	r3, #2
 8003596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	220f      	movs	r2, #15
 80035a6:	fa02 f303 	lsl.w	r3, r2, r3
 80035aa:	43db      	mvns	r3, r3
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	4013      	ands	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a49      	ldr	r2, [pc, #292]	@ (80036dc <HAL_GPIO_Init+0x2f0>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d019      	beq.n	80035ee <HAL_GPIO_Init+0x202>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a48      	ldr	r2, [pc, #288]	@ (80036e0 <HAL_GPIO_Init+0x2f4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d013      	beq.n	80035ea <HAL_GPIO_Init+0x1fe>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a47      	ldr	r2, [pc, #284]	@ (80036e4 <HAL_GPIO_Init+0x2f8>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d00d      	beq.n	80035e6 <HAL_GPIO_Init+0x1fa>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a46      	ldr	r2, [pc, #280]	@ (80036e8 <HAL_GPIO_Init+0x2fc>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d007      	beq.n	80035e2 <HAL_GPIO_Init+0x1f6>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4a45      	ldr	r2, [pc, #276]	@ (80036ec <HAL_GPIO_Init+0x300>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d101      	bne.n	80035de <HAL_GPIO_Init+0x1f2>
 80035da:	2304      	movs	r3, #4
 80035dc:	e008      	b.n	80035f0 <HAL_GPIO_Init+0x204>
 80035de:	2307      	movs	r3, #7
 80035e0:	e006      	b.n	80035f0 <HAL_GPIO_Init+0x204>
 80035e2:	2303      	movs	r3, #3
 80035e4:	e004      	b.n	80035f0 <HAL_GPIO_Init+0x204>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e002      	b.n	80035f0 <HAL_GPIO_Init+0x204>
 80035ea:	2301      	movs	r3, #1
 80035ec:	e000      	b.n	80035f0 <HAL_GPIO_Init+0x204>
 80035ee:	2300      	movs	r3, #0
 80035f0:	69fa      	ldr	r2, [r7, #28]
 80035f2:	f002 0203 	and.w	r2, r2, #3
 80035f6:	0092      	lsls	r2, r2, #2
 80035f8:	4093      	lsls	r3, r2
 80035fa:	69ba      	ldr	r2, [r7, #24]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003600:	4935      	ldr	r1, [pc, #212]	@ (80036d8 <HAL_GPIO_Init+0x2ec>)
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	089b      	lsrs	r3, r3, #2
 8003606:	3302      	adds	r3, #2
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800360e:	4b38      	ldr	r3, [pc, #224]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	43db      	mvns	r3, r3
 8003618:	69ba      	ldr	r2, [r7, #24]
 800361a:	4013      	ands	r3, r2
 800361c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d003      	beq.n	8003632 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	693b      	ldr	r3, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003632:	4a2f      	ldr	r2, [pc, #188]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 8003634:	69bb      	ldr	r3, [r7, #24]
 8003636:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003638:	4b2d      	ldr	r3, [pc, #180]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	43db      	mvns	r3, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4013      	ands	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d003      	beq.n	800365c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	4313      	orrs	r3, r2
 800365a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800365c:	4a24      	ldr	r2, [pc, #144]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003662:	4b23      	ldr	r3, [pc, #140]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d003      	beq.n	8003686 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003686:	4a1a      	ldr	r2, [pc, #104]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800368c:	4b18      	ldr	r3, [pc, #96]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	43db      	mvns	r3, r3
 8003696:	69ba      	ldr	r2, [r7, #24]
 8003698:	4013      	ands	r3, r2
 800369a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d003      	beq.n	80036b0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036b0:	4a0f      	ldr	r2, [pc, #60]	@ (80036f0 <HAL_GPIO_Init+0x304>)
 80036b2:	69bb      	ldr	r3, [r7, #24]
 80036b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	3301      	adds	r3, #1
 80036ba:	61fb      	str	r3, [r7, #28]
 80036bc:	69fb      	ldr	r3, [r7, #28]
 80036be:	2b0f      	cmp	r3, #15
 80036c0:	f67f aea2 	bls.w	8003408 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036c4:	bf00      	nop
 80036c6:	bf00      	nop
 80036c8:	3724      	adds	r7, #36	@ 0x24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	40023800 	.word	0x40023800
 80036d8:	40013800 	.word	0x40013800
 80036dc:	40020000 	.word	0x40020000
 80036e0:	40020400 	.word	0x40020400
 80036e4:	40020800 	.word	0x40020800
 80036e8:	40020c00 	.word	0x40020c00
 80036ec:	40021000 	.word	0x40021000
 80036f0:	40013c00 	.word	0x40013c00

080036f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	460b      	mov	r3, r1
 80036fe:	807b      	strh	r3, [r7, #2]
 8003700:	4613      	mov	r3, r2
 8003702:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003704:	787b      	ldrb	r3, [r7, #1]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800370a:	887a      	ldrh	r2, [r7, #2]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003710:	e003      	b.n	800371a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003712:	887b      	ldrh	r3, [r7, #2]
 8003714:	041a      	lsls	r2, r3, #16
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	619a      	str	r2, [r3, #24]
}
 800371a:	bf00      	nop
 800371c:	370c      	adds	r7, #12
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	460b      	mov	r3, r1
 8003730:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003738:	887a      	ldrh	r2, [r7, #2]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	4013      	ands	r3, r2
 800373e:	041a      	lsls	r2, r3, #16
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	43d9      	mvns	r1, r3
 8003744:	887b      	ldrh	r3, [r7, #2]
 8003746:	400b      	ands	r3, r1
 8003748:	431a      	orrs	r2, r3
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	619a      	str	r2, [r3, #24]
}
 800374e:	bf00      	nop
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
	...

0800375c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d101      	bne.n	800376e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e12b      	b.n	80039c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d106      	bne.n	8003788 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f7fe fcfe 	bl	8002184 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2224      	movs	r2, #36	@ 0x24
 800378c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037c0:	f003 fbf4 	bl	8006fac <HAL_RCC_GetPCLK1Freq>
 80037c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	4a81      	ldr	r2, [pc, #516]	@ (80039d0 <HAL_I2C_Init+0x274>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d807      	bhi.n	80037e0 <HAL_I2C_Init+0x84>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	4a80      	ldr	r2, [pc, #512]	@ (80039d4 <HAL_I2C_Init+0x278>)
 80037d4:	4293      	cmp	r3, r2
 80037d6:	bf94      	ite	ls
 80037d8:	2301      	movls	r3, #1
 80037da:	2300      	movhi	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	e006      	b.n	80037ee <HAL_I2C_Init+0x92>
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	4a7d      	ldr	r2, [pc, #500]	@ (80039d8 <HAL_I2C_Init+0x27c>)
 80037e4:	4293      	cmp	r3, r2
 80037e6:	bf94      	ite	ls
 80037e8:	2301      	movls	r3, #1
 80037ea:	2300      	movhi	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e0e7      	b.n	80039c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	4a78      	ldr	r2, [pc, #480]	@ (80039dc <HAL_I2C_Init+0x280>)
 80037fa:	fba2 2303 	umull	r2, r3, r2, r3
 80037fe:	0c9b      	lsrs	r3, r3, #18
 8003800:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	430a      	orrs	r2, r1
 8003814:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	4a6a      	ldr	r2, [pc, #424]	@ (80039d0 <HAL_I2C_Init+0x274>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d802      	bhi.n	8003830 <HAL_I2C_Init+0xd4>
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	3301      	adds	r3, #1
 800382e:	e009      	b.n	8003844 <HAL_I2C_Init+0xe8>
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003836:	fb02 f303 	mul.w	r3, r2, r3
 800383a:	4a69      	ldr	r2, [pc, #420]	@ (80039e0 <HAL_I2C_Init+0x284>)
 800383c:	fba2 2303 	umull	r2, r3, r2, r3
 8003840:	099b      	lsrs	r3, r3, #6
 8003842:	3301      	adds	r3, #1
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6812      	ldr	r2, [r2, #0]
 8003848:	430b      	orrs	r3, r1
 800384a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003856:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	495c      	ldr	r1, [pc, #368]	@ (80039d0 <HAL_I2C_Init+0x274>)
 8003860:	428b      	cmp	r3, r1
 8003862:	d819      	bhi.n	8003898 <HAL_I2C_Init+0x13c>
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	1e59      	subs	r1, r3, #1
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	005b      	lsls	r3, r3, #1
 800386e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003872:	1c59      	adds	r1, r3, #1
 8003874:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003878:	400b      	ands	r3, r1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00a      	beq.n	8003894 <HAL_I2C_Init+0x138>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	1e59      	subs	r1, r3, #1
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	fbb1 f3f3 	udiv	r3, r1, r3
 800388c:	3301      	adds	r3, #1
 800388e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003892:	e051      	b.n	8003938 <HAL_I2C_Init+0x1dc>
 8003894:	2304      	movs	r3, #4
 8003896:	e04f      	b.n	8003938 <HAL_I2C_Init+0x1dc>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d111      	bne.n	80038c4 <HAL_I2C_Init+0x168>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	1e58      	subs	r0, r3, #1
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6859      	ldr	r1, [r3, #4]
 80038a8:	460b      	mov	r3, r1
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	440b      	add	r3, r1
 80038ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80038b2:	3301      	adds	r3, #1
 80038b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	bf0c      	ite	eq
 80038bc:	2301      	moveq	r3, #1
 80038be:	2300      	movne	r3, #0
 80038c0:	b2db      	uxtb	r3, r3
 80038c2:	e012      	b.n	80038ea <HAL_I2C_Init+0x18e>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	1e58      	subs	r0, r3, #1
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6859      	ldr	r1, [r3, #4]
 80038cc:	460b      	mov	r3, r1
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	440b      	add	r3, r1
 80038d2:	0099      	lsls	r1, r3, #2
 80038d4:	440b      	add	r3, r1
 80038d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80038da:	3301      	adds	r3, #1
 80038dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bf0c      	ite	eq
 80038e4:	2301      	moveq	r3, #1
 80038e6:	2300      	movne	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_I2C_Init+0x196>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e022      	b.n	8003938 <HAL_I2C_Init+0x1dc>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10e      	bne.n	8003918 <HAL_I2C_Init+0x1bc>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	1e58      	subs	r0, r3, #1
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6859      	ldr	r1, [r3, #4]
 8003902:	460b      	mov	r3, r1
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	440b      	add	r3, r1
 8003908:	fbb0 f3f3 	udiv	r3, r0, r3
 800390c:	3301      	adds	r3, #1
 800390e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003912:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003916:	e00f      	b.n	8003938 <HAL_I2C_Init+0x1dc>
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1e58      	subs	r0, r3, #1
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6859      	ldr	r1, [r3, #4]
 8003920:	460b      	mov	r3, r1
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	0099      	lsls	r1, r3, #2
 8003928:	440b      	add	r3, r1
 800392a:	fbb0 f3f3 	udiv	r3, r0, r3
 800392e:	3301      	adds	r3, #1
 8003930:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003934:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003938:	6879      	ldr	r1, [r7, #4]
 800393a:	6809      	ldr	r1, [r1, #0]
 800393c:	4313      	orrs	r3, r2
 800393e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	69da      	ldr	r2, [r3, #28]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	430a      	orrs	r2, r1
 800395a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003966:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6911      	ldr	r1, [r2, #16]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68d2      	ldr	r2, [r2, #12]
 8003972:	4311      	orrs	r1, r2
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	430b      	orrs	r3, r1
 800397a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	695a      	ldr	r2, [r3, #20]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	699b      	ldr	r3, [r3, #24]
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f042 0201 	orr.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2220      	movs	r2, #32
 80039b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039c4:	2300      	movs	r3, #0
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3710      	adds	r7, #16
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
 80039ce:	bf00      	nop
 80039d0:	000186a0 	.word	0x000186a0
 80039d4:	001e847f 	.word	0x001e847f
 80039d8:	003d08ff 	.word	0x003d08ff
 80039dc:	431bde83 	.word	0x431bde83
 80039e0:	10624dd3 	.word	0x10624dd3

080039e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b088      	sub	sp, #32
 80039e8:	af02      	add	r7, sp, #8
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	461a      	mov	r2, r3
 80039f0:	460b      	mov	r3, r1
 80039f2:	817b      	strh	r3, [r7, #10]
 80039f4:	4613      	mov	r3, r2
 80039f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039f8:	f7fe ffa8 	bl	800294c <HAL_GetTick>
 80039fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b20      	cmp	r3, #32
 8003a08:	f040 80e0 	bne.w	8003bcc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	9300      	str	r3, [sp, #0]
 8003a10:	2319      	movs	r3, #25
 8003a12:	2201      	movs	r2, #1
 8003a14:	4970      	ldr	r1, [pc, #448]	@ (8003bd8 <HAL_I2C_Master_Transmit+0x1f4>)
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f001 fa10 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d001      	beq.n	8003a26 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003a22:	2302      	movs	r3, #2
 8003a24:	e0d3      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d101      	bne.n	8003a34 <HAL_I2C_Master_Transmit+0x50>
 8003a30:	2302      	movs	r3, #2
 8003a32:	e0cc      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d007      	beq.n	8003a5a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0201 	orr.w	r2, r2, #1
 8003a58:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a68:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2221      	movs	r2, #33	@ 0x21
 8003a6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2210      	movs	r2, #16
 8003a76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	687a      	ldr	r2, [r7, #4]
 8003a84:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	893a      	ldrh	r2, [r7, #8]
 8003a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4a50      	ldr	r2, [pc, #320]	@ (8003bdc <HAL_I2C_Master_Transmit+0x1f8>)
 8003a9a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a9c:	8979      	ldrh	r1, [r7, #10]
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	6a3a      	ldr	r2, [r7, #32]
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 feae 	bl	8004804 <I2C_MasterRequestWrite>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e08d      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	613b      	str	r3, [r7, #16]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	613b      	str	r3, [r7, #16]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	699b      	ldr	r3, [r3, #24]
 8003ac4:	613b      	str	r3, [r7, #16]
 8003ac6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003ac8:	e066      	b.n	8003b98 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003aca:	697a      	ldr	r2, [r7, #20]
 8003acc:	6a39      	ldr	r1, [r7, #32]
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f001 face 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00d      	beq.n	8003af6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	d107      	bne.n	8003af2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003af0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e06b      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	781a      	ldrb	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b06:	1c5a      	adds	r2, r3, #1
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b10:	b29b      	uxth	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	b29a      	uxth	r2, r3
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	f003 0304 	and.w	r3, r3, #4
 8003b30:	2b04      	cmp	r3, #4
 8003b32:	d11b      	bne.n	8003b6c <HAL_I2C_Master_Transmit+0x188>
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d017      	beq.n	8003b6c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	781a      	ldrb	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b64:	3b01      	subs	r3, #1
 8003b66:	b29a      	uxth	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	6a39      	ldr	r1, [r7, #32]
 8003b70:	68f8      	ldr	r0, [r7, #12]
 8003b72:	f001 fac5 	bl	8005100 <I2C_WaitOnBTFFlagUntilTimeout>
 8003b76:	4603      	mov	r3, r0
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00d      	beq.n	8003b98 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d107      	bne.n	8003b94 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b92:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b94:	2301      	movs	r3, #1
 8003b96:	e01a      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d194      	bne.n	8003aca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681a      	ldr	r2, [r3, #0]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2220      	movs	r2, #32
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	e000      	b.n	8003bce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003bcc:	2302      	movs	r3, #2
  }
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3718      	adds	r7, #24
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	00100002 	.word	0x00100002
 8003bdc:	ffff0000 	.word	0xffff0000

08003be0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af02      	add	r7, sp, #8
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	4608      	mov	r0, r1
 8003bea:	4611      	mov	r1, r2
 8003bec:	461a      	mov	r2, r3
 8003bee:	4603      	mov	r3, r0
 8003bf0:	817b      	strh	r3, [r7, #10]
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	813b      	strh	r3, [r7, #8]
 8003bf6:	4613      	mov	r3, r2
 8003bf8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003bfa:	f7fe fea7 	bl	800294c <HAL_GetTick>
 8003bfe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	2b20      	cmp	r3, #32
 8003c0a:	f040 80d9 	bne.w	8003dc0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c0e:	697b      	ldr	r3, [r7, #20]
 8003c10:	9300      	str	r3, [sp, #0]
 8003c12:	2319      	movs	r3, #25
 8003c14:	2201      	movs	r2, #1
 8003c16:	496d      	ldr	r1, [pc, #436]	@ (8003dcc <HAL_I2C_Mem_Write+0x1ec>)
 8003c18:	68f8      	ldr	r0, [r7, #12]
 8003c1a:	f001 f90f 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003c24:	2302      	movs	r3, #2
 8003c26:	e0cc      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_I2C_Mem_Write+0x56>
 8003c32:	2302      	movs	r3, #2
 8003c34:	e0c5      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f003 0301 	and.w	r3, r3, #1
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d007      	beq.n	8003c5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2221      	movs	r2, #33	@ 0x21
 8003c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2240      	movs	r2, #64	@ 0x40
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	6a3a      	ldr	r2, [r7, #32]
 8003c86:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	4a4d      	ldr	r2, [pc, #308]	@ (8003dd0 <HAL_I2C_Mem_Write+0x1f0>)
 8003c9c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c9e:	88f8      	ldrh	r0, [r7, #6]
 8003ca0:	893a      	ldrh	r2, [r7, #8]
 8003ca2:	8979      	ldrh	r1, [r7, #10]
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	9301      	str	r3, [sp, #4]
 8003ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	4603      	mov	r3, r0
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 fe2a 	bl	8004908 <I2C_RequestMemoryWrite>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d052      	beq.n	8003d60 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e081      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f001 f9d4 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00d      	beq.n	8003cea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d107      	bne.n	8003ce6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e06b      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cee:	781a      	ldrb	r2, [r3, #0]
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfa:	1c5a      	adds	r2, r3, #1
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d04:	3b01      	subs	r3, #1
 8003d06:	b29a      	uxth	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d10:	b29b      	uxth	r3, r3
 8003d12:	3b01      	subs	r3, #1
 8003d14:	b29a      	uxth	r2, r3
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	695b      	ldr	r3, [r3, #20]
 8003d20:	f003 0304 	and.w	r3, r3, #4
 8003d24:	2b04      	cmp	r3, #4
 8003d26:	d11b      	bne.n	8003d60 <HAL_I2C_Mem_Write+0x180>
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d017      	beq.n	8003d60 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d34:	781a      	ldrb	r2, [r3, #0]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d1aa      	bne.n	8003cbe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f001 f9c7 	bl	8005100 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d00d      	beq.n	8003d94 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7c:	2b04      	cmp	r3, #4
 8003d7e:	d107      	bne.n	8003d90 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d8e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e016      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2220      	movs	r2, #32
 8003da8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	e000      	b.n	8003dc2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003dc0:	2302      	movs	r3, #2
  }
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	3718      	adds	r7, #24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
 8003dca:	bf00      	nop
 8003dcc:	00100002 	.word	0x00100002
 8003dd0:	ffff0000 	.word	0xffff0000

08003dd4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08c      	sub	sp, #48	@ 0x30
 8003dd8:	af02      	add	r7, sp, #8
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	4608      	mov	r0, r1
 8003dde:	4611      	mov	r1, r2
 8003de0:	461a      	mov	r2, r3
 8003de2:	4603      	mov	r3, r0
 8003de4:	817b      	strh	r3, [r7, #10]
 8003de6:	460b      	mov	r3, r1
 8003de8:	813b      	strh	r3, [r7, #8]
 8003dea:	4613      	mov	r3, r2
 8003dec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dee:	f7fe fdad 	bl	800294c <HAL_GetTick>
 8003df2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003dfa:	b2db      	uxtb	r3, r3
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	f040 8214 	bne.w	800422a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e04:	9300      	str	r3, [sp, #0]
 8003e06:	2319      	movs	r3, #25
 8003e08:	2201      	movs	r2, #1
 8003e0a:	497b      	ldr	r1, [pc, #492]	@ (8003ff8 <HAL_I2C_Mem_Read+0x224>)
 8003e0c:	68f8      	ldr	r0, [r7, #12]
 8003e0e:	f001 f815 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d001      	beq.n	8003e1c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e207      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d101      	bne.n	8003e2a <HAL_I2C_Mem_Read+0x56>
 8003e26:	2302      	movs	r3, #2
 8003e28:	e200      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d007      	beq.n	8003e50 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f042 0201 	orr.w	r2, r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e5e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2222      	movs	r2, #34	@ 0x22
 8003e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2240      	movs	r2, #64	@ 0x40
 8003e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003e80:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8003ffc <HAL_I2C_Mem_Read+0x228>)
 8003e90:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e92:	88f8      	ldrh	r0, [r7, #6]
 8003e94:	893a      	ldrh	r2, [r7, #8]
 8003e96:	8979      	ldrh	r1, [r7, #10]
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	9301      	str	r3, [sp, #4]
 8003e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 fdc6 	bl	8004a34 <I2C_RequestMemoryRead>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d001      	beq.n	8003eb2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e1bc      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d113      	bne.n	8003ee2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eba:	2300      	movs	r3, #0
 8003ebc:	623b      	str	r3, [r7, #32]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	623b      	str	r3, [r7, #32]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	623b      	str	r3, [r7, #32]
 8003ece:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ede:	601a      	str	r2, [r3, #0]
 8003ee0:	e190      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d11b      	bne.n	8003f22 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ef8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	695b      	ldr	r3, [r3, #20]
 8003f04:	61fb      	str	r3, [r7, #28]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	61fb      	str	r3, [r7, #28]
 8003f0e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f1e:	601a      	str	r2, [r3, #0]
 8003f20:	e170      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d11b      	bne.n	8003f62 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003f38:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003f48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	61bb      	str	r3, [r7, #24]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	61bb      	str	r3, [r7, #24]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	61bb      	str	r3, [r7, #24]
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	e150      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f62:	2300      	movs	r3, #0
 8003f64:	617b      	str	r3, [r7, #20]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	617b      	str	r3, [r7, #20]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	617b      	str	r3, [r7, #20]
 8003f76:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003f78:	e144      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7e:	2b03      	cmp	r3, #3
 8003f80:	f200 80f1 	bhi.w	8004166 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d123      	bne.n	8003fd4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f8e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f90:	68f8      	ldr	r0, [r7, #12]
 8003f92:	f001 f8fd 	bl	8005190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e145      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003faa:	b2d2      	uxtb	r2, r2
 8003fac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbc:	3b01      	subs	r3, #1
 8003fbe:	b29a      	uxth	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003fd2:	e117      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d14e      	bne.n	800407a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	9300      	str	r3, [sp, #0]
 8003fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	4906      	ldr	r1, [pc, #24]	@ (8004000 <HAL_I2C_Mem_Read+0x22c>)
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f000 ff28 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d008      	beq.n	8004004 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e11a      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
 8003ff6:	bf00      	nop
 8003ff8:	00100002 	.word	0x00100002
 8003ffc:	ffff0000 	.word	0xffff0000
 8004000:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004012:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	691a      	ldr	r2, [r3, #16]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800401e:	b2d2      	uxtb	r2, r2
 8004020:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004026:	1c5a      	adds	r2, r3, #1
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800403c:	b29b      	uxth	r3, r3
 800403e:	3b01      	subs	r3, #1
 8004040:	b29a      	uxth	r2, r3
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	691a      	ldr	r2, [r3, #16]
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004050:	b2d2      	uxtb	r2, r2
 8004052:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004058:	1c5a      	adds	r2, r3, #1
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004062:	3b01      	subs	r3, #1
 8004064:	b29a      	uxth	r2, r3
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800406e:	b29b      	uxth	r3, r3
 8004070:	3b01      	subs	r3, #1
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004078:	e0c4      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800407a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407c:	9300      	str	r3, [sp, #0]
 800407e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004080:	2200      	movs	r2, #0
 8004082:	496c      	ldr	r1, [pc, #432]	@ (8004234 <HAL_I2C_Mem_Read+0x460>)
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fed9 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d001      	beq.n	8004094 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e0cb      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b6:	1c5a      	adds	r2, r3, #1
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c0:	3b01      	subs	r3, #1
 80040c2:	b29a      	uxth	r2, r3
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	3b01      	subs	r3, #1
 80040d0:	b29a      	uxth	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80040d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d8:	9300      	str	r3, [sp, #0]
 80040da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040dc:	2200      	movs	r2, #0
 80040de:	4955      	ldr	r1, [pc, #340]	@ (8004234 <HAL_I2C_Mem_Read+0x460>)
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 feab 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e09d      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	691a      	ldr	r2, [r3, #16]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800410a:	b2d2      	uxtb	r2, r2
 800410c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004112:	1c5a      	adds	r2, r3, #1
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004128:	b29b      	uxth	r3, r3
 800412a:	3b01      	subs	r3, #1
 800412c:	b29a      	uxth	r2, r3
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800413c:	b2d2      	uxtb	r2, r2
 800413e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004144:	1c5a      	adds	r2, r3, #1
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800414e:	3b01      	subs	r3, #1
 8004150:	b29a      	uxth	r2, r3
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415a:	b29b      	uxth	r3, r3
 800415c:	3b01      	subs	r3, #1
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004164:	e04e      	b.n	8004204 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004168:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f001 f810 	bl	8005190 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e058      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	691a      	ldr	r2, [r3, #16]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004184:	b2d2      	uxtb	r2, r2
 8004186:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418c:	1c5a      	adds	r2, r3, #1
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004196:	3b01      	subs	r3, #1
 8004198:	b29a      	uxth	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d124      	bne.n	8004204 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d107      	bne.n	80041d2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	691a      	ldr	r2, [r3, #16]
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041dc:	b2d2      	uxtb	r2, r2
 80041de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ee:	3b01      	subs	r3, #1
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004208:	2b00      	cmp	r3, #0
 800420a:	f47f aeb6 	bne.w	8003f7a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	2220      	movs	r2, #32
 8004212:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2200      	movs	r2, #0
 8004222:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004226:	2300      	movs	r3, #0
 8004228:	e000      	b.n	800422c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800422a:	2302      	movs	r3, #2
  }
}
 800422c:	4618      	mov	r0, r3
 800422e:	3728      	adds	r7, #40	@ 0x28
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	00010004 	.word	0x00010004

08004238 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08c      	sub	sp, #48	@ 0x30
 800423c:	af02      	add	r7, sp, #8
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	4608      	mov	r0, r1
 8004242:	4611      	mov	r1, r2
 8004244:	461a      	mov	r2, r3
 8004246:	4603      	mov	r3, r0
 8004248:	817b      	strh	r3, [r7, #10]
 800424a:	460b      	mov	r3, r1
 800424c:	813b      	strh	r3, [r7, #8]
 800424e:	4613      	mov	r3, r2
 8004250:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004252:	f7fe fb7b 	bl	800294c <HAL_GetTick>
 8004256:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004258:	2300      	movs	r3, #0
 800425a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b20      	cmp	r3, #32
 8004266:	f040 8172 	bne.w	800454e <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800426a:	4b93      	ldr	r3, [pc, #588]	@ (80044b8 <HAL_I2C_Mem_Read_DMA+0x280>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	08db      	lsrs	r3, r3, #3
 8004270:	4a92      	ldr	r2, [pc, #584]	@ (80044bc <HAL_I2C_Mem_Read_DMA+0x284>)
 8004272:	fba2 2303 	umull	r2, r3, r2, r3
 8004276:	0a1a      	lsrs	r2, r3, #8
 8004278:	4613      	mov	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	009a      	lsls	r2, r3, #2
 8004280:	4413      	add	r3, r2
 8004282:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	3b01      	subs	r3, #1
 8004288:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d112      	bne.n	80042b6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2200      	movs	r2, #0
 8004294:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2220      	movs	r2, #32
 800429a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	f043 0220 	orr.w	r2, r3, #32
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80042b2:	2302      	movs	r3, #2
 80042b4:	e14c      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	699b      	ldr	r3, [r3, #24]
 80042bc:	f003 0302 	and.w	r3, r3, #2
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d0df      	beq.n	8004284 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d101      	bne.n	80042d2 <HAL_I2C_Mem_Read_DMA+0x9a>
 80042ce:	2302      	movs	r3, #2
 80042d0:	e13e      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d007      	beq.n	80042f8 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f042 0201 	orr.w	r2, r2, #1
 80042f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004306:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2222      	movs	r2, #34	@ 0x22
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2240      	movs	r2, #64	@ 0x40
 8004314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004322:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004328:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432e:	b29a      	uxth	r2, r3
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	4a62      	ldr	r2, [pc, #392]	@ (80044c0 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004338:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 800433a:	897a      	ldrh	r2, [r7, #10]
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004340:	893a      	ldrh	r2, [r7, #8]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004356:	2b00      	cmp	r3, #0
 8004358:	f000 80cc 	beq.w	80044f4 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004360:	2b00      	cmp	r3, #0
 8004362:	d02d      	beq.n	80043c0 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004368:	4a56      	ldr	r2, [pc, #344]	@ (80044c4 <HAL_I2C_Mem_Read_DMA+0x28c>)
 800436a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	4a55      	ldr	r2, [pc, #340]	@ (80044c8 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004372:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004378:	2200      	movs	r2, #0
 800437a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004380:	2200      	movs	r2, #0
 8004382:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004388:	2200      	movs	r2, #0
 800438a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	2200      	movs	r2, #0
 8004392:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3310      	adds	r3, #16
 800439e:	4619      	mov	r1, r3
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	461a      	mov	r2, r3
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043aa:	f7fe fcbf 	bl	8002d2c <HAL_DMA_Start_IT>
 80043ae:	4603      	mov	r3, r0
 80043b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80043b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	f040 8087 	bne.w	80044cc <HAL_I2C_Mem_Read_DMA+0x294>
 80043be:	e013      	b.n	80043e8 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2220      	movs	r2, #32
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2200      	movs	r2, #0
 80043cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0b3      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80043e8:	88f8      	ldrh	r0, [r7, #6]
 80043ea:	893a      	ldrh	r2, [r7, #8]
 80043ec:	8979      	ldrh	r1, [r7, #10]
 80043ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f0:	9301      	str	r3, [sp, #4]
 80043f2:	2323      	movs	r3, #35	@ 0x23
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	4603      	mov	r3, r0
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 fb1b 	bl	8004a34 <I2C_RequestMemoryRead>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d023      	beq.n	800444c <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004408:	4618      	mov	r0, r3
 800440a:	f7fe fd57 	bl	8002ebc <HAL_DMA_Abort_IT>
 800440e:	4603      	mov	r3, r0
 8004410:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004418:	2200      	movs	r2, #0
 800441a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800442a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f022 0201 	bic.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e081      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004450:	2b01      	cmp	r3, #1
 8004452:	d108      	bne.n	8004466 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004462:	601a      	str	r2, [r3, #0]
 8004464:	e007      	b.n	8004476 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004474:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004476:	2300      	movs	r3, #0
 8004478:	61bb      	str	r3, [r7, #24]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	695b      	ldr	r3, [r3, #20]
 8004480:	61bb      	str	r3, [r7, #24]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	699b      	ldr	r3, [r3, #24]
 8004488:	61bb      	str	r3, [r7, #24]
 800448a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	685a      	ldr	r2, [r3, #4]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044a2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	685a      	ldr	r2, [r3, #4]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044b2:	605a      	str	r2, [r3, #4]
 80044b4:	e049      	b.n	800454a <HAL_I2C_Mem_Read_DMA+0x312>
 80044b6:	bf00      	nop
 80044b8:	20000014 	.word	0x20000014
 80044bc:	14f8b589 	.word	0x14f8b589
 80044c0:	ffff0000 	.word	0xffff0000
 80044c4:	08004c05 	.word	0x08004c05
 80044c8:	08004dc3 	.word	0x08004dc3
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e0:	f043 0210 	orr.w	r2, r3, #16
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e02d      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80044f4:	88f8      	ldrh	r0, [r7, #6]
 80044f6:	893a      	ldrh	r2, [r7, #8]
 80044f8:	8979      	ldrh	r1, [r7, #10]
 80044fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044fc:	9301      	str	r3, [sp, #4]
 80044fe:	2323      	movs	r3, #35	@ 0x23
 8004500:	9300      	str	r3, [sp, #0]
 8004502:	4603      	mov	r3, r0
 8004504:	68f8      	ldr	r0, [r7, #12]
 8004506:	f000 fa95 	bl	8004a34 <I2C_RequestMemoryRead>
 800450a:	4603      	mov	r3, r0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d001      	beq.n	8004514 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e01d      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004514:	2300      	movs	r3, #0
 8004516:	617b      	str	r3, [r7, #20]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	617b      	str	r3, [r7, #20]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	617b      	str	r3, [r7, #20]
 8004528:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004538:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 800454a:	2300      	movs	r3, #0
 800454c:	e000      	b.n	8004550 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 800454e:	2302      	movs	r3, #2
  }
}
 8004550:	4618      	mov	r0, r3
 8004552:	3728      	adds	r7, #40	@ 0x28
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}

08004558 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b08a      	sub	sp, #40	@ 0x28
 800455c:	af02      	add	r7, sp, #8
 800455e:	60f8      	str	r0, [r7, #12]
 8004560:	607a      	str	r2, [r7, #4]
 8004562:	603b      	str	r3, [r7, #0]
 8004564:	460b      	mov	r3, r1
 8004566:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004568:	f7fe f9f0 	bl	800294c <HAL_GetTick>
 800456c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b20      	cmp	r3, #32
 800457c:	f040 8111 	bne.w	80047a2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	9300      	str	r3, [sp, #0]
 8004584:	2319      	movs	r3, #25
 8004586:	2201      	movs	r2, #1
 8004588:	4988      	ldr	r1, [pc, #544]	@ (80047ac <HAL_I2C_IsDeviceReady+0x254>)
 800458a:	68f8      	ldr	r0, [r7, #12]
 800458c:	f000 fc56 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004596:	2302      	movs	r3, #2
 8004598:	e104      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045a0:	2b01      	cmp	r3, #1
 80045a2:	d101      	bne.n	80045a8 <HAL_I2C_IsDeviceReady+0x50>
 80045a4:	2302      	movs	r3, #2
 80045a6:	e0fd      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 0301 	and.w	r3, r3, #1
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d007      	beq.n	80045ce <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f042 0201 	orr.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045dc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2224      	movs	r2, #36	@ 0x24
 80045e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4a70      	ldr	r2, [pc, #448]	@ (80047b0 <HAL_I2C_IsDeviceReady+0x258>)
 80045f0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004600:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004602:	69fb      	ldr	r3, [r7, #28]
 8004604:	9300      	str	r3, [sp, #0]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	2200      	movs	r2, #0
 800460a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 fc14 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d00d      	beq.n	8004636 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004624:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004628:	d103      	bne.n	8004632 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004630:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004632:	2303      	movs	r3, #3
 8004634:	e0b6      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004636:	897b      	ldrh	r3, [r7, #10]
 8004638:	b2db      	uxtb	r3, r3
 800463a:	461a      	mov	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004644:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004646:	f7fe f981 	bl	800294c <HAL_GetTick>
 800464a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f003 0302 	and.w	r3, r3, #2
 8004656:	2b02      	cmp	r3, #2
 8004658:	bf0c      	ite	eq
 800465a:	2301      	moveq	r3, #1
 800465c:	2300      	movne	r3, #0
 800465e:	b2db      	uxtb	r3, r3
 8004660:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	695b      	ldr	r3, [r3, #20]
 8004668:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800466c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004670:	bf0c      	ite	eq
 8004672:	2301      	moveq	r3, #1
 8004674:	2300      	movne	r3, #0
 8004676:	b2db      	uxtb	r3, r3
 8004678:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800467a:	e025      	b.n	80046c8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800467c:	f7fe f966 	bl	800294c <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	69fb      	ldr	r3, [r7, #28]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	429a      	cmp	r2, r3
 800468a:	d302      	bcc.n	8004692 <HAL_I2C_IsDeviceReady+0x13a>
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d103      	bne.n	800469a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	22a0      	movs	r2, #160	@ 0xa0
 8004696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	f003 0302 	and.w	r3, r3, #2
 80046a4:	2b02      	cmp	r3, #2
 80046a6:	bf0c      	ite	eq
 80046a8:	2301      	moveq	r3, #1
 80046aa:	2300      	movne	r3, #0
 80046ac:	b2db      	uxtb	r3, r3
 80046ae:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046be:	bf0c      	ite	eq
 80046c0:	2301      	moveq	r3, #1
 80046c2:	2300      	movne	r3, #0
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	2ba0      	cmp	r3, #160	@ 0xa0
 80046d2:	d005      	beq.n	80046e0 <HAL_I2C_IsDeviceReady+0x188>
 80046d4:	7dfb      	ldrb	r3, [r7, #23]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d102      	bne.n	80046e0 <HAL_I2C_IsDeviceReady+0x188>
 80046da:	7dbb      	ldrb	r3, [r7, #22]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d0cd      	beq.n	800467c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	2220      	movs	r2, #32
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	f003 0302 	and.w	r3, r3, #2
 80046f2:	2b02      	cmp	r3, #2
 80046f4:	d129      	bne.n	800474a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004704:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004706:	2300      	movs	r3, #0
 8004708:	613b      	str	r3, [r7, #16]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	613b      	str	r3, [r7, #16]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699b      	ldr	r3, [r3, #24]
 8004718:	613b      	str	r3, [r7, #16]
 800471a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	2319      	movs	r3, #25
 8004722:	2201      	movs	r2, #1
 8004724:	4921      	ldr	r1, [pc, #132]	@ (80047ac <HAL_I2C_IsDeviceReady+0x254>)
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f000 fb88 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 800472c:	4603      	mov	r3, r0
 800472e:	2b00      	cmp	r3, #0
 8004730:	d001      	beq.n	8004736 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e036      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2220      	movs	r2, #32
 800473a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	e02c      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004758:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004762:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	9300      	str	r3, [sp, #0]
 8004768:	2319      	movs	r3, #25
 800476a:	2201      	movs	r2, #1
 800476c:	490f      	ldr	r1, [pc, #60]	@ (80047ac <HAL_I2C_IsDeviceReady+0x254>)
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f000 fb64 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	2b00      	cmp	r3, #0
 8004778:	d001      	beq.n	800477e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e012      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	3301      	adds	r3, #1
 8004782:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004784:	69ba      	ldr	r2, [r7, #24]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	429a      	cmp	r2, r3
 800478a:	f4ff af32 	bcc.w	80045f2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2220      	movs	r2, #32
 8004792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	e000      	b.n	80047a4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80047a2:	2302      	movs	r3, #2
  }
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3720      	adds	r7, #32
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	00100002 	.word	0x00100002
 80047b0:	ffff0000 	.word	0xffff0000

080047b4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b083      	sub	sp, #12
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80047bc:	bf00      	nop
 80047be:	370c      	adds	r7, #12
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80047d0:	bf00      	nop
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80047dc:	b480      	push	{r7}
 80047de:	b083      	sub	sp, #12
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80047e4:	bf00      	nop
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80047f8:	bf00      	nop
 80047fa:	370c      	adds	r7, #12
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b088      	sub	sp, #32
 8004808:	af02      	add	r7, sp, #8
 800480a:	60f8      	str	r0, [r7, #12]
 800480c:	607a      	str	r2, [r7, #4]
 800480e:	603b      	str	r3, [r7, #0]
 8004810:	460b      	mov	r3, r1
 8004812:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004818:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800481a:	697b      	ldr	r3, [r7, #20]
 800481c:	2b08      	cmp	r3, #8
 800481e:	d006      	beq.n	800482e <I2C_MasterRequestWrite+0x2a>
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d003      	beq.n	800482e <I2C_MasterRequestWrite+0x2a>
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800482c:	d108      	bne.n	8004840 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800483c:	601a      	str	r2, [r3, #0]
 800483e:	e00b      	b.n	8004858 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004844:	2b12      	cmp	r3, #18
 8004846:	d107      	bne.n	8004858 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004856:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	9300      	str	r3, [sp, #0]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2200      	movs	r2, #0
 8004860:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004864:	68f8      	ldr	r0, [r7, #12]
 8004866:	f000 fae9 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00d      	beq.n	800488c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800487a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800487e:	d103      	bne.n	8004888 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004886:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e035      	b.n	80048f8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004894:	d108      	bne.n	80048a8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004896:	897b      	ldrh	r3, [r7, #10]
 8004898:	b2db      	uxtb	r3, r3
 800489a:	461a      	mov	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80048a4:	611a      	str	r2, [r3, #16]
 80048a6:	e01b      	b.n	80048e0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80048a8:	897b      	ldrh	r3, [r7, #10]
 80048aa:	11db      	asrs	r3, r3, #7
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	f003 0306 	and.w	r3, r3, #6
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	f063 030f 	orn	r3, r3, #15
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	490e      	ldr	r1, [pc, #56]	@ (8004900 <I2C_MasterRequestWrite+0xfc>)
 80048c6:	68f8      	ldr	r0, [r7, #12]
 80048c8:	f000 fb32 	bl	8004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d001      	beq.n	80048d6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e010      	b.n	80048f8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80048d6:	897b      	ldrh	r3, [r7, #10]
 80048d8:	b2da      	uxtb	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	4907      	ldr	r1, [pc, #28]	@ (8004904 <I2C_MasterRequestWrite+0x100>)
 80048e6:	68f8      	ldr	r0, [r7, #12]
 80048e8:	f000 fb22 	bl	8004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	00010008 	.word	0x00010008
 8004904:	00010002 	.word	0x00010002

08004908 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af02      	add	r7, sp, #8
 800490e:	60f8      	str	r0, [r7, #12]
 8004910:	4608      	mov	r0, r1
 8004912:	4611      	mov	r1, r2
 8004914:	461a      	mov	r2, r3
 8004916:	4603      	mov	r3, r0
 8004918:	817b      	strh	r3, [r7, #10]
 800491a:	460b      	mov	r3, r1
 800491c:	813b      	strh	r3, [r7, #8]
 800491e:	4613      	mov	r3, r2
 8004920:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004930:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004934:	9300      	str	r3, [sp, #0]
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	2200      	movs	r2, #0
 800493a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800493e:	68f8      	ldr	r0, [r7, #12]
 8004940:	f000 fa7c 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d00d      	beq.n	8004966 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004954:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004958:	d103      	bne.n	8004962 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004960:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e05f      	b.n	8004a26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004966:	897b      	ldrh	r3, [r7, #10]
 8004968:	b2db      	uxtb	r3, r3
 800496a:	461a      	mov	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004974:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004978:	6a3a      	ldr	r2, [r7, #32]
 800497a:	492d      	ldr	r1, [pc, #180]	@ (8004a30 <I2C_RequestMemoryWrite+0x128>)
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 fad7 	bl	8004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d001      	beq.n	800498c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e04c      	b.n	8004a26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	695b      	ldr	r3, [r3, #20]
 8004996:	617b      	str	r3, [r7, #20]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	699b      	ldr	r3, [r3, #24]
 800499e:	617b      	str	r3, [r7, #20]
 80049a0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049a4:	6a39      	ldr	r1, [r7, #32]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 fb62 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00d      	beq.n	80049ce <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d107      	bne.n	80049ca <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e02b      	b.n	8004a26 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049ce:	88fb      	ldrh	r3, [r7, #6]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d105      	bne.n	80049e0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049d4:	893b      	ldrh	r3, [r7, #8]
 80049d6:	b2da      	uxtb	r2, r3
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	611a      	str	r2, [r3, #16]
 80049de:	e021      	b.n	8004a24 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049e0:	893b      	ldrh	r3, [r7, #8]
 80049e2:	0a1b      	lsrs	r3, r3, #8
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	b2da      	uxtb	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049f0:	6a39      	ldr	r1, [r7, #32]
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 fb3c 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00d      	beq.n	8004a1a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a02:	2b04      	cmp	r3, #4
 8004a04:	d107      	bne.n	8004a16 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	681a      	ldr	r2, [r3, #0]
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a14:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e005      	b.n	8004a26 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a1a:	893b      	ldrh	r3, [r7, #8]
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3718      	adds	r7, #24
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	00010002 	.word	0x00010002

08004a34 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b088      	sub	sp, #32
 8004a38:	af02      	add	r7, sp, #8
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	4608      	mov	r0, r1
 8004a3e:	4611      	mov	r1, r2
 8004a40:	461a      	mov	r2, r3
 8004a42:	4603      	mov	r3, r0
 8004a44:	817b      	strh	r3, [r7, #10]
 8004a46:	460b      	mov	r3, r1
 8004a48:	813b      	strh	r3, [r7, #8]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a5c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	681a      	ldr	r2, [r3, #0]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	9300      	str	r3, [sp, #0]
 8004a72:	6a3b      	ldr	r3, [r7, #32]
 8004a74:	2200      	movs	r2, #0
 8004a76:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f9de 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00d      	beq.n	8004aa2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a94:	d103      	bne.n	8004a9e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a9c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a9e:	2303      	movs	r3, #3
 8004aa0:	e0aa      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004aa2:	897b      	ldrh	r3, [r7, #10]
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ab0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab4:	6a3a      	ldr	r2, [r7, #32]
 8004ab6:	4952      	ldr	r1, [pc, #328]	@ (8004c00 <I2C_RequestMemoryRead+0x1cc>)
 8004ab8:	68f8      	ldr	r0, [r7, #12]
 8004aba:	f000 fa39 	bl	8004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d001      	beq.n	8004ac8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	e097      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ac8:	2300      	movs	r3, #0
 8004aca:	617b      	str	r3, [r7, #20]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	617b      	str	r3, [r7, #20]
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	699b      	ldr	r3, [r3, #24]
 8004ada:	617b      	str	r3, [r7, #20]
 8004adc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ade:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ae0:	6a39      	ldr	r1, [r7, #32]
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fac4 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d00d      	beq.n	8004b0a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004af2:	2b04      	cmp	r3, #4
 8004af4:	d107      	bne.n	8004b06 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e076      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b0a:	88fb      	ldrh	r3, [r7, #6]
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d105      	bne.n	8004b1c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b10:	893b      	ldrh	r3, [r7, #8]
 8004b12:	b2da      	uxtb	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	611a      	str	r2, [r3, #16]
 8004b1a:	e021      	b.n	8004b60 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b1c:	893b      	ldrh	r3, [r7, #8]
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	b2da      	uxtb	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2c:	6a39      	ldr	r1, [r7, #32]
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 fa9e 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d00d      	beq.n	8004b56 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d107      	bne.n	8004b52 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681a      	ldr	r2, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e050      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b56:	893b      	ldrh	r3, [r7, #8]
 8004b58:	b2da      	uxtb	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b62:	6a39      	ldr	r1, [r7, #32]
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	f000 fa83 	bl	8005070 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b74:	2b04      	cmp	r3, #4
 8004b76:	d107      	bne.n	8004b88 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b86:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e035      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b9a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	6a3b      	ldr	r3, [r7, #32]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004ba8:	68f8      	ldr	r0, [r7, #12]
 8004baa:	f000 f947 	bl	8004e3c <I2C_WaitOnFlagUntilTimeout>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d00d      	beq.n	8004bd0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bc2:	d103      	bne.n	8004bcc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bca:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e013      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bd0:	897b      	ldrh	r3, [r7, #10]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	f043 0301 	orr.w	r3, r3, #1
 8004bd8:	b2da      	uxtb	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004be2:	6a3a      	ldr	r2, [r7, #32]
 8004be4:	4906      	ldr	r1, [pc, #24]	@ (8004c00 <I2C_RequestMemoryRead+0x1cc>)
 8004be6:	68f8      	ldr	r0, [r7, #12]
 8004be8:	f000 f9a2 	bl	8004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d001      	beq.n	8004bf6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e000      	b.n	8004bf8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004bf6:	2300      	movs	r3, #0
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	3718      	adds	r7, #24
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}
 8004c00:	00010002 	.word	0x00010002

08004c04 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c10:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c18:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c20:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c26:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	685a      	ldr	r2, [r3, #4]
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004c36:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004c44:	2200      	movs	r2, #0
 8004c46:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004c48:	697b      	ldr	r3, [r7, #20]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d003      	beq.n	8004c58 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c54:	2200      	movs	r2, #0
 8004c56:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004c5e:	2b21      	cmp	r3, #33	@ 0x21
 8004c60:	d007      	beq.n	8004c72 <I2C_DMAXferCplt+0x6e>
 8004c62:	7cfb      	ldrb	r3, [r7, #19]
 8004c64:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8004c68:	2b22      	cmp	r3, #34	@ 0x22
 8004c6a:	d131      	bne.n	8004cd0 <I2C_DMAXferCplt+0xcc>
 8004c6c:	7cbb      	ldrb	r3, [r7, #18]
 8004c6e:	2b20      	cmp	r3, #32
 8004c70:	d12e      	bne.n	8004cd0 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c80:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	2200      	movs	r2, #0
 8004c86:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004c88:	7cfb      	ldrb	r3, [r7, #19]
 8004c8a:	2b29      	cmp	r3, #41	@ 0x29
 8004c8c:	d10a      	bne.n	8004ca4 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	2221      	movs	r2, #33	@ 0x21
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	2228      	movs	r2, #40	@ 0x28
 8004c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004c9c:	6978      	ldr	r0, [r7, #20]
 8004c9e:	f7ff fd93 	bl	80047c8 <HAL_I2C_SlaveTxCpltCallback>
 8004ca2:	e00c      	b.n	8004cbe <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004ca4:	7cfb      	ldrb	r3, [r7, #19]
 8004ca6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ca8:	d109      	bne.n	8004cbe <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004caa:	697b      	ldr	r3, [r7, #20]
 8004cac:	2222      	movs	r2, #34	@ 0x22
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	2228      	movs	r2, #40	@ 0x28
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004cb8:	6978      	ldr	r0, [r7, #20]
 8004cba:	f7ff fd8f 	bl	80047dc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685a      	ldr	r2, [r3, #4]
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004ccc:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004cce:	e074      	b.n	8004dba <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004cd6:	b2db      	uxtb	r3, r3
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d06e      	beq.n	8004dba <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d107      	bne.n	8004cf6 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681a      	ldr	r2, [r3, #0]
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cf4:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	685a      	ldr	r2, [r3, #4]
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004d04:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004d0c:	d009      	beq.n	8004d22 <I2C_DMAXferCplt+0x11e>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2b08      	cmp	r3, #8
 8004d12:	d006      	beq.n	8004d22 <I2C_DMAXferCplt+0x11e>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8004d1a:	d002      	beq.n	8004d22 <I2C_DMAXferCplt+0x11e>
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	2b20      	cmp	r3, #32
 8004d20:	d107      	bne.n	8004d32 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d30:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d40:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d50:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8004d52:	697b      	ldr	r3, [r7, #20]
 8004d54:	2200      	movs	r2, #0
 8004d56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8004d60:	6978      	ldr	r0, [r7, #20]
 8004d62:	f7ff fd45 	bl	80047f0 <HAL_I2C_ErrorCallback>
}
 8004d66:	e028      	b.n	8004dba <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b40      	cmp	r3, #64	@ 0x40
 8004d7a:	d10a      	bne.n	8004d92 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004d84:	697b      	ldr	r3, [r7, #20]
 8004d86:	2200      	movs	r2, #0
 8004d88:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8004d8a:	6978      	ldr	r0, [r7, #20]
 8004d8c:	f7fc fa50 	bl	8001230 <HAL_I2C_MemRxCpltCallback>
}
 8004d90:	e013      	b.n	8004dba <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d92:	697b      	ldr	r3, [r7, #20]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	2b08      	cmp	r3, #8
 8004d9e:	d002      	beq.n	8004da6 <I2C_DMAXferCplt+0x1a2>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2b20      	cmp	r3, #32
 8004da4:	d103      	bne.n	8004dae <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8004da6:	697b      	ldr	r3, [r7, #20]
 8004da8:	2200      	movs	r2, #0
 8004daa:	631a      	str	r2, [r3, #48]	@ 0x30
 8004dac:	e002      	b.n	8004db4 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	2212      	movs	r2, #18
 8004db2:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8004db4:	6978      	ldr	r0, [r7, #20]
 8004db6:	f7ff fcfd 	bl	80047b4 <HAL_I2C_MasterRxCpltCallback>
}
 8004dba:	bf00      	nop
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}

08004dc2 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	b084      	sub	sp, #16
 8004dc6:	af00      	add	r7, sp, #0
 8004dc8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ddc:	2200      	movs	r2, #0
 8004dde:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d003      	beq.n	8004df0 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dec:	2200      	movs	r2, #0
 8004dee:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f7fe fa0f 	bl	8003214 <HAL_DMA_GetError>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d01b      	beq.n	8004e34 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e0a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2220      	movs	r2, #32
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	f043 0210 	orr.w	r2, r3, #16
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f7ff fcde 	bl	80047f0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e34:	bf00      	nop
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	603b      	str	r3, [r7, #0]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e4c:	e048      	b.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e54:	d044      	beq.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e56:	f7fd fd79 	bl	800294c <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	69bb      	ldr	r3, [r7, #24]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d302      	bcc.n	8004e6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d139      	bne.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	0c1b      	lsrs	r3, r3, #16
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d10d      	bne.n	8004e92 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	695b      	ldr	r3, [r3, #20]
 8004e7c:	43da      	mvns	r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	4013      	ands	r3, r2
 8004e82:	b29b      	uxth	r3, r3
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	bf0c      	ite	eq
 8004e88:	2301      	moveq	r3, #1
 8004e8a:	2300      	movne	r3, #0
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	461a      	mov	r2, r3
 8004e90:	e00c      	b.n	8004eac <I2C_WaitOnFlagUntilTimeout+0x70>
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	43da      	mvns	r2, r3
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	4013      	ands	r3, r2
 8004e9e:	b29b      	uxth	r3, r3
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	bf0c      	ite	eq
 8004ea4:	2301      	moveq	r3, #1
 8004ea6:	2300      	movne	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	461a      	mov	r2, r3
 8004eac:	79fb      	ldrb	r3, [r7, #7]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d116      	bne.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ecc:	f043 0220 	orr.w	r2, r3, #32
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e023      	b.n	8004f28 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	0c1b      	lsrs	r3, r3, #16
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d10d      	bne.n	8004f06 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	43da      	mvns	r2, r3
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	bf0c      	ite	eq
 8004efc:	2301      	moveq	r3, #1
 8004efe:	2300      	movne	r3, #0
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	461a      	mov	r2, r3
 8004f04:	e00c      	b.n	8004f20 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	699b      	ldr	r3, [r3, #24]
 8004f0c:	43da      	mvns	r2, r3
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	4013      	ands	r3, r2
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	bf0c      	ite	eq
 8004f18:	2301      	moveq	r3, #1
 8004f1a:	2300      	movne	r3, #0
 8004f1c:	b2db      	uxtb	r3, r3
 8004f1e:	461a      	mov	r2, r3
 8004f20:	79fb      	ldrb	r3, [r7, #7]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d093      	beq.n	8004e4e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b084      	sub	sp, #16
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	60f8      	str	r0, [r7, #12]
 8004f38:	60b9      	str	r1, [r7, #8]
 8004f3a:	607a      	str	r2, [r7, #4]
 8004f3c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f3e:	e071      	b.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f4e:	d123      	bne.n	8004f98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f5e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f68:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f84:	f043 0204 	orr.w	r2, r3, #4
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e067      	b.n	8005068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f9e:	d041      	beq.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa0:	f7fd fcd4 	bl	800294c <HAL_GetTick>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	1ad3      	subs	r3, r2, r3
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d302      	bcc.n	8004fb6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d136      	bne.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	0c1b      	lsrs	r3, r3, #16
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d10c      	bne.n	8004fda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	43da      	mvns	r2, r3
 8004fc8:	68bb      	ldr	r3, [r7, #8]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	bf14      	ite	ne
 8004fd2:	2301      	movne	r3, #1
 8004fd4:	2300      	moveq	r3, #0
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	e00b      	b.n	8004ff2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	699b      	ldr	r3, [r3, #24]
 8004fe0:	43da      	mvns	r2, r3
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	bf14      	ite	ne
 8004fec:	2301      	movne	r3, #1
 8004fee:	2300      	moveq	r3, #0
 8004ff0:	b2db      	uxtb	r3, r3
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d016      	beq.n	8005024 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2220      	movs	r2, #32
 8005000:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005010:	f043 0220 	orr.w	r2, r3, #32
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e021      	b.n	8005068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	0c1b      	lsrs	r3, r3, #16
 8005028:	b2db      	uxtb	r3, r3
 800502a:	2b01      	cmp	r3, #1
 800502c:	d10c      	bne.n	8005048 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	43da      	mvns	r2, r3
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	4013      	ands	r3, r2
 800503a:	b29b      	uxth	r3, r3
 800503c:	2b00      	cmp	r3, #0
 800503e:	bf14      	ite	ne
 8005040:	2301      	movne	r3, #1
 8005042:	2300      	moveq	r3, #0
 8005044:	b2db      	uxtb	r3, r3
 8005046:	e00b      	b.n	8005060 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	43da      	mvns	r2, r3
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	4013      	ands	r3, r2
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	bf14      	ite	ne
 800505a:	2301      	movne	r3, #1
 800505c:	2300      	moveq	r3, #0
 800505e:	b2db      	uxtb	r3, r3
 8005060:	2b00      	cmp	r3, #0
 8005062:	f47f af6d 	bne.w	8004f40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3710      	adds	r7, #16
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}

08005070 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b084      	sub	sp, #16
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800507c:	e034      	b.n	80050e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f8e3 	bl	800524a <I2C_IsAcknowledgeFailed>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e034      	b.n	80050f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005094:	d028      	beq.n	80050e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005096:	f7fd fc59 	bl	800294c <HAL_GetTick>
 800509a:	4602      	mov	r2, r0
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	1ad3      	subs	r3, r2, r3
 80050a0:	68ba      	ldr	r2, [r7, #8]
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d302      	bcc.n	80050ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d11d      	bne.n	80050e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050b6:	2b80      	cmp	r3, #128	@ 0x80
 80050b8:	d016      	beq.n	80050e8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	2220      	movs	r2, #32
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d4:	f043 0220 	orr.w	r2, r3, #32
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e007      	b.n	80050f8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f2:	2b80      	cmp	r3, #128	@ 0x80
 80050f4:	d1c3      	bne.n	800507e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3710      	adds	r7, #16
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b084      	sub	sp, #16
 8005104:	af00      	add	r7, sp, #0
 8005106:	60f8      	str	r0, [r7, #12]
 8005108:	60b9      	str	r1, [r7, #8]
 800510a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800510c:	e034      	b.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 f89b 	bl	800524a <I2C_IsAcknowledgeFailed>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d001      	beq.n	800511e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e034      	b.n	8005188 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005124:	d028      	beq.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005126:	f7fd fc11 	bl	800294c <HAL_GetTick>
 800512a:	4602      	mov	r2, r0
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	1ad3      	subs	r3, r2, r3
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	429a      	cmp	r2, r3
 8005134:	d302      	bcc.n	800513c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d11d      	bne.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	695b      	ldr	r3, [r3, #20]
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b04      	cmp	r3, #4
 8005148:	d016      	beq.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2200      	movs	r2, #0
 800515c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005164:	f043 0220 	orr.w	r2, r3, #32
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e007      	b.n	8005188 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	f003 0304 	and.w	r3, r3, #4
 8005182:	2b04      	cmp	r3, #4
 8005184:	d1c3      	bne.n	800510e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800519c:	e049      	b.n	8005232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b10      	cmp	r3, #16
 80051aa:	d119      	bne.n	80051e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f06f 0210 	mvn.w	r2, #16
 80051b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2200      	movs	r2, #0
 80051ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e030      	b.n	8005242 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051e0:	f7fd fbb4 	bl	800294c <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	68ba      	ldr	r2, [r7, #8]
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d302      	bcc.n	80051f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d11d      	bne.n	8005232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005200:	2b40      	cmp	r3, #64	@ 0x40
 8005202:	d016      	beq.n	8005232 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2220      	movs	r2, #32
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2200      	movs	r2, #0
 8005216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521e:	f043 0220 	orr.w	r2, r3, #32
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e007      	b.n	8005242 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	695b      	ldr	r3, [r3, #20]
 8005238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800523c:	2b40      	cmp	r3, #64	@ 0x40
 800523e:	d1ae      	bne.n	800519e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800525c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005260:	d11b      	bne.n	800529a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800526a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	f043 0204 	orr.w	r2, r3, #4
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	370c      	adds	r7, #12
 80052a0:	46bd      	mov	sp, r7
 80052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a6:	4770      	bx	lr

080052a8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af02      	add	r7, sp, #8
 80052ae:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d101      	bne.n	80052ba <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e101      	b.n	80054be <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d106      	bne.n	80052da <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80052d4:	6878      	ldr	r0, [r7, #4]
 80052d6:	f007 fe45 	bl	800cf64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2203      	movs	r2, #3
 80052de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052e8:	d102      	bne.n	80052f0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f004 f96e 	bl	80095d6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6818      	ldr	r0, [r3, #0]
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	7c1a      	ldrb	r2, [r3, #16]
 8005302:	f88d 2000 	strb.w	r2, [sp]
 8005306:	3304      	adds	r3, #4
 8005308:	cb0e      	ldmia	r3, {r1, r2, r3}
 800530a:	f004 f84d 	bl	80093a8 <USB_CoreInit>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d005      	beq.n	8005320 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e0ce      	b.n	80054be <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2100      	movs	r1, #0
 8005326:	4618      	mov	r0, r3
 8005328:	f004 f966 	bl	80095f8 <USB_SetCurrentMode>
 800532c:	4603      	mov	r3, r0
 800532e:	2b00      	cmp	r3, #0
 8005330:	d005      	beq.n	800533e <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	e0bf      	b.n	80054be <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800533e:	2300      	movs	r3, #0
 8005340:	73fb      	strb	r3, [r7, #15]
 8005342:	e04a      	b.n	80053da <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005344:	7bfa      	ldrb	r2, [r7, #15]
 8005346:	6879      	ldr	r1, [r7, #4]
 8005348:	4613      	mov	r3, r2
 800534a:	00db      	lsls	r3, r3, #3
 800534c:	4413      	add	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	440b      	add	r3, r1
 8005352:	3315      	adds	r3, #21
 8005354:	2201      	movs	r2, #1
 8005356:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005358:	7bfa      	ldrb	r2, [r7, #15]
 800535a:	6879      	ldr	r1, [r7, #4]
 800535c:	4613      	mov	r3, r2
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	4413      	add	r3, r2
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	440b      	add	r3, r1
 8005366:	3314      	adds	r3, #20
 8005368:	7bfa      	ldrb	r2, [r7, #15]
 800536a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800536c:	7bfa      	ldrb	r2, [r7, #15]
 800536e:	7bfb      	ldrb	r3, [r7, #15]
 8005370:	b298      	uxth	r0, r3
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4413      	add	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	332e      	adds	r3, #46	@ 0x2e
 8005380:	4602      	mov	r2, r0
 8005382:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005384:	7bfa      	ldrb	r2, [r7, #15]
 8005386:	6879      	ldr	r1, [r7, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	440b      	add	r3, r1
 8005392:	3318      	adds	r3, #24
 8005394:	2200      	movs	r2, #0
 8005396:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005398:	7bfa      	ldrb	r2, [r7, #15]
 800539a:	6879      	ldr	r1, [r7, #4]
 800539c:	4613      	mov	r3, r2
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	4413      	add	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	440b      	add	r3, r1
 80053a6:	331c      	adds	r3, #28
 80053a8:	2200      	movs	r2, #0
 80053aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053ac:	7bfa      	ldrb	r2, [r7, #15]
 80053ae:	6879      	ldr	r1, [r7, #4]
 80053b0:	4613      	mov	r3, r2
 80053b2:	00db      	lsls	r3, r3, #3
 80053b4:	4413      	add	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	440b      	add	r3, r1
 80053ba:	3320      	adds	r3, #32
 80053bc:	2200      	movs	r2, #0
 80053be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053c0:	7bfa      	ldrb	r2, [r7, #15]
 80053c2:	6879      	ldr	r1, [r7, #4]
 80053c4:	4613      	mov	r3, r2
 80053c6:	00db      	lsls	r3, r3, #3
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	440b      	add	r3, r1
 80053ce:	3324      	adds	r3, #36	@ 0x24
 80053d0:	2200      	movs	r2, #0
 80053d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053d4:	7bfb      	ldrb	r3, [r7, #15]
 80053d6:	3301      	adds	r3, #1
 80053d8:	73fb      	strb	r3, [r7, #15]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	791b      	ldrb	r3, [r3, #4]
 80053de:	7bfa      	ldrb	r2, [r7, #15]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d3af      	bcc.n	8005344 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80053e4:	2300      	movs	r3, #0
 80053e6:	73fb      	strb	r3, [r7, #15]
 80053e8:	e044      	b.n	8005474 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80053ea:	7bfa      	ldrb	r2, [r7, #15]
 80053ec:	6879      	ldr	r1, [r7, #4]
 80053ee:	4613      	mov	r3, r2
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	440b      	add	r3, r1
 80053f8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80053fc:	2200      	movs	r2, #0
 80053fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005400:	7bfa      	ldrb	r2, [r7, #15]
 8005402:	6879      	ldr	r1, [r7, #4]
 8005404:	4613      	mov	r3, r2
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	4413      	add	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	440b      	add	r3, r1
 800540e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005412:	7bfa      	ldrb	r2, [r7, #15]
 8005414:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005416:	7bfa      	ldrb	r2, [r7, #15]
 8005418:	6879      	ldr	r1, [r7, #4]
 800541a:	4613      	mov	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	4413      	add	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	440b      	add	r3, r1
 8005424:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005428:	2200      	movs	r2, #0
 800542a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800542c:	7bfa      	ldrb	r2, [r7, #15]
 800542e:	6879      	ldr	r1, [r7, #4]
 8005430:	4613      	mov	r3, r2
 8005432:	00db      	lsls	r3, r3, #3
 8005434:	4413      	add	r3, r2
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	440b      	add	r3, r1
 800543a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800543e:	2200      	movs	r2, #0
 8005440:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005442:	7bfa      	ldrb	r2, [r7, #15]
 8005444:	6879      	ldr	r1, [r7, #4]
 8005446:	4613      	mov	r3, r2
 8005448:	00db      	lsls	r3, r3, #3
 800544a:	4413      	add	r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	440b      	add	r3, r1
 8005450:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005454:	2200      	movs	r2, #0
 8005456:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005458:	7bfa      	ldrb	r2, [r7, #15]
 800545a:	6879      	ldr	r1, [r7, #4]
 800545c:	4613      	mov	r3, r2
 800545e:	00db      	lsls	r3, r3, #3
 8005460:	4413      	add	r3, r2
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	440b      	add	r3, r1
 8005466:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800546a:	2200      	movs	r2, #0
 800546c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800546e:	7bfb      	ldrb	r3, [r7, #15]
 8005470:	3301      	adds	r3, #1
 8005472:	73fb      	strb	r3, [r7, #15]
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	791b      	ldrb	r3, [r3, #4]
 8005478:	7bfa      	ldrb	r2, [r7, #15]
 800547a:	429a      	cmp	r2, r3
 800547c:	d3b5      	bcc.n	80053ea <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6818      	ldr	r0, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	7c1a      	ldrb	r2, [r3, #16]
 8005486:	f88d 2000 	strb.w	r2, [sp]
 800548a:	3304      	adds	r3, #4
 800548c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800548e:	f004 f8ff 	bl	8009690 <USB_DevInit>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d005      	beq.n	80054a4 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2202      	movs	r2, #2
 800549c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e00c      	b.n	80054be <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4618      	mov	r0, r3
 80054b8:	f005 f949 	bl	800a74e <USB_DevDisconnect>

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d101      	bne.n	80054e2 <HAL_PCD_Start+0x1c>
 80054de:	2302      	movs	r3, #2
 80054e0:	e022      	b.n	8005528 <HAL_PCD_Start+0x62>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2201      	movs	r2, #1
 80054e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d009      	beq.n	800550a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d105      	bne.n	800550a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005502:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4618      	mov	r0, r3
 8005510:	f004 f850 	bl	80095b4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4618      	mov	r0, r3
 800551a:	f005 f8f7 	bl	800a70c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2200      	movs	r2, #0
 8005522:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005526:	2300      	movs	r3, #0
}
 8005528:	4618      	mov	r0, r3
 800552a:	3710      	adds	r7, #16
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}

08005530 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005530:	b590      	push	{r4, r7, lr}
 8005532:	b08d      	sub	sp, #52	@ 0x34
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4618      	mov	r0, r3
 8005548:	f005 f9b5 	bl	800a8b6 <USB_GetMode>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	f040 848c 	bne.w	8005e6c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4618      	mov	r0, r3
 800555a:	f005 f919 	bl	800a790 <USB_ReadInterrupts>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	f000 8482 	beq.w	8005e6a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005566:	69fb      	ldr	r3, [r7, #28]
 8005568:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	0a1b      	lsrs	r3, r3, #8
 8005570:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4618      	mov	r0, r3
 8005580:	f005 f906 	bl	800a790 <USB_ReadInterrupts>
 8005584:	4603      	mov	r3, r0
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b02      	cmp	r3, #2
 800558c:	d107      	bne.n	800559e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	695a      	ldr	r2, [r3, #20]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f002 0202 	and.w	r2, r2, #2
 800559c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f005 f8f4 	bl	800a790 <USB_ReadInterrupts>
 80055a8:	4603      	mov	r3, r0
 80055aa:	f003 0310 	and.w	r3, r3, #16
 80055ae:	2b10      	cmp	r3, #16
 80055b0:	d161      	bne.n	8005676 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	699a      	ldr	r2, [r3, #24]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0210 	bic.w	r2, r2, #16
 80055c0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80055c2:	6a3b      	ldr	r3, [r7, #32]
 80055c4:	6a1b      	ldr	r3, [r3, #32]
 80055c6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	f003 020f 	and.w	r2, r3, #15
 80055ce:	4613      	mov	r3, r2
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	4413      	add	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055da:	687a      	ldr	r2, [r7, #4]
 80055dc:	4413      	add	r3, r2
 80055de:	3304      	adds	r3, #4
 80055e0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80055e2:	69bb      	ldr	r3, [r7, #24]
 80055e4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80055e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80055ec:	d124      	bne.n	8005638 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80055ee:	69ba      	ldr	r2, [r7, #24]
 80055f0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80055f4:	4013      	ands	r3, r2
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d035      	beq.n	8005666 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80055fe:	69bb      	ldr	r3, [r7, #24]
 8005600:	091b      	lsrs	r3, r3, #4
 8005602:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005604:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005608:	b29b      	uxth	r3, r3
 800560a:	461a      	mov	r2, r3
 800560c:	6a38      	ldr	r0, [r7, #32]
 800560e:	f004 ff2b 	bl	800a468 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	68da      	ldr	r2, [r3, #12]
 8005616:	69bb      	ldr	r3, [r7, #24]
 8005618:	091b      	lsrs	r3, r3, #4
 800561a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800561e:	441a      	add	r2, r3
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005624:	697b      	ldr	r3, [r7, #20]
 8005626:	695a      	ldr	r2, [r3, #20]
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	091b      	lsrs	r3, r3, #4
 800562c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005630:	441a      	add	r2, r3
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	615a      	str	r2, [r3, #20]
 8005636:	e016      	b.n	8005666 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800563e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005642:	d110      	bne.n	8005666 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800564a:	2208      	movs	r2, #8
 800564c:	4619      	mov	r1, r3
 800564e:	6a38      	ldr	r0, [r7, #32]
 8005650:	f004 ff0a 	bl	800a468 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	695a      	ldr	r2, [r3, #20]
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	091b      	lsrs	r3, r3, #4
 800565c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005660:	441a      	add	r2, r3
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	699a      	ldr	r2, [r3, #24]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0210 	orr.w	r2, r2, #16
 8005674:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4618      	mov	r0, r3
 800567c:	f005 f888 	bl	800a790 <USB_ReadInterrupts>
 8005680:	4603      	mov	r3, r0
 8005682:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005686:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800568a:	f040 80a7 	bne.w	80057dc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4618      	mov	r0, r3
 8005698:	f005 f88d 	bl	800a7b6 <USB_ReadDevAllOutEpInterrupt>
 800569c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800569e:	e099      	b.n	80057d4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80056a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a2:	f003 0301 	and.w	r3, r3, #1
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	f000 808e 	beq.w	80057c8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	4611      	mov	r1, r2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f005 f8b1 	bl	800a81e <USB_ReadDevOutEPInterrupt>
 80056bc:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d00c      	beq.n	80056e2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80056c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ca:	015a      	lsls	r2, r3, #5
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	4413      	add	r3, r2
 80056d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056d4:	461a      	mov	r2, r3
 80056d6:	2301      	movs	r3, #1
 80056d8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80056da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 fea3 	bl	8006428 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f003 0308 	and.w	r3, r3, #8
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00c      	beq.n	8005706 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80056ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ee:	015a      	lsls	r2, r3, #5
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	4413      	add	r3, r2
 80056f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80056f8:	461a      	mov	r2, r3
 80056fa:	2308      	movs	r3, #8
 80056fc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80056fe:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 ff79 	bl	80065f8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	f003 0310 	and.w	r3, r3, #16
 800570c:	2b00      	cmp	r3, #0
 800570e:	d008      	beq.n	8005722 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005712:	015a      	lsls	r2, r3, #5
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	4413      	add	r3, r2
 8005718:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800571c:	461a      	mov	r2, r3
 800571e:	2310      	movs	r3, #16
 8005720:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	f003 0302 	and.w	r3, r3, #2
 8005728:	2b00      	cmp	r3, #0
 800572a:	d030      	beq.n	800578e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800572c:	6a3b      	ldr	r3, [r7, #32]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005734:	2b80      	cmp	r3, #128	@ 0x80
 8005736:	d109      	bne.n	800574c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005738:	69fb      	ldr	r3, [r7, #28]
 800573a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	69fa      	ldr	r2, [r7, #28]
 8005742:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005746:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800574a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800574c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800574e:	4613      	mov	r3, r2
 8005750:	00db      	lsls	r3, r3, #3
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	4413      	add	r3, r2
 800575e:	3304      	adds	r3, #4
 8005760:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	78db      	ldrb	r3, [r3, #3]
 8005766:	2b01      	cmp	r3, #1
 8005768:	d108      	bne.n	800577c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	2200      	movs	r2, #0
 800576e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005772:	b2db      	uxtb	r3, r3
 8005774:	4619      	mov	r1, r3
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f007 fcf0 	bl	800d15c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	4413      	add	r3, r2
 8005784:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005788:	461a      	mov	r2, r3
 800578a:	2302      	movs	r3, #2
 800578c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	2b00      	cmp	r3, #0
 8005796:	d008      	beq.n	80057aa <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005798:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800579a:	015a      	lsls	r2, r3, #5
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	4413      	add	r3, r2
 80057a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a4:	461a      	mov	r2, r3
 80057a6:	2320      	movs	r3, #32
 80057a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d009      	beq.n	80057c8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80057b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b6:	015a      	lsls	r2, r3, #5
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	4413      	add	r3, r2
 80057bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057c0:	461a      	mov	r2, r3
 80057c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80057c6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	3301      	adds	r3, #1
 80057cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80057ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d0:	085b      	lsrs	r3, r3, #1
 80057d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80057d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f47f af62 	bne.w	80056a0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f004 ffd5 	bl	800a790 <USB_ReadInterrupts>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80057f0:	f040 80db 	bne.w	80059aa <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4618      	mov	r0, r3
 80057fa:	f004 fff6 	bl	800a7ea <USB_ReadDevAllInEpInterrupt>
 80057fe:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005800:	2300      	movs	r3, #0
 8005802:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005804:	e0cd      	b.n	80059a2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 80c2 	beq.w	8005996 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	4611      	mov	r1, r2
 800581c:	4618      	mov	r0, r3
 800581e:	f005 f81c 	bl	800a85a <USB_ReadDevInEPInterrupt>
 8005822:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d057      	beq.n	80058de <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800582e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005830:	f003 030f 	and.w	r3, r3, #15
 8005834:	2201      	movs	r2, #1
 8005836:	fa02 f303 	lsl.w	r3, r2, r3
 800583a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005842:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	43db      	mvns	r3, r3
 8005848:	69f9      	ldr	r1, [r7, #28]
 800584a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800584e:	4013      	ands	r3, r2
 8005850:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800585e:	461a      	mov	r2, r3
 8005860:	2301      	movs	r3, #1
 8005862:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	799b      	ldrb	r3, [r3, #6]
 8005868:	2b01      	cmp	r3, #1
 800586a:	d132      	bne.n	80058d2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800586c:	6879      	ldr	r1, [r7, #4]
 800586e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005870:	4613      	mov	r3, r2
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	4413      	add	r3, r2
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	440b      	add	r3, r1
 800587a:	3320      	adds	r3, #32
 800587c:	6819      	ldr	r1, [r3, #0]
 800587e:	6878      	ldr	r0, [r7, #4]
 8005880:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005882:	4613      	mov	r3, r2
 8005884:	00db      	lsls	r3, r3, #3
 8005886:	4413      	add	r3, r2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4403      	add	r3, r0
 800588c:	331c      	adds	r3, #28
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4419      	add	r1, r3
 8005892:	6878      	ldr	r0, [r7, #4]
 8005894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005896:	4613      	mov	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	4413      	add	r3, r2
 800589c:	009b      	lsls	r3, r3, #2
 800589e:	4403      	add	r3, r0
 80058a0:	3320      	adds	r3, #32
 80058a2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80058a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d113      	bne.n	80058d2 <HAL_PCD_IRQHandler+0x3a2>
 80058aa:	6879      	ldr	r1, [r7, #4]
 80058ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058ae:	4613      	mov	r3, r2
 80058b0:	00db      	lsls	r3, r3, #3
 80058b2:	4413      	add	r3, r2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	440b      	add	r3, r1
 80058b8:	3324      	adds	r3, #36	@ 0x24
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d108      	bne.n	80058d2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80058ca:	461a      	mov	r2, r3
 80058cc:	2101      	movs	r1, #1
 80058ce:	f005 f823 	bl	800a918 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80058d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	4619      	mov	r1, r3
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f007 fbc4 	bl	800d066 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	f003 0308 	and.w	r3, r3, #8
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d008      	beq.n	80058fa <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80058e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ea:	015a      	lsls	r2, r3, #5
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	4413      	add	r3, r2
 80058f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058f4:	461a      	mov	r2, r3
 80058f6:	2308      	movs	r3, #8
 80058f8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	f003 0310 	and.w	r3, r3, #16
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	015a      	lsls	r2, r3, #5
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	4413      	add	r3, r2
 800590c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005910:	461a      	mov	r2, r3
 8005912:	2310      	movs	r3, #16
 8005914:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591c:	2b00      	cmp	r3, #0
 800591e:	d008      	beq.n	8005932 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	4413      	add	r3, r2
 8005928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800592c:	461a      	mov	r2, r3
 800592e:	2340      	movs	r3, #64	@ 0x40
 8005930:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f003 0302 	and.w	r3, r3, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d023      	beq.n	8005984 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800593c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800593e:	6a38      	ldr	r0, [r7, #32]
 8005940:	f004 f80a 	bl	8009958 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005946:	4613      	mov	r3, r2
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	4413      	add	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	3310      	adds	r3, #16
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	4413      	add	r3, r2
 8005954:	3304      	adds	r3, #4
 8005956:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	78db      	ldrb	r3, [r3, #3]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d108      	bne.n	8005972 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	2200      	movs	r2, #0
 8005964:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	b2db      	uxtb	r3, r3
 800596a:	4619      	mov	r1, r3
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f007 fc07 	bl	800d180 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005974:	015a      	lsls	r2, r3, #5
 8005976:	69fb      	ldr	r3, [r7, #28]
 8005978:	4413      	add	r3, r2
 800597a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800597e:	461a      	mov	r2, r3
 8005980:	2302      	movs	r3, #2
 8005982:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005984:	693b      	ldr	r3, [r7, #16]
 8005986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800598e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 fcbd 	bl	8006310 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005998:	3301      	adds	r3, #1
 800599a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800599c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800599e:	085b      	lsrs	r3, r3, #1
 80059a0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80059a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	f47f af2e 	bne.w	8005806 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f004 feee 	bl	800a790 <USB_ReadInterrupts>
 80059b4:	4603      	mov	r3, r0
 80059b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80059ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80059be:	d122      	bne.n	8005a06 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	69fa      	ldr	r2, [r7, #28]
 80059ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059ce:	f023 0301 	bic.w	r3, r3, #1
 80059d2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d108      	bne.n	80059f0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80059e6:	2100      	movs	r1, #0
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 fea3 	bl	8006734 <HAL_PCDEx_LPM_Callback>
 80059ee:	e002      	b.n	80059f6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f007 fba5 	bl	800d140 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	695a      	ldr	r2, [r3, #20]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005a04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f004 fec0 	bl	800a790 <USB_ReadInterrupts>
 8005a10:	4603      	mov	r3, r0
 8005a12:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a16:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a1a:	d112      	bne.n	8005a42 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	f003 0301 	and.w	r3, r3, #1
 8005a28:	2b01      	cmp	r3, #1
 8005a2a:	d102      	bne.n	8005a32 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f007 fb61 	bl	800d0f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695a      	ldr	r2, [r3, #20]
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005a40:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f004 fea2 	bl	800a790 <USB_ReadInterrupts>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a56:	f040 80b7 	bne.w	8005bc8 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	69fa      	ldr	r2, [r7, #28]
 8005a64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a68:	f023 0301 	bic.w	r3, r3, #1
 8005a6c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2110      	movs	r1, #16
 8005a74:	4618      	mov	r0, r3
 8005a76:	f003 ff6f 	bl	8009958 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005a7e:	e046      	b.n	8005b0e <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005a92:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005a94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a96:	015a      	lsls	r2, r3, #5
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aa4:	0151      	lsls	r1, r2, #5
 8005aa6:	69fa      	ldr	r2, [r7, #28]
 8005aa8:	440a      	add	r2, r1
 8005aaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ab2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005ab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab6:	015a      	lsls	r2, r3, #5
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	4413      	add	r3, r2
 8005abc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005ac6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005ac8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aca:	015a      	lsls	r2, r3, #5
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	4413      	add	r3, r2
 8005ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ad8:	0151      	lsls	r1, r2, #5
 8005ada:	69fa      	ldr	r2, [r7, #28]
 8005adc:	440a      	add	r2, r1
 8005ade:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005ae2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005ae6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005ae8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aea:	015a      	lsls	r2, r3, #5
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	4413      	add	r3, r2
 8005af0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005af8:	0151      	lsls	r1, r2, #5
 8005afa:	69fa      	ldr	r2, [r7, #28]
 8005afc:	440a      	add	r2, r1
 8005afe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b02:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005b06:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	791b      	ldrb	r3, [r3, #4]
 8005b12:	461a      	mov	r2, r3
 8005b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d3b2      	bcc.n	8005a80 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b20:	69db      	ldr	r3, [r3, #28]
 8005b22:	69fa      	ldr	r2, [r7, #28]
 8005b24:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b28:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8005b2c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	7bdb      	ldrb	r3, [r3, #15]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d016      	beq.n	8005b64 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005b36:	69fb      	ldr	r3, [r7, #28]
 8005b38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b40:	69fa      	ldr	r2, [r7, #28]
 8005b42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b46:	f043 030b 	orr.w	r3, r3, #11
 8005b4a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b4e:	69fb      	ldr	r3, [r7, #28]
 8005b50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b56:	69fa      	ldr	r2, [r7, #28]
 8005b58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b5c:	f043 030b 	orr.w	r3, r3, #11
 8005b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8005b62:	e015      	b.n	8005b90 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b6a:	695b      	ldr	r3, [r3, #20]
 8005b6c:	69fa      	ldr	r2, [r7, #28]
 8005b6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b72:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005b76:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005b7a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b82:	691b      	ldr	r3, [r3, #16]
 8005b84:	69fa      	ldr	r2, [r7, #28]
 8005b86:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b8a:	f043 030b 	orr.w	r3, r3, #11
 8005b8e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b9e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005ba2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6818      	ldr	r0, [r3, #0]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005bb2:	461a      	mov	r2, r3
 8005bb4:	f004 feb0 	bl	800a918 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	695a      	ldr	r2, [r3, #20]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005bc6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f004 fddf 	bl	800a790 <USB_ReadInterrupts>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bdc:	d123      	bne.n	8005c26 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f004 fe75 	bl	800a8d2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f003 ff2c 	bl	8009a4a <USB_GetDevSpeed>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681c      	ldr	r4, [r3, #0]
 8005bfe:	f001 f9c9 	bl	8006f94 <HAL_RCC_GetHCLKFreq>
 8005c02:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c08:	461a      	mov	r2, r3
 8005c0a:	4620      	mov	r0, r4
 8005c0c:	f003 fc30 	bl	8009470 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f007 fa50 	bl	800d0b6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	695a      	ldr	r2, [r3, #20]
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005c24:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	f004 fdb0 	bl	800a790 <USB_ReadInterrupts>
 8005c30:	4603      	mov	r3, r0
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b08      	cmp	r3, #8
 8005c38:	d10a      	bne.n	8005c50 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f007 fa2d 	bl	800d09a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	695a      	ldr	r2, [r3, #20]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f002 0208 	and.w	r2, r2, #8
 8005c4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4618      	mov	r0, r3
 8005c56:	f004 fd9b 	bl	800a790 <USB_ReadInterrupts>
 8005c5a:	4603      	mov	r3, r0
 8005c5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c60:	2b80      	cmp	r3, #128	@ 0x80
 8005c62:	d123      	bne.n	8005cac <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005c6c:	6a3b      	ldr	r3, [r7, #32]
 8005c6e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c70:	2301      	movs	r3, #1
 8005c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c74:	e014      	b.n	8005ca0 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005c76:	6879      	ldr	r1, [r7, #4]
 8005c78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c7a:	4613      	mov	r3, r2
 8005c7c:	00db      	lsls	r3, r3, #3
 8005c7e:	4413      	add	r3, r2
 8005c80:	009b      	lsls	r3, r3, #2
 8005c82:	440b      	add	r3, r1
 8005c84:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d105      	bne.n	8005c9a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	b2db      	uxtb	r3, r3
 8005c92:	4619      	mov	r1, r3
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fb0a 	bl	80062ae <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	791b      	ldrb	r3, [r3, #4]
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d3e4      	bcc.n	8005c76 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f004 fd6d 	bl	800a790 <USB_ReadInterrupts>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005cbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cc0:	d13c      	bne.n	8005d3c <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cc6:	e02b      	b.n	8005d20 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	015a      	lsls	r2, r3, #5
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	4413      	add	r3, r2
 8005cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005cd8:	6879      	ldr	r1, [r7, #4]
 8005cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cdc:	4613      	mov	r3, r2
 8005cde:	00db      	lsls	r3, r3, #3
 8005ce0:	4413      	add	r3, r2
 8005ce2:	009b      	lsls	r3, r3, #2
 8005ce4:	440b      	add	r3, r1
 8005ce6:	3318      	adds	r3, #24
 8005ce8:	781b      	ldrb	r3, [r3, #0]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d115      	bne.n	8005d1a <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005cee:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	da12      	bge.n	8005d1a <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005cf4:	6879      	ldr	r1, [r7, #4]
 8005cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cf8:	4613      	mov	r3, r2
 8005cfa:	00db      	lsls	r3, r3, #3
 8005cfc:	4413      	add	r3, r2
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	440b      	add	r3, r1
 8005d02:	3317      	adds	r3, #23
 8005d04:	2201      	movs	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005d10:	b2db      	uxtb	r3, r3
 8005d12:	4619      	mov	r1, r3
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f000 faca 	bl	80062ae <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	3301      	adds	r3, #1
 8005d1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	791b      	ldrb	r3, [r3, #4]
 8005d24:	461a      	mov	r2, r3
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d3cd      	bcc.n	8005cc8 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	695a      	ldr	r2, [r3, #20]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005d3a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f004 fd25 	bl	800a790 <USB_ReadInterrupts>
 8005d46:	4603      	mov	r3, r0
 8005d48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005d4c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d50:	d156      	bne.n	8005e00 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d52:	2301      	movs	r3, #1
 8005d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d56:	e045      	b.n	8005de4 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5a:	015a      	lsls	r2, r3, #5
 8005d5c:	69fb      	ldr	r3, [r7, #28]
 8005d5e:	4413      	add	r3, r2
 8005d60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d68:	6879      	ldr	r1, [r7, #4]
 8005d6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d6c:	4613      	mov	r3, r2
 8005d6e:	00db      	lsls	r3, r3, #3
 8005d70:	4413      	add	r3, r2
 8005d72:	009b      	lsls	r3, r3, #2
 8005d74:	440b      	add	r3, r1
 8005d76:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005d7a:	781b      	ldrb	r3, [r3, #0]
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	d12e      	bne.n	8005dde <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d80:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	da2b      	bge.n	8005dde <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	0c1a      	lsrs	r2, r3, #16
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005d90:	4053      	eors	r3, r2
 8005d92:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d121      	bne.n	8005dde <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005d9a:	6879      	ldr	r1, [r7, #4]
 8005d9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d9e:	4613      	mov	r3, r2
 8005da0:	00db      	lsls	r3, r3, #3
 8005da2:	4413      	add	r3, r2
 8005da4:	009b      	lsls	r3, r3, #2
 8005da6:	440b      	add	r3, r1
 8005da8:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005dac:	2201      	movs	r2, #1
 8005dae:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005db8:	6a3b      	ldr	r3, [r7, #32]
 8005dba:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	695b      	ldr	r3, [r3, #20]
 8005dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10a      	bne.n	8005dde <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005dc8:	69fb      	ldr	r3, [r7, #28]
 8005dca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	69fa      	ldr	r2, [r7, #28]
 8005dd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005dd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005dda:	6053      	str	r3, [r2, #4]
            break;
 8005ddc:	e008      	b.n	8005df0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de0:	3301      	adds	r3, #1
 8005de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	791b      	ldrb	r3, [r3, #4]
 8005de8:	461a      	mov	r2, r3
 8005dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d3b3      	bcc.n	8005d58 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	695a      	ldr	r2, [r3, #20]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005dfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4618      	mov	r0, r3
 8005e06:	f004 fcc3 	bl	800a790 <USB_ReadInterrupts>
 8005e0a:	4603      	mov	r3, r0
 8005e0c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005e10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e14:	d10a      	bne.n	8005e2c <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f007 f9c4 	bl	800d1a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	695a      	ldr	r2, [r3, #20]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005e2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4618      	mov	r0, r3
 8005e32:	f004 fcad 	bl	800a790 <USB_ReadInterrupts>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f003 0304 	and.w	r3, r3, #4
 8005e3c:	2b04      	cmp	r3, #4
 8005e3e:	d115      	bne.n	8005e6c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f007 f9b4 	bl	800d1c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	6859      	ldr	r1, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	430a      	orrs	r2, r1
 8005e66:	605a      	str	r2, [r3, #4]
 8005e68:	e000      	b.n	8005e6c <HAL_PCD_IRQHandler+0x93c>
      return;
 8005e6a:	bf00      	nop
    }
  }
}
 8005e6c:	3734      	adds	r7, #52	@ 0x34
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd90      	pop	{r4, r7, pc}

08005e72 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e72:	b580      	push	{r7, lr}
 8005e74:	b082      	sub	sp, #8
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d101      	bne.n	8005e8c <HAL_PCD_SetAddress+0x1a>
 8005e88:	2302      	movs	r3, #2
 8005e8a:	e012      	b.n	8005eb2 <HAL_PCD_SetAddress+0x40>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	78fa      	ldrb	r2, [r7, #3]
 8005e98:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	78fa      	ldrb	r2, [r7, #3]
 8005ea0:	4611      	mov	r1, r2
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f004 fc0c 	bl	800a6c0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3708      	adds	r7, #8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}

08005eba <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005eba:	b580      	push	{r7, lr}
 8005ebc:	b084      	sub	sp, #16
 8005ebe:	af00      	add	r7, sp, #0
 8005ec0:	6078      	str	r0, [r7, #4]
 8005ec2:	4608      	mov	r0, r1
 8005ec4:	4611      	mov	r1, r2
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	4603      	mov	r3, r0
 8005eca:	70fb      	strb	r3, [r7, #3]
 8005ecc:	460b      	mov	r3, r1
 8005ece:	803b      	strh	r3, [r7, #0]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005ed4:	2300      	movs	r3, #0
 8005ed6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ed8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	da0f      	bge.n	8005f00 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	f003 020f 	and.w	r2, r3, #15
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	00db      	lsls	r3, r3, #3
 8005eea:	4413      	add	r3, r2
 8005eec:	009b      	lsls	r3, r3, #2
 8005eee:	3310      	adds	r3, #16
 8005ef0:	687a      	ldr	r2, [r7, #4]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	3304      	adds	r3, #4
 8005ef6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2201      	movs	r2, #1
 8005efc:	705a      	strb	r2, [r3, #1]
 8005efe:	e00f      	b.n	8005f20 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f00:	78fb      	ldrb	r3, [r7, #3]
 8005f02:	f003 020f 	and.w	r2, r3, #15
 8005f06:	4613      	mov	r3, r2
 8005f08:	00db      	lsls	r3, r3, #3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009b      	lsls	r3, r3, #2
 8005f0e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f12:	687a      	ldr	r2, [r7, #4]
 8005f14:	4413      	add	r3, r2
 8005f16:	3304      	adds	r3, #4
 8005f18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f20:	78fb      	ldrb	r3, [r7, #3]
 8005f22:	f003 030f 	and.w	r3, r3, #15
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005f2c:	883b      	ldrh	r3, [r7, #0]
 8005f2e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	78ba      	ldrb	r2, [r7, #2]
 8005f3a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	785b      	ldrb	r3, [r3, #1]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d004      	beq.n	8005f4e <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	781b      	ldrb	r3, [r3, #0]
 8005f48:	461a      	mov	r2, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f4e:	78bb      	ldrb	r3, [r7, #2]
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d102      	bne.n	8005f5a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d101      	bne.n	8005f68 <HAL_PCD_EP_Open+0xae>
 8005f64:	2302      	movs	r3, #2
 8005f66:	e00e      	b.n	8005f86 <HAL_PCD_EP_Open+0xcc>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68f9      	ldr	r1, [r7, #12]
 8005f76:	4618      	mov	r0, r3
 8005f78:	f003 fd8c 	bl	8009a94 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005f84:	7afb      	ldrb	r3, [r7, #11]
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3710      	adds	r7, #16
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f8e:	b580      	push	{r7, lr}
 8005f90:	b084      	sub	sp, #16
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
 8005f96:	460b      	mov	r3, r1
 8005f98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f9a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	da0f      	bge.n	8005fc2 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	f003 020f 	and.w	r2, r3, #15
 8005fa8:	4613      	mov	r3, r2
 8005faa:	00db      	lsls	r3, r3, #3
 8005fac:	4413      	add	r3, r2
 8005fae:	009b      	lsls	r3, r3, #2
 8005fb0:	3310      	adds	r3, #16
 8005fb2:	687a      	ldr	r2, [r7, #4]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	705a      	strb	r2, [r3, #1]
 8005fc0:	e00f      	b.n	8005fe2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fc2:	78fb      	ldrb	r3, [r7, #3]
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	4613      	mov	r3, r2
 8005fca:	00db      	lsls	r3, r3, #3
 8005fcc:	4413      	add	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005fd4:	687a      	ldr	r2, [r7, #4]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	3304      	adds	r3, #4
 8005fda:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	2200      	movs	r2, #0
 8005fe0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005fe2:	78fb      	ldrb	r3, [r7, #3]
 8005fe4:	f003 030f 	and.w	r3, r3, #15
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d101      	bne.n	8005ffc <HAL_PCD_EP_Close+0x6e>
 8005ff8:	2302      	movs	r3, #2
 8005ffa:	e00e      	b.n	800601a <HAL_PCD_EP_Close+0x8c>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	68f9      	ldr	r1, [r7, #12]
 800600a:	4618      	mov	r0, r3
 800600c:	f003 fdca 	bl	8009ba4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006018:	2300      	movs	r3, #0
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}

08006022 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006022:	b580      	push	{r7, lr}
 8006024:	b086      	sub	sp, #24
 8006026:	af00      	add	r7, sp, #0
 8006028:	60f8      	str	r0, [r7, #12]
 800602a:	607a      	str	r2, [r7, #4]
 800602c:	603b      	str	r3, [r7, #0]
 800602e:	460b      	mov	r3, r1
 8006030:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006032:	7afb      	ldrb	r3, [r7, #11]
 8006034:	f003 020f 	and.w	r2, r3, #15
 8006038:	4613      	mov	r3, r2
 800603a:	00db      	lsls	r3, r3, #3
 800603c:	4413      	add	r3, r2
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4413      	add	r3, r2
 8006048:	3304      	adds	r3, #4
 800604a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	687a      	ldr	r2, [r7, #4]
 8006050:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	2200      	movs	r2, #0
 800605c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	2200      	movs	r2, #0
 8006062:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006064:	7afb      	ldrb	r3, [r7, #11]
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	b2da      	uxtb	r2, r3
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	799b      	ldrb	r3, [r3, #6]
 8006074:	2b01      	cmp	r3, #1
 8006076:	d102      	bne.n	800607e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6818      	ldr	r0, [r3, #0]
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	799b      	ldrb	r3, [r3, #6]
 8006086:	461a      	mov	r2, r3
 8006088:	6979      	ldr	r1, [r7, #20]
 800608a:	f003 fe67 	bl	8009d5c <USB_EPStartXfer>

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3718      	adds	r7, #24
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
 80060a0:	460b      	mov	r3, r1
 80060a2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80060a4:	78fb      	ldrb	r3, [r7, #3]
 80060a6:	f003 020f 	and.w	r2, r3, #15
 80060aa:	6879      	ldr	r1, [r7, #4]
 80060ac:	4613      	mov	r3, r2
 80060ae:	00db      	lsls	r3, r3, #3
 80060b0:	4413      	add	r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80060ba:	681b      	ldr	r3, [r3, #0]
}
 80060bc:	4618      	mov	r0, r3
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c6:	4770      	bx	lr

080060c8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b086      	sub	sp, #24
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	60f8      	str	r0, [r7, #12]
 80060d0:	607a      	str	r2, [r7, #4]
 80060d2:	603b      	str	r3, [r7, #0]
 80060d4:	460b      	mov	r3, r1
 80060d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060d8:	7afb      	ldrb	r3, [r7, #11]
 80060da:	f003 020f 	and.w	r2, r3, #15
 80060de:	4613      	mov	r3, r2
 80060e0:	00db      	lsls	r3, r3, #3
 80060e2:	4413      	add	r3, r2
 80060e4:	009b      	lsls	r3, r3, #2
 80060e6:	3310      	adds	r3, #16
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	4413      	add	r3, r2
 80060ec:	3304      	adds	r3, #4
 80060ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	683a      	ldr	r2, [r7, #0]
 80060fa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	2200      	movs	r2, #0
 8006100:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2201      	movs	r2, #1
 8006106:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006108:	7afb      	ldrb	r3, [r7, #11]
 800610a:	f003 030f 	and.w	r3, r3, #15
 800610e:	b2da      	uxtb	r2, r3
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	799b      	ldrb	r3, [r3, #6]
 8006118:	2b01      	cmp	r3, #1
 800611a:	d102      	bne.n	8006122 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	799b      	ldrb	r3, [r3, #6]
 800612a:	461a      	mov	r2, r3
 800612c:	6979      	ldr	r1, [r7, #20]
 800612e:	f003 fe15 	bl	8009d5c <USB_EPStartXfer>

  return HAL_OK;
 8006132:	2300      	movs	r3, #0
}
 8006134:	4618      	mov	r0, r3
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800613c:	b580      	push	{r7, lr}
 800613e:	b084      	sub	sp, #16
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006148:	78fb      	ldrb	r3, [r7, #3]
 800614a:	f003 030f 	and.w	r3, r3, #15
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	7912      	ldrb	r2, [r2, #4]
 8006152:	4293      	cmp	r3, r2
 8006154:	d901      	bls.n	800615a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006156:	2301      	movs	r3, #1
 8006158:	e04f      	b.n	80061fa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800615a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800615e:	2b00      	cmp	r3, #0
 8006160:	da0f      	bge.n	8006182 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006162:	78fb      	ldrb	r3, [r7, #3]
 8006164:	f003 020f 	and.w	r2, r3, #15
 8006168:	4613      	mov	r3, r2
 800616a:	00db      	lsls	r3, r3, #3
 800616c:	4413      	add	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	3310      	adds	r3, #16
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	4413      	add	r3, r2
 8006176:	3304      	adds	r3, #4
 8006178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2201      	movs	r2, #1
 800617e:	705a      	strb	r2, [r3, #1]
 8006180:	e00d      	b.n	800619e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006182:	78fa      	ldrb	r2, [r7, #3]
 8006184:	4613      	mov	r3, r2
 8006186:	00db      	lsls	r3, r3, #3
 8006188:	4413      	add	r3, r2
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006190:	687a      	ldr	r2, [r7, #4]
 8006192:	4413      	add	r3, r2
 8006194:	3304      	adds	r3, #4
 8006196:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2200      	movs	r2, #0
 800619c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2201      	movs	r2, #1
 80061a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d101      	bne.n	80061be <HAL_PCD_EP_SetStall+0x82>
 80061ba:	2302      	movs	r3, #2
 80061bc:	e01d      	b.n	80061fa <HAL_PCD_EP_SetStall+0xbe>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2201      	movs	r2, #1
 80061c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	68f9      	ldr	r1, [r7, #12]
 80061cc:	4618      	mov	r0, r3
 80061ce:	f004 f9a3 	bl	800a518 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80061d2:	78fb      	ldrb	r3, [r7, #3]
 80061d4:	f003 030f 	and.w	r3, r3, #15
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d109      	bne.n	80061f0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6818      	ldr	r0, [r3, #0]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	7999      	ldrb	r1, [r3, #6]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061ea:	461a      	mov	r2, r3
 80061ec:	f004 fb94 	bl	800a918 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2200      	movs	r2, #0
 80061f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80061f8:	2300      	movs	r3, #0
}
 80061fa:	4618      	mov	r0, r3
 80061fc:	3710      	adds	r7, #16
 80061fe:	46bd      	mov	sp, r7
 8006200:	bd80      	pop	{r7, pc}

08006202 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006202:	b580      	push	{r7, lr}
 8006204:	b084      	sub	sp, #16
 8006206:	af00      	add	r7, sp, #0
 8006208:	6078      	str	r0, [r7, #4]
 800620a:	460b      	mov	r3, r1
 800620c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800620e:	78fb      	ldrb	r3, [r7, #3]
 8006210:	f003 030f 	and.w	r3, r3, #15
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	7912      	ldrb	r2, [r2, #4]
 8006218:	4293      	cmp	r3, r2
 800621a:	d901      	bls.n	8006220 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800621c:	2301      	movs	r3, #1
 800621e:	e042      	b.n	80062a6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006220:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006224:	2b00      	cmp	r3, #0
 8006226:	da0f      	bge.n	8006248 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006228:	78fb      	ldrb	r3, [r7, #3]
 800622a:	f003 020f 	and.w	r2, r3, #15
 800622e:	4613      	mov	r3, r2
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	4413      	add	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	3310      	adds	r3, #16
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	4413      	add	r3, r2
 800623c:	3304      	adds	r3, #4
 800623e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2201      	movs	r2, #1
 8006244:	705a      	strb	r2, [r3, #1]
 8006246:	e00f      	b.n	8006268 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006248:	78fb      	ldrb	r3, [r7, #3]
 800624a:	f003 020f 	and.w	r2, r3, #15
 800624e:	4613      	mov	r3, r2
 8006250:	00db      	lsls	r3, r3, #3
 8006252:	4413      	add	r3, r2
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	4413      	add	r3, r2
 800625e:	3304      	adds	r3, #4
 8006260:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800626e:	78fb      	ldrb	r3, [r7, #3]
 8006270:	f003 030f 	and.w	r3, r3, #15
 8006274:	b2da      	uxtb	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006280:	2b01      	cmp	r3, #1
 8006282:	d101      	bne.n	8006288 <HAL_PCD_EP_ClrStall+0x86>
 8006284:	2302      	movs	r3, #2
 8006286:	e00e      	b.n	80062a6 <HAL_PCD_EP_ClrStall+0xa4>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	68f9      	ldr	r1, [r7, #12]
 8006296:	4618      	mov	r0, r3
 8006298:	f004 f9ac 	bl	800a5f4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2200      	movs	r2, #0
 80062a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80062a4:	2300      	movs	r3, #0
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b084      	sub	sp, #16
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
 80062b6:	460b      	mov	r3, r1
 80062b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80062ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	da0c      	bge.n	80062dc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80062c2:	78fb      	ldrb	r3, [r7, #3]
 80062c4:	f003 020f 	and.w	r2, r3, #15
 80062c8:	4613      	mov	r3, r2
 80062ca:	00db      	lsls	r3, r3, #3
 80062cc:	4413      	add	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	3310      	adds	r3, #16
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	4413      	add	r3, r2
 80062d6:	3304      	adds	r3, #4
 80062d8:	60fb      	str	r3, [r7, #12]
 80062da:	e00c      	b.n	80062f6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80062dc:	78fb      	ldrb	r3, [r7, #3]
 80062de:	f003 020f 	and.w	r2, r3, #15
 80062e2:	4613      	mov	r3, r2
 80062e4:	00db      	lsls	r3, r3, #3
 80062e6:	4413      	add	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80062ee:	687a      	ldr	r2, [r7, #4]
 80062f0:	4413      	add	r3, r2
 80062f2:	3304      	adds	r3, #4
 80062f4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	68f9      	ldr	r1, [r7, #12]
 80062fc:	4618      	mov	r0, r3
 80062fe:	f003 ffcb 	bl	800a298 <USB_EPStopXfer>
 8006302:	4603      	mov	r3, r0
 8006304:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006306:	7afb      	ldrb	r3, [r7, #11]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b08a      	sub	sp, #40	@ 0x28
 8006314:	af02      	add	r7, sp, #8
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006324:	683a      	ldr	r2, [r7, #0]
 8006326:	4613      	mov	r3, r2
 8006328:	00db      	lsls	r3, r3, #3
 800632a:	4413      	add	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	3310      	adds	r3, #16
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	4413      	add	r3, r2
 8006334:	3304      	adds	r3, #4
 8006336:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	695a      	ldr	r2, [r3, #20]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	429a      	cmp	r2, r3
 8006342:	d901      	bls.n	8006348 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	e06b      	b.n	8006420 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	691a      	ldr	r2, [r3, #16]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	695b      	ldr	r3, [r3, #20]
 8006350:	1ad3      	subs	r3, r2, r3
 8006352:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	69fa      	ldr	r2, [r7, #28]
 800635a:	429a      	cmp	r2, r3
 800635c:	d902      	bls.n	8006364 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	3303      	adds	r3, #3
 8006368:	089b      	lsrs	r3, r3, #2
 800636a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800636c:	e02a      	b.n	80063c4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	691a      	ldr	r2, [r3, #16]
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	695b      	ldr	r3, [r3, #20]
 8006376:	1ad3      	subs	r3, r2, r3
 8006378:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	69fa      	ldr	r2, [r7, #28]
 8006380:	429a      	cmp	r2, r3
 8006382:	d902      	bls.n	800638a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	3303      	adds	r3, #3
 800638e:	089b      	lsrs	r3, r3, #2
 8006390:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	68d9      	ldr	r1, [r3, #12]
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	b2da      	uxtb	r2, r3
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	4603      	mov	r3, r0
 80063a6:	6978      	ldr	r0, [r7, #20]
 80063a8:	f004 f820 	bl	800a3ec <USB_WritePacket>

    ep->xfer_buff  += len;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	69fb      	ldr	r3, [r7, #28]
 80063b2:	441a      	add	r2, r3
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	695a      	ldr	r2, [r3, #20]
 80063bc:	69fb      	ldr	r3, [r7, #28]
 80063be:	441a      	add	r2, r3
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	015a      	lsls	r2, r3, #5
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	4413      	add	r3, r2
 80063cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063d4:	69ba      	ldr	r2, [r7, #24]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d809      	bhi.n	80063ee <PCD_WriteEmptyTxFifo+0xde>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	695a      	ldr	r2, [r3, #20]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d203      	bcs.n	80063ee <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d1bf      	bne.n	800636e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	691a      	ldr	r2, [r3, #16]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	695b      	ldr	r3, [r3, #20]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d811      	bhi.n	800641e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	f003 030f 	and.w	r3, r3, #15
 8006400:	2201      	movs	r2, #1
 8006402:	fa02 f303 	lsl.w	r3, r2, r3
 8006406:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800640e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	43db      	mvns	r3, r3
 8006414:	6939      	ldr	r1, [r7, #16]
 8006416:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800641a:	4013      	ands	r3, r2
 800641c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3720      	adds	r7, #32
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b088      	sub	sp, #32
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006438:	69fb      	ldr	r3, [r7, #28]
 800643a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	333c      	adds	r3, #60	@ 0x3c
 8006440:	3304      	adds	r3, #4
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	015a      	lsls	r2, r3, #5
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	4413      	add	r3, r2
 800644e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	799b      	ldrb	r3, [r3, #6]
 800645a:	2b01      	cmp	r3, #1
 800645c:	d17b      	bne.n	8006556 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	f003 0308 	and.w	r3, r3, #8
 8006464:	2b00      	cmp	r3, #0
 8006466:	d015      	beq.n	8006494 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	4a61      	ldr	r2, [pc, #388]	@ (80065f0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800646c:	4293      	cmp	r3, r2
 800646e:	f240 80b9 	bls.w	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006478:	2b00      	cmp	r3, #0
 800647a:	f000 80b3 	beq.w	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	015a      	lsls	r2, r3, #5
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	4413      	add	r3, r2
 8006486:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800648a:	461a      	mov	r2, r3
 800648c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006490:	6093      	str	r3, [r2, #8]
 8006492:	e0a7      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d009      	beq.n	80064b2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	69bb      	ldr	r3, [r7, #24]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064aa:	461a      	mov	r2, r3
 80064ac:	2320      	movs	r3, #32
 80064ae:	6093      	str	r3, [r2, #8]
 80064b0:	e098      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f040 8093 	bne.w	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	4a4b      	ldr	r2, [pc, #300]	@ (80065f0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d90f      	bls.n	80064e6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	015a      	lsls	r2, r3, #5
 80064d4:	69bb      	ldr	r3, [r7, #24]
 80064d6:	4413      	add	r3, r2
 80064d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064dc:	461a      	mov	r2, r3
 80064de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064e2:	6093      	str	r3, [r2, #8]
 80064e4:	e07e      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80064e6:	683a      	ldr	r2, [r7, #0]
 80064e8:	4613      	mov	r3, r2
 80064ea:	00db      	lsls	r3, r3, #3
 80064ec:	4413      	add	r3, r2
 80064ee:	009b      	lsls	r3, r3, #2
 80064f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	4413      	add	r3, r2
 80064f8:	3304      	adds	r3, #4
 80064fa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	6a1a      	ldr	r2, [r3, #32]
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	0159      	lsls	r1, r3, #5
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	440b      	add	r3, r1
 8006508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006512:	1ad2      	subs	r2, r2, r3
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d114      	bne.n	8006548 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d109      	bne.n	800653a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6818      	ldr	r0, [r3, #0]
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006530:	461a      	mov	r2, r3
 8006532:	2101      	movs	r1, #1
 8006534:	f004 f9f0 	bl	800a918 <USB_EP0_OutStart>
 8006538:	e006      	b.n	8006548 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	441a      	add	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	b2db      	uxtb	r3, r3
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f006 fd6e 	bl	800d030 <HAL_PCD_DataOutStageCallback>
 8006554:	e046      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	4a26      	ldr	r2, [pc, #152]	@ (80065f4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d124      	bne.n	80065a8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00a      	beq.n	800657e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	69bb      	ldr	r3, [r7, #24]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006574:	461a      	mov	r2, r3
 8006576:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800657a:	6093      	str	r3, [r2, #8]
 800657c:	e032      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	f003 0320 	and.w	r3, r3, #32
 8006584:	2b00      	cmp	r3, #0
 8006586:	d008      	beq.n	800659a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	015a      	lsls	r2, r3, #5
 800658c:	69bb      	ldr	r3, [r7, #24]
 800658e:	4413      	add	r3, r2
 8006590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006594:	461a      	mov	r2, r3
 8006596:	2320      	movs	r3, #32
 8006598:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	4619      	mov	r1, r3
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f006 fd45 	bl	800d030 <HAL_PCD_DataOutStageCallback>
 80065a6:	e01d      	b.n	80065e4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d114      	bne.n	80065d8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80065ae:	6879      	ldr	r1, [r7, #4]
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	4613      	mov	r3, r2
 80065b4:	00db      	lsls	r3, r3, #3
 80065b6:	4413      	add	r3, r2
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	440b      	add	r3, r1
 80065bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d108      	bne.n	80065d8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6818      	ldr	r0, [r3, #0]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80065d0:	461a      	mov	r2, r3
 80065d2:	2100      	movs	r1, #0
 80065d4:	f004 f9a0 	bl	800a918 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	4619      	mov	r1, r3
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f006 fd26 	bl	800d030 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3720      	adds	r7, #32
 80065ea:	46bd      	mov	sp, r7
 80065ec:	bd80      	pop	{r7, pc}
 80065ee:	bf00      	nop
 80065f0:	4f54300a 	.word	0x4f54300a
 80065f4:	4f54310a 	.word	0x4f54310a

080065f8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006608:	697b      	ldr	r3, [r7, #20]
 800660a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	333c      	adds	r3, #60	@ 0x3c
 8006610:	3304      	adds	r3, #4
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	015a      	lsls	r2, r3, #5
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	4413      	add	r3, r2
 800661e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	4a15      	ldr	r2, [pc, #84]	@ (8006680 <PCD_EP_OutSetupPacket_int+0x88>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d90e      	bls.n	800664c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006634:	2b00      	cmp	r3, #0
 8006636:	d009      	beq.n	800664c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	015a      	lsls	r2, r3, #5
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	4413      	add	r3, r2
 8006640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006644:	461a      	mov	r2, r3
 8006646:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800664a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f006 fcdd 	bl	800d00c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4a0a      	ldr	r2, [pc, #40]	@ (8006680 <PCD_EP_OutSetupPacket_int+0x88>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d90c      	bls.n	8006674 <PCD_EP_OutSetupPacket_int+0x7c>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	799b      	ldrb	r3, [r3, #6]
 800665e:	2b01      	cmp	r3, #1
 8006660:	d108      	bne.n	8006674 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6818      	ldr	r0, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800666c:	461a      	mov	r2, r3
 800666e:	2101      	movs	r1, #1
 8006670:	f004 f952 	bl	800a918 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3718      	adds	r7, #24
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	4f54300a 	.word	0x4f54300a

08006684 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006684:	b480      	push	{r7}
 8006686:	b085      	sub	sp, #20
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	460b      	mov	r3, r1
 800668e:	70fb      	strb	r3, [r7, #3]
 8006690:	4613      	mov	r3, r2
 8006692:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800669c:	78fb      	ldrb	r3, [r7, #3]
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d107      	bne.n	80066b2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80066a2:	883b      	ldrh	r3, [r7, #0]
 80066a4:	0419      	lsls	r1, r3, #16
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68ba      	ldr	r2, [r7, #8]
 80066ac:	430a      	orrs	r2, r1
 80066ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80066b0:	e028      	b.n	8006704 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b8:	0c1b      	lsrs	r3, r3, #16
 80066ba:	68ba      	ldr	r2, [r7, #8]
 80066bc:	4413      	add	r3, r2
 80066be:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80066c0:	2300      	movs	r3, #0
 80066c2:	73fb      	strb	r3, [r7, #15]
 80066c4:	e00d      	b.n	80066e2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
 80066cc:	3340      	adds	r3, #64	@ 0x40
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	4413      	add	r3, r2
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	0c1b      	lsrs	r3, r3, #16
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	4413      	add	r3, r2
 80066da:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	3301      	adds	r3, #1
 80066e0:	73fb      	strb	r3, [r7, #15]
 80066e2:	7bfa      	ldrb	r2, [r7, #15]
 80066e4:	78fb      	ldrb	r3, [r7, #3]
 80066e6:	3b01      	subs	r3, #1
 80066e8:	429a      	cmp	r2, r3
 80066ea:	d3ec      	bcc.n	80066c6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80066ec:	883b      	ldrh	r3, [r7, #0]
 80066ee:	0418      	lsls	r0, r3, #16
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6819      	ldr	r1, [r3, #0]
 80066f4:	78fb      	ldrb	r3, [r7, #3]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	68ba      	ldr	r2, [r7, #8]
 80066fa:	4302      	orrs	r2, r0
 80066fc:	3340      	adds	r3, #64	@ 0x40
 80066fe:	009b      	lsls	r3, r3, #2
 8006700:	440b      	add	r3, r1
 8006702:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3714      	adds	r7, #20
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006712:	b480      	push	{r7}
 8006714:	b083      	sub	sp, #12
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
 800671a:	460b      	mov	r3, r1
 800671c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	887a      	ldrh	r2, [r7, #2]
 8006724:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006726:	2300      	movs	r3, #0
}
 8006728:	4618      	mov	r0, r3
 800672a:	370c      	adds	r7, #12
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr

08006734 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006734:	b480      	push	{r7}
 8006736:	b083      	sub	sp, #12
 8006738:	af00      	add	r7, sp, #0
 800673a:	6078      	str	r0, [r7, #4]
 800673c:	460b      	mov	r3, r1
 800673e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006740:	bf00      	nop
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b086      	sub	sp, #24
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d101      	bne.n	800675e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e267      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	f003 0301 	and.w	r3, r3, #1
 8006766:	2b00      	cmp	r3, #0
 8006768:	d075      	beq.n	8006856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800676a:	4b88      	ldr	r3, [pc, #544]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f003 030c 	and.w	r3, r3, #12
 8006772:	2b04      	cmp	r3, #4
 8006774:	d00c      	beq.n	8006790 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006776:	4b85      	ldr	r3, [pc, #532]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800677e:	2b08      	cmp	r3, #8
 8006780:	d112      	bne.n	80067a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006782:	4b82      	ldr	r3, [pc, #520]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800678a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800678e:	d10b      	bne.n	80067a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006790:	4b7e      	ldr	r3, [pc, #504]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d05b      	beq.n	8006854 <HAL_RCC_OscConfig+0x108>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d157      	bne.n	8006854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80067a4:	2301      	movs	r3, #1
 80067a6:	e242      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80067b0:	d106      	bne.n	80067c0 <HAL_RCC_OscConfig+0x74>
 80067b2:	4b76      	ldr	r3, [pc, #472]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	4a75      	ldr	r2, [pc, #468]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067bc:	6013      	str	r3, [r2, #0]
 80067be:	e01d      	b.n	80067fc <HAL_RCC_OscConfig+0xb0>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80067c8:	d10c      	bne.n	80067e4 <HAL_RCC_OscConfig+0x98>
 80067ca:	4b70      	ldr	r3, [pc, #448]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a6f      	ldr	r2, [pc, #444]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80067d4:	6013      	str	r3, [r2, #0]
 80067d6:	4b6d      	ldr	r3, [pc, #436]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a6c      	ldr	r2, [pc, #432]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067e0:	6013      	str	r3, [r2, #0]
 80067e2:	e00b      	b.n	80067fc <HAL_RCC_OscConfig+0xb0>
 80067e4:	4b69      	ldr	r3, [pc, #420]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a68      	ldr	r2, [pc, #416]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80067ee:	6013      	str	r3, [r2, #0]
 80067f0:	4b66      	ldr	r3, [pc, #408]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	4a65      	ldr	r2, [pc, #404]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80067f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80067fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d013      	beq.n	800682c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006804:	f7fc f8a2 	bl	800294c <HAL_GetTick>
 8006808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800680a:	e008      	b.n	800681e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800680c:	f7fc f89e 	bl	800294c <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	2b64      	cmp	r3, #100	@ 0x64
 8006818:	d901      	bls.n	800681e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e207      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800681e:	4b5b      	ldr	r3, [pc, #364]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d0f0      	beq.n	800680c <HAL_RCC_OscConfig+0xc0>
 800682a:	e014      	b.n	8006856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800682c:	f7fc f88e 	bl	800294c <HAL_GetTick>
 8006830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006832:	e008      	b.n	8006846 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006834:	f7fc f88a 	bl	800294c <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b64      	cmp	r3, #100	@ 0x64
 8006840:	d901      	bls.n	8006846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e1f3      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006846:	4b51      	ldr	r3, [pc, #324]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f0      	bne.n	8006834 <HAL_RCC_OscConfig+0xe8>
 8006852:	e000      	b.n	8006856 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b00      	cmp	r3, #0
 8006860:	d063      	beq.n	800692a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006862:	4b4a      	ldr	r3, [pc, #296]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	f003 030c 	and.w	r3, r3, #12
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00b      	beq.n	8006886 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800686e:	4b47      	ldr	r3, [pc, #284]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006876:	2b08      	cmp	r3, #8
 8006878:	d11c      	bne.n	80068b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800687a:	4b44      	ldr	r3, [pc, #272]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d116      	bne.n	80068b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006886:	4b41      	ldr	r3, [pc, #260]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f003 0302 	and.w	r3, r3, #2
 800688e:	2b00      	cmp	r3, #0
 8006890:	d005      	beq.n	800689e <HAL_RCC_OscConfig+0x152>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	68db      	ldr	r3, [r3, #12]
 8006896:	2b01      	cmp	r3, #1
 8006898:	d001      	beq.n	800689e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e1c7      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800689e:	4b3b      	ldr	r3, [pc, #236]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	691b      	ldr	r3, [r3, #16]
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	4937      	ldr	r1, [pc, #220]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80068ae:	4313      	orrs	r3, r2
 80068b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068b2:	e03a      	b.n	800692a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d020      	beq.n	80068fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068bc:	4b34      	ldr	r3, [pc, #208]	@ (8006990 <HAL_RCC_OscConfig+0x244>)
 80068be:	2201      	movs	r2, #1
 80068c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068c2:	f7fc f843 	bl	800294c <HAL_GetTick>
 80068c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c8:	e008      	b.n	80068dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068ca:	f7fc f83f 	bl	800294c <HAL_GetTick>
 80068ce:	4602      	mov	r2, r0
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	1ad3      	subs	r3, r2, r3
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d901      	bls.n	80068dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80068d8:	2303      	movs	r3, #3
 80068da:	e1a8      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068dc:	4b2b      	ldr	r3, [pc, #172]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0f0      	beq.n	80068ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e8:	4b28      	ldr	r3, [pc, #160]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	00db      	lsls	r3, r3, #3
 80068f6:	4925      	ldr	r1, [pc, #148]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 80068f8:	4313      	orrs	r3, r2
 80068fa:	600b      	str	r3, [r1, #0]
 80068fc:	e015      	b.n	800692a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068fe:	4b24      	ldr	r3, [pc, #144]	@ (8006990 <HAL_RCC_OscConfig+0x244>)
 8006900:	2200      	movs	r2, #0
 8006902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006904:	f7fc f822 	bl	800294c <HAL_GetTick>
 8006908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800690a:	e008      	b.n	800691e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800690c:	f7fc f81e 	bl	800294c <HAL_GetTick>
 8006910:	4602      	mov	r2, r0
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	2b02      	cmp	r3, #2
 8006918:	d901      	bls.n	800691e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e187      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800691e:	4b1b      	ldr	r3, [pc, #108]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f003 0302 	and.w	r3, r3, #2
 8006926:	2b00      	cmp	r3, #0
 8006928:	d1f0      	bne.n	800690c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0308 	and.w	r3, r3, #8
 8006932:	2b00      	cmp	r3, #0
 8006934:	d036      	beq.n	80069a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	695b      	ldr	r3, [r3, #20]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d016      	beq.n	800696c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800693e:	4b15      	ldr	r3, [pc, #84]	@ (8006994 <HAL_RCC_OscConfig+0x248>)
 8006940:	2201      	movs	r2, #1
 8006942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006944:	f7fc f802 	bl	800294c <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800694c:	f7fb fffe 	bl	800294c <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b02      	cmp	r3, #2
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e167      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800695e:	4b0b      	ldr	r3, [pc, #44]	@ (800698c <HAL_RCC_OscConfig+0x240>)
 8006960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006962:	f003 0302 	and.w	r3, r3, #2
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0f0      	beq.n	800694c <HAL_RCC_OscConfig+0x200>
 800696a:	e01b      	b.n	80069a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800696c:	4b09      	ldr	r3, [pc, #36]	@ (8006994 <HAL_RCC_OscConfig+0x248>)
 800696e:	2200      	movs	r2, #0
 8006970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006972:	f7fb ffeb 	bl	800294c <HAL_GetTick>
 8006976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006978:	e00e      	b.n	8006998 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800697a:	f7fb ffe7 	bl	800294c <HAL_GetTick>
 800697e:	4602      	mov	r2, r0
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	2b02      	cmp	r3, #2
 8006986:	d907      	bls.n	8006998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e150      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
 800698c:	40023800 	.word	0x40023800
 8006990:	42470000 	.word	0x42470000
 8006994:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006998:	4b88      	ldr	r3, [pc, #544]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 800699a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1ea      	bne.n	800697a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0304 	and.w	r3, r3, #4
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 8097 	beq.w	8006ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069b2:	2300      	movs	r3, #0
 80069b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069b6:	4b81      	ldr	r3, [pc, #516]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 80069b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10f      	bne.n	80069e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069c2:	2300      	movs	r3, #0
 80069c4:	60bb      	str	r3, [r7, #8]
 80069c6:	4b7d      	ldr	r3, [pc, #500]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 80069c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069ca:	4a7c      	ldr	r2, [pc, #496]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 80069cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80069d2:	4b7a      	ldr	r3, [pc, #488]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 80069d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80069da:	60bb      	str	r3, [r7, #8]
 80069dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069de:	2301      	movs	r3, #1
 80069e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069e2:	4b77      	ldr	r3, [pc, #476]	@ (8006bc0 <HAL_RCC_OscConfig+0x474>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d118      	bne.n	8006a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069ee:	4b74      	ldr	r3, [pc, #464]	@ (8006bc0 <HAL_RCC_OscConfig+0x474>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	4a73      	ldr	r2, [pc, #460]	@ (8006bc0 <HAL_RCC_OscConfig+0x474>)
 80069f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069fa:	f7fb ffa7 	bl	800294c <HAL_GetTick>
 80069fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a00:	e008      	b.n	8006a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a02:	f7fb ffa3 	bl	800294c <HAL_GetTick>
 8006a06:	4602      	mov	r2, r0
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	1ad3      	subs	r3, r2, r3
 8006a0c:	2b02      	cmp	r3, #2
 8006a0e:	d901      	bls.n	8006a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006a10:	2303      	movs	r3, #3
 8006a12:	e10c      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a14:	4b6a      	ldr	r3, [pc, #424]	@ (8006bc0 <HAL_RCC_OscConfig+0x474>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d0f0      	beq.n	8006a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	689b      	ldr	r3, [r3, #8]
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d106      	bne.n	8006a36 <HAL_RCC_OscConfig+0x2ea>
 8006a28:	4b64      	ldr	r3, [pc, #400]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a2c:	4a63      	ldr	r2, [pc, #396]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a2e:	f043 0301 	orr.w	r3, r3, #1
 8006a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a34:	e01c      	b.n	8006a70 <HAL_RCC_OscConfig+0x324>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	2b05      	cmp	r3, #5
 8006a3c:	d10c      	bne.n	8006a58 <HAL_RCC_OscConfig+0x30c>
 8006a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a42:	4a5e      	ldr	r2, [pc, #376]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a44:	f043 0304 	orr.w	r3, r3, #4
 8006a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a50:	f043 0301 	orr.w	r3, r3, #1
 8006a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a56:	e00b      	b.n	8006a70 <HAL_RCC_OscConfig+0x324>
 8006a58:	4b58      	ldr	r3, [pc, #352]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a5c:	4a57      	ldr	r2, [pc, #348]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a5e:	f023 0301 	bic.w	r3, r3, #1
 8006a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8006a64:	4b55      	ldr	r3, [pc, #340]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a68:	4a54      	ldr	r2, [pc, #336]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a6a:	f023 0304 	bic.w	r3, r3, #4
 8006a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d015      	beq.n	8006aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a78:	f7fb ff68 	bl	800294c <HAL_GetTick>
 8006a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a7e:	e00a      	b.n	8006a96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a80:	f7fb ff64 	bl	800294c <HAL_GetTick>
 8006a84:	4602      	mov	r2, r0
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	1ad3      	subs	r3, r2, r3
 8006a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d901      	bls.n	8006a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006a92:	2303      	movs	r3, #3
 8006a94:	e0cb      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a96:	4b49      	ldr	r3, [pc, #292]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006a9a:	f003 0302 	and.w	r3, r3, #2
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d0ee      	beq.n	8006a80 <HAL_RCC_OscConfig+0x334>
 8006aa2:	e014      	b.n	8006ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006aa4:	f7fb ff52 	bl	800294c <HAL_GetTick>
 8006aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006aaa:	e00a      	b.n	8006ac2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aac:	f7fb ff4e 	bl	800294c <HAL_GetTick>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	693b      	ldr	r3, [r7, #16]
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e0b5      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1ee      	bne.n	8006aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006ace:	7dfb      	ldrb	r3, [r7, #23]
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d105      	bne.n	8006ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006ad4:	4b39      	ldr	r3, [pc, #228]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad8:	4a38      	ldr	r2, [pc, #224]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	699b      	ldr	r3, [r3, #24]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 80a1 	beq.w	8006c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006aea:	4b34      	ldr	r3, [pc, #208]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f003 030c 	and.w	r3, r3, #12
 8006af2:	2b08      	cmp	r3, #8
 8006af4:	d05c      	beq.n	8006bb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	699b      	ldr	r3, [r3, #24]
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d141      	bne.n	8006b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006afe:	4b31      	ldr	r3, [pc, #196]	@ (8006bc4 <HAL_RCC_OscConfig+0x478>)
 8006b00:	2200      	movs	r2, #0
 8006b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b04:	f7fb ff22 	bl	800294c <HAL_GetTick>
 8006b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b0c:	f7fb ff1e 	bl	800294c <HAL_GetTick>
 8006b10:	4602      	mov	r2, r0
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e087      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b1e:	4b27      	ldr	r3, [pc, #156]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d1f0      	bne.n	8006b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	69da      	ldr	r2, [r3, #28]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	431a      	orrs	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b38:	019b      	lsls	r3, r3, #6
 8006b3a:	431a      	orrs	r2, r3
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b40:	085b      	lsrs	r3, r3, #1
 8006b42:	3b01      	subs	r3, #1
 8006b44:	041b      	lsls	r3, r3, #16
 8006b46:	431a      	orrs	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4c:	061b      	lsls	r3, r3, #24
 8006b4e:	491b      	ldr	r1, [pc, #108]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006b50:	4313      	orrs	r3, r2
 8006b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b54:	4b1b      	ldr	r3, [pc, #108]	@ (8006bc4 <HAL_RCC_OscConfig+0x478>)
 8006b56:	2201      	movs	r2, #1
 8006b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b5a:	f7fb fef7 	bl	800294c <HAL_GetTick>
 8006b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b60:	e008      	b.n	8006b74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b62:	f7fb fef3 	bl	800294c <HAL_GetTick>
 8006b66:	4602      	mov	r2, r0
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	1ad3      	subs	r3, r2, r3
 8006b6c:	2b02      	cmp	r3, #2
 8006b6e:	d901      	bls.n	8006b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e05c      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b74:	4b11      	ldr	r3, [pc, #68]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0f0      	beq.n	8006b62 <HAL_RCC_OscConfig+0x416>
 8006b80:	e054      	b.n	8006c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b82:	4b10      	ldr	r3, [pc, #64]	@ (8006bc4 <HAL_RCC_OscConfig+0x478>)
 8006b84:	2200      	movs	r2, #0
 8006b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b88:	f7fb fee0 	bl	800294c <HAL_GetTick>
 8006b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006b8e:	e008      	b.n	8006ba2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b90:	f7fb fedc 	bl	800294c <HAL_GetTick>
 8006b94:	4602      	mov	r2, r0
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	1ad3      	subs	r3, r2, r3
 8006b9a:	2b02      	cmp	r3, #2
 8006b9c:	d901      	bls.n	8006ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	e045      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ba2:	4b06      	ldr	r3, [pc, #24]	@ (8006bbc <HAL_RCC_OscConfig+0x470>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d1f0      	bne.n	8006b90 <HAL_RCC_OscConfig+0x444>
 8006bae:	e03d      	b.n	8006c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d107      	bne.n	8006bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e038      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
 8006bbc:	40023800 	.word	0x40023800
 8006bc0:	40007000 	.word	0x40007000
 8006bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c38 <HAL_RCC_OscConfig+0x4ec>)
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	699b      	ldr	r3, [r3, #24]
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d028      	beq.n	8006c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d121      	bne.n	8006c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d11a      	bne.n	8006c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d111      	bne.n	8006c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0e:	085b      	lsrs	r3, r3, #1
 8006c10:	3b01      	subs	r3, #1
 8006c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d107      	bne.n	8006c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d001      	beq.n	8006c2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3718      	adds	r7, #24
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	40023800 	.word	0x40023800

08006c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b084      	sub	sp, #16
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
 8006c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e0cc      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c50:	4b68      	ldr	r3, [pc, #416]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 0307 	and.w	r3, r3, #7
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	429a      	cmp	r2, r3
 8006c5c:	d90c      	bls.n	8006c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c5e:	4b65      	ldr	r3, [pc, #404]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c60:	683a      	ldr	r2, [r7, #0]
 8006c62:	b2d2      	uxtb	r2, r2
 8006c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c66:	4b63      	ldr	r3, [pc, #396]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0307 	and.w	r3, r3, #7
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d001      	beq.n	8006c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006c74:	2301      	movs	r3, #1
 8006c76:	e0b8      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0302 	and.w	r3, r3, #2
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d020      	beq.n	8006cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 0304 	and.w	r3, r3, #4
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d005      	beq.n	8006c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c90:	4b59      	ldr	r3, [pc, #356]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	4a58      	ldr	r2, [pc, #352]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006c9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0308 	and.w	r3, r3, #8
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d005      	beq.n	8006cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ca8:	4b53      	ldr	r3, [pc, #332]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	4a52      	ldr	r2, [pc, #328]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cb4:	4b50      	ldr	r3, [pc, #320]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cb6:	689b      	ldr	r3, [r3, #8]
 8006cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	494d      	ldr	r1, [pc, #308]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f003 0301 	and.w	r3, r3, #1
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d044      	beq.n	8006d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d107      	bne.n	8006cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cda:	4b47      	ldr	r3, [pc, #284]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d119      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e07f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	2b02      	cmp	r3, #2
 8006cf0:	d003      	beq.n	8006cfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006cf6:	2b03      	cmp	r3, #3
 8006cf8:	d107      	bne.n	8006d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d109      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e06f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0302 	and.w	r3, r3, #2
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d101      	bne.n	8006d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d16:	2301      	movs	r3, #1
 8006d18:	e067      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006d1a:	4b37      	ldr	r3, [pc, #220]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	f023 0203 	bic.w	r2, r3, #3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	4934      	ldr	r1, [pc, #208]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d28:	4313      	orrs	r3, r2
 8006d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d2c:	f7fb fe0e 	bl	800294c <HAL_GetTick>
 8006d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d32:	e00a      	b.n	8006d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d34:	f7fb fe0a 	bl	800294c <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d901      	bls.n	8006d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	e04f      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f003 020c 	and.w	r2, r3, #12
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	685b      	ldr	r3, [r3, #4]
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	d1eb      	bne.n	8006d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d5c:	4b25      	ldr	r3, [pc, #148]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d20c      	bcs.n	8006d84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d6a:	4b22      	ldr	r3, [pc, #136]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d6c:	683a      	ldr	r2, [r7, #0]
 8006d6e:	b2d2      	uxtb	r2, r2
 8006d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d72:	4b20      	ldr	r3, [pc, #128]	@ (8006df4 <HAL_RCC_ClockConfig+0x1b8>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0307 	and.w	r3, r3, #7
 8006d7a:	683a      	ldr	r2, [r7, #0]
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d001      	beq.n	8006d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006d80:	2301      	movs	r3, #1
 8006d82:	e032      	b.n	8006dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 0304 	and.w	r3, r3, #4
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d008      	beq.n	8006da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d90:	4b19      	ldr	r3, [pc, #100]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d92:	689b      	ldr	r3, [r3, #8]
 8006d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	4916      	ldr	r1, [pc, #88]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006d9e:	4313      	orrs	r3, r2
 8006da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 0308 	and.w	r3, r3, #8
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d009      	beq.n	8006dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006dae:	4b12      	ldr	r3, [pc, #72]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006db0:	689b      	ldr	r3, [r3, #8]
 8006db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	691b      	ldr	r3, [r3, #16]
 8006dba:	00db      	lsls	r3, r3, #3
 8006dbc:	490e      	ldr	r1, [pc, #56]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006dc2:	f000 f821 	bl	8006e08 <HAL_RCC_GetSysClockFreq>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8006df8 <HAL_RCC_ClockConfig+0x1bc>)
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	091b      	lsrs	r3, r3, #4
 8006dce:	f003 030f 	and.w	r3, r3, #15
 8006dd2:	490a      	ldr	r1, [pc, #40]	@ (8006dfc <HAL_RCC_ClockConfig+0x1c0>)
 8006dd4:	5ccb      	ldrb	r3, [r1, r3]
 8006dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8006dda:	4a09      	ldr	r2, [pc, #36]	@ (8006e00 <HAL_RCC_ClockConfig+0x1c4>)
 8006ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006dde:	4b09      	ldr	r3, [pc, #36]	@ (8006e04 <HAL_RCC_ClockConfig+0x1c8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4618      	mov	r0, r3
 8006de4:	f7fb fd6e 	bl	80028c4 <HAL_InitTick>

  return HAL_OK;
 8006de8:	2300      	movs	r3, #0
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	40023c00 	.word	0x40023c00
 8006df8:	40023800 	.word	0x40023800
 8006dfc:	080105d8 	.word	0x080105d8
 8006e00:	20000014 	.word	0x20000014
 8006e04:	20000018 	.word	0x20000018

08006e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e0c:	b090      	sub	sp, #64	@ 0x40
 8006e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006e10:	2300      	movs	r3, #0
 8006e12:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006e14:	2300      	movs	r3, #0
 8006e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006e20:	4b59      	ldr	r3, [pc, #356]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	f003 030c 	and.w	r3, r3, #12
 8006e28:	2b08      	cmp	r3, #8
 8006e2a:	d00d      	beq.n	8006e48 <HAL_RCC_GetSysClockFreq+0x40>
 8006e2c:	2b08      	cmp	r3, #8
 8006e2e:	f200 80a1 	bhi.w	8006f74 <HAL_RCC_GetSysClockFreq+0x16c>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d002      	beq.n	8006e3c <HAL_RCC_GetSysClockFreq+0x34>
 8006e36:	2b04      	cmp	r3, #4
 8006e38:	d003      	beq.n	8006e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8006e3a:	e09b      	b.n	8006f74 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006e3c:	4b53      	ldr	r3, [pc, #332]	@ (8006f8c <HAL_RCC_GetSysClockFreq+0x184>)
 8006e3e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e40:	e09b      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006e42:	4b53      	ldr	r3, [pc, #332]	@ (8006f90 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006e46:	e098      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006e48:	4b4f      	ldr	r3, [pc, #316]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e50:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006e52:	4b4d      	ldr	r3, [pc, #308]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d028      	beq.n	8006eb0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	099b      	lsrs	r3, r3, #6
 8006e64:	2200      	movs	r2, #0
 8006e66:	623b      	str	r3, [r7, #32]
 8006e68:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e6a:	6a3b      	ldr	r3, [r7, #32]
 8006e6c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006e70:	2100      	movs	r1, #0
 8006e72:	4b47      	ldr	r3, [pc, #284]	@ (8006f90 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e74:	fb03 f201 	mul.w	r2, r3, r1
 8006e78:	2300      	movs	r3, #0
 8006e7a:	fb00 f303 	mul.w	r3, r0, r3
 8006e7e:	4413      	add	r3, r2
 8006e80:	4a43      	ldr	r2, [pc, #268]	@ (8006f90 <HAL_RCC_GetSysClockFreq+0x188>)
 8006e82:	fba0 1202 	umull	r1, r2, r0, r2
 8006e86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006e88:	460a      	mov	r2, r1
 8006e8a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006e8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006e8e:	4413      	add	r3, r2
 8006e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e94:	2200      	movs	r2, #0
 8006e96:	61bb      	str	r3, [r7, #24]
 8006e98:	61fa      	str	r2, [r7, #28]
 8006e9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e9e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006ea2:	f7f9 feb3 	bl	8000c0c <__aeabi_uldivmod>
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4613      	mov	r3, r2
 8006eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006eae:	e053      	b.n	8006f58 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006eb0:	4b35      	ldr	r3, [pc, #212]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	099b      	lsrs	r3, r3, #6
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	613b      	str	r3, [r7, #16]
 8006eba:	617a      	str	r2, [r7, #20]
 8006ebc:	693b      	ldr	r3, [r7, #16]
 8006ebe:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006ec2:	f04f 0b00 	mov.w	fp, #0
 8006ec6:	4652      	mov	r2, sl
 8006ec8:	465b      	mov	r3, fp
 8006eca:	f04f 0000 	mov.w	r0, #0
 8006ece:	f04f 0100 	mov.w	r1, #0
 8006ed2:	0159      	lsls	r1, r3, #5
 8006ed4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006ed8:	0150      	lsls	r0, r2, #5
 8006eda:	4602      	mov	r2, r0
 8006edc:	460b      	mov	r3, r1
 8006ede:	ebb2 080a 	subs.w	r8, r2, sl
 8006ee2:	eb63 090b 	sbc.w	r9, r3, fp
 8006ee6:	f04f 0200 	mov.w	r2, #0
 8006eea:	f04f 0300 	mov.w	r3, #0
 8006eee:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006ef2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006ef6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006efa:	ebb2 0408 	subs.w	r4, r2, r8
 8006efe:	eb63 0509 	sbc.w	r5, r3, r9
 8006f02:	f04f 0200 	mov.w	r2, #0
 8006f06:	f04f 0300 	mov.w	r3, #0
 8006f0a:	00eb      	lsls	r3, r5, #3
 8006f0c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f10:	00e2      	lsls	r2, r4, #3
 8006f12:	4614      	mov	r4, r2
 8006f14:	461d      	mov	r5, r3
 8006f16:	eb14 030a 	adds.w	r3, r4, sl
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	eb45 030b 	adc.w	r3, r5, fp
 8006f20:	607b      	str	r3, [r7, #4]
 8006f22:	f04f 0200 	mov.w	r2, #0
 8006f26:	f04f 0300 	mov.w	r3, #0
 8006f2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006f2e:	4629      	mov	r1, r5
 8006f30:	028b      	lsls	r3, r1, #10
 8006f32:	4621      	mov	r1, r4
 8006f34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006f38:	4621      	mov	r1, r4
 8006f3a:	028a      	lsls	r2, r1, #10
 8006f3c:	4610      	mov	r0, r2
 8006f3e:	4619      	mov	r1, r3
 8006f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f42:	2200      	movs	r2, #0
 8006f44:	60bb      	str	r3, [r7, #8]
 8006f46:	60fa      	str	r2, [r7, #12]
 8006f48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f4c:	f7f9 fe5e 	bl	8000c0c <__aeabi_uldivmod>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4613      	mov	r3, r2
 8006f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006f58:	4b0b      	ldr	r3, [pc, #44]	@ (8006f88 <HAL_RCC_GetSysClockFreq+0x180>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	0c1b      	lsrs	r3, r3, #16
 8006f5e:	f003 0303 	and.w	r3, r3, #3
 8006f62:	3301      	adds	r3, #1
 8006f64:	005b      	lsls	r3, r3, #1
 8006f66:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006f68:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f70:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f72:	e002      	b.n	8006f7a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006f74:	4b05      	ldr	r3, [pc, #20]	@ (8006f8c <HAL_RCC_GetSysClockFreq+0x184>)
 8006f76:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006f78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3740      	adds	r7, #64	@ 0x40
 8006f80:	46bd      	mov	sp, r7
 8006f82:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f86:	bf00      	nop
 8006f88:	40023800 	.word	0x40023800
 8006f8c:	00f42400 	.word	0x00f42400
 8006f90:	017d7840 	.word	0x017d7840

08006f94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f94:	b480      	push	{r7}
 8006f96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f98:	4b03      	ldr	r3, [pc, #12]	@ (8006fa8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006f9a:	681b      	ldr	r3, [r3, #0]
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	20000014 	.word	0x20000014

08006fac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fb0:	f7ff fff0 	bl	8006f94 <HAL_RCC_GetHCLKFreq>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	4b05      	ldr	r3, [pc, #20]	@ (8006fcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	0a9b      	lsrs	r3, r3, #10
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	4903      	ldr	r1, [pc, #12]	@ (8006fd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fc2:	5ccb      	ldrb	r3, [r1, r3]
 8006fc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	40023800 	.word	0x40023800
 8006fd0:	080105e8 	.word	0x080105e8

08006fd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fd8:	f7ff ffdc 	bl	8006f94 <HAL_RCC_GetHCLKFreq>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	4b05      	ldr	r3, [pc, #20]	@ (8006ff4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	0b5b      	lsrs	r3, r3, #13
 8006fe4:	f003 0307 	and.w	r3, r3, #7
 8006fe8:	4903      	ldr	r1, [pc, #12]	@ (8006ff8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fea:	5ccb      	ldrb	r3, [r1, r3]
 8006fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	40023800 	.word	0x40023800
 8006ff8:	080105e8 	.word	0x080105e8

08006ffc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e041      	b.n	8007092 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d106      	bne.n	8007028 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7fb f92a 	bl	800227c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681a      	ldr	r2, [r3, #0]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	3304      	adds	r3, #4
 8007038:	4619      	mov	r1, r3
 800703a:	4610      	mov	r0, r2
 800703c:	f000 fc32 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2201      	movs	r2, #1
 8007044:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2201      	movs	r2, #1
 8007054:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	2201      	movs	r2, #1
 8007064:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2201      	movs	r2, #1
 800706c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007090:	2300      	movs	r3, #0
}
 8007092:	4618      	mov	r0, r3
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}
	...

0800709c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800709c:	b480      	push	{r7}
 800709e:	b085      	sub	sp, #20
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d001      	beq.n	80070b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070b0:	2301      	movs	r3, #1
 80070b2:	e044      	b.n	800713e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f042 0201 	orr.w	r2, r2, #1
 80070ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a1e      	ldr	r2, [pc, #120]	@ (800714c <HAL_TIM_Base_Start_IT+0xb0>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d018      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x6c>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070de:	d013      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x6c>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a1a      	ldr	r2, [pc, #104]	@ (8007150 <HAL_TIM_Base_Start_IT+0xb4>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d00e      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x6c>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a19      	ldr	r2, [pc, #100]	@ (8007154 <HAL_TIM_Base_Start_IT+0xb8>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d009      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x6c>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a17      	ldr	r2, [pc, #92]	@ (8007158 <HAL_TIM_Base_Start_IT+0xbc>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d004      	beq.n	8007108 <HAL_TIM_Base_Start_IT+0x6c>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4a16      	ldr	r2, [pc, #88]	@ (800715c <HAL_TIM_Base_Start_IT+0xc0>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d111      	bne.n	800712c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f003 0307 	and.w	r3, r3, #7
 8007112:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b06      	cmp	r3, #6
 8007118:	d010      	beq.n	800713c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	681a      	ldr	r2, [r3, #0]
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f042 0201 	orr.w	r2, r2, #1
 8007128:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800712a:	e007      	b.n	800713c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	681a      	ldr	r2, [r3, #0]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f042 0201 	orr.w	r2, r2, #1
 800713a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3714      	adds	r7, #20
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	40010000 	.word	0x40010000
 8007150:	40000400 	.word	0x40000400
 8007154:	40000800 	.word	0x40000800
 8007158:	40000c00 	.word	0x40000c00
 800715c:	40014000 	.word	0x40014000

08007160 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d101      	bne.n	8007172 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800716e:	2301      	movs	r3, #1
 8007170:	e041      	b.n	80071f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007178:	b2db      	uxtb	r3, r3
 800717a:	2b00      	cmp	r3, #0
 800717c:	d106      	bne.n	800718c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2200      	movs	r2, #0
 8007182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f7fb f8bc 	bl	8002304 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2202      	movs	r2, #2
 8007190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681a      	ldr	r2, [r3, #0]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	3304      	adds	r3, #4
 800719c:	4619      	mov	r1, r3
 800719e:	4610      	mov	r0, r2
 80071a0:	f000 fb80 	bl	80078a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2201      	movs	r2, #1
 80071a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2201      	movs	r2, #1
 80071b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2201      	movs	r2, #1
 80071b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2201      	movs	r2, #1
 80071c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3708      	adds	r7, #8
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d109      	bne.n	8007224 <HAL_TIM_PWM_Start+0x24>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007216:	b2db      	uxtb	r3, r3
 8007218:	2b01      	cmp	r3, #1
 800721a:	bf14      	ite	ne
 800721c:	2301      	movne	r3, #1
 800721e:	2300      	moveq	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	e022      	b.n	800726a <HAL_TIM_PWM_Start+0x6a>
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	2b04      	cmp	r3, #4
 8007228:	d109      	bne.n	800723e <HAL_TIM_PWM_Start+0x3e>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007230:	b2db      	uxtb	r3, r3
 8007232:	2b01      	cmp	r3, #1
 8007234:	bf14      	ite	ne
 8007236:	2301      	movne	r3, #1
 8007238:	2300      	moveq	r3, #0
 800723a:	b2db      	uxtb	r3, r3
 800723c:	e015      	b.n	800726a <HAL_TIM_PWM_Start+0x6a>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b08      	cmp	r3, #8
 8007242:	d109      	bne.n	8007258 <HAL_TIM_PWM_Start+0x58>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b01      	cmp	r3, #1
 800724e:	bf14      	ite	ne
 8007250:	2301      	movne	r3, #1
 8007252:	2300      	moveq	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	e008      	b.n	800726a <HAL_TIM_PWM_Start+0x6a>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800725e:	b2db      	uxtb	r3, r3
 8007260:	2b01      	cmp	r3, #1
 8007262:	bf14      	ite	ne
 8007264:	2301      	movne	r3, #1
 8007266:	2300      	moveq	r3, #0
 8007268:	b2db      	uxtb	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d001      	beq.n	8007272 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800726e:	2301      	movs	r3, #1
 8007270:	e068      	b.n	8007344 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d104      	bne.n	8007282 <HAL_TIM_PWM_Start+0x82>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2202      	movs	r2, #2
 800727c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007280:	e013      	b.n	80072aa <HAL_TIM_PWM_Start+0xaa>
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b04      	cmp	r3, #4
 8007286:	d104      	bne.n	8007292 <HAL_TIM_PWM_Start+0x92>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2202      	movs	r2, #2
 800728c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007290:	e00b      	b.n	80072aa <HAL_TIM_PWM_Start+0xaa>
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b08      	cmp	r3, #8
 8007296:	d104      	bne.n	80072a2 <HAL_TIM_PWM_Start+0xa2>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2202      	movs	r2, #2
 800729c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072a0:	e003      	b.n	80072aa <HAL_TIM_PWM_Start+0xaa>
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2202      	movs	r2, #2
 80072a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2201      	movs	r2, #1
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fda2 	bl	8007dfc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a23      	ldr	r2, [pc, #140]	@ (800734c <HAL_TIM_PWM_Start+0x14c>)
 80072be:	4293      	cmp	r3, r2
 80072c0:	d107      	bne.n	80072d2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80072d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a1d      	ldr	r2, [pc, #116]	@ (800734c <HAL_TIM_PWM_Start+0x14c>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d018      	beq.n	800730e <HAL_TIM_PWM_Start+0x10e>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072e4:	d013      	beq.n	800730e <HAL_TIM_PWM_Start+0x10e>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a19      	ldr	r2, [pc, #100]	@ (8007350 <HAL_TIM_PWM_Start+0x150>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d00e      	beq.n	800730e <HAL_TIM_PWM_Start+0x10e>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a17      	ldr	r2, [pc, #92]	@ (8007354 <HAL_TIM_PWM_Start+0x154>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d009      	beq.n	800730e <HAL_TIM_PWM_Start+0x10e>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a16      	ldr	r2, [pc, #88]	@ (8007358 <HAL_TIM_PWM_Start+0x158>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d004      	beq.n	800730e <HAL_TIM_PWM_Start+0x10e>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a14      	ldr	r2, [pc, #80]	@ (800735c <HAL_TIM_PWM_Start+0x15c>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d111      	bne.n	8007332 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f003 0307 	and.w	r3, r3, #7
 8007318:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2b06      	cmp	r3, #6
 800731e:	d010      	beq.n	8007342 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	681a      	ldr	r2, [r3, #0]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f042 0201 	orr.w	r2, r2, #1
 800732e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007330:	e007      	b.n	8007342 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	681a      	ldr	r2, [r3, #0]
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	f042 0201 	orr.w	r2, r2, #1
 8007340:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	40010000 	.word	0x40010000
 8007350:	40000400 	.word	0x40000400
 8007354:	40000800 	.word	0x40000800
 8007358:	40000c00 	.word	0x40000c00
 800735c:	40014000 	.word	0x40014000

08007360 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68db      	ldr	r3, [r3, #12]
 800736e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	691b      	ldr	r3, [r3, #16]
 8007376:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f003 0302 	and.w	r3, r3, #2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d020      	beq.n	80073c4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f003 0302 	and.w	r3, r3, #2
 8007388:	2b00      	cmp	r3, #0
 800738a:	d01b      	beq.n	80073c4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f06f 0202 	mvn.w	r2, #2
 8007394:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2201      	movs	r2, #1
 800739a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	f003 0303 	and.w	r3, r3, #3
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d003      	beq.n	80073b2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fa5b 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 80073b0:	e005      	b.n	80073be <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	f000 fa4d 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fa5e 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	f003 0304 	and.w	r3, r3, #4
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d020      	beq.n	8007410 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	f003 0304 	and.w	r3, r3, #4
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d01b      	beq.n	8007410 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f06f 0204 	mvn.w	r2, #4
 80073e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2202      	movs	r2, #2
 80073e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d003      	beq.n	80073fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 fa35 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 80073fc:	e005      	b.n	800740a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f000 fa27 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 fa38 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007410:	68bb      	ldr	r3, [r7, #8]
 8007412:	f003 0308 	and.w	r3, r3, #8
 8007416:	2b00      	cmp	r3, #0
 8007418:	d020      	beq.n	800745c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f003 0308 	and.w	r3, r3, #8
 8007420:	2b00      	cmp	r3, #0
 8007422:	d01b      	beq.n	800745c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f06f 0208 	mvn.w	r2, #8
 800742c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2204      	movs	r2, #4
 8007432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	f003 0303 	and.w	r3, r3, #3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 fa0f 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 8007448:	e005      	b.n	8007456 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 fa01 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 fa12 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	f003 0310 	and.w	r3, r3, #16
 8007462:	2b00      	cmp	r3, #0
 8007464:	d020      	beq.n	80074a8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f003 0310 	and.w	r3, r3, #16
 800746c:	2b00      	cmp	r3, #0
 800746e:	d01b      	beq.n	80074a8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f06f 0210 	mvn.w	r2, #16
 8007478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2208      	movs	r2, #8
 800747e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	69db      	ldr	r3, [r3, #28]
 8007486:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800748a:	2b00      	cmp	r3, #0
 800748c:	d003      	beq.n	8007496 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 f9e9 	bl	8007866 <HAL_TIM_IC_CaptureCallback>
 8007494:	e005      	b.n	80074a2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f9db 	bl	8007852 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800749c:	6878      	ldr	r0, [r7, #4]
 800749e:	f000 f9ec 	bl	800787a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2200      	movs	r2, #0
 80074a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	f003 0301 	and.w	r3, r3, #1
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00c      	beq.n	80074cc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d007      	beq.n	80074cc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f06f 0201 	mvn.w	r2, #1
 80074c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f7f9 fe6e 	bl	80011a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80074cc:	68bb      	ldr	r3, [r7, #8]
 80074ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00c      	beq.n	80074f0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d007      	beq.n	80074f0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80074e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f000 fd24 	bl	8007f38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80074f0:	68bb      	ldr	r3, [r7, #8]
 80074f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00c      	beq.n	8007514 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007500:	2b00      	cmp	r3, #0
 8007502:	d007      	beq.n	8007514 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800750c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 f9bd 	bl	800788e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b00      	cmp	r3, #0
 800751c:	d00c      	beq.n	8007538 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f003 0320 	and.w	r3, r3, #32
 8007524:	2b00      	cmp	r3, #0
 8007526:	d007      	beq.n	8007538 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f06f 0220 	mvn.w	r2, #32
 8007530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fcf6 	bl	8007f24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007538:	bf00      	nop
 800753a:	3710      	adds	r7, #16
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}

08007540 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800754c:	2300      	movs	r3, #0
 800754e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007556:	2b01      	cmp	r3, #1
 8007558:	d101      	bne.n	800755e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800755a:	2302      	movs	r3, #2
 800755c:	e0ae      	b.n	80076bc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2201      	movs	r2, #1
 8007562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2b0c      	cmp	r3, #12
 800756a:	f200 809f 	bhi.w	80076ac <HAL_TIM_PWM_ConfigChannel+0x16c>
 800756e:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007570:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007574:	080075a9 	.word	0x080075a9
 8007578:	080076ad 	.word	0x080076ad
 800757c:	080076ad 	.word	0x080076ad
 8007580:	080076ad 	.word	0x080076ad
 8007584:	080075e9 	.word	0x080075e9
 8007588:	080076ad 	.word	0x080076ad
 800758c:	080076ad 	.word	0x080076ad
 8007590:	080076ad 	.word	0x080076ad
 8007594:	0800762b 	.word	0x0800762b
 8007598:	080076ad 	.word	0x080076ad
 800759c:	080076ad 	.word	0x080076ad
 80075a0:	080076ad 	.word	0x080076ad
 80075a4:	0800766b 	.word	0x0800766b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	68b9      	ldr	r1, [r7, #8]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 f9fe 	bl	80079b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	699a      	ldr	r2, [r3, #24]
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	f042 0208 	orr.w	r2, r2, #8
 80075c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	699a      	ldr	r2, [r3, #24]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 0204 	bic.w	r2, r2, #4
 80075d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6999      	ldr	r1, [r3, #24]
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	691a      	ldr	r2, [r3, #16]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	619a      	str	r2, [r3, #24]
      break;
 80075e6:	e064      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	68b9      	ldr	r1, [r7, #8]
 80075ee:	4618      	mov	r0, r3
 80075f0:	f000 fa44 	bl	8007a7c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	699a      	ldr	r2, [r3, #24]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007602:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	699a      	ldr	r2, [r3, #24]
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007612:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6999      	ldr	r1, [r3, #24]
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	021a      	lsls	r2, r3, #8
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	430a      	orrs	r2, r1
 8007626:	619a      	str	r2, [r3, #24]
      break;
 8007628:	e043      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fa8f 	bl	8007b54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	69da      	ldr	r2, [r3, #28]
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f042 0208 	orr.w	r2, r2, #8
 8007644:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	69da      	ldr	r2, [r3, #28]
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f022 0204 	bic.w	r2, r2, #4
 8007654:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	69d9      	ldr	r1, [r3, #28]
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	691a      	ldr	r2, [r3, #16]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	430a      	orrs	r2, r1
 8007666:	61da      	str	r2, [r3, #28]
      break;
 8007668:	e023      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	68b9      	ldr	r1, [r7, #8]
 8007670:	4618      	mov	r0, r3
 8007672:	f000 fad9 	bl	8007c28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	69da      	ldr	r2, [r3, #28]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007684:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	69da      	ldr	r2, [r3, #28]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007694:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	69d9      	ldr	r1, [r3, #28]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	691b      	ldr	r3, [r3, #16]
 80076a0:	021a      	lsls	r2, r3, #8
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	430a      	orrs	r2, r1
 80076a8:	61da      	str	r2, [r3, #28]
      break;
 80076aa:	e002      	b.n	80076b2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80076ac:	2301      	movs	r3, #1
 80076ae:	75fb      	strb	r3, [r7, #23]
      break;
 80076b0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	2200      	movs	r2, #0
 80076b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80076bc:	4618      	mov	r0, r3
 80076be:	3718      	adds	r7, #24
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076ce:	2300      	movs	r3, #0
 80076d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d101      	bne.n	80076e0 <HAL_TIM_ConfigClockSource+0x1c>
 80076dc:	2302      	movs	r3, #2
 80076de:	e0b4      	b.n	800784a <HAL_TIM_ConfigClockSource+0x186>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2201      	movs	r2, #1
 80076e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	689b      	ldr	r3, [r3, #8]
 80076f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80076fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007706:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	68ba      	ldr	r2, [r7, #8]
 800770e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007718:	d03e      	beq.n	8007798 <HAL_TIM_ConfigClockSource+0xd4>
 800771a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800771e:	f200 8087 	bhi.w	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007722:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007726:	f000 8086 	beq.w	8007836 <HAL_TIM_ConfigClockSource+0x172>
 800772a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800772e:	d87f      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007730:	2b70      	cmp	r3, #112	@ 0x70
 8007732:	d01a      	beq.n	800776a <HAL_TIM_ConfigClockSource+0xa6>
 8007734:	2b70      	cmp	r3, #112	@ 0x70
 8007736:	d87b      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007738:	2b60      	cmp	r3, #96	@ 0x60
 800773a:	d050      	beq.n	80077de <HAL_TIM_ConfigClockSource+0x11a>
 800773c:	2b60      	cmp	r3, #96	@ 0x60
 800773e:	d877      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007740:	2b50      	cmp	r3, #80	@ 0x50
 8007742:	d03c      	beq.n	80077be <HAL_TIM_ConfigClockSource+0xfa>
 8007744:	2b50      	cmp	r3, #80	@ 0x50
 8007746:	d873      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007748:	2b40      	cmp	r3, #64	@ 0x40
 800774a:	d058      	beq.n	80077fe <HAL_TIM_ConfigClockSource+0x13a>
 800774c:	2b40      	cmp	r3, #64	@ 0x40
 800774e:	d86f      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007750:	2b30      	cmp	r3, #48	@ 0x30
 8007752:	d064      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007754:	2b30      	cmp	r3, #48	@ 0x30
 8007756:	d86b      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007758:	2b20      	cmp	r3, #32
 800775a:	d060      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 800775c:	2b20      	cmp	r3, #32
 800775e:	d867      	bhi.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
 8007760:	2b00      	cmp	r3, #0
 8007762:	d05c      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007764:	2b10      	cmp	r3, #16
 8007766:	d05a      	beq.n	800781e <HAL_TIM_ConfigClockSource+0x15a>
 8007768:	e062      	b.n	8007830 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800777a:	f000 fb1f 	bl	8007dbc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800778c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	609a      	str	r2, [r3, #8]
      break;
 8007796:	e04f      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077a4:	683b      	ldr	r3, [r7, #0]
 80077a6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077a8:	f000 fb08 	bl	8007dbc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	689a      	ldr	r2, [r3, #8]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077ba:	609a      	str	r2, [r3, #8]
      break;
 80077bc:	e03c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077ca:	461a      	mov	r2, r3
 80077cc:	f000 fa7c 	bl	8007cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2150      	movs	r1, #80	@ 0x50
 80077d6:	4618      	mov	r0, r3
 80077d8:	f000 fad5 	bl	8007d86 <TIM_ITRx_SetConfig>
      break;
 80077dc:	e02c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80077ea:	461a      	mov	r2, r3
 80077ec:	f000 fa9b 	bl	8007d26 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	2160      	movs	r1, #96	@ 0x60
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 fac5 	bl	8007d86 <TIM_ITRx_SetConfig>
      break;
 80077fc:	e01c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800780a:	461a      	mov	r2, r3
 800780c:	f000 fa5c 	bl	8007cc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	2140      	movs	r1, #64	@ 0x40
 8007816:	4618      	mov	r0, r3
 8007818:	f000 fab5 	bl	8007d86 <TIM_ITRx_SetConfig>
      break;
 800781c:	e00c      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681a      	ldr	r2, [r3, #0]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4619      	mov	r1, r3
 8007828:	4610      	mov	r0, r2
 800782a:	f000 faac 	bl	8007d86 <TIM_ITRx_SetConfig>
      break;
 800782e:	e003      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	73fb      	strb	r3, [r7, #15]
      break;
 8007834:	e000      	b.n	8007838 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007836:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2201      	movs	r2, #1
 800783c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007848:	7bfb      	ldrb	r3, [r7, #15]
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007852:	b480      	push	{r7}
 8007854:	b083      	sub	sp, #12
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800785a:	bf00      	nop
 800785c:	370c      	adds	r7, #12
 800785e:	46bd      	mov	sp, r7
 8007860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007864:	4770      	bx	lr

08007866 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007866:	b480      	push	{r7}
 8007868:	b083      	sub	sp, #12
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800786e:	bf00      	nop
 8007870:	370c      	adds	r7, #12
 8007872:	46bd      	mov	sp, r7
 8007874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007878:	4770      	bx	lr

0800787a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800787a:	b480      	push	{r7}
 800787c:	b083      	sub	sp, #12
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007882:	bf00      	nop
 8007884:	370c      	adds	r7, #12
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr

0800788e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800788e:	b480      	push	{r7}
 8007890:	b083      	sub	sp, #12
 8007892:	af00      	add	r7, sp, #0
 8007894:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr
	...

080078a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	4a37      	ldr	r2, [pc, #220]	@ (8007994 <TIM_Base_SetConfig+0xf0>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d00f      	beq.n	80078dc <TIM_Base_SetConfig+0x38>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c2:	d00b      	beq.n	80078dc <TIM_Base_SetConfig+0x38>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	4a34      	ldr	r2, [pc, #208]	@ (8007998 <TIM_Base_SetConfig+0xf4>)
 80078c8:	4293      	cmp	r3, r2
 80078ca:	d007      	beq.n	80078dc <TIM_Base_SetConfig+0x38>
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a33      	ldr	r2, [pc, #204]	@ (800799c <TIM_Base_SetConfig+0xf8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d003      	beq.n	80078dc <TIM_Base_SetConfig+0x38>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a32      	ldr	r2, [pc, #200]	@ (80079a0 <TIM_Base_SetConfig+0xfc>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d108      	bne.n	80078ee <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a28      	ldr	r2, [pc, #160]	@ (8007994 <TIM_Base_SetConfig+0xf0>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d01b      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078fc:	d017      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a25      	ldr	r2, [pc, #148]	@ (8007998 <TIM_Base_SetConfig+0xf4>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d013      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a24      	ldr	r2, [pc, #144]	@ (800799c <TIM_Base_SetConfig+0xf8>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d00f      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a23      	ldr	r2, [pc, #140]	@ (80079a0 <TIM_Base_SetConfig+0xfc>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d00b      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a22      	ldr	r2, [pc, #136]	@ (80079a4 <TIM_Base_SetConfig+0x100>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d007      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a21      	ldr	r2, [pc, #132]	@ (80079a8 <TIM_Base_SetConfig+0x104>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d003      	beq.n	800792e <TIM_Base_SetConfig+0x8a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a20      	ldr	r2, [pc, #128]	@ (80079ac <TIM_Base_SetConfig+0x108>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d108      	bne.n	8007940 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007934:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	68db      	ldr	r3, [r3, #12]
 800793a:	68fa      	ldr	r2, [r7, #12]
 800793c:	4313      	orrs	r3, r2
 800793e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	695b      	ldr	r3, [r3, #20]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	689a      	ldr	r2, [r3, #8]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a0c      	ldr	r2, [pc, #48]	@ (8007994 <TIM_Base_SetConfig+0xf0>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d103      	bne.n	800796e <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	691a      	ldr	r2, [r3, #16]
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f043 0204 	orr.w	r2, r3, #4
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	68fa      	ldr	r2, [r7, #12]
 8007984:	601a      	str	r2, [r3, #0]
}
 8007986:	bf00      	nop
 8007988:	3714      	adds	r7, #20
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr
 8007992:	bf00      	nop
 8007994:	40010000 	.word	0x40010000
 8007998:	40000400 	.word	0x40000400
 800799c:	40000800 	.word	0x40000800
 80079a0:	40000c00 	.word	0x40000c00
 80079a4:	40014000 	.word	0x40014000
 80079a8:	40014400 	.word	0x40014400
 80079ac:	40014800 	.word	0x40014800

080079b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b087      	sub	sp, #28
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a1b      	ldr	r3, [r3, #32]
 80079be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	f023 0201 	bic.w	r2, r3, #1
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	685b      	ldr	r3, [r3, #4]
 80079d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	699b      	ldr	r3, [r3, #24]
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 0303 	bic.w	r3, r3, #3
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079f2:	697b      	ldr	r3, [r7, #20]
 80079f4:	f023 0302 	bic.w	r3, r3, #2
 80079f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	697a      	ldr	r2, [r7, #20]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a1c      	ldr	r2, [pc, #112]	@ (8007a78 <TIM_OC1_SetConfig+0xc8>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d10c      	bne.n	8007a26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f023 0308 	bic.w	r3, r3, #8
 8007a12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	68db      	ldr	r3, [r3, #12]
 8007a18:	697a      	ldr	r2, [r7, #20]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	f023 0304 	bic.w	r3, r3, #4
 8007a24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a13      	ldr	r2, [pc, #76]	@ (8007a78 <TIM_OC1_SetConfig+0xc8>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d111      	bne.n	8007a52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a36:	693b      	ldr	r3, [r7, #16]
 8007a38:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	695b      	ldr	r3, [r3, #20]
 8007a42:	693a      	ldr	r2, [r7, #16]
 8007a44:	4313      	orrs	r3, r2
 8007a46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	699b      	ldr	r3, [r3, #24]
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	693a      	ldr	r2, [r7, #16]
 8007a56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	685a      	ldr	r2, [r3, #4]
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	697a      	ldr	r2, [r7, #20]
 8007a6a:	621a      	str	r2, [r3, #32]
}
 8007a6c:	bf00      	nop
 8007a6e:	371c      	adds	r7, #28
 8007a70:	46bd      	mov	sp, r7
 8007a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a76:	4770      	bx	lr
 8007a78:	40010000 	.word	0x40010000

08007a7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a7c:	b480      	push	{r7}
 8007a7e:	b087      	sub	sp, #28
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
 8007a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a1b      	ldr	r3, [r3, #32]
 8007a8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a1b      	ldr	r3, [r3, #32]
 8007a90:	f023 0210 	bic.w	r2, r3, #16
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	685b      	ldr	r3, [r3, #4]
 8007a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	699b      	ldr	r3, [r3, #24]
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	021b      	lsls	r3, r3, #8
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	f023 0320 	bic.w	r3, r3, #32
 8007ac6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	011b      	lsls	r3, r3, #4
 8007ace:	697a      	ldr	r2, [r7, #20]
 8007ad0:	4313      	orrs	r3, r2
 8007ad2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a1e      	ldr	r2, [pc, #120]	@ (8007b50 <TIM_OC2_SetConfig+0xd4>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d10d      	bne.n	8007af8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ae2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	011b      	lsls	r3, r3, #4
 8007aea:	697a      	ldr	r2, [r7, #20]
 8007aec:	4313      	orrs	r3, r2
 8007aee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007af0:	697b      	ldr	r3, [r7, #20]
 8007af2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007af6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	4a15      	ldr	r2, [pc, #84]	@ (8007b50 <TIM_OC2_SetConfig+0xd4>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d113      	bne.n	8007b28 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b10:	683b      	ldr	r3, [r7, #0]
 8007b12:	695b      	ldr	r3, [r3, #20]
 8007b14:	009b      	lsls	r3, r3, #2
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	699b      	ldr	r3, [r3, #24]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	693a      	ldr	r2, [r7, #16]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	685a      	ldr	r2, [r3, #4]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	621a      	str	r2, [r3, #32]
}
 8007b42:	bf00      	nop
 8007b44:	371c      	adds	r7, #28
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	40010000 	.word	0x40010000

08007b54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b087      	sub	sp, #28
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
 8007b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6a1b      	ldr	r3, [r3, #32]
 8007b62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a1b      	ldr	r3, [r3, #32]
 8007b68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	69db      	ldr	r3, [r3, #28]
 8007b7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f023 0303 	bic.w	r3, r3, #3
 8007b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	68fa      	ldr	r2, [r7, #12]
 8007b92:	4313      	orrs	r3, r2
 8007b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	021b      	lsls	r3, r3, #8
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a1d      	ldr	r2, [pc, #116]	@ (8007c24 <TIM_OC3_SetConfig+0xd0>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d10d      	bne.n	8007bce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007bb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	68db      	ldr	r3, [r3, #12]
 8007bbe:	021b      	lsls	r3, r3, #8
 8007bc0:	697a      	ldr	r2, [r7, #20]
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007bcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a14      	ldr	r2, [pc, #80]	@ (8007c24 <TIM_OC3_SetConfig+0xd0>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d113      	bne.n	8007bfe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	695b      	ldr	r3, [r3, #20]
 8007bea:	011b      	lsls	r3, r3, #4
 8007bec:	693a      	ldr	r2, [r7, #16]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	011b      	lsls	r3, r3, #4
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	68fa      	ldr	r2, [r7, #12]
 8007c08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	685a      	ldr	r2, [r3, #4]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	697a      	ldr	r2, [r7, #20]
 8007c16:	621a      	str	r2, [r3, #32]
}
 8007c18:	bf00      	nop
 8007c1a:	371c      	adds	r7, #28
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	40010000 	.word	0x40010000

08007c28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b087      	sub	sp, #28
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a1b      	ldr	r3, [r3, #32]
 8007c36:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	021b      	lsls	r3, r3, #8
 8007c66:	68fa      	ldr	r2, [r7, #12]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	031b      	lsls	r3, r3, #12
 8007c7a:	693a      	ldr	r2, [r7, #16]
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	4a10      	ldr	r2, [pc, #64]	@ (8007cc4 <TIM_OC4_SetConfig+0x9c>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d109      	bne.n	8007c9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	695b      	ldr	r3, [r3, #20]
 8007c94:	019b      	lsls	r3, r3, #6
 8007c96:	697a      	ldr	r2, [r7, #20]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	68fa      	ldr	r2, [r7, #12]
 8007ca6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	685a      	ldr	r2, [r3, #4]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	693a      	ldr	r2, [r7, #16]
 8007cb4:	621a      	str	r2, [r3, #32]
}
 8007cb6:	bf00      	nop
 8007cb8:	371c      	adds	r7, #28
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
 8007cc2:	bf00      	nop
 8007cc4:	40010000 	.word	0x40010000

08007cc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cc8:	b480      	push	{r7}
 8007cca:	b087      	sub	sp, #28
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	60f8      	str	r0, [r7, #12]
 8007cd0:	60b9      	str	r1, [r7, #8]
 8007cd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	f023 0201 	bic.w	r2, r3, #1
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	699b      	ldr	r3, [r3, #24]
 8007cea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007cf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	011b      	lsls	r3, r3, #4
 8007cf8:	693a      	ldr	r2, [r7, #16]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f023 030a 	bic.w	r3, r3, #10
 8007d04:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d06:	697a      	ldr	r2, [r7, #20]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	693a      	ldr	r2, [r7, #16]
 8007d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	697a      	ldr	r2, [r7, #20]
 8007d18:	621a      	str	r2, [r3, #32]
}
 8007d1a:	bf00      	nop
 8007d1c:	371c      	adds	r7, #28
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr

08007d26 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b087      	sub	sp, #28
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	60f8      	str	r0, [r7, #12]
 8007d2e:	60b9      	str	r1, [r7, #8]
 8007d30:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6a1b      	ldr	r3, [r3, #32]
 8007d36:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	f023 0210 	bic.w	r2, r3, #16
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	699b      	ldr	r3, [r3, #24]
 8007d48:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d50:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	031b      	lsls	r3, r3, #12
 8007d56:	693a      	ldr	r2, [r7, #16]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007d62:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	011b      	lsls	r3, r3, #4
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	4313      	orrs	r3, r2
 8007d6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	693a      	ldr	r2, [r7, #16]
 8007d72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	621a      	str	r2, [r3, #32]
}
 8007d7a:	bf00      	nop
 8007d7c:	371c      	adds	r7, #28
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d84:	4770      	bx	lr

08007d86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d86:	b480      	push	{r7}
 8007d88:	b085      	sub	sp, #20
 8007d8a:	af00      	add	r7, sp, #0
 8007d8c:	6078      	str	r0, [r7, #4]
 8007d8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d9e:	683a      	ldr	r2, [r7, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	f043 0307 	orr.w	r3, r3, #7
 8007da8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	609a      	str	r2, [r3, #8]
}
 8007db0:	bf00      	nop
 8007db2:	3714      	adds	r7, #20
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b087      	sub	sp, #28
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	607a      	str	r2, [r7, #4]
 8007dc8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	689b      	ldr	r3, [r3, #8]
 8007dce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007dd6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	021a      	lsls	r2, r3, #8
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	431a      	orrs	r2, r3
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	4313      	orrs	r3, r2
 8007de4:	697a      	ldr	r2, [r7, #20]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	697a      	ldr	r2, [r7, #20]
 8007dee:	609a      	str	r2, [r3, #8]
}
 8007df0:	bf00      	nop
 8007df2:	371c      	adds	r7, #28
 8007df4:	46bd      	mov	sp, r7
 8007df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfa:	4770      	bx	lr

08007dfc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	b087      	sub	sp, #28
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f003 031f 	and.w	r3, r3, #31
 8007e0e:	2201      	movs	r2, #1
 8007e10:	fa02 f303 	lsl.w	r3, r2, r3
 8007e14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6a1a      	ldr	r2, [r3, #32]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	43db      	mvns	r3, r3
 8007e1e:	401a      	ands	r2, r3
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6a1a      	ldr	r2, [r3, #32]
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	f003 031f 	and.w	r3, r3, #31
 8007e2e:	6879      	ldr	r1, [r7, #4]
 8007e30:	fa01 f303 	lsl.w	r3, r1, r3
 8007e34:	431a      	orrs	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	621a      	str	r2, [r3, #32]
}
 8007e3a:	bf00      	nop
 8007e3c:	371c      	adds	r7, #28
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
	...

08007e48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d101      	bne.n	8007e60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e050      	b.n	8007f02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2202      	movs	r2, #2
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68fa      	ldr	r2, [r7, #12]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	68fa      	ldr	r2, [r7, #12]
 8007e98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a1c      	ldr	r2, [pc, #112]	@ (8007f10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d018      	beq.n	8007ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007eac:	d013      	beq.n	8007ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a18      	ldr	r2, [pc, #96]	@ (8007f14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d00e      	beq.n	8007ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a16      	ldr	r2, [pc, #88]	@ (8007f18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d009      	beq.n	8007ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a15      	ldr	r2, [pc, #84]	@ (8007f1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d004      	beq.n	8007ed6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a13      	ldr	r2, [pc, #76]	@ (8007f20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d10c      	bne.n	8007ef0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007edc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	68ba      	ldr	r2, [r7, #8]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68ba      	ldr	r2, [r7, #8]
 8007eee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2200      	movs	r2, #0
 8007efc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f00:	2300      	movs	r3, #0
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3714      	adds	r7, #20
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	40010000 	.word	0x40010000
 8007f14:	40000400 	.word	0x40000400
 8007f18:	40000800 	.word	0x40000800
 8007f1c:	40000c00 	.word	0x40000c00
 8007f20:	40014000 	.word	0x40014000

08007f24 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b083      	sub	sp, #12
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f2c:	bf00      	nop
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f36:	4770      	bx	lr

08007f38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f40:	bf00      	nop
 8007f42:	370c      	adds	r7, #12
 8007f44:	46bd      	mov	sp, r7
 8007f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4a:	4770      	bx	lr

08007f4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b082      	sub	sp, #8
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d101      	bne.n	8007f5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e042      	b.n	8007fe4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f64:	b2db      	uxtb	r3, r3
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d106      	bne.n	8007f78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f7fa fa4c 	bl	8002410 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2224      	movs	r2, #36	@ 0x24
 8007f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	68da      	ldr	r2, [r3, #12]
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007f8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 ff95 	bl	8008ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	691a      	ldr	r2, [r3, #16]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fa4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	695a      	ldr	r2, [r3, #20]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	68da      	ldr	r2, [r3, #12]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007fc4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	2200      	movs	r2, #0
 8007fca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2220      	movs	r2, #32
 8007fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	2220      	movs	r2, #32
 8007fd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3708      	adds	r7, #8
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b08c      	sub	sp, #48	@ 0x30
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	4613      	mov	r3, r2
 8007ff8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b20      	cmp	r3, #32
 8008004:	d162      	bne.n	80080cc <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8008006:	68bb      	ldr	r3, [r7, #8]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d002      	beq.n	8008012 <HAL_UART_Transmit_DMA+0x26>
 800800c:	88fb      	ldrh	r3, [r7, #6]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d101      	bne.n	8008016 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008012:	2301      	movs	r3, #1
 8008014:	e05b      	b.n	80080ce <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	88fa      	ldrh	r2, [r7, #6]
 8008020:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	88fa      	ldrh	r2, [r7, #6]
 8008026:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2221      	movs	r2, #33	@ 0x21
 8008032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800803a:	4a27      	ldr	r2, [pc, #156]	@ (80080d8 <HAL_UART_Transmit_DMA+0xec>)
 800803c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008042:	4a26      	ldr	r2, [pc, #152]	@ (80080dc <HAL_UART_Transmit_DMA+0xf0>)
 8008044:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800804a:	4a25      	ldr	r2, [pc, #148]	@ (80080e0 <HAL_UART_Transmit_DMA+0xf4>)
 800804c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008052:	2200      	movs	r2, #0
 8008054:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008056:	f107 0308 	add.w	r3, r7, #8
 800805a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008062:	6819      	ldr	r1, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3304      	adds	r3, #4
 800806a:	461a      	mov	r2, r3
 800806c:	88fb      	ldrh	r3, [r7, #6]
 800806e:	f7fa fe5d 	bl	8002d2c <HAL_DMA_Start_IT>
 8008072:	4603      	mov	r3, r0
 8008074:	2b00      	cmp	r3, #0
 8008076:	d008      	beq.n	800808a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2210      	movs	r2, #16
 800807c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	2220      	movs	r2, #32
 8008082:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8008086:	2301      	movs	r3, #1
 8008088:	e021      	b.n	80080ce <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008092:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	3314      	adds	r3, #20
 800809a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800809c:	69bb      	ldr	r3, [r7, #24]
 800809e:	e853 3f00 	ldrex	r3, [r3]
 80080a2:	617b      	str	r3, [r7, #20]
   return(result);
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	3314      	adds	r3, #20
 80080b2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80080b4:	627a      	str	r2, [r7, #36]	@ 0x24
 80080b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080b8:	6a39      	ldr	r1, [r7, #32]
 80080ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080bc:	e841 2300 	strex	r3, r2, [r1]
 80080c0:	61fb      	str	r3, [r7, #28]
   return(result);
 80080c2:	69fb      	ldr	r3, [r7, #28]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1e5      	bne.n	8008094 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 80080c8:	2300      	movs	r3, #0
 80080ca:	e000      	b.n	80080ce <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 80080cc:	2302      	movs	r3, #2
  }
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	3730      	adds	r7, #48	@ 0x30
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bd80      	pop	{r7, pc}
 80080d6:	bf00      	nop
 80080d8:	0800873d 	.word	0x0800873d
 80080dc:	080087d7 	.word	0x080087d7
 80080e0:	0800895b 	.word	0x0800895b

080080e4 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b08c      	sub	sp, #48	@ 0x30
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	4613      	mov	r3, r2
 80080f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b20      	cmp	r3, #32
 80080fc:	d146      	bne.n	800818c <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d002      	beq.n	800810a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008104:	88fb      	ldrh	r3, [r7, #6]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d101      	bne.n	800810e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e03f      	b.n	800818e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2201      	movs	r2, #1
 8008112:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2200      	movs	r2, #0
 8008118:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800811a:	88fb      	ldrh	r3, [r7, #6]
 800811c:	461a      	mov	r2, r3
 800811e:	68b9      	ldr	r1, [r7, #8]
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f000 fc65 	bl	80089f0 <UART_Start_Receive_DMA>
 8008126:	4603      	mov	r3, r0
 8008128:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008130:	2b01      	cmp	r3, #1
 8008132:	d125      	bne.n	8008180 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008134:	2300      	movs	r3, #0
 8008136:	613b      	str	r3, [r7, #16]
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	613b      	str	r3, [r7, #16]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	685b      	ldr	r3, [r3, #4]
 8008146:	613b      	str	r3, [r7, #16]
 8008148:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	330c      	adds	r3, #12
 8008150:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	617b      	str	r3, [r7, #20]
   return(result);
 800815a:	697b      	ldr	r3, [r7, #20]
 800815c:	f043 0310 	orr.w	r3, r3, #16
 8008160:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	330c      	adds	r3, #12
 8008168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800816a:	627a      	str	r2, [r7, #36]	@ 0x24
 800816c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800816e:	6a39      	ldr	r1, [r7, #32]
 8008170:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008172:	e841 2300 	strex	r3, r2, [r1]
 8008176:	61fb      	str	r3, [r7, #28]
   return(result);
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	2b00      	cmp	r3, #0
 800817c:	d1e5      	bne.n	800814a <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 800817e:	e002      	b.n	8008186 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8008186:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800818a:	e000      	b.n	800818e <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 800818c:	2302      	movs	r3, #2
  }
}
 800818e:	4618      	mov	r0, r3
 8008190:	3730      	adds	r7, #48	@ 0x30
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
	...

08008198 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b0ba      	sub	sp, #232	@ 0xe8
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68db      	ldr	r3, [r3, #12]
 80081b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	695b      	ldr	r3, [r3, #20]
 80081ba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80081be:	2300      	movs	r3, #0
 80081c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80081c4:	2300      	movs	r3, #0
 80081c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081ce:	f003 030f 	and.w	r3, r3, #15
 80081d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80081d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d10f      	bne.n	80081fe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081e2:	f003 0320 	and.w	r3, r3, #32
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d009      	beq.n	80081fe <HAL_UART_IRQHandler+0x66>
 80081ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081ee:	f003 0320 	and.w	r3, r3, #32
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 fda4 	bl	8008d44 <UART_Receive_IT>
      return;
 80081fc:	e273      	b.n	80086e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081fe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008202:	2b00      	cmp	r3, #0
 8008204:	f000 80de 	beq.w	80083c4 <HAL_UART_IRQHandler+0x22c>
 8008208:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800820c:	f003 0301 	and.w	r3, r3, #1
 8008210:	2b00      	cmp	r3, #0
 8008212:	d106      	bne.n	8008222 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008218:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800821c:	2b00      	cmp	r3, #0
 800821e:	f000 80d1 	beq.w	80083c4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008226:	f003 0301 	and.w	r3, r3, #1
 800822a:	2b00      	cmp	r3, #0
 800822c:	d00b      	beq.n	8008246 <HAL_UART_IRQHandler+0xae>
 800822e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008236:	2b00      	cmp	r3, #0
 8008238:	d005      	beq.n	8008246 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800823e:	f043 0201 	orr.w	r2, r3, #1
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008246:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800824a:	f003 0304 	and.w	r3, r3, #4
 800824e:	2b00      	cmp	r3, #0
 8008250:	d00b      	beq.n	800826a <HAL_UART_IRQHandler+0xd2>
 8008252:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d005      	beq.n	800826a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008262:	f043 0202 	orr.w	r2, r3, #2
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800826a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800826e:	f003 0302 	and.w	r3, r3, #2
 8008272:	2b00      	cmp	r3, #0
 8008274:	d00b      	beq.n	800828e <HAL_UART_IRQHandler+0xf6>
 8008276:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800827a:	f003 0301 	and.w	r3, r3, #1
 800827e:	2b00      	cmp	r3, #0
 8008280:	d005      	beq.n	800828e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008286:	f043 0204 	orr.w	r2, r3, #4
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800828e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008292:	f003 0308 	and.w	r3, r3, #8
 8008296:	2b00      	cmp	r3, #0
 8008298:	d011      	beq.n	80082be <HAL_UART_IRQHandler+0x126>
 800829a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800829e:	f003 0320 	and.w	r3, r3, #32
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d105      	bne.n	80082b2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80082a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082aa:	f003 0301 	and.w	r3, r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d005      	beq.n	80082be <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082b6:	f043 0208 	orr.w	r2, r3, #8
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	f000 820a 	beq.w	80086dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082cc:	f003 0320 	and.w	r3, r3, #32
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d008      	beq.n	80082e6 <HAL_UART_IRQHandler+0x14e>
 80082d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082d8:	f003 0320 	and.w	r3, r3, #32
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fd2f 	bl	8008d44 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	695b      	ldr	r3, [r3, #20]
 80082ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082f0:	2b40      	cmp	r3, #64	@ 0x40
 80082f2:	bf0c      	ite	eq
 80082f4:	2301      	moveq	r3, #1
 80082f6:	2300      	movne	r3, #0
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008302:	f003 0308 	and.w	r3, r3, #8
 8008306:	2b00      	cmp	r3, #0
 8008308:	d103      	bne.n	8008312 <HAL_UART_IRQHandler+0x17a>
 800830a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800830e:	2b00      	cmp	r3, #0
 8008310:	d04f      	beq.n	80083b2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008312:	6878      	ldr	r0, [r7, #4]
 8008314:	f000 fc3a 	bl	8008b8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	695b      	ldr	r3, [r3, #20]
 800831e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008322:	2b40      	cmp	r3, #64	@ 0x40
 8008324:	d141      	bne.n	80083aa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3314      	adds	r3, #20
 800832c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008330:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008334:	e853 3f00 	ldrex	r3, [r3]
 8008338:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800833c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008344:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3314      	adds	r3, #20
 800834e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008352:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008356:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800835a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800835e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008362:	e841 2300 	strex	r3, r2, [r1]
 8008366:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800836a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800836e:	2b00      	cmp	r3, #0
 8008370:	d1d9      	bne.n	8008326 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008376:	2b00      	cmp	r3, #0
 8008378:	d013      	beq.n	80083a2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800837e:	4a8a      	ldr	r2, [pc, #552]	@ (80085a8 <HAL_UART_IRQHandler+0x410>)
 8008380:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008386:	4618      	mov	r0, r3
 8008388:	f7fa fd98 	bl	8002ebc <HAL_DMA_Abort_IT>
 800838c:	4603      	mov	r3, r0
 800838e:	2b00      	cmp	r3, #0
 8008390:	d016      	beq.n	80083c0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800839c:	4610      	mov	r0, r2
 800839e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a0:	e00e      	b.n	80083c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80083a2:	6878      	ldr	r0, [r7, #4]
 80083a4:	f7f9 f8f2 	bl	800158c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a8:	e00a      	b.n	80083c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083aa:	6878      	ldr	r0, [r7, #4]
 80083ac:	f7f9 f8ee 	bl	800158c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083b0:	e006      	b.n	80083c0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7f9 f8ea 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2200      	movs	r2, #0
 80083bc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80083be:	e18d      	b.n	80086dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083c0:	bf00      	nop
    return;
 80083c2:	e18b      	b.n	80086dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c8:	2b01      	cmp	r3, #1
 80083ca:	f040 8167 	bne.w	800869c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083d2:	f003 0310 	and.w	r3, r3, #16
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 8160 	beq.w	800869c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80083dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083e0:	f003 0310 	and.w	r3, r3, #16
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	f000 8159 	beq.w	800869c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083ea:	2300      	movs	r3, #0
 80083ec:	60bb      	str	r3, [r7, #8]
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	60bb      	str	r3, [r7, #8]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	60bb      	str	r3, [r7, #8]
 80083fe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	695b      	ldr	r3, [r3, #20]
 8008406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800840a:	2b40      	cmp	r3, #64	@ 0x40
 800840c:	f040 80ce 	bne.w	80085ac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800841c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008420:	2b00      	cmp	r3, #0
 8008422:	f000 80a9 	beq.w	8008578 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800842a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800842e:	429a      	cmp	r2, r3
 8008430:	f080 80a2 	bcs.w	8008578 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800843a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008440:	69db      	ldr	r3, [r3, #28]
 8008442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008446:	f000 8088 	beq.w	800855a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	330c      	adds	r3, #12
 8008450:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008454:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008458:	e853 3f00 	ldrex	r3, [r3]
 800845c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008460:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008464:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008468:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	330c      	adds	r3, #12
 8008472:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008476:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800847a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800847e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008482:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008486:	e841 2300 	strex	r3, r2, [r1]
 800848a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800848e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008492:	2b00      	cmp	r3, #0
 8008494:	d1d9      	bne.n	800844a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3314      	adds	r3, #20
 800849c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80084a0:	e853 3f00 	ldrex	r3, [r3]
 80084a4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80084a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80084a8:	f023 0301 	bic.w	r3, r3, #1
 80084ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	3314      	adds	r3, #20
 80084b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80084ba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80084be:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084c0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80084c2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80084c6:	e841 2300 	strex	r3, r2, [r1]
 80084ca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80084cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d1e1      	bne.n	8008496 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	3314      	adds	r3, #20
 80084d8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80084e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084e4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3314      	adds	r3, #20
 80084f2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80084f6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80084f8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80084fc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80084fe:	e841 2300 	strex	r3, r2, [r1]
 8008502:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008504:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008506:	2b00      	cmp	r3, #0
 8008508:	d1e3      	bne.n	80084d2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2220      	movs	r2, #32
 800850e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	330c      	adds	r3, #12
 800851e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008520:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008522:	e853 3f00 	ldrex	r3, [r3]
 8008526:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800852a:	f023 0310 	bic.w	r3, r3, #16
 800852e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	330c      	adds	r3, #12
 8008538:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800853c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800853e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008540:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008542:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008544:	e841 2300 	strex	r3, r2, [r1]
 8008548:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800854a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800854c:	2b00      	cmp	r3, #0
 800854e:	d1e3      	bne.n	8008518 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008554:	4618      	mov	r0, r3
 8008556:	f7fa fc41 	bl	8002ddc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2202      	movs	r2, #2
 800855e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008568:	b29b      	uxth	r3, r3
 800856a:	1ad3      	subs	r3, r2, r3
 800856c:	b29b      	uxth	r3, r3
 800856e:	4619      	mov	r1, r3
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f7f8 ffeb 	bl	800154c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008576:	e0b3      	b.n	80086e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800857c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008580:	429a      	cmp	r2, r3
 8008582:	f040 80ad 	bne.w	80086e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800858a:	69db      	ldr	r3, [r3, #28]
 800858c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008590:	f040 80a6 	bne.w	80086e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2202      	movs	r2, #2
 8008598:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800859e:	4619      	mov	r1, r3
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f7f8 ffd3 	bl	800154c <HAL_UARTEx_RxEventCallback>
      return;
 80085a6:	e09b      	b.n	80086e0 <HAL_UART_IRQHandler+0x548>
 80085a8:	08008c53 	.word	0x08008c53
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085b4:	b29b      	uxth	r3, r3
 80085b6:	1ad3      	subs	r3, r2, r3
 80085b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f000 808e 	beq.w	80086e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80085c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f000 8089 	beq.w	80086e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	330c      	adds	r3, #12
 80085d8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085dc:	e853 3f00 	ldrex	r3, [r3]
 80085e0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80085e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80085e8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	330c      	adds	r3, #12
 80085f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80085f6:	647a      	str	r2, [r7, #68]	@ 0x44
 80085f8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085fa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80085fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80085fe:	e841 2300 	strex	r3, r2, [r1]
 8008602:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1e3      	bne.n	80085d2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	3314      	adds	r3, #20
 8008610:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008614:	e853 3f00 	ldrex	r3, [r3]
 8008618:	623b      	str	r3, [r7, #32]
   return(result);
 800861a:	6a3b      	ldr	r3, [r7, #32]
 800861c:	f023 0301 	bic.w	r3, r3, #1
 8008620:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	3314      	adds	r3, #20
 800862a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800862e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008630:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008632:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008634:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008636:	e841 2300 	strex	r3, r2, [r1]
 800863a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800863c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1e3      	bne.n	800860a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2220      	movs	r2, #32
 8008646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2200      	movs	r2, #0
 800864e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	330c      	adds	r3, #12
 8008656:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	693b      	ldr	r3, [r7, #16]
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f023 0310 	bic.w	r3, r3, #16
 8008666:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	330c      	adds	r3, #12
 8008670:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008674:	61fa      	str	r2, [r7, #28]
 8008676:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008678:	69b9      	ldr	r1, [r7, #24]
 800867a:	69fa      	ldr	r2, [r7, #28]
 800867c:	e841 2300 	strex	r3, r2, [r1]
 8008680:	617b      	str	r3, [r7, #20]
   return(result);
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d1e3      	bne.n	8008650 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2202      	movs	r2, #2
 800868c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800868e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008692:	4619      	mov	r1, r3
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f7f8 ff59 	bl	800154c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800869a:	e023      	b.n	80086e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800869c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d009      	beq.n	80086bc <HAL_UART_IRQHandler+0x524>
 80086a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d003      	beq.n	80086bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f000 fadd 	bl	8008c74 <UART_Transmit_IT>
    return;
 80086ba:	e014      	b.n	80086e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80086bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00e      	beq.n	80086e6 <HAL_UART_IRQHandler+0x54e>
 80086c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80086cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d008      	beq.n	80086e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f000 fb1d 	bl	8008d14 <UART_EndTransmit_IT>
    return;
 80086da:	e004      	b.n	80086e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80086dc:	bf00      	nop
 80086de:	e002      	b.n	80086e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80086e0:	bf00      	nop
 80086e2:	e000      	b.n	80086e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80086e4:	bf00      	nop
  }
}
 80086e6:	37e8      	adds	r7, #232	@ 0xe8
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}

080086ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008728:	b480      	push	{r7}
 800872a:	b083      	sub	sp, #12
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr

0800873c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b090      	sub	sp, #64	@ 0x40
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008748:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008754:	2b00      	cmp	r3, #0
 8008756:	d137      	bne.n	80087c8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800875a:	2200      	movs	r2, #0
 800875c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800875e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	3314      	adds	r3, #20
 8008764:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	e853 3f00 	ldrex	r3, [r3]
 800876c:	623b      	str	r3, [r7, #32]
   return(result);
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008774:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	3314      	adds	r3, #20
 800877c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800877e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008780:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008782:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008784:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008786:	e841 2300 	strex	r3, r2, [r1]
 800878a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	2b00      	cmp	r3, #0
 8008790:	d1e5      	bne.n	800875e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	330c      	adds	r3, #12
 8008798:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	e853 3f00 	ldrex	r3, [r3]
 80087a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80087a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	330c      	adds	r3, #12
 80087b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087b2:	61fa      	str	r2, [r7, #28]
 80087b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087b6:	69b9      	ldr	r1, [r7, #24]
 80087b8:	69fa      	ldr	r2, [r7, #28]
 80087ba:	e841 2300 	strex	r3, r2, [r1]
 80087be:	617b      	str	r3, [r7, #20]
   return(result);
 80087c0:	697b      	ldr	r3, [r7, #20]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d1e5      	bne.n	8008792 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80087c6:	e002      	b.n	80087ce <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80087c8:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80087ca:	f7ff ff8f 	bl	80086ec <HAL_UART_TxCpltCallback>
}
 80087ce:	bf00      	nop
 80087d0:	3740      	adds	r7, #64	@ 0x40
 80087d2:	46bd      	mov	sp, r7
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80087d6:	b580      	push	{r7, lr}
 80087d8:	b084      	sub	sp, #16
 80087da:	af00      	add	r7, sp, #0
 80087dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087e2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f7ff ff8b 	bl	8008700 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087ea:	bf00      	nop
 80087ec:	3710      	adds	r7, #16
 80087ee:	46bd      	mov	sp, r7
 80087f0:	bd80      	pop	{r7, pc}

080087f2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80087f2:	b580      	push	{r7, lr}
 80087f4:	b09c      	sub	sp, #112	@ 0x70
 80087f6:	af00      	add	r7, sp, #0
 80087f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087fe:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800880a:	2b00      	cmp	r3, #0
 800880c:	d172      	bne.n	80088f4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800880e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008810:	2200      	movs	r2, #0
 8008812:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008814:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	330c      	adds	r3, #12
 800881a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800881e:	e853 3f00 	ldrex	r3, [r3]
 8008822:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008824:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008826:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800882a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800882c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	330c      	adds	r3, #12
 8008832:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008834:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008836:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008838:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800883a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800883c:	e841 2300 	strex	r3, r2, [r1]
 8008840:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008842:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008844:	2b00      	cmp	r3, #0
 8008846:	d1e5      	bne.n	8008814 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008848:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	3314      	adds	r3, #20
 800884e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008850:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008852:	e853 3f00 	ldrex	r3, [r3]
 8008856:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885a:	f023 0301 	bic.w	r3, r3, #1
 800885e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008860:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	3314      	adds	r3, #20
 8008866:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008868:	647a      	str	r2, [r7, #68]	@ 0x44
 800886a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800886e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008870:	e841 2300 	strex	r3, r2, [r1]
 8008874:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1e5      	bne.n	8008848 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800887c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	3314      	adds	r3, #20
 8008882:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008886:	e853 3f00 	ldrex	r3, [r3]
 800888a:	623b      	str	r3, [r7, #32]
   return(result);
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008892:	663b      	str	r3, [r7, #96]	@ 0x60
 8008894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	3314      	adds	r3, #20
 800889a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800889c:	633a      	str	r2, [r7, #48]	@ 0x30
 800889e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088a4:	e841 2300 	strex	r3, r2, [r1]
 80088a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d1e5      	bne.n	800887c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80088b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088b2:	2220      	movs	r2, #32
 80088b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088b8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088bc:	2b01      	cmp	r3, #1
 80088be:	d119      	bne.n	80088f4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	330c      	adds	r3, #12
 80088c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	e853 3f00 	ldrex	r3, [r3]
 80088ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f023 0310 	bic.w	r3, r3, #16
 80088d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	330c      	adds	r3, #12
 80088de:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80088e0:	61fa      	str	r2, [r7, #28]
 80088e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e4:	69b9      	ldr	r1, [r7, #24]
 80088e6:	69fa      	ldr	r2, [r7, #28]
 80088e8:	e841 2300 	strex	r3, r2, [r1]
 80088ec:	617b      	str	r3, [r7, #20]
   return(result);
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d1e5      	bne.n	80088c0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088f6:	2200      	movs	r2, #0
 80088f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d106      	bne.n	8008910 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008902:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008904:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008906:	4619      	mov	r1, r3
 8008908:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800890a:	f7f8 fe1f 	bl	800154c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800890e:	e002      	b.n	8008916 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008910:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008912:	f7ff feff 	bl	8008714 <HAL_UART_RxCpltCallback>
}
 8008916:	bf00      	nop
 8008918:	3770      	adds	r7, #112	@ 0x70
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}

0800891e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800891e:	b580      	push	{r7, lr}
 8008920:	b084      	sub	sp, #16
 8008922:	af00      	add	r7, sp, #0
 8008924:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800892a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2201      	movs	r2, #1
 8008930:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008936:	2b01      	cmp	r3, #1
 8008938:	d108      	bne.n	800894c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800893e:	085b      	lsrs	r3, r3, #1
 8008940:	b29b      	uxth	r3, r3
 8008942:	4619      	mov	r1, r3
 8008944:	68f8      	ldr	r0, [r7, #12]
 8008946:	f7f8 fe01 	bl	800154c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800894a:	e002      	b.n	8008952 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800894c:	68f8      	ldr	r0, [r7, #12]
 800894e:	f7ff feeb 	bl	8008728 <HAL_UART_RxHalfCpltCallback>
}
 8008952:	bf00      	nop
 8008954:	3710      	adds	r7, #16
 8008956:	46bd      	mov	sp, r7
 8008958:	bd80      	pop	{r7, pc}

0800895a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800895a:	b580      	push	{r7, lr}
 800895c:	b084      	sub	sp, #16
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008962:	2300      	movs	r3, #0
 8008964:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	695b      	ldr	r3, [r3, #20]
 8008972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008976:	2b80      	cmp	r3, #128	@ 0x80
 8008978:	bf0c      	ite	eq
 800897a:	2301      	moveq	r3, #1
 800897c:	2300      	movne	r3, #0
 800897e:	b2db      	uxtb	r3, r3
 8008980:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008982:	68bb      	ldr	r3, [r7, #8]
 8008984:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008988:	b2db      	uxtb	r3, r3
 800898a:	2b21      	cmp	r3, #33	@ 0x21
 800898c:	d108      	bne.n	80089a0 <UART_DMAError+0x46>
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	2200      	movs	r2, #0
 8008998:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800899a:	68b8      	ldr	r0, [r7, #8]
 800899c:	f000 f8ce 	bl	8008b3c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80089a0:	68bb      	ldr	r3, [r7, #8]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	695b      	ldr	r3, [r3, #20]
 80089a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089aa:	2b40      	cmp	r3, #64	@ 0x40
 80089ac:	bf0c      	ite	eq
 80089ae:	2301      	moveq	r3, #1
 80089b0:	2300      	movne	r3, #0
 80089b2:	b2db      	uxtb	r3, r3
 80089b4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80089b6:	68bb      	ldr	r3, [r7, #8]
 80089b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089bc:	b2db      	uxtb	r3, r3
 80089be:	2b22      	cmp	r3, #34	@ 0x22
 80089c0:	d108      	bne.n	80089d4 <UART_DMAError+0x7a>
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d005      	beq.n	80089d4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	2200      	movs	r2, #0
 80089cc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80089ce:	68b8      	ldr	r0, [r7, #8]
 80089d0:	f000 f8dc 	bl	8008b8c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089d8:	f043 0210 	orr.w	r2, r3, #16
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089e0:	68b8      	ldr	r0, [r7, #8]
 80089e2:	f7f8 fdd3 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089e6:	bf00      	nop
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
	...

080089f0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b098      	sub	sp, #96	@ 0x60
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	4613      	mov	r3, r2
 80089fc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	88fa      	ldrh	r2, [r7, #6]
 8008a08:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	2222      	movs	r2, #34	@ 0x22
 8008a14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a1c:	4a44      	ldr	r2, [pc, #272]	@ (8008b30 <UART_Start_Receive_DMA+0x140>)
 8008a1e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a24:	4a43      	ldr	r2, [pc, #268]	@ (8008b34 <UART_Start_Receive_DMA+0x144>)
 8008a26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a2c:	4a42      	ldr	r2, [pc, #264]	@ (8008b38 <UART_Start_Receive_DMA+0x148>)
 8008a2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a34:	2200      	movs	r2, #0
 8008a36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008a38:	f107 0308 	add.w	r3, r7, #8
 8008a3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	3304      	adds	r3, #4
 8008a48:	4619      	mov	r1, r3
 8008a4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a4c:	681a      	ldr	r2, [r3, #0]
 8008a4e:	88fb      	ldrh	r3, [r7, #6]
 8008a50:	f7fa f96c 	bl	8002d2c <HAL_DMA_Start_IT>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d008      	beq.n	8008a6c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	2210      	movs	r2, #16
 8008a5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008a68:	2301      	movs	r3, #1
 8008a6a:	e05d      	b.n	8008b28 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	613b      	str	r3, [r7, #16]
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	613b      	str	r3, [r7, #16]
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	685b      	ldr	r3, [r3, #4]
 8008a7e:	613b      	str	r3, [r7, #16]
 8008a80:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d019      	beq.n	8008abe <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	330c      	adds	r3, #12
 8008a90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a94:	e853 3f00 	ldrex	r3, [r3]
 8008a98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008aa0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	330c      	adds	r3, #12
 8008aa8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008aaa:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008aac:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008ab0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e5      	bne.n	8008a8a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	3314      	adds	r3, #20
 8008ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac8:	e853 3f00 	ldrex	r3, [r3]
 8008acc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ad0:	f043 0301 	orr.w	r3, r3, #1
 8008ad4:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	3314      	adds	r3, #20
 8008adc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008ade:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008ae0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ae2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008ae4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ae6:	e841 2300 	strex	r3, r2, [r1]
 8008aea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1e5      	bne.n	8008abe <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	3314      	adds	r3, #20
 8008af8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	e853 3f00 	ldrex	r3, [r3]
 8008b00:	617b      	str	r3, [r7, #20]
   return(result);
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b08:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	3314      	adds	r3, #20
 8008b10:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b12:	627a      	str	r2, [r7, #36]	@ 0x24
 8008b14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b16:	6a39      	ldr	r1, [r7, #32]
 8008b18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b1a:	e841 2300 	strex	r3, r2, [r1]
 8008b1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b20:	69fb      	ldr	r3, [r7, #28]
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d1e5      	bne.n	8008af2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008b26:	2300      	movs	r3, #0
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3760      	adds	r7, #96	@ 0x60
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}
 8008b30:	080087f3 	.word	0x080087f3
 8008b34:	0800891f 	.word	0x0800891f
 8008b38:	0800895b 	.word	0x0800895b

08008b3c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b089      	sub	sp, #36	@ 0x24
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	330c      	adds	r3, #12
 8008b4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	e853 3f00 	ldrex	r3, [r3]
 8008b52:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b54:	68bb      	ldr	r3, [r7, #8]
 8008b56:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008b5a:	61fb      	str	r3, [r7, #28]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	330c      	adds	r3, #12
 8008b62:	69fa      	ldr	r2, [r7, #28]
 8008b64:	61ba      	str	r2, [r7, #24]
 8008b66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b68:	6979      	ldr	r1, [r7, #20]
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	e841 2300 	strex	r3, r2, [r1]
 8008b70:	613b      	str	r3, [r7, #16]
   return(result);
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d1e5      	bne.n	8008b44 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2220      	movs	r2, #32
 8008b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008b80:	bf00      	nop
 8008b82:	3724      	adds	r7, #36	@ 0x24
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b095      	sub	sp, #84	@ 0x54
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	330c      	adds	r3, #12
 8008b9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b9e:	e853 3f00 	ldrex	r3, [r3]
 8008ba2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008bb4:	643a      	str	r2, [r7, #64]	@ 0x40
 8008bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008bba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008bbc:	e841 2300 	strex	r3, r2, [r1]
 8008bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d1e5      	bne.n	8008b94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	3314      	adds	r3, #20
 8008bce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd0:	6a3b      	ldr	r3, [r7, #32]
 8008bd2:	e853 3f00 	ldrex	r3, [r3]
 8008bd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008bd8:	69fb      	ldr	r3, [r7, #28]
 8008bda:	f023 0301 	bic.w	r3, r3, #1
 8008bde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	3314      	adds	r3, #20
 8008be6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008be8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008bea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008bf0:	e841 2300 	strex	r3, r2, [r1]
 8008bf4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d1e5      	bne.n	8008bc8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c00:	2b01      	cmp	r3, #1
 8008c02:	d119      	bne.n	8008c38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	330c      	adds	r3, #12
 8008c0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	e853 3f00 	ldrex	r3, [r3]
 8008c12:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	f023 0310 	bic.w	r3, r3, #16
 8008c1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	330c      	adds	r3, #12
 8008c22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c24:	61ba      	str	r2, [r7, #24]
 8008c26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c28:	6979      	ldr	r1, [r7, #20]
 8008c2a:	69ba      	ldr	r2, [r7, #24]
 8008c2c:	e841 2300 	strex	r3, r2, [r1]
 8008c30:	613b      	str	r3, [r7, #16]
   return(result);
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d1e5      	bne.n	8008c04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2220      	movs	r2, #32
 8008c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008c46:	bf00      	nop
 8008c48:	3754      	adds	r7, #84	@ 0x54
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr

08008c52 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008c52:	b580      	push	{r7, lr}
 8008c54:	b084      	sub	sp, #16
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2200      	movs	r2, #0
 8008c64:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c66:	68f8      	ldr	r0, [r7, #12]
 8008c68:	f7f8 fc90 	bl	800158c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c6c:	bf00      	nop
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b085      	sub	sp, #20
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b21      	cmp	r3, #33	@ 0x21
 8008c86:	d13e      	bne.n	8008d06 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c90:	d114      	bne.n	8008cbc <UART_Transmit_IT+0x48>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	691b      	ldr	r3, [r3, #16]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d110      	bne.n	8008cbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6a1b      	ldr	r3, [r3, #32]
 8008c9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	881b      	ldrh	r3, [r3, #0]
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008cae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a1b      	ldr	r3, [r3, #32]
 8008cb4:	1c9a      	adds	r2, r3, #2
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	621a      	str	r2, [r3, #32]
 8008cba:	e008      	b.n	8008cce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6a1b      	ldr	r3, [r3, #32]
 8008cc0:	1c59      	adds	r1, r3, #1
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	6211      	str	r1, [r2, #32]
 8008cc6:	781a      	ldrb	r2, [r3, #0]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	3b01      	subs	r3, #1
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	4619      	mov	r1, r3
 8008cdc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d10f      	bne.n	8008d02 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	68da      	ldr	r2, [r3, #12]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008cf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	68da      	ldr	r2, [r3, #12]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	e000      	b.n	8008d08 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d06:	2302      	movs	r3, #2
  }
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3714      	adds	r7, #20
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	68da      	ldr	r2, [r3, #12]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008d2a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2220      	movs	r2, #32
 8008d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7ff fcd9 	bl	80086ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008d3a:	2300      	movs	r3, #0
}
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b08c      	sub	sp, #48	@ 0x30
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008d50:	2300      	movs	r3, #0
 8008d52:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008d5a:	b2db      	uxtb	r3, r3
 8008d5c:	2b22      	cmp	r3, #34	@ 0x22
 8008d5e:	f040 80aa 	bne.w	8008eb6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	689b      	ldr	r3, [r3, #8]
 8008d66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d6a:	d115      	bne.n	8008d98 <UART_Receive_IT+0x54>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	691b      	ldr	r3, [r3, #16]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d111      	bne.n	8008d98 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d78:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d86:	b29a      	uxth	r2, r3
 8008d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d90:	1c9a      	adds	r2, r3, #2
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	629a      	str	r2, [r3, #40]	@ 0x28
 8008d96:	e024      	b.n	8008de2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	689b      	ldr	r3, [r3, #8]
 8008da2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008da6:	d007      	beq.n	8008db8 <UART_Receive_IT+0x74>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	689b      	ldr	r3, [r3, #8]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d10a      	bne.n	8008dc6 <UART_Receive_IT+0x82>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d106      	bne.n	8008dc6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	685b      	ldr	r3, [r3, #4]
 8008dbe:	b2da      	uxtb	r2, r3
 8008dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dc2:	701a      	strb	r2, [r3, #0]
 8008dc4:	e008      	b.n	8008dd8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dd2:	b2da      	uxtb	r2, r3
 8008dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dd6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ddc:	1c5a      	adds	r2, r3, #1
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	3b01      	subs	r3, #1
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	687a      	ldr	r2, [r7, #4]
 8008dee:	4619      	mov	r1, r3
 8008df0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d15d      	bne.n	8008eb2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	68da      	ldr	r2, [r3, #12]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f022 0220 	bic.w	r2, r2, #32
 8008e04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	68da      	ldr	r2, [r3, #12]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e14:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	695a      	ldr	r2, [r3, #20]
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f022 0201 	bic.w	r2, r2, #1
 8008e24:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2220      	movs	r2, #32
 8008e2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	2200      	movs	r2, #0
 8008e32:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d135      	bne.n	8008ea8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	330c      	adds	r3, #12
 8008e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e4a:	697b      	ldr	r3, [r7, #20]
 8008e4c:	e853 3f00 	ldrex	r3, [r3]
 8008e50:	613b      	str	r3, [r7, #16]
   return(result);
 8008e52:	693b      	ldr	r3, [r7, #16]
 8008e54:	f023 0310 	bic.w	r3, r3, #16
 8008e58:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	330c      	adds	r3, #12
 8008e60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e62:	623a      	str	r2, [r7, #32]
 8008e64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e66:	69f9      	ldr	r1, [r7, #28]
 8008e68:	6a3a      	ldr	r2, [r7, #32]
 8008e6a:	e841 2300 	strex	r3, r2, [r1]
 8008e6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e70:	69bb      	ldr	r3, [r7, #24]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d1e5      	bne.n	8008e42 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f003 0310 	and.w	r3, r3, #16
 8008e80:	2b10      	cmp	r3, #16
 8008e82:	d10a      	bne.n	8008e9a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e84:	2300      	movs	r3, #0
 8008e86:	60fb      	str	r3, [r7, #12]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	60fb      	str	r3, [r7, #12]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	685b      	ldr	r3, [r3, #4]
 8008e96:	60fb      	str	r3, [r7, #12]
 8008e98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008e9e:	4619      	mov	r1, r3
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f7f8 fb53 	bl	800154c <HAL_UARTEx_RxEventCallback>
 8008ea6:	e002      	b.n	8008eae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7ff fc33 	bl	8008714 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008eae:	2300      	movs	r3, #0
 8008eb0:	e002      	b.n	8008eb8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	e000      	b.n	8008eb8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008eb6:	2302      	movs	r3, #2
  }
}
 8008eb8:	4618      	mov	r0, r3
 8008eba:	3730      	adds	r7, #48	@ 0x30
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bd80      	pop	{r7, pc}

08008ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008ec4:	b0c0      	sub	sp, #256	@ 0x100
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	691b      	ldr	r3, [r3, #16]
 8008ed4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008edc:	68d9      	ldr	r1, [r3, #12]
 8008ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ee2:	681a      	ldr	r2, [r3, #0]
 8008ee4:	ea40 0301 	orr.w	r3, r0, r1
 8008ee8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008eee:	689a      	ldr	r2, [r3, #8]
 8008ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ef4:	691b      	ldr	r3, [r3, #16]
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008efc:	695b      	ldr	r3, [r3, #20]
 8008efe:	431a      	orrs	r2, r3
 8008f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	4313      	orrs	r3, r2
 8008f08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008f18:	f021 010c 	bic.w	r1, r1, #12
 8008f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f20:	681a      	ldr	r2, [r3, #0]
 8008f22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008f26:	430b      	orrs	r3, r1
 8008f28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	695b      	ldr	r3, [r3, #20]
 8008f32:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f3a:	6999      	ldr	r1, [r3, #24]
 8008f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	ea40 0301 	orr.w	r3, r0, r1
 8008f46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f4c:	681a      	ldr	r2, [r3, #0]
 8008f4e:	4b8f      	ldr	r3, [pc, #572]	@ (800918c <UART_SetConfig+0x2cc>)
 8008f50:	429a      	cmp	r2, r3
 8008f52:	d005      	beq.n	8008f60 <UART_SetConfig+0xa0>
 8008f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f58:	681a      	ldr	r2, [r3, #0]
 8008f5a:	4b8d      	ldr	r3, [pc, #564]	@ (8009190 <UART_SetConfig+0x2d0>)
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d104      	bne.n	8008f6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f60:	f7fe f838 	bl	8006fd4 <HAL_RCC_GetPCLK2Freq>
 8008f64:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008f68:	e003      	b.n	8008f72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008f6a:	f7fe f81f 	bl	8006fac <HAL_RCC_GetPCLK1Freq>
 8008f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f76:	69db      	ldr	r3, [r3, #28]
 8008f78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f7c:	f040 810c 	bne.w	8009198 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008f8a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008f8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008f92:	4622      	mov	r2, r4
 8008f94:	462b      	mov	r3, r5
 8008f96:	1891      	adds	r1, r2, r2
 8008f98:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008f9a:	415b      	adcs	r3, r3
 8008f9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008fa2:	4621      	mov	r1, r4
 8008fa4:	eb12 0801 	adds.w	r8, r2, r1
 8008fa8:	4629      	mov	r1, r5
 8008faa:	eb43 0901 	adc.w	r9, r3, r1
 8008fae:	f04f 0200 	mov.w	r2, #0
 8008fb2:	f04f 0300 	mov.w	r3, #0
 8008fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008fc2:	4690      	mov	r8, r2
 8008fc4:	4699      	mov	r9, r3
 8008fc6:	4623      	mov	r3, r4
 8008fc8:	eb18 0303 	adds.w	r3, r8, r3
 8008fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008fd0:	462b      	mov	r3, r5
 8008fd2:	eb49 0303 	adc.w	r3, r9, r3
 8008fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008fe6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008fee:	460b      	mov	r3, r1
 8008ff0:	18db      	adds	r3, r3, r3
 8008ff2:	653b      	str	r3, [r7, #80]	@ 0x50
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	eb42 0303 	adc.w	r3, r2, r3
 8008ffa:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ffc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009000:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009004:	f7f7 fe02 	bl	8000c0c <__aeabi_uldivmod>
 8009008:	4602      	mov	r2, r0
 800900a:	460b      	mov	r3, r1
 800900c:	4b61      	ldr	r3, [pc, #388]	@ (8009194 <UART_SetConfig+0x2d4>)
 800900e:	fba3 2302 	umull	r2, r3, r3, r2
 8009012:	095b      	lsrs	r3, r3, #5
 8009014:	011c      	lsls	r4, r3, #4
 8009016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800901a:	2200      	movs	r2, #0
 800901c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009020:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009024:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009028:	4642      	mov	r2, r8
 800902a:	464b      	mov	r3, r9
 800902c:	1891      	adds	r1, r2, r2
 800902e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009030:	415b      	adcs	r3, r3
 8009032:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009038:	4641      	mov	r1, r8
 800903a:	eb12 0a01 	adds.w	sl, r2, r1
 800903e:	4649      	mov	r1, r9
 8009040:	eb43 0b01 	adc.w	fp, r3, r1
 8009044:	f04f 0200 	mov.w	r2, #0
 8009048:	f04f 0300 	mov.w	r3, #0
 800904c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009050:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009054:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009058:	4692      	mov	sl, r2
 800905a:	469b      	mov	fp, r3
 800905c:	4643      	mov	r3, r8
 800905e:	eb1a 0303 	adds.w	r3, sl, r3
 8009062:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009066:	464b      	mov	r3, r9
 8009068:	eb4b 0303 	adc.w	r3, fp, r3
 800906c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800907c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009080:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009084:	460b      	mov	r3, r1
 8009086:	18db      	adds	r3, r3, r3
 8009088:	643b      	str	r3, [r7, #64]	@ 0x40
 800908a:	4613      	mov	r3, r2
 800908c:	eb42 0303 	adc.w	r3, r2, r3
 8009090:	647b      	str	r3, [r7, #68]	@ 0x44
 8009092:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009096:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800909a:	f7f7 fdb7 	bl	8000c0c <__aeabi_uldivmod>
 800909e:	4602      	mov	r2, r0
 80090a0:	460b      	mov	r3, r1
 80090a2:	4611      	mov	r1, r2
 80090a4:	4b3b      	ldr	r3, [pc, #236]	@ (8009194 <UART_SetConfig+0x2d4>)
 80090a6:	fba3 2301 	umull	r2, r3, r3, r1
 80090aa:	095b      	lsrs	r3, r3, #5
 80090ac:	2264      	movs	r2, #100	@ 0x64
 80090ae:	fb02 f303 	mul.w	r3, r2, r3
 80090b2:	1acb      	subs	r3, r1, r3
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80090ba:	4b36      	ldr	r3, [pc, #216]	@ (8009194 <UART_SetConfig+0x2d4>)
 80090bc:	fba3 2302 	umull	r2, r3, r3, r2
 80090c0:	095b      	lsrs	r3, r3, #5
 80090c2:	005b      	lsls	r3, r3, #1
 80090c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80090c8:	441c      	add	r4, r3
 80090ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090ce:	2200      	movs	r2, #0
 80090d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80090d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80090dc:	4642      	mov	r2, r8
 80090de:	464b      	mov	r3, r9
 80090e0:	1891      	adds	r1, r2, r2
 80090e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80090e4:	415b      	adcs	r3, r3
 80090e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80090ec:	4641      	mov	r1, r8
 80090ee:	1851      	adds	r1, r2, r1
 80090f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80090f2:	4649      	mov	r1, r9
 80090f4:	414b      	adcs	r3, r1
 80090f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80090f8:	f04f 0200 	mov.w	r2, #0
 80090fc:	f04f 0300 	mov.w	r3, #0
 8009100:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009104:	4659      	mov	r1, fp
 8009106:	00cb      	lsls	r3, r1, #3
 8009108:	4651      	mov	r1, sl
 800910a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800910e:	4651      	mov	r1, sl
 8009110:	00ca      	lsls	r2, r1, #3
 8009112:	4610      	mov	r0, r2
 8009114:	4619      	mov	r1, r3
 8009116:	4603      	mov	r3, r0
 8009118:	4642      	mov	r2, r8
 800911a:	189b      	adds	r3, r3, r2
 800911c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009120:	464b      	mov	r3, r9
 8009122:	460a      	mov	r2, r1
 8009124:	eb42 0303 	adc.w	r3, r2, r3
 8009128:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800912c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009130:	685b      	ldr	r3, [r3, #4]
 8009132:	2200      	movs	r2, #0
 8009134:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009138:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800913c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009140:	460b      	mov	r3, r1
 8009142:	18db      	adds	r3, r3, r3
 8009144:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009146:	4613      	mov	r3, r2
 8009148:	eb42 0303 	adc.w	r3, r2, r3
 800914c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800914e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009152:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009156:	f7f7 fd59 	bl	8000c0c <__aeabi_uldivmod>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	4b0d      	ldr	r3, [pc, #52]	@ (8009194 <UART_SetConfig+0x2d4>)
 8009160:	fba3 1302 	umull	r1, r3, r3, r2
 8009164:	095b      	lsrs	r3, r3, #5
 8009166:	2164      	movs	r1, #100	@ 0x64
 8009168:	fb01 f303 	mul.w	r3, r1, r3
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	00db      	lsls	r3, r3, #3
 8009170:	3332      	adds	r3, #50	@ 0x32
 8009172:	4a08      	ldr	r2, [pc, #32]	@ (8009194 <UART_SetConfig+0x2d4>)
 8009174:	fba2 2303 	umull	r2, r3, r2, r3
 8009178:	095b      	lsrs	r3, r3, #5
 800917a:	f003 0207 	and.w	r2, r3, #7
 800917e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	4422      	add	r2, r4
 8009186:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009188:	e106      	b.n	8009398 <UART_SetConfig+0x4d8>
 800918a:	bf00      	nop
 800918c:	40011000 	.word	0x40011000
 8009190:	40011400 	.word	0x40011400
 8009194:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800919c:	2200      	movs	r2, #0
 800919e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80091a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80091a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80091aa:	4642      	mov	r2, r8
 80091ac:	464b      	mov	r3, r9
 80091ae:	1891      	adds	r1, r2, r2
 80091b0:	6239      	str	r1, [r7, #32]
 80091b2:	415b      	adcs	r3, r3
 80091b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80091b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091ba:	4641      	mov	r1, r8
 80091bc:	1854      	adds	r4, r2, r1
 80091be:	4649      	mov	r1, r9
 80091c0:	eb43 0501 	adc.w	r5, r3, r1
 80091c4:	f04f 0200 	mov.w	r2, #0
 80091c8:	f04f 0300 	mov.w	r3, #0
 80091cc:	00eb      	lsls	r3, r5, #3
 80091ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091d2:	00e2      	lsls	r2, r4, #3
 80091d4:	4614      	mov	r4, r2
 80091d6:	461d      	mov	r5, r3
 80091d8:	4643      	mov	r3, r8
 80091da:	18e3      	adds	r3, r4, r3
 80091dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80091e0:	464b      	mov	r3, r9
 80091e2:	eb45 0303 	adc.w	r3, r5, r3
 80091e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80091ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	2200      	movs	r2, #0
 80091f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80091f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80091fa:	f04f 0200 	mov.w	r2, #0
 80091fe:	f04f 0300 	mov.w	r3, #0
 8009202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009206:	4629      	mov	r1, r5
 8009208:	008b      	lsls	r3, r1, #2
 800920a:	4621      	mov	r1, r4
 800920c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009210:	4621      	mov	r1, r4
 8009212:	008a      	lsls	r2, r1, #2
 8009214:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009218:	f7f7 fcf8 	bl	8000c0c <__aeabi_uldivmod>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4b60      	ldr	r3, [pc, #384]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009222:	fba3 2302 	umull	r2, r3, r3, r2
 8009226:	095b      	lsrs	r3, r3, #5
 8009228:	011c      	lsls	r4, r3, #4
 800922a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800922e:	2200      	movs	r2, #0
 8009230:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009234:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009238:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800923c:	4642      	mov	r2, r8
 800923e:	464b      	mov	r3, r9
 8009240:	1891      	adds	r1, r2, r2
 8009242:	61b9      	str	r1, [r7, #24]
 8009244:	415b      	adcs	r3, r3
 8009246:	61fb      	str	r3, [r7, #28]
 8009248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800924c:	4641      	mov	r1, r8
 800924e:	1851      	adds	r1, r2, r1
 8009250:	6139      	str	r1, [r7, #16]
 8009252:	4649      	mov	r1, r9
 8009254:	414b      	adcs	r3, r1
 8009256:	617b      	str	r3, [r7, #20]
 8009258:	f04f 0200 	mov.w	r2, #0
 800925c:	f04f 0300 	mov.w	r3, #0
 8009260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009264:	4659      	mov	r1, fp
 8009266:	00cb      	lsls	r3, r1, #3
 8009268:	4651      	mov	r1, sl
 800926a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800926e:	4651      	mov	r1, sl
 8009270:	00ca      	lsls	r2, r1, #3
 8009272:	4610      	mov	r0, r2
 8009274:	4619      	mov	r1, r3
 8009276:	4603      	mov	r3, r0
 8009278:	4642      	mov	r2, r8
 800927a:	189b      	adds	r3, r3, r2
 800927c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009280:	464b      	mov	r3, r9
 8009282:	460a      	mov	r2, r1
 8009284:	eb42 0303 	adc.w	r3, r2, r3
 8009288:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800928c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	2200      	movs	r2, #0
 8009294:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009296:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009298:	f04f 0200 	mov.w	r2, #0
 800929c:	f04f 0300 	mov.w	r3, #0
 80092a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80092a4:	4649      	mov	r1, r9
 80092a6:	008b      	lsls	r3, r1, #2
 80092a8:	4641      	mov	r1, r8
 80092aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092ae:	4641      	mov	r1, r8
 80092b0:	008a      	lsls	r2, r1, #2
 80092b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80092b6:	f7f7 fca9 	bl	8000c0c <__aeabi_uldivmod>
 80092ba:	4602      	mov	r2, r0
 80092bc:	460b      	mov	r3, r1
 80092be:	4611      	mov	r1, r2
 80092c0:	4b38      	ldr	r3, [pc, #224]	@ (80093a4 <UART_SetConfig+0x4e4>)
 80092c2:	fba3 2301 	umull	r2, r3, r3, r1
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	2264      	movs	r2, #100	@ 0x64
 80092ca:	fb02 f303 	mul.w	r3, r2, r3
 80092ce:	1acb      	subs	r3, r1, r3
 80092d0:	011b      	lsls	r3, r3, #4
 80092d2:	3332      	adds	r3, #50	@ 0x32
 80092d4:	4a33      	ldr	r2, [pc, #204]	@ (80093a4 <UART_SetConfig+0x4e4>)
 80092d6:	fba2 2303 	umull	r2, r3, r2, r3
 80092da:	095b      	lsrs	r3, r3, #5
 80092dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80092e0:	441c      	add	r4, r3
 80092e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092e6:	2200      	movs	r2, #0
 80092e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80092ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80092ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80092f0:	4642      	mov	r2, r8
 80092f2:	464b      	mov	r3, r9
 80092f4:	1891      	adds	r1, r2, r2
 80092f6:	60b9      	str	r1, [r7, #8]
 80092f8:	415b      	adcs	r3, r3
 80092fa:	60fb      	str	r3, [r7, #12]
 80092fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009300:	4641      	mov	r1, r8
 8009302:	1851      	adds	r1, r2, r1
 8009304:	6039      	str	r1, [r7, #0]
 8009306:	4649      	mov	r1, r9
 8009308:	414b      	adcs	r3, r1
 800930a:	607b      	str	r3, [r7, #4]
 800930c:	f04f 0200 	mov.w	r2, #0
 8009310:	f04f 0300 	mov.w	r3, #0
 8009314:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009318:	4659      	mov	r1, fp
 800931a:	00cb      	lsls	r3, r1, #3
 800931c:	4651      	mov	r1, sl
 800931e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009322:	4651      	mov	r1, sl
 8009324:	00ca      	lsls	r2, r1, #3
 8009326:	4610      	mov	r0, r2
 8009328:	4619      	mov	r1, r3
 800932a:	4603      	mov	r3, r0
 800932c:	4642      	mov	r2, r8
 800932e:	189b      	adds	r3, r3, r2
 8009330:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009332:	464b      	mov	r3, r9
 8009334:	460a      	mov	r2, r1
 8009336:	eb42 0303 	adc.w	r3, r2, r3
 800933a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800933c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009340:	685b      	ldr	r3, [r3, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	663b      	str	r3, [r7, #96]	@ 0x60
 8009346:	667a      	str	r2, [r7, #100]	@ 0x64
 8009348:	f04f 0200 	mov.w	r2, #0
 800934c:	f04f 0300 	mov.w	r3, #0
 8009350:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009354:	4649      	mov	r1, r9
 8009356:	008b      	lsls	r3, r1, #2
 8009358:	4641      	mov	r1, r8
 800935a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800935e:	4641      	mov	r1, r8
 8009360:	008a      	lsls	r2, r1, #2
 8009362:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009366:	f7f7 fc51 	bl	8000c0c <__aeabi_uldivmod>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4b0d      	ldr	r3, [pc, #52]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009370:	fba3 1302 	umull	r1, r3, r3, r2
 8009374:	095b      	lsrs	r3, r3, #5
 8009376:	2164      	movs	r1, #100	@ 0x64
 8009378:	fb01 f303 	mul.w	r3, r1, r3
 800937c:	1ad3      	subs	r3, r2, r3
 800937e:	011b      	lsls	r3, r3, #4
 8009380:	3332      	adds	r3, #50	@ 0x32
 8009382:	4a08      	ldr	r2, [pc, #32]	@ (80093a4 <UART_SetConfig+0x4e4>)
 8009384:	fba2 2303 	umull	r2, r3, r2, r3
 8009388:	095b      	lsrs	r3, r3, #5
 800938a:	f003 020f 	and.w	r2, r3, #15
 800938e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4422      	add	r2, r4
 8009396:	609a      	str	r2, [r3, #8]
}
 8009398:	bf00      	nop
 800939a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800939e:	46bd      	mov	sp, r7
 80093a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80093a4:	51eb851f 	.word	0x51eb851f

080093a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80093a8:	b084      	sub	sp, #16
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b084      	sub	sp, #16
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
 80093b2:	f107 001c 	add.w	r0, r7, #28
 80093b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80093ba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80093be:	2b01      	cmp	r3, #1
 80093c0:	d123      	bne.n	800940a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	68db      	ldr	r3, [r3, #12]
 80093d2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80093d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80093ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80093ee:	2b01      	cmp	r3, #1
 80093f0:	d105      	bne.n	80093fe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	68db      	ldr	r3, [r3, #12]
 80093f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f001 fae8 	bl	800a9d4 <USB_CoreReset>
 8009404:	4603      	mov	r3, r0
 8009406:	73fb      	strb	r3, [r7, #15]
 8009408:	e01b      	b.n	8009442 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	68db      	ldr	r3, [r3, #12]
 800940e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f001 fadc 	bl	800a9d4 <USB_CoreReset>
 800941c:	4603      	mov	r3, r0
 800941e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009420:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009424:	2b00      	cmp	r3, #0
 8009426:	d106      	bne.n	8009436 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	639a      	str	r2, [r3, #56]	@ 0x38
 8009434:	e005      	b.n	8009442 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800943a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009442:	7fbb      	ldrb	r3, [r7, #30]
 8009444:	2b01      	cmp	r3, #1
 8009446:	d10b      	bne.n	8009460 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	689b      	ldr	r3, [r3, #8]
 800944c:	f043 0206 	orr.w	r2, r3, #6
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	f043 0220 	orr.w	r2, r3, #32
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009460:	7bfb      	ldrb	r3, [r7, #15]
}
 8009462:	4618      	mov	r0, r3
 8009464:	3710      	adds	r7, #16
 8009466:	46bd      	mov	sp, r7
 8009468:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800946c:	b004      	add	sp, #16
 800946e:	4770      	bx	lr

08009470 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8009470:	b480      	push	{r7}
 8009472:	b087      	sub	sp, #28
 8009474:	af00      	add	r7, sp, #0
 8009476:	60f8      	str	r0, [r7, #12]
 8009478:	60b9      	str	r1, [r7, #8]
 800947a:	4613      	mov	r3, r2
 800947c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800947e:	79fb      	ldrb	r3, [r7, #7]
 8009480:	2b02      	cmp	r3, #2
 8009482:	d165      	bne.n	8009550 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	4a41      	ldr	r2, [pc, #260]	@ (800958c <USB_SetTurnaroundTime+0x11c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d906      	bls.n	800949a <USB_SetTurnaroundTime+0x2a>
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	4a40      	ldr	r2, [pc, #256]	@ (8009590 <USB_SetTurnaroundTime+0x120>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d202      	bcs.n	800949a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009494:	230f      	movs	r3, #15
 8009496:	617b      	str	r3, [r7, #20]
 8009498:	e062      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	4a3c      	ldr	r2, [pc, #240]	@ (8009590 <USB_SetTurnaroundTime+0x120>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d306      	bcc.n	80094b0 <USB_SetTurnaroundTime+0x40>
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	4a3b      	ldr	r2, [pc, #236]	@ (8009594 <USB_SetTurnaroundTime+0x124>)
 80094a6:	4293      	cmp	r3, r2
 80094a8:	d202      	bcs.n	80094b0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80094aa:	230e      	movs	r3, #14
 80094ac:	617b      	str	r3, [r7, #20]
 80094ae:	e057      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	4a38      	ldr	r2, [pc, #224]	@ (8009594 <USB_SetTurnaroundTime+0x124>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d306      	bcc.n	80094c6 <USB_SetTurnaroundTime+0x56>
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	4a37      	ldr	r2, [pc, #220]	@ (8009598 <USB_SetTurnaroundTime+0x128>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d202      	bcs.n	80094c6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80094c0:	230d      	movs	r3, #13
 80094c2:	617b      	str	r3, [r7, #20]
 80094c4:	e04c      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	4a33      	ldr	r2, [pc, #204]	@ (8009598 <USB_SetTurnaroundTime+0x128>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d306      	bcc.n	80094dc <USB_SetTurnaroundTime+0x6c>
 80094ce:	68bb      	ldr	r3, [r7, #8]
 80094d0:	4a32      	ldr	r2, [pc, #200]	@ (800959c <USB_SetTurnaroundTime+0x12c>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d802      	bhi.n	80094dc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80094d6:	230c      	movs	r3, #12
 80094d8:	617b      	str	r3, [r7, #20]
 80094da:	e041      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80094dc:	68bb      	ldr	r3, [r7, #8]
 80094de:	4a2f      	ldr	r2, [pc, #188]	@ (800959c <USB_SetTurnaroundTime+0x12c>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d906      	bls.n	80094f2 <USB_SetTurnaroundTime+0x82>
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	4a2e      	ldr	r2, [pc, #184]	@ (80095a0 <USB_SetTurnaroundTime+0x130>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d802      	bhi.n	80094f2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80094ec:	230b      	movs	r3, #11
 80094ee:	617b      	str	r3, [r7, #20]
 80094f0:	e036      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	4a2a      	ldr	r2, [pc, #168]	@ (80095a0 <USB_SetTurnaroundTime+0x130>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d906      	bls.n	8009508 <USB_SetTurnaroundTime+0x98>
 80094fa:	68bb      	ldr	r3, [r7, #8]
 80094fc:	4a29      	ldr	r2, [pc, #164]	@ (80095a4 <USB_SetTurnaroundTime+0x134>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d802      	bhi.n	8009508 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009502:	230a      	movs	r3, #10
 8009504:	617b      	str	r3, [r7, #20]
 8009506:	e02b      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	4a26      	ldr	r2, [pc, #152]	@ (80095a4 <USB_SetTurnaroundTime+0x134>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d906      	bls.n	800951e <USB_SetTurnaroundTime+0xae>
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	4a25      	ldr	r2, [pc, #148]	@ (80095a8 <USB_SetTurnaroundTime+0x138>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d202      	bcs.n	800951e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009518:	2309      	movs	r3, #9
 800951a:	617b      	str	r3, [r7, #20]
 800951c:	e020      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	4a21      	ldr	r2, [pc, #132]	@ (80095a8 <USB_SetTurnaroundTime+0x138>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d306      	bcc.n	8009534 <USB_SetTurnaroundTime+0xc4>
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	4a20      	ldr	r2, [pc, #128]	@ (80095ac <USB_SetTurnaroundTime+0x13c>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d802      	bhi.n	8009534 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800952e:	2308      	movs	r3, #8
 8009530:	617b      	str	r3, [r7, #20]
 8009532:	e015      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8009534:	68bb      	ldr	r3, [r7, #8]
 8009536:	4a1d      	ldr	r2, [pc, #116]	@ (80095ac <USB_SetTurnaroundTime+0x13c>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d906      	bls.n	800954a <USB_SetTurnaroundTime+0xda>
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	4a1c      	ldr	r2, [pc, #112]	@ (80095b0 <USB_SetTurnaroundTime+0x140>)
 8009540:	4293      	cmp	r3, r2
 8009542:	d202      	bcs.n	800954a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8009544:	2307      	movs	r3, #7
 8009546:	617b      	str	r3, [r7, #20]
 8009548:	e00a      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800954a:	2306      	movs	r3, #6
 800954c:	617b      	str	r3, [r7, #20]
 800954e:	e007      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8009550:	79fb      	ldrb	r3, [r7, #7]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d102      	bne.n	800955c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8009556:	2309      	movs	r3, #9
 8009558:	617b      	str	r3, [r7, #20]
 800955a:	e001      	b.n	8009560 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800955c:	2309      	movs	r3, #9
 800955e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	68da      	ldr	r2, [r3, #12]
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	029b      	lsls	r3, r3, #10
 8009574:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009578:	431a      	orrs	r2, r3
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	371c      	adds	r7, #28
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr
 800958c:	00d8acbf 	.word	0x00d8acbf
 8009590:	00e4e1c0 	.word	0x00e4e1c0
 8009594:	00f42400 	.word	0x00f42400
 8009598:	01067380 	.word	0x01067380
 800959c:	011a499f 	.word	0x011a499f
 80095a0:	01312cff 	.word	0x01312cff
 80095a4:	014ca43f 	.word	0x014ca43f
 80095a8:	016e3600 	.word	0x016e3600
 80095ac:	01a6ab1f 	.word	0x01a6ab1f
 80095b0:	01e84800 	.word	0x01e84800

080095b4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095b4:	b480      	push	{r7}
 80095b6:	b083      	sub	sp, #12
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	f043 0201 	orr.w	r2, r3, #1
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095c8:	2300      	movs	r3, #0
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	370c      	adds	r7, #12
 80095ce:	46bd      	mov	sp, r7
 80095d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d4:	4770      	bx	lr

080095d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80095d6:	b480      	push	{r7}
 80095d8:	b083      	sub	sp, #12
 80095da:	af00      	add	r7, sp, #0
 80095dc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	689b      	ldr	r3, [r3, #8]
 80095e2:	f023 0201 	bic.w	r2, r3, #1
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b084      	sub	sp, #16
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
 8009600:	460b      	mov	r3, r1
 8009602:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009604:	2300      	movs	r3, #0
 8009606:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009614:	78fb      	ldrb	r3, [r7, #3]
 8009616:	2b01      	cmp	r3, #1
 8009618:	d115      	bne.n	8009646 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	68db      	ldr	r3, [r3, #12]
 800961e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009626:	200a      	movs	r0, #10
 8009628:	f7f9 f99c 	bl	8002964 <HAL_Delay>
      ms += 10U;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	330a      	adds	r3, #10
 8009630:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f001 f93f 	bl	800a8b6 <USB_GetMode>
 8009638:	4603      	mov	r3, r0
 800963a:	2b01      	cmp	r3, #1
 800963c:	d01e      	beq.n	800967c <USB_SetCurrentMode+0x84>
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	2bc7      	cmp	r3, #199	@ 0xc7
 8009642:	d9f0      	bls.n	8009626 <USB_SetCurrentMode+0x2e>
 8009644:	e01a      	b.n	800967c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009646:	78fb      	ldrb	r3, [r7, #3]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d115      	bne.n	8009678 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	68db      	ldr	r3, [r3, #12]
 8009650:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8009658:	200a      	movs	r0, #10
 800965a:	f7f9 f983 	bl	8002964 <HAL_Delay>
      ms += 10U;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	330a      	adds	r3, #10
 8009662:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8009664:	6878      	ldr	r0, [r7, #4]
 8009666:	f001 f926 	bl	800a8b6 <USB_GetMode>
 800966a:	4603      	mov	r3, r0
 800966c:	2b00      	cmp	r3, #0
 800966e:	d005      	beq.n	800967c <USB_SetCurrentMode+0x84>
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2bc7      	cmp	r3, #199	@ 0xc7
 8009674:	d9f0      	bls.n	8009658 <USB_SetCurrentMode+0x60>
 8009676:	e001      	b.n	800967c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009678:	2301      	movs	r3, #1
 800967a:	e005      	b.n	8009688 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	2bc8      	cmp	r3, #200	@ 0xc8
 8009680:	d101      	bne.n	8009686 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009682:	2301      	movs	r3, #1
 8009684:	e000      	b.n	8009688 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3710      	adds	r7, #16
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009690:	b084      	sub	sp, #16
 8009692:	b580      	push	{r7, lr}
 8009694:	b086      	sub	sp, #24
 8009696:	af00      	add	r7, sp, #0
 8009698:	6078      	str	r0, [r7, #4]
 800969a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800969e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80096a2:	2300      	movs	r3, #0
 80096a4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80096aa:	2300      	movs	r3, #0
 80096ac:	613b      	str	r3, [r7, #16]
 80096ae:	e009      	b.n	80096c4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80096b0:	687a      	ldr	r2, [r7, #4]
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	3340      	adds	r3, #64	@ 0x40
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	4413      	add	r3, r2
 80096ba:	2200      	movs	r2, #0
 80096bc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	3301      	adds	r3, #1
 80096c2:	613b      	str	r3, [r7, #16]
 80096c4:	693b      	ldr	r3, [r7, #16]
 80096c6:	2b0e      	cmp	r3, #14
 80096c8:	d9f2      	bls.n	80096b0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80096ca:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d11c      	bne.n	800970c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80096e0:	f043 0302 	orr.w	r3, r3, #2
 80096e4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ea:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096f6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009702:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	639a      	str	r2, [r3, #56]	@ 0x38
 800970a:	e00b      	b.n	8009724 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009710:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800971c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800972a:	461a      	mov	r2, r3
 800972c:	2300      	movs	r3, #0
 800972e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009730:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009734:	2b01      	cmp	r3, #1
 8009736:	d10d      	bne.n	8009754 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800973c:	2b00      	cmp	r3, #0
 800973e:	d104      	bne.n	800974a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009740:	2100      	movs	r1, #0
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 f968 	bl	8009a18 <USB_SetDevSpeed>
 8009748:	e008      	b.n	800975c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800974a:	2101      	movs	r1, #1
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f963 	bl	8009a18 <USB_SetDevSpeed>
 8009752:	e003      	b.n	800975c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009754:	2103      	movs	r1, #3
 8009756:	6878      	ldr	r0, [r7, #4]
 8009758:	f000 f95e 	bl	8009a18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800975c:	2110      	movs	r1, #16
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f000 f8fa 	bl	8009958 <USB_FlushTxFifo>
 8009764:	4603      	mov	r3, r0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d001      	beq.n	800976e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	f000 f924 	bl	80099bc <USB_FlushRxFifo>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d001      	beq.n	800977e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800977a:	2301      	movs	r3, #1
 800977c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009784:	461a      	mov	r2, r3
 8009786:	2300      	movs	r3, #0
 8009788:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009790:	461a      	mov	r2, r3
 8009792:	2300      	movs	r3, #0
 8009794:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800979c:	461a      	mov	r2, r3
 800979e:	2300      	movs	r3, #0
 80097a0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80097a2:	2300      	movs	r3, #0
 80097a4:	613b      	str	r3, [r7, #16]
 80097a6:	e043      	b.n	8009830 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	015a      	lsls	r2, r3, #5
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	4413      	add	r3, r2
 80097b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097be:	d118      	bne.n	80097f2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d10a      	bne.n	80097dc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097d2:	461a      	mov	r2, r3
 80097d4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80097d8:	6013      	str	r3, [r2, #0]
 80097da:	e013      	b.n	8009804 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097e8:	461a      	mov	r2, r3
 80097ea:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80097ee:	6013      	str	r3, [r2, #0]
 80097f0:	e008      	b.n	8009804 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	015a      	lsls	r2, r3, #5
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	4413      	add	r3, r2
 80097fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097fe:	461a      	mov	r2, r3
 8009800:	2300      	movs	r3, #0
 8009802:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009804:	693b      	ldr	r3, [r7, #16]
 8009806:	015a      	lsls	r2, r3, #5
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	4413      	add	r3, r2
 800980c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009810:	461a      	mov	r2, r3
 8009812:	2300      	movs	r3, #0
 8009814:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009816:	693b      	ldr	r3, [r7, #16]
 8009818:	015a      	lsls	r2, r3, #5
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	4413      	add	r3, r2
 800981e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009822:	461a      	mov	r2, r3
 8009824:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009828:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	3301      	adds	r3, #1
 800982e:	613b      	str	r3, [r7, #16]
 8009830:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009834:	461a      	mov	r2, r3
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	4293      	cmp	r3, r2
 800983a:	d3b5      	bcc.n	80097a8 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800983c:	2300      	movs	r3, #0
 800983e:	613b      	str	r3, [r7, #16]
 8009840:	e043      	b.n	80098ca <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009842:	693b      	ldr	r3, [r7, #16]
 8009844:	015a      	lsls	r2, r3, #5
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	4413      	add	r3, r2
 800984a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009854:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009858:	d118      	bne.n	800988c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d10a      	bne.n	8009876 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800986c:	461a      	mov	r2, r3
 800986e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	e013      	b.n	800989e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	015a      	lsls	r2, r3, #5
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	4413      	add	r3, r2
 800987e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009882:	461a      	mov	r2, r3
 8009884:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009888:	6013      	str	r3, [r2, #0]
 800988a:	e008      	b.n	800989e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009898:	461a      	mov	r2, r3
 800989a:	2300      	movs	r3, #0
 800989c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	015a      	lsls	r2, r3, #5
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	4413      	add	r3, r2
 80098a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098aa:	461a      	mov	r2, r3
 80098ac:	2300      	movs	r3, #0
 80098ae:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80098b0:	693b      	ldr	r3, [r7, #16]
 80098b2:	015a      	lsls	r2, r3, #5
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	4413      	add	r3, r2
 80098b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098bc:	461a      	mov	r2, r3
 80098be:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80098c2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	3301      	adds	r3, #1
 80098c8:	613b      	str	r3, [r7, #16]
 80098ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80098ce:	461a      	mov	r2, r3
 80098d0:	693b      	ldr	r3, [r7, #16]
 80098d2:	4293      	cmp	r3, r2
 80098d4:	d3b5      	bcc.n	8009842 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098dc:	691b      	ldr	r3, [r3, #16]
 80098de:	68fa      	ldr	r2, [r7, #12]
 80098e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80098e8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2200      	movs	r2, #0
 80098ee:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80098f6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80098f8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d105      	bne.n	800990c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	699b      	ldr	r3, [r3, #24]
 8009904:	f043 0210 	orr.w	r2, r3, #16
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	699a      	ldr	r2, [r3, #24]
 8009910:	4b10      	ldr	r3, [pc, #64]	@ (8009954 <USB_DevInit+0x2c4>)
 8009912:	4313      	orrs	r3, r2
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009918:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800991c:	2b00      	cmp	r3, #0
 800991e:	d005      	beq.n	800992c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	f043 0208 	orr.w	r2, r3, #8
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800992c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009930:	2b01      	cmp	r3, #1
 8009932:	d107      	bne.n	8009944 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	699b      	ldr	r3, [r3, #24]
 8009938:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800993c:	f043 0304 	orr.w	r3, r3, #4
 8009940:	687a      	ldr	r2, [r7, #4]
 8009942:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009944:	7dfb      	ldrb	r3, [r7, #23]
}
 8009946:	4618      	mov	r0, r3
 8009948:	3718      	adds	r7, #24
 800994a:	46bd      	mov	sp, r7
 800994c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009950:	b004      	add	sp, #16
 8009952:	4770      	bx	lr
 8009954:	803c3800 	.word	0x803c3800

08009958 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009958:	b480      	push	{r7}
 800995a:	b085      	sub	sp, #20
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009962:	2300      	movs	r3, #0
 8009964:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	3301      	adds	r3, #1
 800996a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009972:	d901      	bls.n	8009978 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009974:	2303      	movs	r3, #3
 8009976:	e01b      	b.n	80099b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	691b      	ldr	r3, [r3, #16]
 800997c:	2b00      	cmp	r3, #0
 800997e:	daf2      	bge.n	8009966 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009980:	2300      	movs	r3, #0
 8009982:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	019b      	lsls	r3, r3, #6
 8009988:	f043 0220 	orr.w	r2, r3, #32
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	3301      	adds	r3, #1
 8009994:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800999c:	d901      	bls.n	80099a2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800999e:	2303      	movs	r3, #3
 80099a0:	e006      	b.n	80099b0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	691b      	ldr	r3, [r3, #16]
 80099a6:	f003 0320 	and.w	r3, r3, #32
 80099aa:	2b20      	cmp	r3, #32
 80099ac:	d0f0      	beq.n	8009990 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80099ae:	2300      	movs	r3, #0
}
 80099b0:	4618      	mov	r0, r3
 80099b2:	3714      	adds	r7, #20
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr

080099bc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80099bc:	b480      	push	{r7}
 80099be:	b085      	sub	sp, #20
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80099c4:	2300      	movs	r3, #0
 80099c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	3301      	adds	r3, #1
 80099cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80099d4:	d901      	bls.n	80099da <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e018      	b.n	8009a0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	691b      	ldr	r3, [r3, #16]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	daf2      	bge.n	80099c8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80099e2:	2300      	movs	r3, #0
 80099e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2210      	movs	r2, #16
 80099ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	3301      	adds	r3, #1
 80099f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80099f8:	d901      	bls.n	80099fe <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80099fa:	2303      	movs	r3, #3
 80099fc:	e006      	b.n	8009a0c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	691b      	ldr	r3, [r3, #16]
 8009a02:	f003 0310 	and.w	r3, r3, #16
 8009a06:	2b10      	cmp	r3, #16
 8009a08:	d0f0      	beq.n	80099ec <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009a0a:	2300      	movs	r3, #0
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3714      	adds	r7, #20
 8009a10:	46bd      	mov	sp, r7
 8009a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a16:	4770      	bx	lr

08009a18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b085      	sub	sp, #20
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
 8009a20:	460b      	mov	r3, r1
 8009a22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a2e:	681a      	ldr	r2, [r3, #0]
 8009a30:	78fb      	ldrb	r3, [r7, #3]
 8009a32:	68f9      	ldr	r1, [r7, #12]
 8009a34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009a38:	4313      	orrs	r3, r2
 8009a3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009a3c:	2300      	movs	r3, #0
}
 8009a3e:	4618      	mov	r0, r3
 8009a40:	3714      	adds	r7, #20
 8009a42:	46bd      	mov	sp, r7
 8009a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a48:	4770      	bx	lr

08009a4a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a4a:	b480      	push	{r7}
 8009a4c:	b087      	sub	sp, #28
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	f003 0306 	and.w	r3, r3, #6
 8009a62:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d102      	bne.n	8009a70 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	75fb      	strb	r3, [r7, #23]
 8009a6e:	e00a      	b.n	8009a86 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d002      	beq.n	8009a7c <USB_GetDevSpeed+0x32>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2b06      	cmp	r3, #6
 8009a7a:	d102      	bne.n	8009a82 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009a7c:	2302      	movs	r3, #2
 8009a7e:	75fb      	strb	r3, [r7, #23]
 8009a80:	e001      	b.n	8009a86 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009a82:	230f      	movs	r3, #15
 8009a84:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009a86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	371c      	adds	r7, #28
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a92:	4770      	bx	lr

08009a94 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009a94:	b480      	push	{r7}
 8009a96:	b085      	sub	sp, #20
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	6078      	str	r0, [r7, #4]
 8009a9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	781b      	ldrb	r3, [r3, #0]
 8009aa6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009aa8:	683b      	ldr	r3, [r7, #0]
 8009aaa:	785b      	ldrb	r3, [r3, #1]
 8009aac:	2b01      	cmp	r3, #1
 8009aae:	d13a      	bne.n	8009b26 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ab6:	69da      	ldr	r2, [r3, #28]
 8009ab8:	683b      	ldr	r3, [r7, #0]
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	f003 030f 	and.w	r3, r3, #15
 8009ac0:	2101      	movs	r1, #1
 8009ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	68f9      	ldr	r1, [r7, #12]
 8009aca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d155      	bne.n	8009b94 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	015a      	lsls	r2, r3, #5
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	4413      	add	r3, r2
 8009af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	683b      	ldr	r3, [r7, #0]
 8009af8:	689b      	ldr	r3, [r3, #8]
 8009afa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009afe:	683b      	ldr	r3, [r7, #0]
 8009b00:	791b      	ldrb	r3, [r3, #4]
 8009b02:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009b04:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	059b      	lsls	r3, r3, #22
 8009b0a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009b0c:	4313      	orrs	r3, r2
 8009b0e:	68ba      	ldr	r2, [r7, #8]
 8009b10:	0151      	lsls	r1, r2, #5
 8009b12:	68fa      	ldr	r2, [r7, #12]
 8009b14:	440a      	add	r2, r1
 8009b16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b22:	6013      	str	r3, [r2, #0]
 8009b24:	e036      	b.n	8009b94 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b2c:	69da      	ldr	r2, [r3, #28]
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	f003 030f 	and.w	r3, r3, #15
 8009b36:	2101      	movs	r1, #1
 8009b38:	fa01 f303 	lsl.w	r3, r1, r3
 8009b3c:	041b      	lsls	r3, r3, #16
 8009b3e:	68f9      	ldr	r1, [r7, #12]
 8009b40:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b44:	4313      	orrs	r3, r2
 8009b46:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d11a      	bne.n	8009b94 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	015a      	lsls	r2, r3, #5
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	4413      	add	r3, r2
 8009b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b6a:	681a      	ldr	r2, [r3, #0]
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	689b      	ldr	r3, [r3, #8]
 8009b70:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	791b      	ldrb	r3, [r3, #4]
 8009b78:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009b7a:	430b      	orrs	r3, r1
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	68ba      	ldr	r2, [r7, #8]
 8009b80:	0151      	lsls	r1, r2, #5
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	440a      	add	r2, r1
 8009b86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009b92:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	4618      	mov	r0, r3
 8009b98:	3714      	adds	r7, #20
 8009b9a:	46bd      	mov	sp, r7
 8009b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba0:	4770      	bx	lr
	...

08009ba4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	b085      	sub	sp, #20
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	6078      	str	r0, [r7, #4]
 8009bac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	781b      	ldrb	r3, [r3, #0]
 8009bb6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	785b      	ldrb	r3, [r3, #1]
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d161      	bne.n	8009c84 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	015a      	lsls	r2, r3, #5
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009bd2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009bd6:	d11f      	bne.n	8009c18 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	015a      	lsls	r2, r3, #5
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	4413      	add	r3, r2
 8009be0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	68ba      	ldr	r2, [r7, #8]
 8009be8:	0151      	lsls	r1, r2, #5
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	440a      	add	r2, r1
 8009bee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bf2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009bf6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	015a      	lsls	r2, r3, #5
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	4413      	add	r3, r2
 8009c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	68ba      	ldr	r2, [r7, #8]
 8009c08:	0151      	lsls	r1, r2, #5
 8009c0a:	68fa      	ldr	r2, [r7, #12]
 8009c0c:	440a      	add	r2, r1
 8009c0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c12:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009c16:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c1e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	f003 030f 	and.w	r3, r3, #15
 8009c28:	2101      	movs	r1, #1
 8009c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8009c2e:	b29b      	uxth	r3, r3
 8009c30:	43db      	mvns	r3, r3
 8009c32:	68f9      	ldr	r1, [r7, #12]
 8009c34:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c38:	4013      	ands	r3, r2
 8009c3a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c42:	69da      	ldr	r2, [r3, #28]
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	f003 030f 	and.w	r3, r3, #15
 8009c4c:	2101      	movs	r1, #1
 8009c4e:	fa01 f303 	lsl.w	r3, r1, r3
 8009c52:	b29b      	uxth	r3, r3
 8009c54:	43db      	mvns	r3, r3
 8009c56:	68f9      	ldr	r1, [r7, #12]
 8009c58:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c5c:	4013      	ands	r3, r2
 8009c5e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	015a      	lsls	r2, r3, #5
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	4413      	add	r3, r2
 8009c68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	0159      	lsls	r1, r3, #5
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	440b      	add	r3, r1
 8009c76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	4b35      	ldr	r3, [pc, #212]	@ (8009d54 <USB_DeactivateEndpoint+0x1b0>)
 8009c7e:	4013      	ands	r3, r2
 8009c80:	600b      	str	r3, [r1, #0]
 8009c82:	e060      	b.n	8009d46 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	015a      	lsls	r2, r3, #5
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	4413      	add	r3, r2
 8009c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c96:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c9a:	d11f      	bne.n	8009cdc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	015a      	lsls	r2, r3, #5
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4413      	add	r3, r2
 8009ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68ba      	ldr	r2, [r7, #8]
 8009cac:	0151      	lsls	r1, r2, #5
 8009cae:	68fa      	ldr	r2, [r7, #12]
 8009cb0:	440a      	add	r2, r1
 8009cb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cb6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009cba:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	015a      	lsls	r2, r3, #5
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	4413      	add	r3, r2
 8009cc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	68ba      	ldr	r2, [r7, #8]
 8009ccc:	0151      	lsls	r1, r2, #5
 8009cce:	68fa      	ldr	r2, [r7, #12]
 8009cd0:	440a      	add	r2, r1
 8009cd2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009cd6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009cda:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ce2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	f003 030f 	and.w	r3, r3, #15
 8009cec:	2101      	movs	r1, #1
 8009cee:	fa01 f303 	lsl.w	r3, r1, r3
 8009cf2:	041b      	lsls	r3, r3, #16
 8009cf4:	43db      	mvns	r3, r3
 8009cf6:	68f9      	ldr	r1, [r7, #12]
 8009cf8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009cfc:	4013      	ands	r3, r2
 8009cfe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d06:	69da      	ldr	r2, [r3, #28]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	f003 030f 	and.w	r3, r3, #15
 8009d10:	2101      	movs	r1, #1
 8009d12:	fa01 f303 	lsl.w	r3, r1, r3
 8009d16:	041b      	lsls	r3, r3, #16
 8009d18:	43db      	mvns	r3, r3
 8009d1a:	68f9      	ldr	r1, [r7, #12]
 8009d1c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d20:	4013      	ands	r3, r2
 8009d22:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	68bb      	ldr	r3, [r7, #8]
 8009d34:	0159      	lsls	r1, r3, #5
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	440b      	add	r3, r1
 8009d3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d3e:	4619      	mov	r1, r3
 8009d40:	4b05      	ldr	r3, [pc, #20]	@ (8009d58 <USB_DeactivateEndpoint+0x1b4>)
 8009d42:	4013      	ands	r3, r2
 8009d44:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr
 8009d54:	ec337800 	.word	0xec337800
 8009d58:	eff37800 	.word	0xeff37800

08009d5c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b08a      	sub	sp, #40	@ 0x28
 8009d60:	af02      	add	r7, sp, #8
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	60b9      	str	r1, [r7, #8]
 8009d66:	4613      	mov	r3, r2
 8009d68:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009d6e:	68bb      	ldr	r3, [r7, #8]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	785b      	ldrb	r3, [r3, #1]
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	f040 817f 	bne.w	800a07c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d132      	bne.n	8009dec <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	015a      	lsls	r2, r3, #5
 8009d8a:	69fb      	ldr	r3, [r7, #28]
 8009d8c:	4413      	add	r3, r2
 8009d8e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d92:	691b      	ldr	r3, [r3, #16]
 8009d94:	69ba      	ldr	r2, [r7, #24]
 8009d96:	0151      	lsls	r1, r2, #5
 8009d98:	69fa      	ldr	r2, [r7, #28]
 8009d9a:	440a      	add	r2, r1
 8009d9c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009da0:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009da4:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009da8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009daa:	69bb      	ldr	r3, [r7, #24]
 8009dac:	015a      	lsls	r2, r3, #5
 8009dae:	69fb      	ldr	r3, [r7, #28]
 8009db0:	4413      	add	r3, r2
 8009db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	69ba      	ldr	r2, [r7, #24]
 8009dba:	0151      	lsls	r1, r2, #5
 8009dbc:	69fa      	ldr	r2, [r7, #28]
 8009dbe:	440a      	add	r2, r1
 8009dc0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dc4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009dc8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009dca:	69bb      	ldr	r3, [r7, #24]
 8009dcc:	015a      	lsls	r2, r3, #5
 8009dce:	69fb      	ldr	r3, [r7, #28]
 8009dd0:	4413      	add	r3, r2
 8009dd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dd6:	691b      	ldr	r3, [r3, #16]
 8009dd8:	69ba      	ldr	r2, [r7, #24]
 8009dda:	0151      	lsls	r1, r2, #5
 8009ddc:	69fa      	ldr	r2, [r7, #28]
 8009dde:	440a      	add	r2, r1
 8009de0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009de4:	0cdb      	lsrs	r3, r3, #19
 8009de6:	04db      	lsls	r3, r3, #19
 8009de8:	6113      	str	r3, [r2, #16]
 8009dea:	e097      	b.n	8009f1c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009dec:	69bb      	ldr	r3, [r7, #24]
 8009dee:	015a      	lsls	r2, r3, #5
 8009df0:	69fb      	ldr	r3, [r7, #28]
 8009df2:	4413      	add	r3, r2
 8009df4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009df8:	691b      	ldr	r3, [r3, #16]
 8009dfa:	69ba      	ldr	r2, [r7, #24]
 8009dfc:	0151      	lsls	r1, r2, #5
 8009dfe:	69fa      	ldr	r2, [r7, #28]
 8009e00:	440a      	add	r2, r1
 8009e02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e06:	0cdb      	lsrs	r3, r3, #19
 8009e08:	04db      	lsls	r3, r3, #19
 8009e0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e0c:	69bb      	ldr	r3, [r7, #24]
 8009e0e:	015a      	lsls	r2, r3, #5
 8009e10:	69fb      	ldr	r3, [r7, #28]
 8009e12:	4413      	add	r3, r2
 8009e14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e18:	691b      	ldr	r3, [r3, #16]
 8009e1a:	69ba      	ldr	r2, [r7, #24]
 8009e1c:	0151      	lsls	r1, r2, #5
 8009e1e:	69fa      	ldr	r2, [r7, #28]
 8009e20:	440a      	add	r2, r1
 8009e22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e26:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009e2a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009e2e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009e30:	69bb      	ldr	r3, [r7, #24]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d11a      	bne.n	8009e6c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	691a      	ldr	r2, [r3, #16]
 8009e3a:	68bb      	ldr	r3, [r7, #8]
 8009e3c:	689b      	ldr	r3, [r3, #8]
 8009e3e:	429a      	cmp	r2, r3
 8009e40:	d903      	bls.n	8009e4a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009e42:	68bb      	ldr	r3, [r7, #8]
 8009e44:	689a      	ldr	r2, [r3, #8]
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e4a:	69bb      	ldr	r3, [r7, #24]
 8009e4c:	015a      	lsls	r2, r3, #5
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	4413      	add	r3, r2
 8009e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	0151      	lsls	r1, r2, #5
 8009e5c:	69fa      	ldr	r2, [r7, #28]
 8009e5e:	440a      	add	r2, r1
 8009e60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e68:	6113      	str	r3, [r2, #16]
 8009e6a:	e044      	b.n	8009ef6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	691a      	ldr	r2, [r3, #16]
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	689b      	ldr	r3, [r3, #8]
 8009e74:	4413      	add	r3, r2
 8009e76:	1e5a      	subs	r2, r3, #1
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	689b      	ldr	r3, [r3, #8]
 8009e7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e80:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009e82:	69bb      	ldr	r3, [r7, #24]
 8009e84:	015a      	lsls	r2, r3, #5
 8009e86:	69fb      	ldr	r3, [r7, #28]
 8009e88:	4413      	add	r3, r2
 8009e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e8e:	691a      	ldr	r2, [r3, #16]
 8009e90:	8afb      	ldrh	r3, [r7, #22]
 8009e92:	04d9      	lsls	r1, r3, #19
 8009e94:	4ba4      	ldr	r3, [pc, #656]	@ (800a128 <USB_EPStartXfer+0x3cc>)
 8009e96:	400b      	ands	r3, r1
 8009e98:	69b9      	ldr	r1, [r7, #24]
 8009e9a:	0148      	lsls	r0, r1, #5
 8009e9c:	69f9      	ldr	r1, [r7, #28]
 8009e9e:	4401      	add	r1, r0
 8009ea0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ea4:	4313      	orrs	r3, r2
 8009ea6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	791b      	ldrb	r3, [r3, #4]
 8009eac:	2b01      	cmp	r3, #1
 8009eae:	d122      	bne.n	8009ef6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009eb0:	69bb      	ldr	r3, [r7, #24]
 8009eb2:	015a      	lsls	r2, r3, #5
 8009eb4:	69fb      	ldr	r3, [r7, #28]
 8009eb6:	4413      	add	r3, r2
 8009eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ebc:	691b      	ldr	r3, [r3, #16]
 8009ebe:	69ba      	ldr	r2, [r7, #24]
 8009ec0:	0151      	lsls	r1, r2, #5
 8009ec2:	69fa      	ldr	r2, [r7, #28]
 8009ec4:	440a      	add	r2, r1
 8009ec6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009eca:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009ece:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	015a      	lsls	r2, r3, #5
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009edc:	691a      	ldr	r2, [r3, #16]
 8009ede:	8afb      	ldrh	r3, [r7, #22]
 8009ee0:	075b      	lsls	r3, r3, #29
 8009ee2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009ee6:	69b9      	ldr	r1, [r7, #24]
 8009ee8:	0148      	lsls	r0, r1, #5
 8009eea:	69f9      	ldr	r1, [r7, #28]
 8009eec:	4401      	add	r1, r0
 8009eee:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ef2:	4313      	orrs	r3, r2
 8009ef4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009ef6:	69bb      	ldr	r3, [r7, #24]
 8009ef8:	015a      	lsls	r2, r3, #5
 8009efa:	69fb      	ldr	r3, [r7, #28]
 8009efc:	4413      	add	r3, r2
 8009efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f02:	691a      	ldr	r2, [r3, #16]
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	691b      	ldr	r3, [r3, #16]
 8009f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f0c:	69b9      	ldr	r1, [r7, #24]
 8009f0e:	0148      	lsls	r0, r1, #5
 8009f10:	69f9      	ldr	r1, [r7, #28]
 8009f12:	4401      	add	r1, r0
 8009f14:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009f18:	4313      	orrs	r3, r2
 8009f1a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009f1c:	79fb      	ldrb	r3, [r7, #7]
 8009f1e:	2b01      	cmp	r3, #1
 8009f20:	d14b      	bne.n	8009fba <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d009      	beq.n	8009f3e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009f2a:	69bb      	ldr	r3, [r7, #24]
 8009f2c:	015a      	lsls	r2, r3, #5
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	4413      	add	r3, r2
 8009f32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f36:	461a      	mov	r2, r3
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	69db      	ldr	r3, [r3, #28]
 8009f3c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	791b      	ldrb	r3, [r3, #4]
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d128      	bne.n	8009f98 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d110      	bne.n	8009f78 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009f56:	69bb      	ldr	r3, [r7, #24]
 8009f58:	015a      	lsls	r2, r3, #5
 8009f5a:	69fb      	ldr	r3, [r7, #28]
 8009f5c:	4413      	add	r3, r2
 8009f5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	69ba      	ldr	r2, [r7, #24]
 8009f66:	0151      	lsls	r1, r2, #5
 8009f68:	69fa      	ldr	r2, [r7, #28]
 8009f6a:	440a      	add	r2, r1
 8009f6c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f70:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009f74:	6013      	str	r3, [r2, #0]
 8009f76:	e00f      	b.n	8009f98 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009f78:	69bb      	ldr	r3, [r7, #24]
 8009f7a:	015a      	lsls	r2, r3, #5
 8009f7c:	69fb      	ldr	r3, [r7, #28]
 8009f7e:	4413      	add	r3, r2
 8009f80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	69ba      	ldr	r2, [r7, #24]
 8009f88:	0151      	lsls	r1, r2, #5
 8009f8a:	69fa      	ldr	r2, [r7, #28]
 8009f8c:	440a      	add	r2, r1
 8009f8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009f96:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009f98:	69bb      	ldr	r3, [r7, #24]
 8009f9a:	015a      	lsls	r2, r3, #5
 8009f9c:	69fb      	ldr	r3, [r7, #28]
 8009f9e:	4413      	add	r3, r2
 8009fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	69ba      	ldr	r2, [r7, #24]
 8009fa8:	0151      	lsls	r1, r2, #5
 8009faa:	69fa      	ldr	r2, [r7, #28]
 8009fac:	440a      	add	r2, r1
 8009fae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fb2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009fb6:	6013      	str	r3, [r2, #0]
 8009fb8:	e166      	b.n	800a288 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009fba:	69bb      	ldr	r3, [r7, #24]
 8009fbc:	015a      	lsls	r2, r3, #5
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	69ba      	ldr	r2, [r7, #24]
 8009fca:	0151      	lsls	r1, r2, #5
 8009fcc:	69fa      	ldr	r2, [r7, #28]
 8009fce:	440a      	add	r2, r1
 8009fd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009fd4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009fd8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	791b      	ldrb	r3, [r3, #4]
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d015      	beq.n	800a00e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	691b      	ldr	r3, [r3, #16]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f000 814e 	beq.w	800a288 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009fec:	69fb      	ldr	r3, [r7, #28]
 8009fee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ff2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ff4:	68bb      	ldr	r3, [r7, #8]
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	f003 030f 	and.w	r3, r3, #15
 8009ffc:	2101      	movs	r1, #1
 8009ffe:	fa01 f303 	lsl.w	r3, r1, r3
 800a002:	69f9      	ldr	r1, [r7, #28]
 800a004:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a008:	4313      	orrs	r3, r2
 800a00a:	634b      	str	r3, [r1, #52]	@ 0x34
 800a00c:	e13c      	b.n	800a288 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a00e:	69fb      	ldr	r3, [r7, #28]
 800a010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d110      	bne.n	800a040 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a01e:	69bb      	ldr	r3, [r7, #24]
 800a020:	015a      	lsls	r2, r3, #5
 800a022:	69fb      	ldr	r3, [r7, #28]
 800a024:	4413      	add	r3, r2
 800a026:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	69ba      	ldr	r2, [r7, #24]
 800a02e:	0151      	lsls	r1, r2, #5
 800a030:	69fa      	ldr	r2, [r7, #28]
 800a032:	440a      	add	r2, r1
 800a034:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a038:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a03c:	6013      	str	r3, [r2, #0]
 800a03e:	e00f      	b.n	800a060 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	015a      	lsls	r2, r3, #5
 800a044:	69fb      	ldr	r3, [r7, #28]
 800a046:	4413      	add	r3, r2
 800a048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	69ba      	ldr	r2, [r7, #24]
 800a050:	0151      	lsls	r1, r2, #5
 800a052:	69fa      	ldr	r2, [r7, #28]
 800a054:	440a      	add	r2, r1
 800a056:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a05a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a05e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a060:	68bb      	ldr	r3, [r7, #8]
 800a062:	68d9      	ldr	r1, [r3, #12]
 800a064:	68bb      	ldr	r3, [r7, #8]
 800a066:	781a      	ldrb	r2, [r3, #0]
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	691b      	ldr	r3, [r3, #16]
 800a06c:	b298      	uxth	r0, r3
 800a06e:	79fb      	ldrb	r3, [r7, #7]
 800a070:	9300      	str	r3, [sp, #0]
 800a072:	4603      	mov	r3, r0
 800a074:	68f8      	ldr	r0, [r7, #12]
 800a076:	f000 f9b9 	bl	800a3ec <USB_WritePacket>
 800a07a:	e105      	b.n	800a288 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a07c:	69bb      	ldr	r3, [r7, #24]
 800a07e:	015a      	lsls	r2, r3, #5
 800a080:	69fb      	ldr	r3, [r7, #28]
 800a082:	4413      	add	r3, r2
 800a084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a088:	691b      	ldr	r3, [r3, #16]
 800a08a:	69ba      	ldr	r2, [r7, #24]
 800a08c:	0151      	lsls	r1, r2, #5
 800a08e:	69fa      	ldr	r2, [r7, #28]
 800a090:	440a      	add	r2, r1
 800a092:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a096:	0cdb      	lsrs	r3, r3, #19
 800a098:	04db      	lsls	r3, r3, #19
 800a09a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a09c:	69bb      	ldr	r3, [r7, #24]
 800a09e:	015a      	lsls	r2, r3, #5
 800a0a0:	69fb      	ldr	r3, [r7, #28]
 800a0a2:	4413      	add	r3, r2
 800a0a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0a8:	691b      	ldr	r3, [r3, #16]
 800a0aa:	69ba      	ldr	r2, [r7, #24]
 800a0ac:	0151      	lsls	r1, r2, #5
 800a0ae:	69fa      	ldr	r2, [r7, #28]
 800a0b0:	440a      	add	r2, r1
 800a0b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a0b6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a0ba:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a0be:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d132      	bne.n	800a12c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	691b      	ldr	r3, [r3, #16]
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d003      	beq.n	800a0d6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	689a      	ldr	r2, [r3, #8]
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	689a      	ldr	r2, [r3, #8]
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a0de:	69bb      	ldr	r3, [r7, #24]
 800a0e0:	015a      	lsls	r2, r3, #5
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	4413      	add	r3, r2
 800a0e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0ea:	691a      	ldr	r2, [r3, #16]
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	6a1b      	ldr	r3, [r3, #32]
 800a0f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a0f4:	69b9      	ldr	r1, [r7, #24]
 800a0f6:	0148      	lsls	r0, r1, #5
 800a0f8:	69f9      	ldr	r1, [r7, #28]
 800a0fa:	4401      	add	r1, r0
 800a0fc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a100:	4313      	orrs	r3, r2
 800a102:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	015a      	lsls	r2, r3, #5
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	4413      	add	r3, r2
 800a10c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a110:	691b      	ldr	r3, [r3, #16]
 800a112:	69ba      	ldr	r2, [r7, #24]
 800a114:	0151      	lsls	r1, r2, #5
 800a116:	69fa      	ldr	r2, [r7, #28]
 800a118:	440a      	add	r2, r1
 800a11a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a11e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a122:	6113      	str	r3, [r2, #16]
 800a124:	e062      	b.n	800a1ec <USB_EPStartXfer+0x490>
 800a126:	bf00      	nop
 800a128:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	2b00      	cmp	r3, #0
 800a132:	d123      	bne.n	800a17c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a134:	69bb      	ldr	r3, [r7, #24]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	69fb      	ldr	r3, [r7, #28]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a140:	691a      	ldr	r2, [r3, #16]
 800a142:	68bb      	ldr	r3, [r7, #8]
 800a144:	689b      	ldr	r3, [r3, #8]
 800a146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a14a:	69b9      	ldr	r1, [r7, #24]
 800a14c:	0148      	lsls	r0, r1, #5
 800a14e:	69f9      	ldr	r1, [r7, #28]
 800a150:	4401      	add	r1, r0
 800a152:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a156:	4313      	orrs	r3, r2
 800a158:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a15a:	69bb      	ldr	r3, [r7, #24]
 800a15c:	015a      	lsls	r2, r3, #5
 800a15e:	69fb      	ldr	r3, [r7, #28]
 800a160:	4413      	add	r3, r2
 800a162:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	69ba      	ldr	r2, [r7, #24]
 800a16a:	0151      	lsls	r1, r2, #5
 800a16c:	69fa      	ldr	r2, [r7, #28]
 800a16e:	440a      	add	r2, r1
 800a170:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a174:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a178:	6113      	str	r3, [r2, #16]
 800a17a:	e037      	b.n	800a1ec <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	691a      	ldr	r2, [r3, #16]
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	4413      	add	r3, r2
 800a186:	1e5a      	subs	r2, r3, #1
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	689b      	ldr	r3, [r3, #8]
 800a18c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a190:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	8afa      	ldrh	r2, [r7, #22]
 800a198:	fb03 f202 	mul.w	r2, r3, r2
 800a19c:	68bb      	ldr	r3, [r7, #8]
 800a19e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a1a0:	69bb      	ldr	r3, [r7, #24]
 800a1a2:	015a      	lsls	r2, r3, #5
 800a1a4:	69fb      	ldr	r3, [r7, #28]
 800a1a6:	4413      	add	r3, r2
 800a1a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1ac:	691a      	ldr	r2, [r3, #16]
 800a1ae:	8afb      	ldrh	r3, [r7, #22]
 800a1b0:	04d9      	lsls	r1, r3, #19
 800a1b2:	4b38      	ldr	r3, [pc, #224]	@ (800a294 <USB_EPStartXfer+0x538>)
 800a1b4:	400b      	ands	r3, r1
 800a1b6:	69b9      	ldr	r1, [r7, #24]
 800a1b8:	0148      	lsls	r0, r1, #5
 800a1ba:	69f9      	ldr	r1, [r7, #28]
 800a1bc:	4401      	add	r1, r0
 800a1be:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a1c6:	69bb      	ldr	r3, [r7, #24]
 800a1c8:	015a      	lsls	r2, r3, #5
 800a1ca:	69fb      	ldr	r3, [r7, #28]
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1d2:	691a      	ldr	r2, [r3, #16]
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	6a1b      	ldr	r3, [r3, #32]
 800a1d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1dc:	69b9      	ldr	r1, [r7, #24]
 800a1de:	0148      	lsls	r0, r1, #5
 800a1e0:	69f9      	ldr	r1, [r7, #28]
 800a1e2:	4401      	add	r1, r0
 800a1e4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a1e8:	4313      	orrs	r3, r2
 800a1ea:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a1ec:	79fb      	ldrb	r3, [r7, #7]
 800a1ee:	2b01      	cmp	r3, #1
 800a1f0:	d10d      	bne.n	800a20e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	68db      	ldr	r3, [r3, #12]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d009      	beq.n	800a20e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	68d9      	ldr	r1, [r3, #12]
 800a1fe:	69bb      	ldr	r3, [r7, #24]
 800a200:	015a      	lsls	r2, r3, #5
 800a202:	69fb      	ldr	r3, [r7, #28]
 800a204:	4413      	add	r3, r2
 800a206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a20a:	460a      	mov	r2, r1
 800a20c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a20e:	68bb      	ldr	r3, [r7, #8]
 800a210:	791b      	ldrb	r3, [r3, #4]
 800a212:	2b01      	cmp	r3, #1
 800a214:	d128      	bne.n	800a268 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a21c:	689b      	ldr	r3, [r3, #8]
 800a21e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a222:	2b00      	cmp	r3, #0
 800a224:	d110      	bne.n	800a248 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a226:	69bb      	ldr	r3, [r7, #24]
 800a228:	015a      	lsls	r2, r3, #5
 800a22a:	69fb      	ldr	r3, [r7, #28]
 800a22c:	4413      	add	r3, r2
 800a22e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	69ba      	ldr	r2, [r7, #24]
 800a236:	0151      	lsls	r1, r2, #5
 800a238:	69fa      	ldr	r2, [r7, #28]
 800a23a:	440a      	add	r2, r1
 800a23c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a240:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a244:	6013      	str	r3, [r2, #0]
 800a246:	e00f      	b.n	800a268 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	015a      	lsls	r2, r3, #5
 800a24c:	69fb      	ldr	r3, [r7, #28]
 800a24e:	4413      	add	r3, r2
 800a250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	69ba      	ldr	r2, [r7, #24]
 800a258:	0151      	lsls	r1, r2, #5
 800a25a:	69fa      	ldr	r2, [r7, #28]
 800a25c:	440a      	add	r2, r1
 800a25e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a262:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a266:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a268:	69bb      	ldr	r3, [r7, #24]
 800a26a:	015a      	lsls	r2, r3, #5
 800a26c:	69fb      	ldr	r3, [r7, #28]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	69ba      	ldr	r2, [r7, #24]
 800a278:	0151      	lsls	r1, r2, #5
 800a27a:	69fa      	ldr	r2, [r7, #28]
 800a27c:	440a      	add	r2, r1
 800a27e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a282:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a286:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3720      	adds	r7, #32
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	1ff80000 	.word	0x1ff80000

0800a298 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a298:	b480      	push	{r7}
 800a29a:	b087      	sub	sp, #28
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	6078      	str	r0, [r7, #4]
 800a2a0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	785b      	ldrb	r3, [r3, #1]
 800a2b2:	2b01      	cmp	r3, #1
 800a2b4:	d14a      	bne.n	800a34c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a2b6:	683b      	ldr	r3, [r7, #0]
 800a2b8:	781b      	ldrb	r3, [r3, #0]
 800a2ba:	015a      	lsls	r2, r3, #5
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	4413      	add	r3, r2
 800a2c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a2ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a2ce:	f040 8086 	bne.w	800a3de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	781b      	ldrb	r3, [r3, #0]
 800a2d6:	015a      	lsls	r2, r3, #5
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	4413      	add	r3, r2
 800a2dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	683a      	ldr	r2, [r7, #0]
 800a2e4:	7812      	ldrb	r2, [r2, #0]
 800a2e6:	0151      	lsls	r1, r2, #5
 800a2e8:	693a      	ldr	r2, [r7, #16]
 800a2ea:	440a      	add	r2, r1
 800a2ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a2f4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	781b      	ldrb	r3, [r3, #0]
 800a2fa:	015a      	lsls	r2, r3, #5
 800a2fc:	693b      	ldr	r3, [r7, #16]
 800a2fe:	4413      	add	r3, r2
 800a300:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	683a      	ldr	r2, [r7, #0]
 800a308:	7812      	ldrb	r2, [r2, #0]
 800a30a:	0151      	lsls	r1, r2, #5
 800a30c:	693a      	ldr	r2, [r7, #16]
 800a30e:	440a      	add	r2, r1
 800a310:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a314:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a318:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	3301      	adds	r3, #1
 800a31e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a326:	4293      	cmp	r3, r2
 800a328:	d902      	bls.n	800a330 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	75fb      	strb	r3, [r7, #23]
          break;
 800a32e:	e056      	b.n	800a3de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	015a      	lsls	r2, r3, #5
 800a336:	693b      	ldr	r3, [r7, #16]
 800a338:	4413      	add	r3, r2
 800a33a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a344:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a348:	d0e7      	beq.n	800a31a <USB_EPStopXfer+0x82>
 800a34a:	e048      	b.n	800a3de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	781b      	ldrb	r3, [r3, #0]
 800a350:	015a      	lsls	r2, r3, #5
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	4413      	add	r3, r2
 800a356:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a360:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a364:	d13b      	bne.n	800a3de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a366:	683b      	ldr	r3, [r7, #0]
 800a368:	781b      	ldrb	r3, [r3, #0]
 800a36a:	015a      	lsls	r2, r3, #5
 800a36c:	693b      	ldr	r3, [r7, #16]
 800a36e:	4413      	add	r3, r2
 800a370:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	683a      	ldr	r2, [r7, #0]
 800a378:	7812      	ldrb	r2, [r2, #0]
 800a37a:	0151      	lsls	r1, r2, #5
 800a37c:	693a      	ldr	r2, [r7, #16]
 800a37e:	440a      	add	r2, r1
 800a380:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a384:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a388:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	781b      	ldrb	r3, [r3, #0]
 800a38e:	015a      	lsls	r2, r3, #5
 800a390:	693b      	ldr	r3, [r7, #16]
 800a392:	4413      	add	r3, r2
 800a394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	683a      	ldr	r2, [r7, #0]
 800a39c:	7812      	ldrb	r2, [r2, #0]
 800a39e:	0151      	lsls	r1, r2, #5
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	440a      	add	r2, r1
 800a3a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a3a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a3ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3301      	adds	r3, #1
 800a3b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d902      	bls.n	800a3c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a3be:	2301      	movs	r3, #1
 800a3c0:	75fb      	strb	r3, [r7, #23]
          break;
 800a3c2:	e00c      	b.n	800a3de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	781b      	ldrb	r3, [r3, #0]
 800a3c8:	015a      	lsls	r2, r3, #5
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	4413      	add	r3, r2
 800a3ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3dc:	d0e7      	beq.n	800a3ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a3de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	371c      	adds	r7, #28
 800a3e4:	46bd      	mov	sp, r7
 800a3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ea:	4770      	bx	lr

0800a3ec <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b089      	sub	sp, #36	@ 0x24
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	4611      	mov	r1, r2
 800a3f8:	461a      	mov	r2, r3
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	71fb      	strb	r3, [r7, #7]
 800a3fe:	4613      	mov	r3, r2
 800a400:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a406:	68bb      	ldr	r3, [r7, #8]
 800a408:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a40a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d123      	bne.n	800a45a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a412:	88bb      	ldrh	r3, [r7, #4]
 800a414:	3303      	adds	r3, #3
 800a416:	089b      	lsrs	r3, r3, #2
 800a418:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a41a:	2300      	movs	r3, #0
 800a41c:	61bb      	str	r3, [r7, #24]
 800a41e:	e018      	b.n	800a452 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a420:	79fb      	ldrb	r3, [r7, #7]
 800a422:	031a      	lsls	r2, r3, #12
 800a424:	697b      	ldr	r3, [r7, #20]
 800a426:	4413      	add	r3, r2
 800a428:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a42c:	461a      	mov	r2, r3
 800a42e:	69fb      	ldr	r3, [r7, #28]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	3301      	adds	r3, #1
 800a438:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a43a:	69fb      	ldr	r3, [r7, #28]
 800a43c:	3301      	adds	r3, #1
 800a43e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a440:	69fb      	ldr	r3, [r7, #28]
 800a442:	3301      	adds	r3, #1
 800a444:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a446:	69fb      	ldr	r3, [r7, #28]
 800a448:	3301      	adds	r3, #1
 800a44a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a44c:	69bb      	ldr	r3, [r7, #24]
 800a44e:	3301      	adds	r3, #1
 800a450:	61bb      	str	r3, [r7, #24]
 800a452:	69ba      	ldr	r2, [r7, #24]
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	429a      	cmp	r2, r3
 800a458:	d3e2      	bcc.n	800a420 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3724      	adds	r7, #36	@ 0x24
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a468:	b480      	push	{r7}
 800a46a:	b08b      	sub	sp, #44	@ 0x2c
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	60b9      	str	r1, [r7, #8]
 800a472:	4613      	mov	r3, r2
 800a474:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a47e:	88fb      	ldrh	r3, [r7, #6]
 800a480:	089b      	lsrs	r3, r3, #2
 800a482:	b29b      	uxth	r3, r3
 800a484:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a486:	88fb      	ldrh	r3, [r7, #6]
 800a488:	f003 0303 	and.w	r3, r3, #3
 800a48c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a48e:	2300      	movs	r3, #0
 800a490:	623b      	str	r3, [r7, #32]
 800a492:	e014      	b.n	800a4be <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a494:	69bb      	ldr	r3, [r7, #24]
 800a496:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a49a:	681a      	ldr	r2, [r3, #0]
 800a49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a49e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a4a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a4a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a4ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4b4:	3301      	adds	r3, #1
 800a4b6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a4b8:	6a3b      	ldr	r3, [r7, #32]
 800a4ba:	3301      	adds	r3, #1
 800a4bc:	623b      	str	r3, [r7, #32]
 800a4be:	6a3a      	ldr	r2, [r7, #32]
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	429a      	cmp	r2, r3
 800a4c4:	d3e6      	bcc.n	800a494 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a4c6:	8bfb      	ldrh	r3, [r7, #30]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d01e      	beq.n	800a50a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a4d0:	69bb      	ldr	r3, [r7, #24]
 800a4d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f107 0310 	add.w	r3, r7, #16
 800a4dc:	6812      	ldr	r2, [r2, #0]
 800a4de:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a4e0:	693a      	ldr	r2, [r7, #16]
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	b2db      	uxtb	r3, r3
 800a4e6:	00db      	lsls	r3, r3, #3
 800a4e8:	fa22 f303 	lsr.w	r3, r2, r3
 800a4ec:	b2da      	uxtb	r2, r3
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	701a      	strb	r2, [r3, #0]
      i++;
 800a4f2:	6a3b      	ldr	r3, [r7, #32]
 800a4f4:	3301      	adds	r3, #1
 800a4f6:	623b      	str	r3, [r7, #32]
      pDest++;
 800a4f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a4fe:	8bfb      	ldrh	r3, [r7, #30]
 800a500:	3b01      	subs	r3, #1
 800a502:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a504:	8bfb      	ldrh	r3, [r7, #30]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d1ea      	bne.n	800a4e0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a50a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a50c:	4618      	mov	r0, r3
 800a50e:	372c      	adds	r7, #44	@ 0x2c
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a518:	b480      	push	{r7}
 800a51a:	b085      	sub	sp, #20
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
 800a520:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	785b      	ldrb	r3, [r3, #1]
 800a530:	2b01      	cmp	r3, #1
 800a532:	d12c      	bne.n	800a58e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	015a      	lsls	r2, r3, #5
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	4413      	add	r3, r2
 800a53c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	2b00      	cmp	r3, #0
 800a544:	db12      	blt.n	800a56c <USB_EPSetStall+0x54>
 800a546:	68bb      	ldr	r3, [r7, #8]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d00f      	beq.n	800a56c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	015a      	lsls	r2, r3, #5
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	4413      	add	r3, r2
 800a554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	68ba      	ldr	r2, [r7, #8]
 800a55c:	0151      	lsls	r1, r2, #5
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	440a      	add	r2, r1
 800a562:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a566:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a56a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	015a      	lsls	r2, r3, #5
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	4413      	add	r3, r2
 800a574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	68ba      	ldr	r2, [r7, #8]
 800a57c:	0151      	lsls	r1, r2, #5
 800a57e:	68fa      	ldr	r2, [r7, #12]
 800a580:	440a      	add	r2, r1
 800a582:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a586:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a58a:	6013      	str	r3, [r2, #0]
 800a58c:	e02b      	b.n	800a5e6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	015a      	lsls	r2, r3, #5
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	4413      	add	r3, r2
 800a596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	db12      	blt.n	800a5c6 <USB_EPSetStall+0xae>
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00f      	beq.n	800a5c6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a5a6:	68bb      	ldr	r3, [r7, #8]
 800a5a8:	015a      	lsls	r2, r3, #5
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	4413      	add	r3, r2
 800a5ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68ba      	ldr	r2, [r7, #8]
 800a5b6:	0151      	lsls	r1, r2, #5
 800a5b8:	68fa      	ldr	r2, [r7, #12]
 800a5ba:	440a      	add	r2, r1
 800a5bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5c0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a5c4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	015a      	lsls	r2, r3, #5
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	4413      	add	r3, r2
 800a5ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	68ba      	ldr	r2, [r7, #8]
 800a5d6:	0151      	lsls	r1, r2, #5
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	440a      	add	r2, r1
 800a5dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a5e4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3714      	adds	r7, #20
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	781b      	ldrb	r3, [r3, #0]
 800a606:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	785b      	ldrb	r3, [r3, #1]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d128      	bne.n	800a662 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	015a      	lsls	r2, r3, #5
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	4413      	add	r3, r2
 800a618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	68ba      	ldr	r2, [r7, #8]
 800a620:	0151      	lsls	r1, r2, #5
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	440a      	add	r2, r1
 800a626:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a62a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a62e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	791b      	ldrb	r3, [r3, #4]
 800a634:	2b03      	cmp	r3, #3
 800a636:	d003      	beq.n	800a640 <USB_EPClearStall+0x4c>
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	791b      	ldrb	r3, [r3, #4]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	d138      	bne.n	800a6b2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	015a      	lsls	r2, r3, #5
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4413      	add	r3, r2
 800a648:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	0151      	lsls	r1, r2, #5
 800a652:	68fa      	ldr	r2, [r7, #12]
 800a654:	440a      	add	r2, r1
 800a656:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a65a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a65e:	6013      	str	r3, [r2, #0]
 800a660:	e027      	b.n	800a6b2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	015a      	lsls	r2, r3, #5
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	4413      	add	r3, r2
 800a66a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	0151      	lsls	r1, r2, #5
 800a674:	68fa      	ldr	r2, [r7, #12]
 800a676:	440a      	add	r2, r1
 800a678:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a67c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a680:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	791b      	ldrb	r3, [r3, #4]
 800a686:	2b03      	cmp	r3, #3
 800a688:	d003      	beq.n	800a692 <USB_EPClearStall+0x9e>
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	791b      	ldrb	r3, [r3, #4]
 800a68e:	2b02      	cmp	r3, #2
 800a690:	d10f      	bne.n	800a6b2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	015a      	lsls	r2, r3, #5
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	4413      	add	r3, r2
 800a69a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	68ba      	ldr	r2, [r7, #8]
 800a6a2:	0151      	lsls	r1, r2, #5
 800a6a4:	68fa      	ldr	r2, [r7, #12]
 800a6a6:	440a      	add	r2, r1
 800a6a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6b0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3714      	adds	r7, #20
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6be:	4770      	bx	lr

0800a6c0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b085      	sub	sp, #20
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
 800a6c8:	460b      	mov	r3, r1
 800a6ca:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	68fa      	ldr	r2, [r7, #12]
 800a6da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6de:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a6e2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	78fb      	ldrb	r3, [r7, #3]
 800a6ee:	011b      	lsls	r3, r3, #4
 800a6f0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a6f4:	68f9      	ldr	r1, [r7, #12]
 800a6f6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a6fa:	4313      	orrs	r3, r2
 800a6fc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a6fe:	2300      	movs	r3, #0
}
 800a700:	4618      	mov	r0, r3
 800a702:	3714      	adds	r7, #20
 800a704:	46bd      	mov	sp, r7
 800a706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70a:	4770      	bx	lr

0800a70c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a70c:	b480      	push	{r7}
 800a70e:	b085      	sub	sp, #20
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a726:	f023 0303 	bic.w	r3, r3, #3
 800a72a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a73a:	f023 0302 	bic.w	r3, r3, #2
 800a73e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a740:	2300      	movs	r3, #0
}
 800a742:	4618      	mov	r0, r3
 800a744:	3714      	adds	r7, #20
 800a746:	46bd      	mov	sp, r7
 800a748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74c:	4770      	bx	lr

0800a74e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a74e:	b480      	push	{r7}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a768:	f023 0303 	bic.w	r3, r3, #3
 800a76c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	68fa      	ldr	r2, [r7, #12]
 800a778:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a77c:	f043 0302 	orr.w	r3, r3, #2
 800a780:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a782:	2300      	movs	r3, #0
}
 800a784:	4618      	mov	r0, r3
 800a786:	3714      	adds	r7, #20
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr

0800a790 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a790:	b480      	push	{r7}
 800a792:	b085      	sub	sp, #20
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	695b      	ldr	r3, [r3, #20]
 800a79c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	699b      	ldr	r3, [r3, #24]
 800a7a2:	68fa      	ldr	r2, [r7, #12]
 800a7a4:	4013      	ands	r3, r2
 800a7a6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3714      	adds	r7, #20
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr

0800a7b6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7b6:	b480      	push	{r7}
 800a7b8:	b085      	sub	sp, #20
 800a7ba:	af00      	add	r7, sp, #0
 800a7bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7d2:	69db      	ldr	r3, [r3, #28]
 800a7d4:	68ba      	ldr	r2, [r7, #8]
 800a7d6:	4013      	ands	r3, r2
 800a7d8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	0c1b      	lsrs	r3, r3, #16
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3714      	adds	r7, #20
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e8:	4770      	bx	lr

0800a7ea <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7ea:	b480      	push	{r7}
 800a7ec:	b085      	sub	sp, #20
 800a7ee:	af00      	add	r7, sp, #0
 800a7f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7fc:	699b      	ldr	r3, [r3, #24]
 800a7fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a806:	69db      	ldr	r3, [r3, #28]
 800a808:	68ba      	ldr	r2, [r7, #8]
 800a80a:	4013      	ands	r3, r2
 800a80c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	b29b      	uxth	r3, r3
}
 800a812:	4618      	mov	r0, r3
 800a814:	3714      	adds	r7, #20
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr

0800a81e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a81e:	b480      	push	{r7}
 800a820:	b085      	sub	sp, #20
 800a822:	af00      	add	r7, sp, #0
 800a824:	6078      	str	r0, [r7, #4]
 800a826:	460b      	mov	r3, r1
 800a828:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a82e:	78fb      	ldrb	r3, [r7, #3]
 800a830:	015a      	lsls	r2, r3, #5
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	4413      	add	r3, r2
 800a836:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a83a:	689b      	ldr	r3, [r3, #8]
 800a83c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a844:	695b      	ldr	r3, [r3, #20]
 800a846:	68ba      	ldr	r2, [r7, #8]
 800a848:	4013      	ands	r3, r2
 800a84a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a84c:	68bb      	ldr	r3, [r7, #8]
}
 800a84e:	4618      	mov	r0, r3
 800a850:	3714      	adds	r7, #20
 800a852:	46bd      	mov	sp, r7
 800a854:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a858:	4770      	bx	lr

0800a85a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a85a:	b480      	push	{r7}
 800a85c:	b087      	sub	sp, #28
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
 800a862:	460b      	mov	r3, r1
 800a864:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a870:	691b      	ldr	r3, [r3, #16]
 800a872:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a874:	697b      	ldr	r3, [r7, #20]
 800a876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a87a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a87c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a87e:	78fb      	ldrb	r3, [r7, #3]
 800a880:	f003 030f 	and.w	r3, r3, #15
 800a884:	68fa      	ldr	r2, [r7, #12]
 800a886:	fa22 f303 	lsr.w	r3, r2, r3
 800a88a:	01db      	lsls	r3, r3, #7
 800a88c:	b2db      	uxtb	r3, r3
 800a88e:	693a      	ldr	r2, [r7, #16]
 800a890:	4313      	orrs	r3, r2
 800a892:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a894:	78fb      	ldrb	r3, [r7, #3]
 800a896:	015a      	lsls	r2, r3, #5
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	4413      	add	r3, r2
 800a89c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8a0:	689b      	ldr	r3, [r3, #8]
 800a8a2:	693a      	ldr	r2, [r7, #16]
 800a8a4:	4013      	ands	r3, r2
 800a8a6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a8a8:	68bb      	ldr	r3, [r7, #8]
}
 800a8aa:	4618      	mov	r0, r3
 800a8ac:	371c      	adds	r7, #28
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b083      	sub	sp, #12
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	695b      	ldr	r3, [r3, #20]
 800a8c2:	f003 0301 	and.w	r3, r3, #1
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	370c      	adds	r7, #12
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr

0800a8d2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a8ec:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a8f0:	f023 0307 	bic.w	r3, r3, #7
 800a8f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	68fa      	ldr	r2, [r7, #12]
 800a900:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a904:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a908:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a90a:	2300      	movs	r3, #0
}
 800a90c:	4618      	mov	r0, r3
 800a90e:	3714      	adds	r7, #20
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr

0800a918 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a918:	b480      	push	{r7}
 800a91a:	b087      	sub	sp, #28
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	460b      	mov	r3, r1
 800a922:	607a      	str	r2, [r7, #4]
 800a924:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	333c      	adds	r3, #60	@ 0x3c
 800a92e:	3304      	adds	r3, #4
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a934:	693b      	ldr	r3, [r7, #16]
 800a936:	4a26      	ldr	r2, [pc, #152]	@ (800a9d0 <USB_EP0_OutStart+0xb8>)
 800a938:	4293      	cmp	r3, r2
 800a93a:	d90a      	bls.n	800a952 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a948:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a94c:	d101      	bne.n	800a952 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a94e:	2300      	movs	r3, #0
 800a950:	e037      	b.n	800a9c2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a958:	461a      	mov	r2, r3
 800a95a:	2300      	movs	r3, #0
 800a95c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a964:	691b      	ldr	r3, [r3, #16]
 800a966:	697a      	ldr	r2, [r7, #20]
 800a968:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a96c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a970:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a978:	691b      	ldr	r3, [r3, #16]
 800a97a:	697a      	ldr	r2, [r7, #20]
 800a97c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a980:	f043 0318 	orr.w	r3, r3, #24
 800a984:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a986:	697b      	ldr	r3, [r7, #20]
 800a988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a98c:	691b      	ldr	r3, [r3, #16]
 800a98e:	697a      	ldr	r2, [r7, #20]
 800a990:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a994:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a998:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a99a:	7afb      	ldrb	r3, [r7, #11]
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d10f      	bne.n	800a9c0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a9a0:	697b      	ldr	r3, [r7, #20]
 800a9a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9a6:	461a      	mov	r2, r3
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a9ac:	697b      	ldr	r3, [r7, #20]
 800a9ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9ba:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a9be:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a9c0:	2300      	movs	r3, #0
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	371c      	adds	r7, #28
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	4f54300a 	.word	0x4f54300a

0800a9d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b085      	sub	sp, #20
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a9dc:	2300      	movs	r3, #0
 800a9de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a9ec:	d901      	bls.n	800a9f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a9ee:	2303      	movs	r3, #3
 800a9f0:	e022      	b.n	800aa38 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	691b      	ldr	r3, [r3, #16]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	daf2      	bge.n	800a9e0 <USB_CoreReset+0xc>

  count = 10U;
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a9fe:	e002      	b.n	800aa06 <USB_CoreReset+0x32>
  {
    count--;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	3b01      	subs	r3, #1
 800aa04:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d1f9      	bne.n	800aa00 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	691b      	ldr	r3, [r3, #16]
 800aa10:	f043 0201 	orr.w	r2, r3, #1
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa24:	d901      	bls.n	800aa2a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800aa26:	2303      	movs	r3, #3
 800aa28:	e006      	b.n	800aa38 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	f003 0301 	and.w	r3, r3, #1
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d0f0      	beq.n	800aa18 <USB_CoreReset+0x44>

  return HAL_OK;
 800aa36:	2300      	movs	r3, #0
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3714      	adds	r7, #20
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa42:	4770      	bx	lr

0800aa44 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	460b      	mov	r3, r1
 800aa4e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aa50:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800aa54:	f002 fd4c 	bl	800d4f0 <USBD_static_malloc>
 800aa58:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d109      	bne.n	800aa74 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	32b0      	adds	r2, #176	@ 0xb0
 800aa6a:	2100      	movs	r1, #0
 800aa6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aa70:	2302      	movs	r3, #2
 800aa72:	e0d4      	b.n	800ac1e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800aa74:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800aa78:	2100      	movs	r1, #0
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f003 fd1d 	bl	800e4ba <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	32b0      	adds	r2, #176	@ 0xb0
 800aa8a:	68f9      	ldr	r1, [r7, #12]
 800aa8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	32b0      	adds	r2, #176	@ 0xb0
 800aa9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	7c1b      	ldrb	r3, [r3, #16]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d138      	bne.n	800ab1e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aaac:	4b5e      	ldr	r3, [pc, #376]	@ (800ac28 <USBD_CDC_Init+0x1e4>)
 800aaae:	7819      	ldrb	r1, [r3, #0]
 800aab0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aab4:	2202      	movs	r2, #2
 800aab6:	6878      	ldr	r0, [r7, #4]
 800aab8:	f002 fbf7 	bl	800d2aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aabc:	4b5a      	ldr	r3, [pc, #360]	@ (800ac28 <USBD_CDC_Init+0x1e4>)
 800aabe:	781b      	ldrb	r3, [r3, #0]
 800aac0:	f003 020f 	and.w	r2, r3, #15
 800aac4:	6879      	ldr	r1, [r7, #4]
 800aac6:	4613      	mov	r3, r2
 800aac8:	009b      	lsls	r3, r3, #2
 800aaca:	4413      	add	r3, r2
 800aacc:	009b      	lsls	r3, r3, #2
 800aace:	440b      	add	r3, r1
 800aad0:	3323      	adds	r3, #35	@ 0x23
 800aad2:	2201      	movs	r2, #1
 800aad4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aad6:	4b55      	ldr	r3, [pc, #340]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800aad8:	7819      	ldrb	r1, [r3, #0]
 800aada:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800aade:	2202      	movs	r2, #2
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f002 fbe2 	bl	800d2aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aae6:	4b51      	ldr	r3, [pc, #324]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	f003 020f 	and.w	r2, r3, #15
 800aaee:	6879      	ldr	r1, [r7, #4]
 800aaf0:	4613      	mov	r3, r2
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	4413      	add	r3, r2
 800aaf6:	009b      	lsls	r3, r3, #2
 800aaf8:	440b      	add	r3, r1
 800aafa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800aafe:	2201      	movs	r2, #1
 800ab00:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ab02:	4b4b      	ldr	r3, [pc, #300]	@ (800ac30 <USBD_CDC_Init+0x1ec>)
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	f003 020f 	and.w	r2, r3, #15
 800ab0a:	6879      	ldr	r1, [r7, #4]
 800ab0c:	4613      	mov	r3, r2
 800ab0e:	009b      	lsls	r3, r3, #2
 800ab10:	4413      	add	r3, r2
 800ab12:	009b      	lsls	r3, r3, #2
 800ab14:	440b      	add	r3, r1
 800ab16:	331c      	adds	r3, #28
 800ab18:	2210      	movs	r2, #16
 800ab1a:	601a      	str	r2, [r3, #0]
 800ab1c:	e035      	b.n	800ab8a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab1e:	4b42      	ldr	r3, [pc, #264]	@ (800ac28 <USBD_CDC_Init+0x1e4>)
 800ab20:	7819      	ldrb	r1, [r3, #0]
 800ab22:	2340      	movs	r3, #64	@ 0x40
 800ab24:	2202      	movs	r2, #2
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f002 fbbf 	bl	800d2aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ab2c:	4b3e      	ldr	r3, [pc, #248]	@ (800ac28 <USBD_CDC_Init+0x1e4>)
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	f003 020f 	and.w	r2, r3, #15
 800ab34:	6879      	ldr	r1, [r7, #4]
 800ab36:	4613      	mov	r3, r2
 800ab38:	009b      	lsls	r3, r3, #2
 800ab3a:	4413      	add	r3, r2
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	440b      	add	r3, r1
 800ab40:	3323      	adds	r3, #35	@ 0x23
 800ab42:	2201      	movs	r2, #1
 800ab44:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ab46:	4b39      	ldr	r3, [pc, #228]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800ab48:	7819      	ldrb	r1, [r3, #0]
 800ab4a:	2340      	movs	r3, #64	@ 0x40
 800ab4c:	2202      	movs	r2, #2
 800ab4e:	6878      	ldr	r0, [r7, #4]
 800ab50:	f002 fbab 	bl	800d2aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ab54:	4b35      	ldr	r3, [pc, #212]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800ab56:	781b      	ldrb	r3, [r3, #0]
 800ab58:	f003 020f 	and.w	r2, r3, #15
 800ab5c:	6879      	ldr	r1, [r7, #4]
 800ab5e:	4613      	mov	r3, r2
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	4413      	add	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	440b      	add	r3, r1
 800ab68:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ab70:	4b2f      	ldr	r3, [pc, #188]	@ (800ac30 <USBD_CDC_Init+0x1ec>)
 800ab72:	781b      	ldrb	r3, [r3, #0]
 800ab74:	f003 020f 	and.w	r2, r3, #15
 800ab78:	6879      	ldr	r1, [r7, #4]
 800ab7a:	4613      	mov	r3, r2
 800ab7c:	009b      	lsls	r3, r3, #2
 800ab7e:	4413      	add	r3, r2
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	440b      	add	r3, r1
 800ab84:	331c      	adds	r3, #28
 800ab86:	2210      	movs	r2, #16
 800ab88:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ab8a:	4b29      	ldr	r3, [pc, #164]	@ (800ac30 <USBD_CDC_Init+0x1ec>)
 800ab8c:	7819      	ldrb	r1, [r3, #0]
 800ab8e:	2308      	movs	r3, #8
 800ab90:	2203      	movs	r2, #3
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f002 fb89 	bl	800d2aa <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ab98:	4b25      	ldr	r3, [pc, #148]	@ (800ac30 <USBD_CDC_Init+0x1ec>)
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	f003 020f 	and.w	r2, r3, #15
 800aba0:	6879      	ldr	r1, [r7, #4]
 800aba2:	4613      	mov	r3, r2
 800aba4:	009b      	lsls	r3, r3, #2
 800aba6:	4413      	add	r3, r2
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	440b      	add	r3, r1
 800abac:	3323      	adds	r3, #35	@ 0x23
 800abae:	2201      	movs	r2, #1
 800abb0:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2200      	movs	r2, #0
 800abb6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800abc0:	687a      	ldr	r2, [r7, #4]
 800abc2:	33b0      	adds	r3, #176	@ 0xb0
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	685b      	ldr	r3, [r3, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	2200      	movs	r2, #0
 800abd2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	2200      	movs	r2, #0
 800abda:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	d101      	bne.n	800abec <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800abe8:	2302      	movs	r3, #2
 800abea:	e018      	b.n	800ac1e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	7c1b      	ldrb	r3, [r3, #16]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d10a      	bne.n	800ac0a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800abf4:	4b0d      	ldr	r3, [pc, #52]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800abf6:	7819      	ldrb	r1, [r3, #0]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800abfe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac02:	6878      	ldr	r0, [r7, #4]
 800ac04:	f002 fc40 	bl	800d488 <USBD_LL_PrepareReceive>
 800ac08:	e008      	b.n	800ac1c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac0a:	4b08      	ldr	r3, [pc, #32]	@ (800ac2c <USBD_CDC_Init+0x1e8>)
 800ac0c:	7819      	ldrb	r1, [r3, #0]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ac14:	2340      	movs	r3, #64	@ 0x40
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f002 fc36 	bl	800d488 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac1c:	2300      	movs	r3, #0
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3710      	adds	r7, #16
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	200000a7 	.word	0x200000a7
 800ac2c:	200000a8 	.word	0x200000a8
 800ac30:	200000a9 	.word	0x200000a9

0800ac34 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ac40:	4b3a      	ldr	r3, [pc, #232]	@ (800ad2c <USBD_CDC_DeInit+0xf8>)
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	4619      	mov	r1, r3
 800ac46:	6878      	ldr	r0, [r7, #4]
 800ac48:	f002 fb55 	bl	800d2f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ac4c:	4b37      	ldr	r3, [pc, #220]	@ (800ad2c <USBD_CDC_DeInit+0xf8>)
 800ac4e:	781b      	ldrb	r3, [r3, #0]
 800ac50:	f003 020f 	and.w	r2, r3, #15
 800ac54:	6879      	ldr	r1, [r7, #4]
 800ac56:	4613      	mov	r3, r2
 800ac58:	009b      	lsls	r3, r3, #2
 800ac5a:	4413      	add	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	440b      	add	r3, r1
 800ac60:	3323      	adds	r3, #35	@ 0x23
 800ac62:	2200      	movs	r2, #0
 800ac64:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ac66:	4b32      	ldr	r3, [pc, #200]	@ (800ad30 <USBD_CDC_DeInit+0xfc>)
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	6878      	ldr	r0, [r7, #4]
 800ac6e:	f002 fb42 	bl	800d2f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ac72:	4b2f      	ldr	r3, [pc, #188]	@ (800ad30 <USBD_CDC_DeInit+0xfc>)
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	f003 020f 	and.w	r2, r3, #15
 800ac7a:	6879      	ldr	r1, [r7, #4]
 800ac7c:	4613      	mov	r3, r2
 800ac7e:	009b      	lsls	r3, r3, #2
 800ac80:	4413      	add	r3, r2
 800ac82:	009b      	lsls	r3, r3, #2
 800ac84:	440b      	add	r3, r1
 800ac86:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ac8e:	4b29      	ldr	r3, [pc, #164]	@ (800ad34 <USBD_CDC_DeInit+0x100>)
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	4619      	mov	r1, r3
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f002 fb2e 	bl	800d2f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ac9a:	4b26      	ldr	r3, [pc, #152]	@ (800ad34 <USBD_CDC_DeInit+0x100>)
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	f003 020f 	and.w	r2, r3, #15
 800aca2:	6879      	ldr	r1, [r7, #4]
 800aca4:	4613      	mov	r3, r2
 800aca6:	009b      	lsls	r3, r3, #2
 800aca8:	4413      	add	r3, r2
 800acaa:	009b      	lsls	r3, r3, #2
 800acac:	440b      	add	r3, r1
 800acae:	3323      	adds	r3, #35	@ 0x23
 800acb0:	2200      	movs	r2, #0
 800acb2:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800acb4:	4b1f      	ldr	r3, [pc, #124]	@ (800ad34 <USBD_CDC_DeInit+0x100>)
 800acb6:	781b      	ldrb	r3, [r3, #0]
 800acb8:	f003 020f 	and.w	r2, r3, #15
 800acbc:	6879      	ldr	r1, [r7, #4]
 800acbe:	4613      	mov	r3, r2
 800acc0:	009b      	lsls	r3, r3, #2
 800acc2:	4413      	add	r3, r2
 800acc4:	009b      	lsls	r3, r3, #2
 800acc6:	440b      	add	r3, r1
 800acc8:	331c      	adds	r3, #28
 800acca:	2200      	movs	r2, #0
 800accc:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	32b0      	adds	r2, #176	@ 0xb0
 800acd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d01f      	beq.n	800ad20 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	33b0      	adds	r3, #176	@ 0xb0
 800acea:	009b      	lsls	r3, r3, #2
 800acec:	4413      	add	r3, r2
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	32b0      	adds	r2, #176	@ 0xb0
 800acfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad02:	4618      	mov	r0, r3
 800ad04:	f002 fc02 	bl	800d50c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	32b0      	adds	r2, #176	@ 0xb0
 800ad12:	2100      	movs	r1, #0
 800ad14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ad20:	2300      	movs	r3, #0
}
 800ad22:	4618      	mov	r0, r3
 800ad24:	3708      	adds	r7, #8
 800ad26:	46bd      	mov	sp, r7
 800ad28:	bd80      	pop	{r7, pc}
 800ad2a:	bf00      	nop
 800ad2c:	200000a7 	.word	0x200000a7
 800ad30:	200000a8 	.word	0x200000a8
 800ad34:	200000a9 	.word	0x200000a9

0800ad38 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b086      	sub	sp, #24
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
 800ad40:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	32b0      	adds	r2, #176	@ 0xb0
 800ad4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad50:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ad52:	2300      	movs	r3, #0
 800ad54:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ad56:	2300      	movs	r3, #0
 800ad58:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d101      	bne.n	800ad68 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ad64:	2303      	movs	r3, #3
 800ad66:	e0bf      	b.n	800aee8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d050      	beq.n	800ae16 <USBD_CDC_Setup+0xde>
 800ad74:	2b20      	cmp	r3, #32
 800ad76:	f040 80af 	bne.w	800aed8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	88db      	ldrh	r3, [r3, #6]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d03a      	beq.n	800adf8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ad82:	683b      	ldr	r3, [r7, #0]
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	b25b      	sxtb	r3, r3
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	da1b      	bge.n	800adc4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad92:	687a      	ldr	r2, [r7, #4]
 800ad94:	33b0      	adds	r3, #176	@ 0xb0
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	4413      	add	r3, r2
 800ad9a:	685b      	ldr	r3, [r3, #4]
 800ad9c:	689b      	ldr	r3, [r3, #8]
 800ad9e:	683a      	ldr	r2, [r7, #0]
 800ada0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ada2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ada4:	683a      	ldr	r2, [r7, #0]
 800ada6:	88d2      	ldrh	r2, [r2, #6]
 800ada8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	88db      	ldrh	r3, [r3, #6]
 800adae:	2b07      	cmp	r3, #7
 800adb0:	bf28      	it	cs
 800adb2:	2307      	movcs	r3, #7
 800adb4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	89fa      	ldrh	r2, [r7, #14]
 800adba:	4619      	mov	r1, r3
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f001 fda9 	bl	800c914 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800adc2:	e090      	b.n	800aee6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800adc4:	683b      	ldr	r3, [r7, #0]
 800adc6:	785a      	ldrb	r2, [r3, #1]
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	88db      	ldrh	r3, [r3, #6]
 800add2:	2b3f      	cmp	r3, #63	@ 0x3f
 800add4:	d803      	bhi.n	800adde <USBD_CDC_Setup+0xa6>
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	88db      	ldrh	r3, [r3, #6]
 800adda:	b2da      	uxtb	r2, r3
 800addc:	e000      	b.n	800ade0 <USBD_CDC_Setup+0xa8>
 800adde:	2240      	movs	r2, #64	@ 0x40
 800ade0:	693b      	ldr	r3, [r7, #16]
 800ade2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ade6:	6939      	ldr	r1, [r7, #16]
 800ade8:	693b      	ldr	r3, [r7, #16]
 800adea:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800adee:	461a      	mov	r2, r3
 800adf0:	6878      	ldr	r0, [r7, #4]
 800adf2:	f001 fdbe 	bl	800c972 <USBD_CtlPrepareRx>
      break;
 800adf6:	e076      	b.n	800aee6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800adfe:	687a      	ldr	r2, [r7, #4]
 800ae00:	33b0      	adds	r3, #176	@ 0xb0
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	4413      	add	r3, r2
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	683a      	ldr	r2, [r7, #0]
 800ae0c:	7850      	ldrb	r0, [r2, #1]
 800ae0e:	2200      	movs	r2, #0
 800ae10:	6839      	ldr	r1, [r7, #0]
 800ae12:	4798      	blx	r3
      break;
 800ae14:	e067      	b.n	800aee6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	785b      	ldrb	r3, [r3, #1]
 800ae1a:	2b0b      	cmp	r3, #11
 800ae1c:	d851      	bhi.n	800aec2 <USBD_CDC_Setup+0x18a>
 800ae1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ae24 <USBD_CDC_Setup+0xec>)
 800ae20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae24:	0800ae55 	.word	0x0800ae55
 800ae28:	0800aed1 	.word	0x0800aed1
 800ae2c:	0800aec3 	.word	0x0800aec3
 800ae30:	0800aec3 	.word	0x0800aec3
 800ae34:	0800aec3 	.word	0x0800aec3
 800ae38:	0800aec3 	.word	0x0800aec3
 800ae3c:	0800aec3 	.word	0x0800aec3
 800ae40:	0800aec3 	.word	0x0800aec3
 800ae44:	0800aec3 	.word	0x0800aec3
 800ae48:	0800aec3 	.word	0x0800aec3
 800ae4c:	0800ae7f 	.word	0x0800ae7f
 800ae50:	0800aea9 	.word	0x0800aea9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae5a:	b2db      	uxtb	r3, r3
 800ae5c:	2b03      	cmp	r3, #3
 800ae5e:	d107      	bne.n	800ae70 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ae60:	f107 030a 	add.w	r3, r7, #10
 800ae64:	2202      	movs	r2, #2
 800ae66:	4619      	mov	r1, r3
 800ae68:	6878      	ldr	r0, [r7, #4]
 800ae6a:	f001 fd53 	bl	800c914 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae6e:	e032      	b.n	800aed6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ae70:	6839      	ldr	r1, [r7, #0]
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f001 fcd1 	bl	800c81a <USBD_CtlError>
            ret = USBD_FAIL;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	75fb      	strb	r3, [r7, #23]
          break;
 800ae7c:	e02b      	b.n	800aed6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	2b03      	cmp	r3, #3
 800ae88:	d107      	bne.n	800ae9a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ae8a:	f107 030d 	add.w	r3, r7, #13
 800ae8e:	2201      	movs	r2, #1
 800ae90:	4619      	mov	r1, r3
 800ae92:	6878      	ldr	r0, [r7, #4]
 800ae94:	f001 fd3e 	bl	800c914 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ae98:	e01d      	b.n	800aed6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ae9a:	6839      	ldr	r1, [r7, #0]
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f001 fcbc 	bl	800c81a <USBD_CtlError>
            ret = USBD_FAIL;
 800aea2:	2303      	movs	r3, #3
 800aea4:	75fb      	strb	r3, [r7, #23]
          break;
 800aea6:	e016      	b.n	800aed6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	2b03      	cmp	r3, #3
 800aeb2:	d00f      	beq.n	800aed4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800aeb4:	6839      	ldr	r1, [r7, #0]
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f001 fcaf 	bl	800c81a <USBD_CtlError>
            ret = USBD_FAIL;
 800aebc:	2303      	movs	r3, #3
 800aebe:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800aec0:	e008      	b.n	800aed4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800aec2:	6839      	ldr	r1, [r7, #0]
 800aec4:	6878      	ldr	r0, [r7, #4]
 800aec6:	f001 fca8 	bl	800c81a <USBD_CtlError>
          ret = USBD_FAIL;
 800aeca:	2303      	movs	r3, #3
 800aecc:	75fb      	strb	r3, [r7, #23]
          break;
 800aece:	e002      	b.n	800aed6 <USBD_CDC_Setup+0x19e>
          break;
 800aed0:	bf00      	nop
 800aed2:	e008      	b.n	800aee6 <USBD_CDC_Setup+0x1ae>
          break;
 800aed4:	bf00      	nop
      }
      break;
 800aed6:	e006      	b.n	800aee6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800aed8:	6839      	ldr	r1, [r7, #0]
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f001 fc9d 	bl	800c81a <USBD_CtlError>
      ret = USBD_FAIL;
 800aee0:	2303      	movs	r3, #3
 800aee2:	75fb      	strb	r3, [r7, #23]
      break;
 800aee4:	bf00      	nop
  }

  return (uint8_t)ret;
 800aee6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	3718      	adds	r7, #24
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bd80      	pop	{r7, pc}

0800aef0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aef0:	b580      	push	{r7, lr}
 800aef2:	b084      	sub	sp, #16
 800aef4:	af00      	add	r7, sp, #0
 800aef6:	6078      	str	r0, [r7, #4]
 800aef8:	460b      	mov	r3, r1
 800aefa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af02:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	32b0      	adds	r2, #176	@ 0xb0
 800af0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af12:	2b00      	cmp	r3, #0
 800af14:	d101      	bne.n	800af1a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800af16:	2303      	movs	r3, #3
 800af18:	e065      	b.n	800afe6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	32b0      	adds	r2, #176	@ 0xb0
 800af24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af28:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af2a:	78fb      	ldrb	r3, [r7, #3]
 800af2c:	f003 020f 	and.w	r2, r3, #15
 800af30:	6879      	ldr	r1, [r7, #4]
 800af32:	4613      	mov	r3, r2
 800af34:	009b      	lsls	r3, r3, #2
 800af36:	4413      	add	r3, r2
 800af38:	009b      	lsls	r3, r3, #2
 800af3a:	440b      	add	r3, r1
 800af3c:	3314      	adds	r3, #20
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	2b00      	cmp	r3, #0
 800af42:	d02f      	beq.n	800afa4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800af44:	78fb      	ldrb	r3, [r7, #3]
 800af46:	f003 020f 	and.w	r2, r3, #15
 800af4a:	6879      	ldr	r1, [r7, #4]
 800af4c:	4613      	mov	r3, r2
 800af4e:	009b      	lsls	r3, r3, #2
 800af50:	4413      	add	r3, r2
 800af52:	009b      	lsls	r3, r3, #2
 800af54:	440b      	add	r3, r1
 800af56:	3314      	adds	r3, #20
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	78fb      	ldrb	r3, [r7, #3]
 800af5c:	f003 010f 	and.w	r1, r3, #15
 800af60:	68f8      	ldr	r0, [r7, #12]
 800af62:	460b      	mov	r3, r1
 800af64:	00db      	lsls	r3, r3, #3
 800af66:	440b      	add	r3, r1
 800af68:	009b      	lsls	r3, r3, #2
 800af6a:	4403      	add	r3, r0
 800af6c:	331c      	adds	r3, #28
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	fbb2 f1f3 	udiv	r1, r2, r3
 800af74:	fb01 f303 	mul.w	r3, r1, r3
 800af78:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d112      	bne.n	800afa4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800af7e:	78fb      	ldrb	r3, [r7, #3]
 800af80:	f003 020f 	and.w	r2, r3, #15
 800af84:	6879      	ldr	r1, [r7, #4]
 800af86:	4613      	mov	r3, r2
 800af88:	009b      	lsls	r3, r3, #2
 800af8a:	4413      	add	r3, r2
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	440b      	add	r3, r1
 800af90:	3314      	adds	r3, #20
 800af92:	2200      	movs	r2, #0
 800af94:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800af96:	78f9      	ldrb	r1, [r7, #3]
 800af98:	2300      	movs	r3, #0
 800af9a:	2200      	movs	r2, #0
 800af9c:	6878      	ldr	r0, [r7, #4]
 800af9e:	f002 fa52 	bl	800d446 <USBD_LL_Transmit>
 800afa2:	e01f      	b.n	800afe4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	2200      	movs	r2, #0
 800afa8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	33b0      	adds	r3, #176	@ 0xb0
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	4413      	add	r3, r2
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	691b      	ldr	r3, [r3, #16]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d010      	beq.n	800afe4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800afc8:	687a      	ldr	r2, [r7, #4]
 800afca:	33b0      	adds	r3, #176	@ 0xb0
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	691b      	ldr	r3, [r3, #16]
 800afd4:	68ba      	ldr	r2, [r7, #8]
 800afd6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800afda:	68ba      	ldr	r2, [r7, #8]
 800afdc:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800afe0:	78fa      	ldrb	r2, [r7, #3]
 800afe2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3710      	adds	r7, #16
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}

0800afee <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800afee:	b580      	push	{r7, lr}
 800aff0:	b084      	sub	sp, #16
 800aff2:	af00      	add	r7, sp, #0
 800aff4:	6078      	str	r0, [r7, #4]
 800aff6:	460b      	mov	r3, r1
 800aff8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	32b0      	adds	r2, #176	@ 0xb0
 800b004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b008:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	32b0      	adds	r2, #176	@ 0xb0
 800b014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d101      	bne.n	800b020 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b01c:	2303      	movs	r3, #3
 800b01e:	e01a      	b.n	800b056 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b020:	78fb      	ldrb	r3, [r7, #3]
 800b022:	4619      	mov	r1, r3
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f002 fa50 	bl	800d4ca <USBD_LL_GetRxDataSize>
 800b02a:	4602      	mov	r2, r0
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	33b0      	adds	r3, #176	@ 0xb0
 800b03c:	009b      	lsls	r3, r3, #2
 800b03e:	4413      	add	r3, r2
 800b040:	685b      	ldr	r3, [r3, #4]
 800b042:	68db      	ldr	r3, [r3, #12]
 800b044:	68fa      	ldr	r2, [r7, #12]
 800b046:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b04a:	68fa      	ldr	r2, [r7, #12]
 800b04c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b050:	4611      	mov	r1, r2
 800b052:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b054:	2300      	movs	r3, #0
}
 800b056:	4618      	mov	r0, r3
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}

0800b05e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b05e:	b580      	push	{r7, lr}
 800b060:	b084      	sub	sp, #16
 800b062:	af00      	add	r7, sp, #0
 800b064:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	32b0      	adds	r2, #176	@ 0xb0
 800b070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b074:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b07c:	2303      	movs	r3, #3
 800b07e:	e024      	b.n	800b0ca <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	33b0      	adds	r3, #176	@ 0xb0
 800b08a:	009b      	lsls	r3, r3, #2
 800b08c:	4413      	add	r3, r2
 800b08e:	685b      	ldr	r3, [r3, #4]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d019      	beq.n	800b0c8 <USBD_CDC_EP0_RxReady+0x6a>
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b09a:	2bff      	cmp	r3, #255	@ 0xff
 800b09c:	d014      	beq.n	800b0c8 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	33b0      	adds	r3, #176	@ 0xb0
 800b0a8:	009b      	lsls	r3, r3, #2
 800b0aa:	4413      	add	r3, r2
 800b0ac:	685b      	ldr	r3, [r3, #4]
 800b0ae:	689b      	ldr	r3, [r3, #8]
 800b0b0:	68fa      	ldr	r2, [r7, #12]
 800b0b2:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b0b6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b0b8:	68fa      	ldr	r2, [r7, #12]
 800b0ba:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b0be:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	22ff      	movs	r2, #255	@ 0xff
 800b0c4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b0c8:	2300      	movs	r3, #0
}
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	3710      	adds	r7, #16
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bd80      	pop	{r7, pc}
	...

0800b0d4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b0d4:	b580      	push	{r7, lr}
 800b0d6:	b086      	sub	sp, #24
 800b0d8:	af00      	add	r7, sp, #0
 800b0da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b0dc:	2182      	movs	r1, #130	@ 0x82
 800b0de:	4818      	ldr	r0, [pc, #96]	@ (800b140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0e0:	f000 fd62 	bl	800bba8 <USBD_GetEpDesc>
 800b0e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b0e6:	2101      	movs	r1, #1
 800b0e8:	4815      	ldr	r0, [pc, #84]	@ (800b140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0ea:	f000 fd5d 	bl	800bba8 <USBD_GetEpDesc>
 800b0ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b0f0:	2181      	movs	r1, #129	@ 0x81
 800b0f2:	4813      	ldr	r0, [pc, #76]	@ (800b140 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b0f4:	f000 fd58 	bl	800bba8 <USBD_GetEpDesc>
 800b0f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d002      	beq.n	800b106 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b100:	697b      	ldr	r3, [r7, #20]
 800b102:	2210      	movs	r2, #16
 800b104:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d006      	beq.n	800b11a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	2200      	movs	r2, #0
 800b110:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b114:	711a      	strb	r2, [r3, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d006      	beq.n	800b12e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	2200      	movs	r2, #0
 800b124:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b128:	711a      	strb	r2, [r3, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	2243      	movs	r2, #67	@ 0x43
 800b132:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b134:	4b02      	ldr	r3, [pc, #8]	@ (800b140 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b136:	4618      	mov	r0, r3
 800b138:	3718      	adds	r7, #24
 800b13a:	46bd      	mov	sp, r7
 800b13c:	bd80      	pop	{r7, pc}
 800b13e:	bf00      	nop
 800b140:	20000064 	.word	0x20000064

0800b144 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b14c:	2182      	movs	r1, #130	@ 0x82
 800b14e:	4818      	ldr	r0, [pc, #96]	@ (800b1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b150:	f000 fd2a 	bl	800bba8 <USBD_GetEpDesc>
 800b154:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b156:	2101      	movs	r1, #1
 800b158:	4815      	ldr	r0, [pc, #84]	@ (800b1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b15a:	f000 fd25 	bl	800bba8 <USBD_GetEpDesc>
 800b15e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b160:	2181      	movs	r1, #129	@ 0x81
 800b162:	4813      	ldr	r0, [pc, #76]	@ (800b1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b164:	f000 fd20 	bl	800bba8 <USBD_GetEpDesc>
 800b168:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b16a:	697b      	ldr	r3, [r7, #20]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d002      	beq.n	800b176 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2210      	movs	r2, #16
 800b174:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d006      	beq.n	800b18a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	2200      	movs	r2, #0
 800b180:	711a      	strb	r2, [r3, #4]
 800b182:	2200      	movs	r2, #0
 800b184:	f042 0202 	orr.w	r2, r2, #2
 800b188:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d006      	beq.n	800b19e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	2200      	movs	r2, #0
 800b194:	711a      	strb	r2, [r3, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	f042 0202 	orr.w	r2, r2, #2
 800b19c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	2243      	movs	r2, #67	@ 0x43
 800b1a2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b1a4:	4b02      	ldr	r3, [pc, #8]	@ (800b1b0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3718      	adds	r7, #24
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	20000064 	.word	0x20000064

0800b1b4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b1b4:	b580      	push	{r7, lr}
 800b1b6:	b086      	sub	sp, #24
 800b1b8:	af00      	add	r7, sp, #0
 800b1ba:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b1bc:	2182      	movs	r1, #130	@ 0x82
 800b1be:	4818      	ldr	r0, [pc, #96]	@ (800b220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1c0:	f000 fcf2 	bl	800bba8 <USBD_GetEpDesc>
 800b1c4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b1c6:	2101      	movs	r1, #1
 800b1c8:	4815      	ldr	r0, [pc, #84]	@ (800b220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1ca:	f000 fced 	bl	800bba8 <USBD_GetEpDesc>
 800b1ce:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b1d0:	2181      	movs	r1, #129	@ 0x81
 800b1d2:	4813      	ldr	r0, [pc, #76]	@ (800b220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b1d4:	f000 fce8 	bl	800bba8 <USBD_GetEpDesc>
 800b1d8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b1da:	697b      	ldr	r3, [r7, #20]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d002      	beq.n	800b1e6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b1e0:	697b      	ldr	r3, [r7, #20]
 800b1e2:	2210      	movs	r2, #16
 800b1e4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b1e6:	693b      	ldr	r3, [r7, #16]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d006      	beq.n	800b1fa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b1ec:	693b      	ldr	r3, [r7, #16]
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1f4:	711a      	strb	r2, [r3, #4]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d006      	beq.n	800b20e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	2200      	movs	r2, #0
 800b204:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b208:	711a      	strb	r2, [r3, #4]
 800b20a:	2200      	movs	r2, #0
 800b20c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	2243      	movs	r2, #67	@ 0x43
 800b212:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b214:	4b02      	ldr	r3, [pc, #8]	@ (800b220 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b216:	4618      	mov	r0, r3
 800b218:	3718      	adds	r7, #24
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	20000064 	.word	0x20000064

0800b224 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	220a      	movs	r2, #10
 800b230:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b232:	4b03      	ldr	r3, [pc, #12]	@ (800b240 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b234:	4618      	mov	r0, r3
 800b236:	370c      	adds	r7, #12
 800b238:	46bd      	mov	sp, r7
 800b23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23e:	4770      	bx	lr
 800b240:	20000020 	.word	0x20000020

0800b244 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b244:	b480      	push	{r7}
 800b246:	b083      	sub	sp, #12
 800b248:	af00      	add	r7, sp, #0
 800b24a:	6078      	str	r0, [r7, #4]
 800b24c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b24e:	683b      	ldr	r3, [r7, #0]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d101      	bne.n	800b258 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b254:	2303      	movs	r3, #3
 800b256:	e009      	b.n	800b26c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b25e:	687a      	ldr	r2, [r7, #4]
 800b260:	33b0      	adds	r3, #176	@ 0xb0
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	4413      	add	r3, r2
 800b266:	683a      	ldr	r2, [r7, #0]
 800b268:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b26a:	2300      	movs	r3, #0
}
 800b26c:	4618      	mov	r0, r3
 800b26e:	370c      	adds	r7, #12
 800b270:	46bd      	mov	sp, r7
 800b272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b276:	4770      	bx	lr

0800b278 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b278:	b480      	push	{r7}
 800b27a:	b087      	sub	sp, #28
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	60b9      	str	r1, [r7, #8]
 800b282:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	32b0      	adds	r2, #176	@ 0xb0
 800b28e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b292:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d101      	bne.n	800b29e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e008      	b.n	800b2b0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	68ba      	ldr	r2, [r7, #8]
 800b2a2:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b2a6:	697b      	ldr	r3, [r7, #20]
 800b2a8:	687a      	ldr	r2, [r7, #4]
 800b2aa:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b2ae:	2300      	movs	r3, #0
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	371c      	adds	r7, #28
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr

0800b2bc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b085      	sub	sp, #20
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
 800b2c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	32b0      	adds	r2, #176	@ 0xb0
 800b2d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d101      	bne.n	800b2e0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b2dc:	2303      	movs	r3, #3
 800b2de:	e004      	b.n	800b2ea <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	683a      	ldr	r2, [r7, #0]
 800b2e4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b2e8:	2300      	movs	r3, #0
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3714      	adds	r7, #20
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f4:	4770      	bx	lr
	...

0800b2f8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b2f8:	b580      	push	{r7, lr}
 800b2fa:	b084      	sub	sp, #16
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	32b0      	adds	r2, #176	@ 0xb0
 800b30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b30e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b310:	2301      	movs	r3, #1
 800b312:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b314:	68bb      	ldr	r3, [r7, #8]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d101      	bne.n	800b31e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b31a:	2303      	movs	r3, #3
 800b31c:	e025      	b.n	800b36a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b324:	2b00      	cmp	r3, #0
 800b326:	d11f      	bne.n	800b368 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	2201      	movs	r2, #1
 800b32c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b330:	4b10      	ldr	r3, [pc, #64]	@ (800b374 <USBD_CDC_TransmitPacket+0x7c>)
 800b332:	781b      	ldrb	r3, [r3, #0]
 800b334:	f003 020f 	and.w	r2, r3, #15
 800b338:	68bb      	ldr	r3, [r7, #8]
 800b33a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b33e:	6878      	ldr	r0, [r7, #4]
 800b340:	4613      	mov	r3, r2
 800b342:	009b      	lsls	r3, r3, #2
 800b344:	4413      	add	r3, r2
 800b346:	009b      	lsls	r3, r3, #2
 800b348:	4403      	add	r3, r0
 800b34a:	3314      	adds	r3, #20
 800b34c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b34e:	4b09      	ldr	r3, [pc, #36]	@ (800b374 <USBD_CDC_TransmitPacket+0x7c>)
 800b350:	7819      	ldrb	r1, [r3, #0]
 800b352:	68bb      	ldr	r3, [r7, #8]
 800b354:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b358:	68bb      	ldr	r3, [r7, #8]
 800b35a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f002 f871 	bl	800d446 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b364:	2300      	movs	r3, #0
 800b366:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b368:	7bfb      	ldrb	r3, [r7, #15]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
 800b372:	bf00      	nop
 800b374:	200000a7 	.word	0x200000a7

0800b378 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	32b0      	adds	r2, #176	@ 0xb0
 800b38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	32b0      	adds	r2, #176	@ 0xb0
 800b39a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d101      	bne.n	800b3a6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b3a2:	2303      	movs	r3, #3
 800b3a4:	e018      	b.n	800b3d8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7c1b      	ldrb	r3, [r3, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10a      	bne.n	800b3c4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b3ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e0 <USBD_CDC_ReceivePacket+0x68>)
 800b3b0:	7819      	ldrb	r1, [r3, #0]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f002 f863 	bl	800d488 <USBD_LL_PrepareReceive>
 800b3c2:	e008      	b.n	800b3d6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b3c4:	4b06      	ldr	r3, [pc, #24]	@ (800b3e0 <USBD_CDC_ReceivePacket+0x68>)
 800b3c6:	7819      	ldrb	r1, [r3, #0]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3ce:	2340      	movs	r3, #64	@ 0x40
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f002 f859 	bl	800d488 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b3d6:	2300      	movs	r3, #0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	200000a8 	.word	0x200000a8

0800b3e4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b086      	sub	sp, #24
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	60f8      	str	r0, [r7, #12]
 800b3ec:	60b9      	str	r1, [r7, #8]
 800b3ee:	4613      	mov	r3, r2
 800b3f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d101      	bne.n	800b3fc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e01f      	b.n	800b43c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2200      	movs	r2, #0
 800b410:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d003      	beq.n	800b422 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2201      	movs	r2, #1
 800b426:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	79fa      	ldrb	r2, [r7, #7]
 800b42e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f001 fed3 	bl	800d1dc <USBD_LL_Init>
 800b436:	4603      	mov	r3, r0
 800b438:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b43a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3718      	adds	r7, #24
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b084      	sub	sp, #16
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b44e:	2300      	movs	r3, #0
 800b450:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b458:	2303      	movs	r3, #3
 800b45a:	e025      	b.n	800b4a8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	32ae      	adds	r2, #174	@ 0xae
 800b46e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00f      	beq.n	800b498 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	32ae      	adds	r2, #174	@ 0xae
 800b482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b488:	f107 020e 	add.w	r2, r7, #14
 800b48c:	4610      	mov	r0, r2
 800b48e:	4798      	blx	r3
 800b490:	4602      	mov	r2, r0
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b49e:	1c5a      	adds	r2, r3, #1
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f001 fedb 	bl	800d274 <USBD_LL_Start>
 800b4be:	4603      	mov	r3, r0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3708      	adds	r7, #8
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b083      	sub	sp, #12
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4d0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	370c      	adds	r7, #12
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4dc:	4770      	bx	lr

0800b4de <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	78fa      	ldrb	r2, [r7, #3]
 800b502:	4611      	mov	r1, r2
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	4798      	blx	r3
 800b508:	4603      	mov	r3, r0
 800b50a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}

0800b516 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b516:	b580      	push	{r7, lr}
 800b518:	b084      	sub	sp, #16
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
 800b51e:	460b      	mov	r3, r1
 800b520:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b522:	2300      	movs	r3, #0
 800b524:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	78fa      	ldrb	r2, [r7, #3]
 800b530:	4611      	mov	r1, r2
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	4798      	blx	r3
 800b536:	4603      	mov	r3, r0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d001      	beq.n	800b540 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b53c:	2303      	movs	r3, #3
 800b53e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b540:	7bfb      	ldrb	r3, [r7, #15]
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
 800b552:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b55a:	6839      	ldr	r1, [r7, #0]
 800b55c:	4618      	mov	r0, r3
 800b55e:	f001 f922 	bl	800c7a6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2201      	movs	r2, #1
 800b566:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b570:	461a      	mov	r2, r3
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b57e:	f003 031f 	and.w	r3, r3, #31
 800b582:	2b02      	cmp	r3, #2
 800b584:	d01a      	beq.n	800b5bc <USBD_LL_SetupStage+0x72>
 800b586:	2b02      	cmp	r3, #2
 800b588:	d822      	bhi.n	800b5d0 <USBD_LL_SetupStage+0x86>
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d002      	beq.n	800b594 <USBD_LL_SetupStage+0x4a>
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d00a      	beq.n	800b5a8 <USBD_LL_SetupStage+0x5e>
 800b592:	e01d      	b.n	800b5d0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b59a:	4619      	mov	r1, r3
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 fb77 	bl	800bc90 <USBD_StdDevReq>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	73fb      	strb	r3, [r7, #15]
      break;
 800b5a6:	e020      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 fbdf 	bl	800bd74 <USBD_StdItfReq>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	73fb      	strb	r3, [r7, #15]
      break;
 800b5ba:	e016      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f000 fc41 	bl	800be4c <USBD_StdEPReq>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	73fb      	strb	r3, [r7, #15]
      break;
 800b5ce:	e00c      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b5d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	4619      	mov	r1, r3
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f001 fea8 	bl	800d334 <USBD_LL_StallEP>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	73fb      	strb	r3, [r7, #15]
      break;
 800b5e8:	bf00      	nop
  }

  return ret;
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b602:	2300      	movs	r3, #0
 800b604:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b606:	7afb      	ldrb	r3, [r7, #11]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d177      	bne.n	800b6fc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b612:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b61a:	2b03      	cmp	r3, #3
 800b61c:	f040 80a1 	bne.w	800b762 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	693a      	ldr	r2, [r7, #16]
 800b626:	8992      	ldrh	r2, [r2, #12]
 800b628:	4293      	cmp	r3, r2
 800b62a:	d91c      	bls.n	800b666 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	8992      	ldrh	r2, [r2, #12]
 800b634:	1a9a      	subs	r2, r3, r2
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	693a      	ldr	r2, [r7, #16]
 800b640:	8992      	ldrh	r2, [r2, #12]
 800b642:	441a      	add	r2, r3
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	6919      	ldr	r1, [r3, #16]
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	899b      	ldrh	r3, [r3, #12]
 800b650:	461a      	mov	r2, r3
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	4293      	cmp	r3, r2
 800b658:	bf38      	it	cc
 800b65a:	4613      	movcc	r3, r2
 800b65c:	461a      	mov	r2, r3
 800b65e:	68f8      	ldr	r0, [r7, #12]
 800b660:	f001 f9a8 	bl	800c9b4 <USBD_CtlContinueRx>
 800b664:	e07d      	b.n	800b762 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b66c:	f003 031f 	and.w	r3, r3, #31
 800b670:	2b02      	cmp	r3, #2
 800b672:	d014      	beq.n	800b69e <USBD_LL_DataOutStage+0xaa>
 800b674:	2b02      	cmp	r3, #2
 800b676:	d81d      	bhi.n	800b6b4 <USBD_LL_DataOutStage+0xc0>
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d002      	beq.n	800b682 <USBD_LL_DataOutStage+0x8e>
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d003      	beq.n	800b688 <USBD_LL_DataOutStage+0x94>
 800b680:	e018      	b.n	800b6b4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b682:	2300      	movs	r3, #0
 800b684:	75bb      	strb	r3, [r7, #22]
            break;
 800b686:	e018      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	4619      	mov	r1, r3
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f000 fa6e 	bl	800bb74 <USBD_CoreFindIF>
 800b698:	4603      	mov	r3, r0
 800b69a:	75bb      	strb	r3, [r7, #22]
            break;
 800b69c:	e00d      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 fa70 	bl	800bb8e <USBD_CoreFindEP>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	75bb      	strb	r3, [r7, #22]
            break;
 800b6b2:	e002      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	75bb      	strb	r3, [r7, #22]
            break;
 800b6b8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b6ba:	7dbb      	ldrb	r3, [r7, #22]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d119      	bne.n	800b6f4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b03      	cmp	r3, #3
 800b6ca:	d113      	bne.n	800b6f4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b6cc:	7dba      	ldrb	r2, [r7, #22]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	32ae      	adds	r2, #174	@ 0xae
 800b6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d6:	691b      	ldr	r3, [r3, #16]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00b      	beq.n	800b6f4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b6dc:	7dba      	ldrb	r2, [r7, #22]
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b6e4:	7dba      	ldrb	r2, [r7, #22]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	32ae      	adds	r2, #174	@ 0xae
 800b6ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ee:	691b      	ldr	r3, [r3, #16]
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f001 f96e 	bl	800c9d6 <USBD_CtlSendStatus>
 800b6fa:	e032      	b.n	800b762 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b6fc:	7afb      	ldrb	r3, [r7, #11]
 800b6fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b702:	b2db      	uxtb	r3, r3
 800b704:	4619      	mov	r1, r3
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f000 fa41 	bl	800bb8e <USBD_CoreFindEP>
 800b70c:	4603      	mov	r3, r0
 800b70e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b710:	7dbb      	ldrb	r3, [r7, #22]
 800b712:	2bff      	cmp	r3, #255	@ 0xff
 800b714:	d025      	beq.n	800b762 <USBD_LL_DataOutStage+0x16e>
 800b716:	7dbb      	ldrb	r3, [r7, #22]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d122      	bne.n	800b762 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b722:	b2db      	uxtb	r3, r3
 800b724:	2b03      	cmp	r3, #3
 800b726:	d117      	bne.n	800b758 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b728:	7dba      	ldrb	r2, [r7, #22]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	32ae      	adds	r2, #174	@ 0xae
 800b72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b732:	699b      	ldr	r3, [r3, #24]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d00f      	beq.n	800b758 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800b738:	7dba      	ldrb	r2, [r7, #22]
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b740:	7dba      	ldrb	r2, [r7, #22]
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	32ae      	adds	r2, #174	@ 0xae
 800b746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b74a:	699b      	ldr	r3, [r3, #24]
 800b74c:	7afa      	ldrb	r2, [r7, #11]
 800b74e:	4611      	mov	r1, r2
 800b750:	68f8      	ldr	r0, [r7, #12]
 800b752:	4798      	blx	r3
 800b754:	4603      	mov	r3, r0
 800b756:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b758:	7dfb      	ldrb	r3, [r7, #23]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d001      	beq.n	800b762 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800b75e:	7dfb      	ldrb	r3, [r7, #23]
 800b760:	e000      	b.n	800b764 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3718      	adds	r7, #24
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b086      	sub	sp, #24
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	460b      	mov	r3, r1
 800b776:	607a      	str	r2, [r7, #4]
 800b778:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b77a:	7afb      	ldrb	r3, [r7, #11]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d178      	bne.n	800b872 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	3314      	adds	r3, #20
 800b784:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b78c:	2b02      	cmp	r3, #2
 800b78e:	d163      	bne.n	800b858 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	693a      	ldr	r2, [r7, #16]
 800b796:	8992      	ldrh	r2, [r2, #12]
 800b798:	4293      	cmp	r3, r2
 800b79a:	d91c      	bls.n	800b7d6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	693a      	ldr	r2, [r7, #16]
 800b7a2:	8992      	ldrh	r2, [r2, #12]
 800b7a4:	1a9a      	subs	r2, r3, r2
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	691b      	ldr	r3, [r3, #16]
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	8992      	ldrh	r2, [r2, #12]
 800b7b2:	441a      	add	r2, r3
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	6919      	ldr	r1, [r3, #16]
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	68f8      	ldr	r0, [r7, #12]
 800b7c4:	f001 f8c4 	bl	800c950 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	68f8      	ldr	r0, [r7, #12]
 800b7d0:	f001 fe5a 	bl	800d488 <USBD_LL_PrepareReceive>
 800b7d4:	e040      	b.n	800b858 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	899b      	ldrh	r3, [r3, #12]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d11c      	bne.n	800b81e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	693a      	ldr	r2, [r7, #16]
 800b7ea:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d316      	bcc.n	800b81e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d20f      	bcs.n	800b81e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b7fe:	2200      	movs	r2, #0
 800b800:	2100      	movs	r1, #0
 800b802:	68f8      	ldr	r0, [r7, #12]
 800b804:	f001 f8a4 	bl	800c950 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b810:	2300      	movs	r3, #0
 800b812:	2200      	movs	r2, #0
 800b814:	2100      	movs	r1, #0
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f001 fe36 	bl	800d488 <USBD_LL_PrepareReceive>
 800b81c:	e01c      	b.n	800b858 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b824:	b2db      	uxtb	r3, r3
 800b826:	2b03      	cmp	r3, #3
 800b828:	d10f      	bne.n	800b84a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d009      	beq.n	800b84a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	68f8      	ldr	r0, [r7, #12]
 800b848:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b84a:	2180      	movs	r1, #128	@ 0x80
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f001 fd71 	bl	800d334 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b852:	68f8      	ldr	r0, [r7, #12]
 800b854:	f001 f8d2 	bl	800c9fc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d03a      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b862:	68f8      	ldr	r0, [r7, #12]
 800b864:	f7ff fe30 	bl	800b4c8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b870:	e032      	b.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b872:	7afb      	ldrb	r3, [r7, #11]
 800b874:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	4619      	mov	r1, r3
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f000 f986 	bl	800bb8e <USBD_CoreFindEP>
 800b882:	4603      	mov	r3, r0
 800b884:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b886:	7dfb      	ldrb	r3, [r7, #23]
 800b888:	2bff      	cmp	r3, #255	@ 0xff
 800b88a:	d025      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
 800b88c:	7dfb      	ldrb	r3, [r7, #23]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d122      	bne.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	2b03      	cmp	r3, #3
 800b89c:	d11c      	bne.n	800b8d8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b89e:	7dfa      	ldrb	r2, [r7, #23]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	32ae      	adds	r2, #174	@ 0xae
 800b8a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d014      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b8ae:	7dfa      	ldrb	r2, [r7, #23]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b8b6:	7dfa      	ldrb	r2, [r7, #23]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	32ae      	adds	r2, #174	@ 0xae
 800b8bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8c0:	695b      	ldr	r3, [r3, #20]
 800b8c2:	7afa      	ldrb	r2, [r7, #11]
 800b8c4:	4611      	mov	r1, r2
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	4798      	blx	r3
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b8ce:	7dbb      	ldrb	r3, [r7, #22]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b8d4:	7dbb      	ldrb	r3, [r7, #22]
 800b8d6:	e000      	b.n	800b8da <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b084      	sub	sp, #16
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2200      	movs	r2, #0
 800b902:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d014      	beq.n	800b948 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00e      	beq.n	800b948 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	6852      	ldr	r2, [r2, #4]
 800b936:	b2d2      	uxtb	r2, r2
 800b938:	4611      	mov	r1, r2
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	4798      	blx	r3
 800b93e:	4603      	mov	r3, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	d001      	beq.n	800b948 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b944:	2303      	movs	r3, #3
 800b946:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b948:	2340      	movs	r3, #64	@ 0x40
 800b94a:	2200      	movs	r2, #0
 800b94c:	2100      	movs	r1, #0
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f001 fcab 	bl	800d2aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2240      	movs	r2, #64	@ 0x40
 800b960:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b964:	2340      	movs	r3, #64	@ 0x40
 800b966:	2200      	movs	r2, #0
 800b968:	2180      	movs	r1, #128	@ 0x80
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f001 fc9d 	bl	800d2aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2201      	movs	r2, #1
 800b974:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2240      	movs	r2, #64	@ 0x40
 800b97c:	841a      	strh	r2, [r3, #32]

  return ret;
 800b97e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b980:	4618      	mov	r0, r3
 800b982:	3710      	adds	r7, #16
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	78fa      	ldrb	r2, [r7, #3]
 800b998:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	370c      	adds	r7, #12
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr

0800b9a8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	2b04      	cmp	r3, #4
 800b9ba:	d006      	beq.n	800b9ca <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9c2:	b2da      	uxtb	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	2204      	movs	r2, #4
 800b9ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	2b04      	cmp	r3, #4
 800b9f2:	d106      	bne.n	800ba02 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b9fa:	b2da      	uxtb	r2, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b03      	cmp	r3, #3
 800ba22:	d110      	bne.n	800ba46 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00b      	beq.n	800ba46 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba34:	69db      	ldr	r3, [r3, #28]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d005      	beq.n	800ba46 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba40:	69db      	ldr	r3, [r3, #28]
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
 800ba58:	460b      	mov	r3, r1
 800ba5a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	32ae      	adds	r2, #174	@ 0xae
 800ba66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d101      	bne.n	800ba72 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba6e:	2303      	movs	r3, #3
 800ba70:	e01c      	b.n	800baac <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d115      	bne.n	800baaa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	32ae      	adds	r2, #174	@ 0xae
 800ba88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba8c:	6a1b      	ldr	r3, [r3, #32]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d00b      	beq.n	800baaa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	32ae      	adds	r2, #174	@ 0xae
 800ba9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa0:	6a1b      	ldr	r3, [r3, #32]
 800baa2:	78fa      	ldrb	r2, [r7, #3]
 800baa4:	4611      	mov	r1, r2
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	460b      	mov	r3, r1
 800babe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	32ae      	adds	r2, #174	@ 0xae
 800baca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d101      	bne.n	800bad6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bad2:	2303      	movs	r3, #3
 800bad4:	e01c      	b.n	800bb10 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800badc:	b2db      	uxtb	r3, r3
 800bade:	2b03      	cmp	r3, #3
 800bae0:	d115      	bne.n	800bb0e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	32ae      	adds	r2, #174	@ 0xae
 800baec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d00b      	beq.n	800bb0e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	32ae      	adds	r2, #174	@ 0xae
 800bb00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb06:	78fa      	ldrb	r2, [r7, #3]
 800bb08:	4611      	mov	r1, r2
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb0e:	2300      	movs	r3, #0
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3708      	adds	r7, #8
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}

0800bb18 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bb20:	2300      	movs	r3, #0
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	370c      	adds	r7, #12
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b084      	sub	sp, #16
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bb36:	2300      	movs	r3, #0
 800bb38:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00e      	beq.n	800bb6a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	6852      	ldr	r2, [r2, #4]
 800bb58:	b2d2      	uxtb	r2, r2
 800bb5a:	4611      	mov	r1, r2
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	4798      	blx	r3
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bb66:	2303      	movs	r3, #3
 800bb68:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3710      	adds	r7, #16
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b083      	sub	sp, #12
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb80:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	370c      	adds	r7, #12
 800bb86:	46bd      	mov	sp, r7
 800bb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8c:	4770      	bx	lr

0800bb8e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb8e:	b480      	push	{r7}
 800bb90:	b083      	sub	sp, #12
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
 800bb96:	460b      	mov	r3, r1
 800bb98:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb9a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	370c      	adds	r7, #12
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	885b      	ldrh	r3, [r3, #2]
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	68fa      	ldr	r2, [r7, #12]
 800bbc8:	7812      	ldrb	r2, [r2, #0]
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d91f      	bls.n	800bc0e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	781b      	ldrb	r3, [r3, #0]
 800bbd2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bbd4:	e013      	b.n	800bbfe <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bbd6:	f107 030a 	add.w	r3, r7, #10
 800bbda:	4619      	mov	r1, r3
 800bbdc:	6978      	ldr	r0, [r7, #20]
 800bbde:	f000 f81b 	bl	800bc18 <USBD_GetNextDesc>
 800bbe2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	2b05      	cmp	r3, #5
 800bbea:	d108      	bne.n	800bbfe <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bbf0:	693b      	ldr	r3, [r7, #16]
 800bbf2:	789b      	ldrb	r3, [r3, #2]
 800bbf4:	78fa      	ldrb	r2, [r7, #3]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d008      	beq.n	800bc0c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	885b      	ldrh	r3, [r3, #2]
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	897b      	ldrh	r3, [r7, #10]
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d8e5      	bhi.n	800bbd6 <USBD_GetEpDesc+0x2e>
 800bc0a:	e000      	b.n	800bc0e <USBD_GetEpDesc+0x66>
          break;
 800bc0c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bc0e:	693b      	ldr	r3, [r7, #16]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3718      	adds	r7, #24
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	881b      	ldrh	r3, [r3, #0]
 800bc2a:	68fa      	ldr	r2, [r7, #12]
 800bc2c:	7812      	ldrb	r2, [r2, #0]
 800bc2e:	4413      	add	r3, r2
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	4413      	add	r3, r2
 800bc40:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bc42:	68fb      	ldr	r3, [r7, #12]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3714      	adds	r7, #20
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bc50:	b480      	push	{r7}
 800bc52:	b087      	sub	sp, #28
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	3301      	adds	r3, #1
 800bc66:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bc6e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bc72:	021b      	lsls	r3, r3, #8
 800bc74:	b21a      	sxth	r2, r3
 800bc76:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	b21b      	sxth	r3, r3
 800bc7e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bc80:	89fb      	ldrh	r3, [r7, #14]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	371c      	adds	r7, #28
 800bc86:	46bd      	mov	sp, r7
 800bc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8c:	4770      	bx	lr
	...

0800bc90 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc90:	b580      	push	{r7, lr}
 800bc92:	b084      	sub	sp, #16
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
 800bc98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc9e:	683b      	ldr	r3, [r7, #0]
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bca6:	2b40      	cmp	r3, #64	@ 0x40
 800bca8:	d005      	beq.n	800bcb6 <USBD_StdDevReq+0x26>
 800bcaa:	2b40      	cmp	r3, #64	@ 0x40
 800bcac:	d857      	bhi.n	800bd5e <USBD_StdDevReq+0xce>
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d00f      	beq.n	800bcd2 <USBD_StdDevReq+0x42>
 800bcb2:	2b20      	cmp	r3, #32
 800bcb4:	d153      	bne.n	800bd5e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	32ae      	adds	r2, #174	@ 0xae
 800bcc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	6839      	ldr	r1, [r7, #0]
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	4798      	blx	r3
 800bccc:	4603      	mov	r3, r0
 800bcce:	73fb      	strb	r3, [r7, #15]
      break;
 800bcd0:	e04a      	b.n	800bd68 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	785b      	ldrb	r3, [r3, #1]
 800bcd6:	2b09      	cmp	r3, #9
 800bcd8:	d83b      	bhi.n	800bd52 <USBD_StdDevReq+0xc2>
 800bcda:	a201      	add	r2, pc, #4	@ (adr r2, 800bce0 <USBD_StdDevReq+0x50>)
 800bcdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bce0:	0800bd35 	.word	0x0800bd35
 800bce4:	0800bd49 	.word	0x0800bd49
 800bce8:	0800bd53 	.word	0x0800bd53
 800bcec:	0800bd3f 	.word	0x0800bd3f
 800bcf0:	0800bd53 	.word	0x0800bd53
 800bcf4:	0800bd13 	.word	0x0800bd13
 800bcf8:	0800bd09 	.word	0x0800bd09
 800bcfc:	0800bd53 	.word	0x0800bd53
 800bd00:	0800bd2b 	.word	0x0800bd2b
 800bd04:	0800bd1d 	.word	0x0800bd1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bd08:	6839      	ldr	r1, [r7, #0]
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f000 fa3e 	bl	800c18c <USBD_GetDescriptor>
          break;
 800bd10:	e024      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bd12:	6839      	ldr	r1, [r7, #0]
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f000 fba3 	bl	800c460 <USBD_SetAddress>
          break;
 800bd1a:	e01f      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bd1c:	6839      	ldr	r1, [r7, #0]
 800bd1e:	6878      	ldr	r0, [r7, #4]
 800bd20:	f000 fbe2 	bl	800c4e8 <USBD_SetConfig>
 800bd24:	4603      	mov	r3, r0
 800bd26:	73fb      	strb	r3, [r7, #15]
          break;
 800bd28:	e018      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bd2a:	6839      	ldr	r1, [r7, #0]
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 fc85 	bl	800c63c <USBD_GetConfig>
          break;
 800bd32:	e013      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bd34:	6839      	ldr	r1, [r7, #0]
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f000 fcb6 	bl	800c6a8 <USBD_GetStatus>
          break;
 800bd3c:	e00e      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bd3e:	6839      	ldr	r1, [r7, #0]
 800bd40:	6878      	ldr	r0, [r7, #4]
 800bd42:	f000 fce5 	bl	800c710 <USBD_SetFeature>
          break;
 800bd46:	e009      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bd48:	6839      	ldr	r1, [r7, #0]
 800bd4a:	6878      	ldr	r0, [r7, #4]
 800bd4c:	f000 fd09 	bl	800c762 <USBD_ClrFeature>
          break;
 800bd50:	e004      	b.n	800bd5c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bd52:	6839      	ldr	r1, [r7, #0]
 800bd54:	6878      	ldr	r0, [r7, #4]
 800bd56:	f000 fd60 	bl	800c81a <USBD_CtlError>
          break;
 800bd5a:	bf00      	nop
      }
      break;
 800bd5c:	e004      	b.n	800bd68 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bd5e:	6839      	ldr	r1, [r7, #0]
 800bd60:	6878      	ldr	r0, [r7, #4]
 800bd62:	f000 fd5a 	bl	800c81a <USBD_CtlError>
      break;
 800bd66:	bf00      	nop
  }

  return ret;
 800bd68:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3710      	adds	r7, #16
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}
 800bd72:	bf00      	nop

0800bd74 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
 800bd7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd7e:	2300      	movs	r3, #0
 800bd80:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd82:	683b      	ldr	r3, [r7, #0]
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd8a:	2b40      	cmp	r3, #64	@ 0x40
 800bd8c:	d005      	beq.n	800bd9a <USBD_StdItfReq+0x26>
 800bd8e:	2b40      	cmp	r3, #64	@ 0x40
 800bd90:	d852      	bhi.n	800be38 <USBD_StdItfReq+0xc4>
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d001      	beq.n	800bd9a <USBD_StdItfReq+0x26>
 800bd96:	2b20      	cmp	r3, #32
 800bd98:	d14e      	bne.n	800be38 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bda0:	b2db      	uxtb	r3, r3
 800bda2:	3b01      	subs	r3, #1
 800bda4:	2b02      	cmp	r3, #2
 800bda6:	d840      	bhi.n	800be2a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	889b      	ldrh	r3, [r3, #4]
 800bdac:	b2db      	uxtb	r3, r3
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d836      	bhi.n	800be20 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	889b      	ldrh	r3, [r3, #4]
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	4619      	mov	r1, r3
 800bdba:	6878      	ldr	r0, [r7, #4]
 800bdbc:	f7ff feda 	bl	800bb74 <USBD_CoreFindIF>
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bdc4:	7bbb      	ldrb	r3, [r7, #14]
 800bdc6:	2bff      	cmp	r3, #255	@ 0xff
 800bdc8:	d01d      	beq.n	800be06 <USBD_StdItfReq+0x92>
 800bdca:	7bbb      	ldrb	r3, [r7, #14]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d11a      	bne.n	800be06 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bdd0:	7bba      	ldrb	r2, [r7, #14]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	32ae      	adds	r2, #174	@ 0xae
 800bdd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdda:	689b      	ldr	r3, [r3, #8]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d00f      	beq.n	800be00 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bde0:	7bba      	ldrb	r2, [r7, #14]
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bde8:	7bba      	ldrb	r2, [r7, #14]
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	32ae      	adds	r2, #174	@ 0xae
 800bdee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdf2:	689b      	ldr	r3, [r3, #8]
 800bdf4:	6839      	ldr	r1, [r7, #0]
 800bdf6:	6878      	ldr	r0, [r7, #4]
 800bdf8:	4798      	blx	r3
 800bdfa:	4603      	mov	r3, r0
 800bdfc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bdfe:	e004      	b.n	800be0a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800be00:	2303      	movs	r3, #3
 800be02:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be04:	e001      	b.n	800be0a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800be06:	2303      	movs	r3, #3
 800be08:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800be0a:	683b      	ldr	r3, [r7, #0]
 800be0c:	88db      	ldrh	r3, [r3, #6]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d110      	bne.n	800be34 <USBD_StdItfReq+0xc0>
 800be12:	7bfb      	ldrb	r3, [r7, #15]
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10d      	bne.n	800be34 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f000 fddc 	bl	800c9d6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800be1e:	e009      	b.n	800be34 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800be20:	6839      	ldr	r1, [r7, #0]
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 fcf9 	bl	800c81a <USBD_CtlError>
          break;
 800be28:	e004      	b.n	800be34 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800be2a:	6839      	ldr	r1, [r7, #0]
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 fcf4 	bl	800c81a <USBD_CtlError>
          break;
 800be32:	e000      	b.n	800be36 <USBD_StdItfReq+0xc2>
          break;
 800be34:	bf00      	nop
      }
      break;
 800be36:	e004      	b.n	800be42 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800be38:	6839      	ldr	r1, [r7, #0]
 800be3a:	6878      	ldr	r0, [r7, #4]
 800be3c:	f000 fced 	bl	800c81a <USBD_CtlError>
      break;
 800be40:	bf00      	nop
  }

  return ret;
 800be42:	7bfb      	ldrb	r3, [r7, #15]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3710      	adds	r7, #16
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b084      	sub	sp, #16
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800be56:	2300      	movs	r3, #0
 800be58:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	889b      	ldrh	r3, [r3, #4]
 800be5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be60:	683b      	ldr	r3, [r7, #0]
 800be62:	781b      	ldrb	r3, [r3, #0]
 800be64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800be68:	2b40      	cmp	r3, #64	@ 0x40
 800be6a:	d007      	beq.n	800be7c <USBD_StdEPReq+0x30>
 800be6c:	2b40      	cmp	r3, #64	@ 0x40
 800be6e:	f200 8181 	bhi.w	800c174 <USBD_StdEPReq+0x328>
 800be72:	2b00      	cmp	r3, #0
 800be74:	d02a      	beq.n	800becc <USBD_StdEPReq+0x80>
 800be76:	2b20      	cmp	r3, #32
 800be78:	f040 817c 	bne.w	800c174 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800be7c:	7bbb      	ldrb	r3, [r7, #14]
 800be7e:	4619      	mov	r1, r3
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f7ff fe84 	bl	800bb8e <USBD_CoreFindEP>
 800be86:	4603      	mov	r3, r0
 800be88:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be8a:	7b7b      	ldrb	r3, [r7, #13]
 800be8c:	2bff      	cmp	r3, #255	@ 0xff
 800be8e:	f000 8176 	beq.w	800c17e <USBD_StdEPReq+0x332>
 800be92:	7b7b      	ldrb	r3, [r7, #13]
 800be94:	2b00      	cmp	r3, #0
 800be96:	f040 8172 	bne.w	800c17e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800be9a:	7b7a      	ldrb	r2, [r7, #13]
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bea2:	7b7a      	ldrb	r2, [r7, #13]
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	32ae      	adds	r2, #174	@ 0xae
 800bea8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800beac:	689b      	ldr	r3, [r3, #8]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f000 8165 	beq.w	800c17e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800beb4:	7b7a      	ldrb	r2, [r7, #13]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	32ae      	adds	r2, #174	@ 0xae
 800beba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bebe:	689b      	ldr	r3, [r3, #8]
 800bec0:	6839      	ldr	r1, [r7, #0]
 800bec2:	6878      	ldr	r0, [r7, #4]
 800bec4:	4798      	blx	r3
 800bec6:	4603      	mov	r3, r0
 800bec8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800beca:	e158      	b.n	800c17e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	785b      	ldrb	r3, [r3, #1]
 800bed0:	2b03      	cmp	r3, #3
 800bed2:	d008      	beq.n	800bee6 <USBD_StdEPReq+0x9a>
 800bed4:	2b03      	cmp	r3, #3
 800bed6:	f300 8147 	bgt.w	800c168 <USBD_StdEPReq+0x31c>
 800beda:	2b00      	cmp	r3, #0
 800bedc:	f000 809b 	beq.w	800c016 <USBD_StdEPReq+0x1ca>
 800bee0:	2b01      	cmp	r3, #1
 800bee2:	d03c      	beq.n	800bf5e <USBD_StdEPReq+0x112>
 800bee4:	e140      	b.n	800c168 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beec:	b2db      	uxtb	r3, r3
 800beee:	2b02      	cmp	r3, #2
 800bef0:	d002      	beq.n	800bef8 <USBD_StdEPReq+0xac>
 800bef2:	2b03      	cmp	r3, #3
 800bef4:	d016      	beq.n	800bf24 <USBD_StdEPReq+0xd8>
 800bef6:	e02c      	b.n	800bf52 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bef8:	7bbb      	ldrb	r3, [r7, #14]
 800befa:	2b00      	cmp	r3, #0
 800befc:	d00d      	beq.n	800bf1a <USBD_StdEPReq+0xce>
 800befe:	7bbb      	ldrb	r3, [r7, #14]
 800bf00:	2b80      	cmp	r3, #128	@ 0x80
 800bf02:	d00a      	beq.n	800bf1a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf04:	7bbb      	ldrb	r3, [r7, #14]
 800bf06:	4619      	mov	r1, r3
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f001 fa13 	bl	800d334 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf0e:	2180      	movs	r1, #128	@ 0x80
 800bf10:	6878      	ldr	r0, [r7, #4]
 800bf12:	f001 fa0f 	bl	800d334 <USBD_LL_StallEP>
 800bf16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf18:	e020      	b.n	800bf5c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bf1a:	6839      	ldr	r1, [r7, #0]
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f000 fc7c 	bl	800c81a <USBD_CtlError>
              break;
 800bf22:	e01b      	b.n	800bf5c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf24:	683b      	ldr	r3, [r7, #0]
 800bf26:	885b      	ldrh	r3, [r3, #2]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d10e      	bne.n	800bf4a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bf2c:	7bbb      	ldrb	r3, [r7, #14]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d00b      	beq.n	800bf4a <USBD_StdEPReq+0xfe>
 800bf32:	7bbb      	ldrb	r3, [r7, #14]
 800bf34:	2b80      	cmp	r3, #128	@ 0x80
 800bf36:	d008      	beq.n	800bf4a <USBD_StdEPReq+0xfe>
 800bf38:	683b      	ldr	r3, [r7, #0]
 800bf3a:	88db      	ldrh	r3, [r3, #6]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d104      	bne.n	800bf4a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf40:	7bbb      	ldrb	r3, [r7, #14]
 800bf42:	4619      	mov	r1, r3
 800bf44:	6878      	ldr	r0, [r7, #4]
 800bf46:	f001 f9f5 	bl	800d334 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f000 fd43 	bl	800c9d6 <USBD_CtlSendStatus>

              break;
 800bf50:	e004      	b.n	800bf5c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bf52:	6839      	ldr	r1, [r7, #0]
 800bf54:	6878      	ldr	r0, [r7, #4]
 800bf56:	f000 fc60 	bl	800c81a <USBD_CtlError>
              break;
 800bf5a:	bf00      	nop
          }
          break;
 800bf5c:	e109      	b.n	800c172 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf64:	b2db      	uxtb	r3, r3
 800bf66:	2b02      	cmp	r3, #2
 800bf68:	d002      	beq.n	800bf70 <USBD_StdEPReq+0x124>
 800bf6a:	2b03      	cmp	r3, #3
 800bf6c:	d016      	beq.n	800bf9c <USBD_StdEPReq+0x150>
 800bf6e:	e04b      	b.n	800c008 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d00d      	beq.n	800bf92 <USBD_StdEPReq+0x146>
 800bf76:	7bbb      	ldrb	r3, [r7, #14]
 800bf78:	2b80      	cmp	r3, #128	@ 0x80
 800bf7a:	d00a      	beq.n	800bf92 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf7c:	7bbb      	ldrb	r3, [r7, #14]
 800bf7e:	4619      	mov	r1, r3
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f001 f9d7 	bl	800d334 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf86:	2180      	movs	r1, #128	@ 0x80
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f001 f9d3 	bl	800d334 <USBD_LL_StallEP>
 800bf8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf90:	e040      	b.n	800c014 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bf92:	6839      	ldr	r1, [r7, #0]
 800bf94:	6878      	ldr	r0, [r7, #4]
 800bf96:	f000 fc40 	bl	800c81a <USBD_CtlError>
              break;
 800bf9a:	e03b      	b.n	800c014 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf9c:	683b      	ldr	r3, [r7, #0]
 800bf9e:	885b      	ldrh	r3, [r3, #2]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d136      	bne.n	800c012 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bfa4:	7bbb      	ldrb	r3, [r7, #14]
 800bfa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d004      	beq.n	800bfb8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bfae:	7bbb      	ldrb	r3, [r7, #14]
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f001 f9dd 	bl	800d372 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bfb8:	6878      	ldr	r0, [r7, #4]
 800bfba:	f000 fd0c 	bl	800c9d6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bfbe:	7bbb      	ldrb	r3, [r7, #14]
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f7ff fde3 	bl	800bb8e <USBD_CoreFindEP>
 800bfc8:	4603      	mov	r3, r0
 800bfca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bfcc:	7b7b      	ldrb	r3, [r7, #13]
 800bfce:	2bff      	cmp	r3, #255	@ 0xff
 800bfd0:	d01f      	beq.n	800c012 <USBD_StdEPReq+0x1c6>
 800bfd2:	7b7b      	ldrb	r3, [r7, #13]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d11c      	bne.n	800c012 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bfd8:	7b7a      	ldrb	r2, [r7, #13]
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bfe0:	7b7a      	ldrb	r2, [r7, #13]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	32ae      	adds	r2, #174	@ 0xae
 800bfe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfea:	689b      	ldr	r3, [r3, #8]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d010      	beq.n	800c012 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bff0:	7b7a      	ldrb	r2, [r7, #13]
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	32ae      	adds	r2, #174	@ 0xae
 800bff6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bffa:	689b      	ldr	r3, [r3, #8]
 800bffc:	6839      	ldr	r1, [r7, #0]
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	4798      	blx	r3
 800c002:	4603      	mov	r3, r0
 800c004:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c006:	e004      	b.n	800c012 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c008:	6839      	ldr	r1, [r7, #0]
 800c00a:	6878      	ldr	r0, [r7, #4]
 800c00c:	f000 fc05 	bl	800c81a <USBD_CtlError>
              break;
 800c010:	e000      	b.n	800c014 <USBD_StdEPReq+0x1c8>
              break;
 800c012:	bf00      	nop
          }
          break;
 800c014:	e0ad      	b.n	800c172 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	2b02      	cmp	r3, #2
 800c020:	d002      	beq.n	800c028 <USBD_StdEPReq+0x1dc>
 800c022:	2b03      	cmp	r3, #3
 800c024:	d033      	beq.n	800c08e <USBD_StdEPReq+0x242>
 800c026:	e099      	b.n	800c15c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c028:	7bbb      	ldrb	r3, [r7, #14]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d007      	beq.n	800c03e <USBD_StdEPReq+0x1f2>
 800c02e:	7bbb      	ldrb	r3, [r7, #14]
 800c030:	2b80      	cmp	r3, #128	@ 0x80
 800c032:	d004      	beq.n	800c03e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c034:	6839      	ldr	r1, [r7, #0]
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f000 fbef 	bl	800c81a <USBD_CtlError>
                break;
 800c03c:	e093      	b.n	800c166 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c03e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c042:	2b00      	cmp	r3, #0
 800c044:	da0b      	bge.n	800c05e <USBD_StdEPReq+0x212>
 800c046:	7bbb      	ldrb	r3, [r7, #14]
 800c048:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c04c:	4613      	mov	r3, r2
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	4413      	add	r3, r2
 800c052:	009b      	lsls	r3, r3, #2
 800c054:	3310      	adds	r3, #16
 800c056:	687a      	ldr	r2, [r7, #4]
 800c058:	4413      	add	r3, r2
 800c05a:	3304      	adds	r3, #4
 800c05c:	e00b      	b.n	800c076 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c05e:	7bbb      	ldrb	r3, [r7, #14]
 800c060:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c064:	4613      	mov	r3, r2
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	4413      	add	r3, r2
 800c06a:	009b      	lsls	r3, r3, #2
 800c06c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c070:	687a      	ldr	r2, [r7, #4]
 800c072:	4413      	add	r3, r2
 800c074:	3304      	adds	r3, #4
 800c076:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c078:	68bb      	ldr	r3, [r7, #8]
 800c07a:	2200      	movs	r2, #0
 800c07c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	330e      	adds	r3, #14
 800c082:	2202      	movs	r2, #2
 800c084:	4619      	mov	r1, r3
 800c086:	6878      	ldr	r0, [r7, #4]
 800c088:	f000 fc44 	bl	800c914 <USBD_CtlSendData>
              break;
 800c08c:	e06b      	b.n	800c166 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c08e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c092:	2b00      	cmp	r3, #0
 800c094:	da11      	bge.n	800c0ba <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c096:	7bbb      	ldrb	r3, [r7, #14]
 800c098:	f003 020f 	and.w	r2, r3, #15
 800c09c:	6879      	ldr	r1, [r7, #4]
 800c09e:	4613      	mov	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	4413      	add	r3, r2
 800c0a4:	009b      	lsls	r3, r3, #2
 800c0a6:	440b      	add	r3, r1
 800c0a8:	3323      	adds	r3, #35	@ 0x23
 800c0aa:	781b      	ldrb	r3, [r3, #0]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d117      	bne.n	800c0e0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c0b0:	6839      	ldr	r1, [r7, #0]
 800c0b2:	6878      	ldr	r0, [r7, #4]
 800c0b4:	f000 fbb1 	bl	800c81a <USBD_CtlError>
                  break;
 800c0b8:	e055      	b.n	800c166 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c0ba:	7bbb      	ldrb	r3, [r7, #14]
 800c0bc:	f003 020f 	and.w	r2, r3, #15
 800c0c0:	6879      	ldr	r1, [r7, #4]
 800c0c2:	4613      	mov	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	4413      	add	r3, r2
 800c0c8:	009b      	lsls	r3, r3, #2
 800c0ca:	440b      	add	r3, r1
 800c0cc:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d104      	bne.n	800c0e0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c0d6:	6839      	ldr	r1, [r7, #0]
 800c0d8:	6878      	ldr	r0, [r7, #4]
 800c0da:	f000 fb9e 	bl	800c81a <USBD_CtlError>
                  break;
 800c0de:	e042      	b.n	800c166 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	da0b      	bge.n	800c100 <USBD_StdEPReq+0x2b4>
 800c0e8:	7bbb      	ldrb	r3, [r7, #14]
 800c0ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	3310      	adds	r3, #16
 800c0f8:	687a      	ldr	r2, [r7, #4]
 800c0fa:	4413      	add	r3, r2
 800c0fc:	3304      	adds	r3, #4
 800c0fe:	e00b      	b.n	800c118 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c100:	7bbb      	ldrb	r3, [r7, #14]
 800c102:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c106:	4613      	mov	r3, r2
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	4413      	add	r3, r2
 800c10c:	009b      	lsls	r3, r3, #2
 800c10e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c112:	687a      	ldr	r2, [r7, #4]
 800c114:	4413      	add	r3, r2
 800c116:	3304      	adds	r3, #4
 800c118:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c11a:	7bbb      	ldrb	r3, [r7, #14]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d002      	beq.n	800c126 <USBD_StdEPReq+0x2da>
 800c120:	7bbb      	ldrb	r3, [r7, #14]
 800c122:	2b80      	cmp	r3, #128	@ 0x80
 800c124:	d103      	bne.n	800c12e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c126:	68bb      	ldr	r3, [r7, #8]
 800c128:	2200      	movs	r2, #0
 800c12a:	739a      	strb	r2, [r3, #14]
 800c12c:	e00e      	b.n	800c14c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c12e:	7bbb      	ldrb	r3, [r7, #14]
 800c130:	4619      	mov	r1, r3
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f001 f93c 	bl	800d3b0 <USBD_LL_IsStallEP>
 800c138:	4603      	mov	r3, r0
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d003      	beq.n	800c146 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	2201      	movs	r2, #1
 800c142:	739a      	strb	r2, [r3, #14]
 800c144:	e002      	b.n	800c14c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c146:	68bb      	ldr	r3, [r7, #8]
 800c148:	2200      	movs	r2, #0
 800c14a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	330e      	adds	r3, #14
 800c150:	2202      	movs	r2, #2
 800c152:	4619      	mov	r1, r3
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f000 fbdd 	bl	800c914 <USBD_CtlSendData>
              break;
 800c15a:	e004      	b.n	800c166 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c15c:	6839      	ldr	r1, [r7, #0]
 800c15e:	6878      	ldr	r0, [r7, #4]
 800c160:	f000 fb5b 	bl	800c81a <USBD_CtlError>
              break;
 800c164:	bf00      	nop
          }
          break;
 800c166:	e004      	b.n	800c172 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c168:	6839      	ldr	r1, [r7, #0]
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f000 fb55 	bl	800c81a <USBD_CtlError>
          break;
 800c170:	bf00      	nop
      }
      break;
 800c172:	e005      	b.n	800c180 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c174:	6839      	ldr	r1, [r7, #0]
 800c176:	6878      	ldr	r0, [r7, #4]
 800c178:	f000 fb4f 	bl	800c81a <USBD_CtlError>
      break;
 800c17c:	e000      	b.n	800c180 <USBD_StdEPReq+0x334>
      break;
 800c17e:	bf00      	nop
  }

  return ret;
 800c180:	7bfb      	ldrb	r3, [r7, #15]
}
 800c182:	4618      	mov	r0, r3
 800c184:	3710      	adds	r7, #16
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
	...

0800c18c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
 800c194:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c196:	2300      	movs	r3, #0
 800c198:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c19a:	2300      	movs	r3, #0
 800c19c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c19e:	2300      	movs	r3, #0
 800c1a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c1a2:	683b      	ldr	r3, [r7, #0]
 800c1a4:	885b      	ldrh	r3, [r3, #2]
 800c1a6:	0a1b      	lsrs	r3, r3, #8
 800c1a8:	b29b      	uxth	r3, r3
 800c1aa:	3b01      	subs	r3, #1
 800c1ac:	2b06      	cmp	r3, #6
 800c1ae:	f200 8128 	bhi.w	800c402 <USBD_GetDescriptor+0x276>
 800c1b2:	a201      	add	r2, pc, #4	@ (adr r2, 800c1b8 <USBD_GetDescriptor+0x2c>)
 800c1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1b8:	0800c1d5 	.word	0x0800c1d5
 800c1bc:	0800c1ed 	.word	0x0800c1ed
 800c1c0:	0800c22d 	.word	0x0800c22d
 800c1c4:	0800c403 	.word	0x0800c403
 800c1c8:	0800c403 	.word	0x0800c403
 800c1cc:	0800c3a3 	.word	0x0800c3a3
 800c1d0:	0800c3cf 	.word	0x0800c3cf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	687a      	ldr	r2, [r7, #4]
 800c1de:	7c12      	ldrb	r2, [r2, #16]
 800c1e0:	f107 0108 	add.w	r1, r7, #8
 800c1e4:	4610      	mov	r0, r2
 800c1e6:	4798      	blx	r3
 800c1e8:	60f8      	str	r0, [r7, #12]
      break;
 800c1ea:	e112      	b.n	800c412 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	7c1b      	ldrb	r3, [r3, #16]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d10d      	bne.n	800c210 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1fc:	f107 0208 	add.w	r2, r7, #8
 800c200:	4610      	mov	r0, r2
 800c202:	4798      	blx	r3
 800c204:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	3301      	adds	r3, #1
 800c20a:	2202      	movs	r2, #2
 800c20c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c20e:	e100      	b.n	800c412 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c218:	f107 0208 	add.w	r2, r7, #8
 800c21c:	4610      	mov	r0, r2
 800c21e:	4798      	blx	r3
 800c220:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	3301      	adds	r3, #1
 800c226:	2202      	movs	r2, #2
 800c228:	701a      	strb	r2, [r3, #0]
      break;
 800c22a:	e0f2      	b.n	800c412 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c22c:	683b      	ldr	r3, [r7, #0]
 800c22e:	885b      	ldrh	r3, [r3, #2]
 800c230:	b2db      	uxtb	r3, r3
 800c232:	2b05      	cmp	r3, #5
 800c234:	f200 80ac 	bhi.w	800c390 <USBD_GetDescriptor+0x204>
 800c238:	a201      	add	r2, pc, #4	@ (adr r2, 800c240 <USBD_GetDescriptor+0xb4>)
 800c23a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c23e:	bf00      	nop
 800c240:	0800c259 	.word	0x0800c259
 800c244:	0800c28d 	.word	0x0800c28d
 800c248:	0800c2c1 	.word	0x0800c2c1
 800c24c:	0800c2f5 	.word	0x0800c2f5
 800c250:	0800c329 	.word	0x0800c329
 800c254:	0800c35d 	.word	0x0800c35d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c25e:	685b      	ldr	r3, [r3, #4]
 800c260:	2b00      	cmp	r3, #0
 800c262:	d00b      	beq.n	800c27c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	687a      	ldr	r2, [r7, #4]
 800c26e:	7c12      	ldrb	r2, [r2, #16]
 800c270:	f107 0108 	add.w	r1, r7, #8
 800c274:	4610      	mov	r0, r2
 800c276:	4798      	blx	r3
 800c278:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c27a:	e091      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c27c:	6839      	ldr	r1, [r7, #0]
 800c27e:	6878      	ldr	r0, [r7, #4]
 800c280:	f000 facb 	bl	800c81a <USBD_CtlError>
            err++;
 800c284:	7afb      	ldrb	r3, [r7, #11]
 800c286:	3301      	adds	r3, #1
 800c288:	72fb      	strb	r3, [r7, #11]
          break;
 800c28a:	e089      	b.n	800c3a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	2b00      	cmp	r3, #0
 800c296:	d00b      	beq.n	800c2b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	687a      	ldr	r2, [r7, #4]
 800c2a2:	7c12      	ldrb	r2, [r2, #16]
 800c2a4:	f107 0108 	add.w	r1, r7, #8
 800c2a8:	4610      	mov	r0, r2
 800c2aa:	4798      	blx	r3
 800c2ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2ae:	e077      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2b0:	6839      	ldr	r1, [r7, #0]
 800c2b2:	6878      	ldr	r0, [r7, #4]
 800c2b4:	f000 fab1 	bl	800c81a <USBD_CtlError>
            err++;
 800c2b8:	7afb      	ldrb	r3, [r7, #11]
 800c2ba:	3301      	adds	r3, #1
 800c2bc:	72fb      	strb	r3, [r7, #11]
          break;
 800c2be:	e06f      	b.n	800c3a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2c6:	68db      	ldr	r3, [r3, #12]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d00b      	beq.n	800c2e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2d2:	68db      	ldr	r3, [r3, #12]
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	7c12      	ldrb	r2, [r2, #16]
 800c2d8:	f107 0108 	add.w	r1, r7, #8
 800c2dc:	4610      	mov	r0, r2
 800c2de:	4798      	blx	r3
 800c2e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2e2:	e05d      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2e4:	6839      	ldr	r1, [r7, #0]
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 fa97 	bl	800c81a <USBD_CtlError>
            err++;
 800c2ec:	7afb      	ldrb	r3, [r7, #11]
 800c2ee:	3301      	adds	r3, #1
 800c2f0:	72fb      	strb	r3, [r7, #11]
          break;
 800c2f2:	e055      	b.n	800c3a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2fa:	691b      	ldr	r3, [r3, #16]
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d00b      	beq.n	800c318 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c306:	691b      	ldr	r3, [r3, #16]
 800c308:	687a      	ldr	r2, [r7, #4]
 800c30a:	7c12      	ldrb	r2, [r2, #16]
 800c30c:	f107 0108 	add.w	r1, r7, #8
 800c310:	4610      	mov	r0, r2
 800c312:	4798      	blx	r3
 800c314:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c316:	e043      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c318:	6839      	ldr	r1, [r7, #0]
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f000 fa7d 	bl	800c81a <USBD_CtlError>
            err++;
 800c320:	7afb      	ldrb	r3, [r7, #11]
 800c322:	3301      	adds	r3, #1
 800c324:	72fb      	strb	r3, [r7, #11]
          break;
 800c326:	e03b      	b.n	800c3a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c32e:	695b      	ldr	r3, [r3, #20]
 800c330:	2b00      	cmp	r3, #0
 800c332:	d00b      	beq.n	800c34c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c33a:	695b      	ldr	r3, [r3, #20]
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	7c12      	ldrb	r2, [r2, #16]
 800c340:	f107 0108 	add.w	r1, r7, #8
 800c344:	4610      	mov	r0, r2
 800c346:	4798      	blx	r3
 800c348:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c34a:	e029      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c34c:	6839      	ldr	r1, [r7, #0]
 800c34e:	6878      	ldr	r0, [r7, #4]
 800c350:	f000 fa63 	bl	800c81a <USBD_CtlError>
            err++;
 800c354:	7afb      	ldrb	r3, [r7, #11]
 800c356:	3301      	adds	r3, #1
 800c358:	72fb      	strb	r3, [r7, #11]
          break;
 800c35a:	e021      	b.n	800c3a0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c362:	699b      	ldr	r3, [r3, #24]
 800c364:	2b00      	cmp	r3, #0
 800c366:	d00b      	beq.n	800c380 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c36e:	699b      	ldr	r3, [r3, #24]
 800c370:	687a      	ldr	r2, [r7, #4]
 800c372:	7c12      	ldrb	r2, [r2, #16]
 800c374:	f107 0108 	add.w	r1, r7, #8
 800c378:	4610      	mov	r0, r2
 800c37a:	4798      	blx	r3
 800c37c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c37e:	e00f      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c380:	6839      	ldr	r1, [r7, #0]
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f000 fa49 	bl	800c81a <USBD_CtlError>
            err++;
 800c388:	7afb      	ldrb	r3, [r7, #11]
 800c38a:	3301      	adds	r3, #1
 800c38c:	72fb      	strb	r3, [r7, #11]
          break;
 800c38e:	e007      	b.n	800c3a0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c390:	6839      	ldr	r1, [r7, #0]
 800c392:	6878      	ldr	r0, [r7, #4]
 800c394:	f000 fa41 	bl	800c81a <USBD_CtlError>
          err++;
 800c398:	7afb      	ldrb	r3, [r7, #11]
 800c39a:	3301      	adds	r3, #1
 800c39c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c39e:	bf00      	nop
      }
      break;
 800c3a0:	e037      	b.n	800c412 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	7c1b      	ldrb	r3, [r3, #16]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d109      	bne.n	800c3be <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3b2:	f107 0208 	add.w	r2, r7, #8
 800c3b6:	4610      	mov	r0, r2
 800c3b8:	4798      	blx	r3
 800c3ba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3bc:	e029      	b.n	800c412 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c3be:	6839      	ldr	r1, [r7, #0]
 800c3c0:	6878      	ldr	r0, [r7, #4]
 800c3c2:	f000 fa2a 	bl	800c81a <USBD_CtlError>
        err++;
 800c3c6:	7afb      	ldrb	r3, [r7, #11]
 800c3c8:	3301      	adds	r3, #1
 800c3ca:	72fb      	strb	r3, [r7, #11]
      break;
 800c3cc:	e021      	b.n	800c412 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	7c1b      	ldrb	r3, [r3, #16]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d10d      	bne.n	800c3f2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3de:	f107 0208 	add.w	r2, r7, #8
 800c3e2:	4610      	mov	r0, r2
 800c3e4:	4798      	blx	r3
 800c3e6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	2207      	movs	r2, #7
 800c3ee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3f0:	e00f      	b.n	800c412 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c3f2:	6839      	ldr	r1, [r7, #0]
 800c3f4:	6878      	ldr	r0, [r7, #4]
 800c3f6:	f000 fa10 	bl	800c81a <USBD_CtlError>
        err++;
 800c3fa:	7afb      	ldrb	r3, [r7, #11]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	72fb      	strb	r3, [r7, #11]
      break;
 800c400:	e007      	b.n	800c412 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c402:	6839      	ldr	r1, [r7, #0]
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 fa08 	bl	800c81a <USBD_CtlError>
      err++;
 800c40a:	7afb      	ldrb	r3, [r7, #11]
 800c40c:	3301      	adds	r3, #1
 800c40e:	72fb      	strb	r3, [r7, #11]
      break;
 800c410:	bf00      	nop
  }

  if (err != 0U)
 800c412:	7afb      	ldrb	r3, [r7, #11]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d11e      	bne.n	800c456 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	88db      	ldrh	r3, [r3, #6]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d016      	beq.n	800c44e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c420:	893b      	ldrh	r3, [r7, #8]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00e      	beq.n	800c444 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	88da      	ldrh	r2, [r3, #6]
 800c42a:	893b      	ldrh	r3, [r7, #8]
 800c42c:	4293      	cmp	r3, r2
 800c42e:	bf28      	it	cs
 800c430:	4613      	movcs	r3, r2
 800c432:	b29b      	uxth	r3, r3
 800c434:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c436:	893b      	ldrh	r3, [r7, #8]
 800c438:	461a      	mov	r2, r3
 800c43a:	68f9      	ldr	r1, [r7, #12]
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f000 fa69 	bl	800c914 <USBD_CtlSendData>
 800c442:	e009      	b.n	800c458 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c444:	6839      	ldr	r1, [r7, #0]
 800c446:	6878      	ldr	r0, [r7, #4]
 800c448:	f000 f9e7 	bl	800c81a <USBD_CtlError>
 800c44c:	e004      	b.n	800c458 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c44e:	6878      	ldr	r0, [r7, #4]
 800c450:	f000 fac1 	bl	800c9d6 <USBD_CtlSendStatus>
 800c454:	e000      	b.n	800c458 <USBD_GetDescriptor+0x2cc>
    return;
 800c456:	bf00      	nop
  }
}
 800c458:	3710      	adds	r7, #16
 800c45a:	46bd      	mov	sp, r7
 800c45c:	bd80      	pop	{r7, pc}
 800c45e:	bf00      	nop

0800c460 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c460:	b580      	push	{r7, lr}
 800c462:	b084      	sub	sp, #16
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
 800c468:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c46a:	683b      	ldr	r3, [r7, #0]
 800c46c:	889b      	ldrh	r3, [r3, #4]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d131      	bne.n	800c4d6 <USBD_SetAddress+0x76>
 800c472:	683b      	ldr	r3, [r7, #0]
 800c474:	88db      	ldrh	r3, [r3, #6]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d12d      	bne.n	800c4d6 <USBD_SetAddress+0x76>
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	885b      	ldrh	r3, [r3, #2]
 800c47e:	2b7f      	cmp	r3, #127	@ 0x7f
 800c480:	d829      	bhi.n	800c4d6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c482:	683b      	ldr	r3, [r7, #0]
 800c484:	885b      	ldrh	r3, [r3, #2]
 800c486:	b2db      	uxtb	r3, r3
 800c488:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c48c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c494:	b2db      	uxtb	r3, r3
 800c496:	2b03      	cmp	r3, #3
 800c498:	d104      	bne.n	800c4a4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c49a:	6839      	ldr	r1, [r7, #0]
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f000 f9bc 	bl	800c81a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4a2:	e01d      	b.n	800c4e0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	7bfa      	ldrb	r2, [r7, #15]
 800c4a8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c4ac:	7bfb      	ldrb	r3, [r7, #15]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f000 ffa9 	bl	800d408 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 fa8d 	bl	800c9d6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c4bc:	7bfb      	ldrb	r3, [r7, #15]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d004      	beq.n	800c4cc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	2202      	movs	r2, #2
 800c4c6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4ca:	e009      	b.n	800c4e0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	2201      	movs	r2, #1
 800c4d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4d4:	e004      	b.n	800c4e0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c4d6:	6839      	ldr	r1, [r7, #0]
 800c4d8:	6878      	ldr	r0, [r7, #4]
 800c4da:	f000 f99e 	bl	800c81a <USBD_CtlError>
  }
}
 800c4de:	bf00      	nop
 800c4e0:	bf00      	nop
 800c4e2:	3710      	adds	r7, #16
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b084      	sub	sp, #16
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4f2:	2300      	movs	r3, #0
 800c4f4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c4f6:	683b      	ldr	r3, [r7, #0]
 800c4f8:	885b      	ldrh	r3, [r3, #2]
 800c4fa:	b2da      	uxtb	r2, r3
 800c4fc:	4b4e      	ldr	r3, [pc, #312]	@ (800c638 <USBD_SetConfig+0x150>)
 800c4fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c500:	4b4d      	ldr	r3, [pc, #308]	@ (800c638 <USBD_SetConfig+0x150>)
 800c502:	781b      	ldrb	r3, [r3, #0]
 800c504:	2b01      	cmp	r3, #1
 800c506:	d905      	bls.n	800c514 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c508:	6839      	ldr	r1, [r7, #0]
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f000 f985 	bl	800c81a <USBD_CtlError>
    return USBD_FAIL;
 800c510:	2303      	movs	r3, #3
 800c512:	e08c      	b.n	800c62e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	2b02      	cmp	r3, #2
 800c51e:	d002      	beq.n	800c526 <USBD_SetConfig+0x3e>
 800c520:	2b03      	cmp	r3, #3
 800c522:	d029      	beq.n	800c578 <USBD_SetConfig+0x90>
 800c524:	e075      	b.n	800c612 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c526:	4b44      	ldr	r3, [pc, #272]	@ (800c638 <USBD_SetConfig+0x150>)
 800c528:	781b      	ldrb	r3, [r3, #0]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d020      	beq.n	800c570 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c52e:	4b42      	ldr	r3, [pc, #264]	@ (800c638 <USBD_SetConfig+0x150>)
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	461a      	mov	r2, r3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c538:	4b3f      	ldr	r3, [pc, #252]	@ (800c638 <USBD_SetConfig+0x150>)
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	4619      	mov	r1, r3
 800c53e:	6878      	ldr	r0, [r7, #4]
 800c540:	f7fe ffcd 	bl	800b4de <USBD_SetClassConfig>
 800c544:	4603      	mov	r3, r0
 800c546:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c548:	7bfb      	ldrb	r3, [r7, #15]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d008      	beq.n	800c560 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c54e:	6839      	ldr	r1, [r7, #0]
 800c550:	6878      	ldr	r0, [r7, #4]
 800c552:	f000 f962 	bl	800c81a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	2202      	movs	r2, #2
 800c55a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c55e:	e065      	b.n	800c62c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c560:	6878      	ldr	r0, [r7, #4]
 800c562:	f000 fa38 	bl	800c9d6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2203      	movs	r2, #3
 800c56a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c56e:	e05d      	b.n	800c62c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c570:	6878      	ldr	r0, [r7, #4]
 800c572:	f000 fa30 	bl	800c9d6 <USBD_CtlSendStatus>
      break;
 800c576:	e059      	b.n	800c62c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c578:	4b2f      	ldr	r3, [pc, #188]	@ (800c638 <USBD_SetConfig+0x150>)
 800c57a:	781b      	ldrb	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d112      	bne.n	800c5a6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2202      	movs	r2, #2
 800c584:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c588:	4b2b      	ldr	r3, [pc, #172]	@ (800c638 <USBD_SetConfig+0x150>)
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	461a      	mov	r2, r3
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c592:	4b29      	ldr	r3, [pc, #164]	@ (800c638 <USBD_SetConfig+0x150>)
 800c594:	781b      	ldrb	r3, [r3, #0]
 800c596:	4619      	mov	r1, r3
 800c598:	6878      	ldr	r0, [r7, #4]
 800c59a:	f7fe ffbc 	bl	800b516 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f000 fa19 	bl	800c9d6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c5a4:	e042      	b.n	800c62c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c5a6:	4b24      	ldr	r3, [pc, #144]	@ (800c638 <USBD_SetConfig+0x150>)
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	685b      	ldr	r3, [r3, #4]
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d02a      	beq.n	800c60a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	685b      	ldr	r3, [r3, #4]
 800c5b8:	b2db      	uxtb	r3, r3
 800c5ba:	4619      	mov	r1, r3
 800c5bc:	6878      	ldr	r0, [r7, #4]
 800c5be:	f7fe ffaa 	bl	800b516 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c5c2:	4b1d      	ldr	r3, [pc, #116]	@ (800c638 <USBD_SetConfig+0x150>)
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	461a      	mov	r2, r3
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c5cc:	4b1a      	ldr	r3, [pc, #104]	@ (800c638 <USBD_SetConfig+0x150>)
 800c5ce:	781b      	ldrb	r3, [r3, #0]
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	6878      	ldr	r0, [r7, #4]
 800c5d4:	f7fe ff83 	bl	800b4de <USBD_SetClassConfig>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c5dc:	7bfb      	ldrb	r3, [r7, #15]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d00f      	beq.n	800c602 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c5e2:	6839      	ldr	r1, [r7, #0]
 800c5e4:	6878      	ldr	r0, [r7, #4]
 800c5e6:	f000 f918 	bl	800c81a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	685b      	ldr	r3, [r3, #4]
 800c5ee:	b2db      	uxtb	r3, r3
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f7fe ff8f 	bl	800b516 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	2202      	movs	r2, #2
 800c5fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c600:	e014      	b.n	800c62c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 f9e7 	bl	800c9d6 <USBD_CtlSendStatus>
      break;
 800c608:	e010      	b.n	800c62c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c60a:	6878      	ldr	r0, [r7, #4]
 800c60c:	f000 f9e3 	bl	800c9d6 <USBD_CtlSendStatus>
      break;
 800c610:	e00c      	b.n	800c62c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c612:	6839      	ldr	r1, [r7, #0]
 800c614:	6878      	ldr	r0, [r7, #4]
 800c616:	f000 f900 	bl	800c81a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c61a:	4b07      	ldr	r3, [pc, #28]	@ (800c638 <USBD_SetConfig+0x150>)
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	4619      	mov	r1, r3
 800c620:	6878      	ldr	r0, [r7, #4]
 800c622:	f7fe ff78 	bl	800b516 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c626:	2303      	movs	r3, #3
 800c628:	73fb      	strb	r3, [r7, #15]
      break;
 800c62a:	bf00      	nop
  }

  return ret;
 800c62c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3710      	adds	r7, #16
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	20000b20 	.word	0x20000b20

0800c63c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	88db      	ldrh	r3, [r3, #6]
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d004      	beq.n	800c658 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c64e:	6839      	ldr	r1, [r7, #0]
 800c650:	6878      	ldr	r0, [r7, #4]
 800c652:	f000 f8e2 	bl	800c81a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c656:	e023      	b.n	800c6a0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c65e:	b2db      	uxtb	r3, r3
 800c660:	2b02      	cmp	r3, #2
 800c662:	dc02      	bgt.n	800c66a <USBD_GetConfig+0x2e>
 800c664:	2b00      	cmp	r3, #0
 800c666:	dc03      	bgt.n	800c670 <USBD_GetConfig+0x34>
 800c668:	e015      	b.n	800c696 <USBD_GetConfig+0x5a>
 800c66a:	2b03      	cmp	r3, #3
 800c66c:	d00b      	beq.n	800c686 <USBD_GetConfig+0x4a>
 800c66e:	e012      	b.n	800c696 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2200      	movs	r2, #0
 800c674:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	3308      	adds	r3, #8
 800c67a:	2201      	movs	r2, #1
 800c67c:	4619      	mov	r1, r3
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 f948 	bl	800c914 <USBD_CtlSendData>
        break;
 800c684:	e00c      	b.n	800c6a0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	3304      	adds	r3, #4
 800c68a:	2201      	movs	r2, #1
 800c68c:	4619      	mov	r1, r3
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f000 f940 	bl	800c914 <USBD_CtlSendData>
        break;
 800c694:	e004      	b.n	800c6a0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c696:	6839      	ldr	r1, [r7, #0]
 800c698:	6878      	ldr	r0, [r7, #4]
 800c69a:	f000 f8be 	bl	800c81a <USBD_CtlError>
        break;
 800c69e:	bf00      	nop
}
 800c6a0:	bf00      	nop
 800c6a2:	3708      	adds	r7, #8
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	bd80      	pop	{r7, pc}

0800c6a8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6a8:	b580      	push	{r7, lr}
 800c6aa:	b082      	sub	sp, #8
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
 800c6b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	3b01      	subs	r3, #1
 800c6bc:	2b02      	cmp	r3, #2
 800c6be:	d81e      	bhi.n	800c6fe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c6c0:	683b      	ldr	r3, [r7, #0]
 800c6c2:	88db      	ldrh	r3, [r3, #6]
 800c6c4:	2b02      	cmp	r3, #2
 800c6c6:	d004      	beq.n	800c6d2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c6c8:	6839      	ldr	r1, [r7, #0]
 800c6ca:	6878      	ldr	r0, [r7, #4]
 800c6cc:	f000 f8a5 	bl	800c81a <USBD_CtlError>
        break;
 800c6d0:	e01a      	b.n	800c708 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2201      	movs	r2, #1
 800c6d6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d005      	beq.n	800c6ee <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	68db      	ldr	r3, [r3, #12]
 800c6e6:	f043 0202 	orr.w	r2, r3, #2
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	330c      	adds	r3, #12
 800c6f2:	2202      	movs	r2, #2
 800c6f4:	4619      	mov	r1, r3
 800c6f6:	6878      	ldr	r0, [r7, #4]
 800c6f8:	f000 f90c 	bl	800c914 <USBD_CtlSendData>
      break;
 800c6fc:	e004      	b.n	800c708 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c6fe:	6839      	ldr	r1, [r7, #0]
 800c700:	6878      	ldr	r0, [r7, #4]
 800c702:	f000 f88a 	bl	800c81a <USBD_CtlError>
      break;
 800c706:	bf00      	nop
  }
}
 800c708:	bf00      	nop
 800c70a:	3708      	adds	r7, #8
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}

0800c710 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c710:	b580      	push	{r7, lr}
 800c712:	b082      	sub	sp, #8
 800c714:	af00      	add	r7, sp, #0
 800c716:	6078      	str	r0, [r7, #4]
 800c718:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c71a:	683b      	ldr	r3, [r7, #0]
 800c71c:	885b      	ldrh	r3, [r3, #2]
 800c71e:	2b01      	cmp	r3, #1
 800c720:	d107      	bne.n	800c732 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2201      	movs	r2, #1
 800c726:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f000 f953 	bl	800c9d6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c730:	e013      	b.n	800c75a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	885b      	ldrh	r3, [r3, #2]
 800c736:	2b02      	cmp	r3, #2
 800c738:	d10b      	bne.n	800c752 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	889b      	ldrh	r3, [r3, #4]
 800c73e:	0a1b      	lsrs	r3, r3, #8
 800c740:	b29b      	uxth	r3, r3
 800c742:	b2da      	uxtb	r2, r3
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c74a:	6878      	ldr	r0, [r7, #4]
 800c74c:	f000 f943 	bl	800c9d6 <USBD_CtlSendStatus>
}
 800c750:	e003      	b.n	800c75a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c752:	6839      	ldr	r1, [r7, #0]
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	f000 f860 	bl	800c81a <USBD_CtlError>
}
 800c75a:	bf00      	nop
 800c75c:	3708      	adds	r7, #8
 800c75e:	46bd      	mov	sp, r7
 800c760:	bd80      	pop	{r7, pc}

0800c762 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c762:	b580      	push	{r7, lr}
 800c764:	b082      	sub	sp, #8
 800c766:	af00      	add	r7, sp, #0
 800c768:	6078      	str	r0, [r7, #4]
 800c76a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c772:	b2db      	uxtb	r3, r3
 800c774:	3b01      	subs	r3, #1
 800c776:	2b02      	cmp	r3, #2
 800c778:	d80b      	bhi.n	800c792 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c77a:	683b      	ldr	r3, [r7, #0]
 800c77c:	885b      	ldrh	r3, [r3, #2]
 800c77e:	2b01      	cmp	r3, #1
 800c780:	d10c      	bne.n	800c79c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	2200      	movs	r2, #0
 800c786:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c78a:	6878      	ldr	r0, [r7, #4]
 800c78c:	f000 f923 	bl	800c9d6 <USBD_CtlSendStatus>
      }
      break;
 800c790:	e004      	b.n	800c79c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c792:	6839      	ldr	r1, [r7, #0]
 800c794:	6878      	ldr	r0, [r7, #4]
 800c796:	f000 f840 	bl	800c81a <USBD_CtlError>
      break;
 800c79a:	e000      	b.n	800c79e <USBD_ClrFeature+0x3c>
      break;
 800c79c:	bf00      	nop
  }
}
 800c79e:	bf00      	nop
 800c7a0:	3708      	adds	r7, #8
 800c7a2:	46bd      	mov	sp, r7
 800c7a4:	bd80      	pop	{r7, pc}

0800c7a6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c7a6:	b580      	push	{r7, lr}
 800c7a8:	b084      	sub	sp, #16
 800c7aa:	af00      	add	r7, sp, #0
 800c7ac:	6078      	str	r0, [r7, #4]
 800c7ae:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c7b0:	683b      	ldr	r3, [r7, #0]
 800c7b2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	781a      	ldrb	r2, [r3, #0]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	3301      	adds	r3, #1
 800c7c0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	781a      	ldrb	r2, [r3, #0]
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c7d0:	68f8      	ldr	r0, [r7, #12]
 800c7d2:	f7ff fa3d 	bl	800bc50 <SWAPBYTE>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	461a      	mov	r2, r3
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c7ea:	68f8      	ldr	r0, [r7, #12]
 800c7ec:	f7ff fa30 	bl	800bc50 <SWAPBYTE>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	3301      	adds	r3, #1
 800c802:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c804:	68f8      	ldr	r0, [r7, #12]
 800c806:	f7ff fa23 	bl	800bc50 <SWAPBYTE>
 800c80a:	4603      	mov	r3, r0
 800c80c:	461a      	mov	r2, r3
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	80da      	strh	r2, [r3, #6]
}
 800c812:	bf00      	nop
 800c814:	3710      	adds	r7, #16
 800c816:	46bd      	mov	sp, r7
 800c818:	bd80      	pop	{r7, pc}

0800c81a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c81a:	b580      	push	{r7, lr}
 800c81c:	b082      	sub	sp, #8
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
 800c822:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c824:	2180      	movs	r1, #128	@ 0x80
 800c826:	6878      	ldr	r0, [r7, #4]
 800c828:	f000 fd84 	bl	800d334 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c82c:	2100      	movs	r1, #0
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	f000 fd80 	bl	800d334 <USBD_LL_StallEP>
}
 800c834:	bf00      	nop
 800c836:	3708      	adds	r7, #8
 800c838:	46bd      	mov	sp, r7
 800c83a:	bd80      	pop	{r7, pc}

0800c83c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	b086      	sub	sp, #24
 800c840:	af00      	add	r7, sp, #0
 800c842:	60f8      	str	r0, [r7, #12]
 800c844:	60b9      	str	r1, [r7, #8]
 800c846:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c848:	2300      	movs	r3, #0
 800c84a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d042      	beq.n	800c8d8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c856:	6938      	ldr	r0, [r7, #16]
 800c858:	f000 f842 	bl	800c8e0 <USBD_GetLen>
 800c85c:	4603      	mov	r3, r0
 800c85e:	3301      	adds	r3, #1
 800c860:	005b      	lsls	r3, r3, #1
 800c862:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c866:	d808      	bhi.n	800c87a <USBD_GetString+0x3e>
 800c868:	6938      	ldr	r0, [r7, #16]
 800c86a:	f000 f839 	bl	800c8e0 <USBD_GetLen>
 800c86e:	4603      	mov	r3, r0
 800c870:	3301      	adds	r3, #1
 800c872:	b29b      	uxth	r3, r3
 800c874:	005b      	lsls	r3, r3, #1
 800c876:	b29a      	uxth	r2, r3
 800c878:	e001      	b.n	800c87e <USBD_GetString+0x42>
 800c87a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c882:	7dfb      	ldrb	r3, [r7, #23]
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	4413      	add	r3, r2
 800c888:	687a      	ldr	r2, [r7, #4]
 800c88a:	7812      	ldrb	r2, [r2, #0]
 800c88c:	701a      	strb	r2, [r3, #0]
  idx++;
 800c88e:	7dfb      	ldrb	r3, [r7, #23]
 800c890:	3301      	adds	r3, #1
 800c892:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c894:	7dfb      	ldrb	r3, [r7, #23]
 800c896:	68ba      	ldr	r2, [r7, #8]
 800c898:	4413      	add	r3, r2
 800c89a:	2203      	movs	r2, #3
 800c89c:	701a      	strb	r2, [r3, #0]
  idx++;
 800c89e:	7dfb      	ldrb	r3, [r7, #23]
 800c8a0:	3301      	adds	r3, #1
 800c8a2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c8a4:	e013      	b.n	800c8ce <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c8a6:	7dfb      	ldrb	r3, [r7, #23]
 800c8a8:	68ba      	ldr	r2, [r7, #8]
 800c8aa:	4413      	add	r3, r2
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	7812      	ldrb	r2, [r2, #0]
 800c8b0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c8b2:	693b      	ldr	r3, [r7, #16]
 800c8b4:	3301      	adds	r3, #1
 800c8b6:	613b      	str	r3, [r7, #16]
    idx++;
 800c8b8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ba:	3301      	adds	r3, #1
 800c8bc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c8be:	7dfb      	ldrb	r3, [r7, #23]
 800c8c0:	68ba      	ldr	r2, [r7, #8]
 800c8c2:	4413      	add	r3, r2
 800c8c4:	2200      	movs	r2, #0
 800c8c6:	701a      	strb	r2, [r3, #0]
    idx++;
 800c8c8:	7dfb      	ldrb	r3, [r7, #23]
 800c8ca:	3301      	adds	r3, #1
 800c8cc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	781b      	ldrb	r3, [r3, #0]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d1e7      	bne.n	800c8a6 <USBD_GetString+0x6a>
 800c8d6:	e000      	b.n	800c8da <USBD_GetString+0x9e>
    return;
 800c8d8:	bf00      	nop
  }
}
 800c8da:	3718      	adds	r7, #24
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}

0800c8e0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c8e0:	b480      	push	{r7}
 800c8e2:	b085      	sub	sp, #20
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c8f0:	e005      	b.n	800c8fe <USBD_GetLen+0x1e>
  {
    len++;
 800c8f2:	7bfb      	ldrb	r3, [r7, #15]
 800c8f4:	3301      	adds	r3, #1
 800c8f6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	3301      	adds	r3, #1
 800c8fc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c8fe:	68bb      	ldr	r3, [r7, #8]
 800c900:	781b      	ldrb	r3, [r3, #0]
 800c902:	2b00      	cmp	r3, #0
 800c904:	d1f5      	bne.n	800c8f2 <USBD_GetLen+0x12>
  }

  return len;
 800c906:	7bfb      	ldrb	r3, [r7, #15]
}
 800c908:	4618      	mov	r0, r3
 800c90a:	3714      	adds	r7, #20
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c914:	b580      	push	{r7, lr}
 800c916:	b084      	sub	sp, #16
 800c918:	af00      	add	r7, sp, #0
 800c91a:	60f8      	str	r0, [r7, #12]
 800c91c:	60b9      	str	r1, [r7, #8]
 800c91e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	2202      	movs	r2, #2
 800c924:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	687a      	ldr	r2, [r7, #4]
 800c92c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	68ba      	ldr	r2, [r7, #8]
 800c932:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	687a      	ldr	r2, [r7, #4]
 800c938:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	68ba      	ldr	r2, [r7, #8]
 800c93e:	2100      	movs	r1, #0
 800c940:	68f8      	ldr	r0, [r7, #12]
 800c942:	f000 fd80 	bl	800d446 <USBD_LL_Transmit>

  return USBD_OK;
 800c946:	2300      	movs	r3, #0
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3710      	adds	r7, #16
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}

0800c950 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c950:	b580      	push	{r7, lr}
 800c952:	b084      	sub	sp, #16
 800c954:	af00      	add	r7, sp, #0
 800c956:	60f8      	str	r0, [r7, #12]
 800c958:	60b9      	str	r1, [r7, #8]
 800c95a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	68ba      	ldr	r2, [r7, #8]
 800c960:	2100      	movs	r1, #0
 800c962:	68f8      	ldr	r0, [r7, #12]
 800c964:	f000 fd6f 	bl	800d446 <USBD_LL_Transmit>

  return USBD_OK;
 800c968:	2300      	movs	r3, #0
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3710      	adds	r7, #16
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}

0800c972 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c972:	b580      	push	{r7, lr}
 800c974:	b084      	sub	sp, #16
 800c976:	af00      	add	r7, sp, #0
 800c978:	60f8      	str	r0, [r7, #12]
 800c97a:	60b9      	str	r1, [r7, #8]
 800c97c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	2203      	movs	r2, #3
 800c982:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	687a      	ldr	r2, [r7, #4]
 800c98a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	68ba      	ldr	r2, [r7, #8]
 800c992:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	687a      	ldr	r2, [r7, #4]
 800c99a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	68ba      	ldr	r2, [r7, #8]
 800c9a2:	2100      	movs	r1, #0
 800c9a4:	68f8      	ldr	r0, [r7, #12]
 800c9a6:	f000 fd6f 	bl	800d488 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9aa:	2300      	movs	r3, #0
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3710      	adds	r7, #16
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}

0800c9b4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	60f8      	str	r0, [r7, #12]
 800c9bc:	60b9      	str	r1, [r7, #8]
 800c9be:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	68ba      	ldr	r2, [r7, #8]
 800c9c4:	2100      	movs	r1, #0
 800c9c6:	68f8      	ldr	r0, [r7, #12]
 800c9c8:	f000 fd5e 	bl	800d488 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9cc:	2300      	movs	r3, #0
}
 800c9ce:	4618      	mov	r0, r3
 800c9d0:	3710      	adds	r7, #16
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	bd80      	pop	{r7, pc}

0800c9d6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c9d6:	b580      	push	{r7, lr}
 800c9d8:	b082      	sub	sp, #8
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2204      	movs	r2, #4
 800c9e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	2200      	movs	r2, #0
 800c9ea:	2100      	movs	r1, #0
 800c9ec:	6878      	ldr	r0, [r7, #4]
 800c9ee:	f000 fd2a 	bl	800d446 <USBD_LL_Transmit>

  return USBD_OK;
 800c9f2:	2300      	movs	r3, #0
}
 800c9f4:	4618      	mov	r0, r3
 800c9f6:	3708      	adds	r7, #8
 800c9f8:	46bd      	mov	sp, r7
 800c9fa:	bd80      	pop	{r7, pc}

0800c9fc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c9fc:	b580      	push	{r7, lr}
 800c9fe:	b082      	sub	sp, #8
 800ca00:	af00      	add	r7, sp, #0
 800ca02:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2205      	movs	r2, #5
 800ca08:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca0c:	2300      	movs	r3, #0
 800ca0e:	2200      	movs	r2, #0
 800ca10:	2100      	movs	r1, #0
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f000 fd38 	bl	800d488 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca18:	2300      	movs	r3, #0
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3708      	adds	r7, #8
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}
	...

0800ca24 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ca24:	b580      	push	{r7, lr}
 800ca26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ca28:	2200      	movs	r2, #0
 800ca2a:	4912      	ldr	r1, [pc, #72]	@ (800ca74 <MX_USB_DEVICE_Init+0x50>)
 800ca2c:	4812      	ldr	r0, [pc, #72]	@ (800ca78 <MX_USB_DEVICE_Init+0x54>)
 800ca2e:	f7fe fcd9 	bl	800b3e4 <USBD_Init>
 800ca32:	4603      	mov	r3, r0
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d001      	beq.n	800ca3c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ca38:	f7f5 f9d2 	bl	8001de0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ca3c:	490f      	ldr	r1, [pc, #60]	@ (800ca7c <MX_USB_DEVICE_Init+0x58>)
 800ca3e:	480e      	ldr	r0, [pc, #56]	@ (800ca78 <MX_USB_DEVICE_Init+0x54>)
 800ca40:	f7fe fd00 	bl	800b444 <USBD_RegisterClass>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d001      	beq.n	800ca4e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ca4a:	f7f5 f9c9 	bl	8001de0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ca4e:	490c      	ldr	r1, [pc, #48]	@ (800ca80 <MX_USB_DEVICE_Init+0x5c>)
 800ca50:	4809      	ldr	r0, [pc, #36]	@ (800ca78 <MX_USB_DEVICE_Init+0x54>)
 800ca52:	f7fe fbf7 	bl	800b244 <USBD_CDC_RegisterInterface>
 800ca56:	4603      	mov	r3, r0
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d001      	beq.n	800ca60 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ca5c:	f7f5 f9c0 	bl	8001de0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ca60:	4805      	ldr	r0, [pc, #20]	@ (800ca78 <MX_USB_DEVICE_Init+0x54>)
 800ca62:	f7fe fd25 	bl	800b4b0 <USBD_Start>
 800ca66:	4603      	mov	r3, r0
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d001      	beq.n	800ca70 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ca6c:	f7f5 f9b8 	bl	8001de0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ca70:	bf00      	nop
 800ca72:	bd80      	pop	{r7, pc}
 800ca74:	200000c0 	.word	0x200000c0
 800ca78:	20000b24 	.word	0x20000b24
 800ca7c:	2000002c 	.word	0x2000002c
 800ca80:	200000ac 	.word	0x200000ac

0800ca84 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ca88:	2200      	movs	r2, #0
 800ca8a:	4905      	ldr	r1, [pc, #20]	@ (800caa0 <CDC_Init_FS+0x1c>)
 800ca8c:	4805      	ldr	r0, [pc, #20]	@ (800caa4 <CDC_Init_FS+0x20>)
 800ca8e:	f7fe fbf3 	bl	800b278 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ca92:	4905      	ldr	r1, [pc, #20]	@ (800caa8 <CDC_Init_FS+0x24>)
 800ca94:	4803      	ldr	r0, [pc, #12]	@ (800caa4 <CDC_Init_FS+0x20>)
 800ca96:	f7fe fc11 	bl	800b2bc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ca9a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	bd80      	pop	{r7, pc}
 800caa0:	20001600 	.word	0x20001600
 800caa4:	20000b24 	.word	0x20000b24
 800caa8:	20000e00 	.word	0x20000e00

0800caac <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800caac:	b480      	push	{r7}
 800caae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cab0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cab2:	4618      	mov	r0, r3
 800cab4:	46bd      	mov	sp, r7
 800cab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caba:	4770      	bx	lr

0800cabc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cabc:	b480      	push	{r7}
 800cabe:	b083      	sub	sp, #12
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	4603      	mov	r3, r0
 800cac4:	6039      	str	r1, [r7, #0]
 800cac6:	71fb      	strb	r3, [r7, #7]
 800cac8:	4613      	mov	r3, r2
 800caca:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cacc:	79fb      	ldrb	r3, [r7, #7]
 800cace:	2b23      	cmp	r3, #35	@ 0x23
 800cad0:	d84a      	bhi.n	800cb68 <CDC_Control_FS+0xac>
 800cad2:	a201      	add	r2, pc, #4	@ (adr r2, 800cad8 <CDC_Control_FS+0x1c>)
 800cad4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad8:	0800cb69 	.word	0x0800cb69
 800cadc:	0800cb69 	.word	0x0800cb69
 800cae0:	0800cb69 	.word	0x0800cb69
 800cae4:	0800cb69 	.word	0x0800cb69
 800cae8:	0800cb69 	.word	0x0800cb69
 800caec:	0800cb69 	.word	0x0800cb69
 800caf0:	0800cb69 	.word	0x0800cb69
 800caf4:	0800cb69 	.word	0x0800cb69
 800caf8:	0800cb69 	.word	0x0800cb69
 800cafc:	0800cb69 	.word	0x0800cb69
 800cb00:	0800cb69 	.word	0x0800cb69
 800cb04:	0800cb69 	.word	0x0800cb69
 800cb08:	0800cb69 	.word	0x0800cb69
 800cb0c:	0800cb69 	.word	0x0800cb69
 800cb10:	0800cb69 	.word	0x0800cb69
 800cb14:	0800cb69 	.word	0x0800cb69
 800cb18:	0800cb69 	.word	0x0800cb69
 800cb1c:	0800cb69 	.word	0x0800cb69
 800cb20:	0800cb69 	.word	0x0800cb69
 800cb24:	0800cb69 	.word	0x0800cb69
 800cb28:	0800cb69 	.word	0x0800cb69
 800cb2c:	0800cb69 	.word	0x0800cb69
 800cb30:	0800cb69 	.word	0x0800cb69
 800cb34:	0800cb69 	.word	0x0800cb69
 800cb38:	0800cb69 	.word	0x0800cb69
 800cb3c:	0800cb69 	.word	0x0800cb69
 800cb40:	0800cb69 	.word	0x0800cb69
 800cb44:	0800cb69 	.word	0x0800cb69
 800cb48:	0800cb69 	.word	0x0800cb69
 800cb4c:	0800cb69 	.word	0x0800cb69
 800cb50:	0800cb69 	.word	0x0800cb69
 800cb54:	0800cb69 	.word	0x0800cb69
 800cb58:	0800cb69 	.word	0x0800cb69
 800cb5c:	0800cb69 	.word	0x0800cb69
 800cb60:	0800cb69 	.word	0x0800cb69
 800cb64:	0800cb69 	.word	0x0800cb69
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cb68:	bf00      	nop
  }

  return (USBD_OK);
 800cb6a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cb6c:	4618      	mov	r0, r3
 800cb6e:	370c      	adds	r7, #12
 800cb70:	46bd      	mov	sp, r7
 800cb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb76:	4770      	bx	lr

0800cb78 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cb78:	b580      	push	{r7, lr}
 800cb7a:	b084      	sub	sp, #16
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
 800cb80:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	for (uint32_t i = 0; i < *Len; i++) {
 800cb82:	2300      	movs	r3, #0
 800cb84:	60fb      	str	r3, [r7, #12]
 800cb86:	e06f      	b.n	800cc68 <CDC_Receive_FS+0xf0>
	      if (Buf[i] == '\n' || Buf[i] == '\r') {
 800cb88:	687a      	ldr	r2, [r7, #4]
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	4413      	add	r3, r2
 800cb8e:	781b      	ldrb	r3, [r3, #0]
 800cb90:	2b0a      	cmp	r3, #10
 800cb92:	d005      	beq.n	800cba0 <CDC_Receive_FS+0x28>
 800cb94:	687a      	ldr	r2, [r7, #4]
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	4413      	add	r3, r2
 800cb9a:	781b      	ldrb	r3, [r3, #0]
 800cb9c:	2b0d      	cmp	r3, #13
 800cb9e:	d14f      	bne.n	800cc40 <CDC_Receive_FS+0xc8>
	          rx_buffer[rx_index] = '\0';
 800cba0:	4b3a      	ldr	r3, [pc, #232]	@ (800cc8c <CDC_Receive_FS+0x114>)
 800cba2:	781b      	ldrb	r3, [r3, #0]
 800cba4:	461a      	mov	r2, r3
 800cba6:	4b3a      	ldr	r3, [pc, #232]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cba8:	2100      	movs	r1, #0
 800cbaa:	5499      	strb	r1, [r3, r2]

	          // Procesar Comandos
	          if (rx_buffer[0] == 'P') Kp = atof(&rx_buffer[1]);
 800cbac:	4b38      	ldr	r3, [pc, #224]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cbae:	781b      	ldrb	r3, [r3, #0]
 800cbb0:	2b50      	cmp	r3, #80	@ 0x50
 800cbb2:	d10b      	bne.n	800cbcc <CDC_Receive_FS+0x54>
 800cbb4:	4837      	ldr	r0, [pc, #220]	@ (800cc94 <CDC_Receive_FS+0x11c>)
 800cbb6:	f000 fcdf 	bl	800d578 <atof>
 800cbba:	ec53 2b10 	vmov	r2, r3, d0
 800cbbe:	4610      	mov	r0, r2
 800cbc0:	4619      	mov	r1, r3
 800cbc2:	f7f3 ffd3 	bl	8000b6c <__aeabi_d2f>
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	4a33      	ldr	r2, [pc, #204]	@ (800cc98 <CDC_Receive_FS+0x120>)
 800cbca:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'D') Kd = atof(&rx_buffer[1]);
 800cbcc:	4b30      	ldr	r3, [pc, #192]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cbce:	781b      	ldrb	r3, [r3, #0]
 800cbd0:	2b44      	cmp	r3, #68	@ 0x44
 800cbd2:	d10b      	bne.n	800cbec <CDC_Receive_FS+0x74>
 800cbd4:	482f      	ldr	r0, [pc, #188]	@ (800cc94 <CDC_Receive_FS+0x11c>)
 800cbd6:	f000 fccf 	bl	800d578 <atof>
 800cbda:	ec53 2b10 	vmov	r2, r3, d0
 800cbde:	4610      	mov	r0, r2
 800cbe0:	4619      	mov	r1, r3
 800cbe2:	f7f3 ffc3 	bl	8000b6c <__aeabi_d2f>
 800cbe6:	4603      	mov	r3, r0
 800cbe8:	4a2c      	ldr	r2, [pc, #176]	@ (800cc9c <CDC_Receive_FS+0x124>)
 800cbea:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'I') Ki = atof(&rx_buffer[1]);
 800cbec:	4b28      	ldr	r3, [pc, #160]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	2b49      	cmp	r3, #73	@ 0x49
 800cbf2:	d10b      	bne.n	800cc0c <CDC_Receive_FS+0x94>
 800cbf4:	4827      	ldr	r0, [pc, #156]	@ (800cc94 <CDC_Receive_FS+0x11c>)
 800cbf6:	f000 fcbf 	bl	800d578 <atof>
 800cbfa:	ec53 2b10 	vmov	r2, r3, d0
 800cbfe:	4610      	mov	r0, r2
 800cc00:	4619      	mov	r1, r3
 800cc02:	f7f3 ffb3 	bl	8000b6c <__aeabi_d2f>
 800cc06:	4603      	mov	r3, r0
 800cc08:	4a25      	ldr	r2, [pc, #148]	@ (800cca0 <CDC_Receive_FS+0x128>)
 800cc0a:	6013      	str	r3, [r2, #0]
	          if (rx_buffer[0] == 'L') deadband_L = atoi(&rx_buffer[1]);
 800cc0c:	4b20      	ldr	r3, [pc, #128]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	2b4c      	cmp	r3, #76	@ 0x4c
 800cc12:	d106      	bne.n	800cc22 <CDC_Receive_FS+0xaa>
 800cc14:	481f      	ldr	r0, [pc, #124]	@ (800cc94 <CDC_Receive_FS+0x11c>)
 800cc16:	f000 fcb2 	bl	800d57e <atoi>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	b21a      	sxth	r2, r3
 800cc1e:	4b21      	ldr	r3, [pc, #132]	@ (800cca4 <CDC_Receive_FS+0x12c>)
 800cc20:	801a      	strh	r2, [r3, #0]
	          if (rx_buffer[0] == 'R') deadband_R = atoi(&rx_buffer[1]);
 800cc22:	4b1b      	ldr	r3, [pc, #108]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cc24:	781b      	ldrb	r3, [r3, #0]
 800cc26:	2b52      	cmp	r3, #82	@ 0x52
 800cc28:	d106      	bne.n	800cc38 <CDC_Receive_FS+0xc0>
 800cc2a:	481a      	ldr	r0, [pc, #104]	@ (800cc94 <CDC_Receive_FS+0x11c>)
 800cc2c:	f000 fca7 	bl	800d57e <atoi>
 800cc30:	4603      	mov	r3, r0
 800cc32:	b21a      	sxth	r2, r3
 800cc34:	4b1c      	ldr	r3, [pc, #112]	@ (800cca8 <CDC_Receive_FS+0x130>)
 800cc36:	801a      	strh	r2, [r3, #0]

	          rx_index = 0;
 800cc38:	4b14      	ldr	r3, [pc, #80]	@ (800cc8c <CDC_Receive_FS+0x114>)
 800cc3a:	2200      	movs	r2, #0
 800cc3c:	701a      	strb	r2, [r3, #0]
 800cc3e:	e010      	b.n	800cc62 <CDC_Receive_FS+0xea>
	      } else {
	          if (rx_index < 19) rx_buffer[rx_index++] = Buf[i];
 800cc40:	4b12      	ldr	r3, [pc, #72]	@ (800cc8c <CDC_Receive_FS+0x114>)
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	2b12      	cmp	r3, #18
 800cc46:	d80c      	bhi.n	800cc62 <CDC_Receive_FS+0xea>
 800cc48:	687a      	ldr	r2, [r7, #4]
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	441a      	add	r2, r3
 800cc4e:	4b0f      	ldr	r3, [pc, #60]	@ (800cc8c <CDC_Receive_FS+0x114>)
 800cc50:	781b      	ldrb	r3, [r3, #0]
 800cc52:	1c59      	adds	r1, r3, #1
 800cc54:	b2c8      	uxtb	r0, r1
 800cc56:	490d      	ldr	r1, [pc, #52]	@ (800cc8c <CDC_Receive_FS+0x114>)
 800cc58:	7008      	strb	r0, [r1, #0]
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	7812      	ldrb	r2, [r2, #0]
 800cc5e:	4b0c      	ldr	r3, [pc, #48]	@ (800cc90 <CDC_Receive_FS+0x118>)
 800cc60:	545a      	strb	r2, [r3, r1]
	for (uint32_t i = 0; i < *Len; i++) {
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	3301      	adds	r3, #1
 800cc66:	60fb      	str	r3, [r7, #12]
 800cc68:	683b      	ldr	r3, [r7, #0]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	68fa      	ldr	r2, [r7, #12]
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d38a      	bcc.n	800cb88 <CDC_Receive_FS+0x10>
	      }
	  }

	  // No olvides esta lnea para rearmar la recepcin
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cc72:	6879      	ldr	r1, [r7, #4]
 800cc74:	480d      	ldr	r0, [pc, #52]	@ (800ccac <CDC_Receive_FS+0x134>)
 800cc76:	f7fe fb21 	bl	800b2bc <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cc7a:	480c      	ldr	r0, [pc, #48]	@ (800ccac <CDC_Receive_FS+0x134>)
 800cc7c:	f7fe fb7c 	bl	800b378 <USBD_CDC_ReceivePacket>

	  return (USBD_OK);
 800cc80:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cc82:	4618      	mov	r0, r3
 800cc84:	3710      	adds	r7, #16
 800cc86:	46bd      	mov	sp, r7
 800cc88:	bd80      	pop	{r7, pc}
 800cc8a:	bf00      	nop
 800cc8c:	20000310 	.word	0x20000310
 800cc90:	200002fc 	.word	0x200002fc
 800cc94:	200002fd 	.word	0x200002fd
 800cc98:	20000004 	.word	0x20000004
 800cc9c:	2000000c 	.word	0x2000000c
 800cca0:	20000008 	.word	0x20000008
 800cca4:	20000000 	.word	0x20000000
 800cca8:	20000002 	.word	0x20000002
 800ccac:	20000b24 	.word	0x20000b24

0800ccb0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b084      	sub	sp, #16
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	460b      	mov	r3, r1
 800ccba:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ccbc:	2300      	movs	r3, #0
 800ccbe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ccc0:	4b0d      	ldr	r3, [pc, #52]	@ (800ccf8 <CDC_Transmit_FS+0x48>)
 800ccc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ccc6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ccc8:	68bb      	ldr	r3, [r7, #8]
 800ccca:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d001      	beq.n	800ccd6 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	e00b      	b.n	800ccee <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ccd6:	887b      	ldrh	r3, [r7, #2]
 800ccd8:	461a      	mov	r2, r3
 800ccda:	6879      	ldr	r1, [r7, #4]
 800ccdc:	4806      	ldr	r0, [pc, #24]	@ (800ccf8 <CDC_Transmit_FS+0x48>)
 800ccde:	f7fe facb 	bl	800b278 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cce2:	4805      	ldr	r0, [pc, #20]	@ (800ccf8 <CDC_Transmit_FS+0x48>)
 800cce4:	f7fe fb08 	bl	800b2f8 <USBD_CDC_TransmitPacket>
 800cce8:	4603      	mov	r3, r0
 800ccea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccee:	4618      	mov	r0, r3
 800ccf0:	3710      	adds	r7, #16
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	20000b24 	.word	0x20000b24

0800ccfc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b086      	sub	sp, #24
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	4613      	mov	r3, r2
 800cd08:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cd0a:	2300      	movs	r3, #0
 800cd0c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  // --- AGREGADO: REENVIAR LO QUE LLEGA POR USB AL ESP8266 ---
    HAL_UART_Transmit_DMA(&huart1, Buf, *Len);
 800cd0e:	68bb      	ldr	r3, [r7, #8]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	b29b      	uxth	r3, r3
 800cd14:	461a      	mov	r2, r3
 800cd16:	68f9      	ldr	r1, [r7, #12]
 800cd18:	4807      	ldr	r0, [pc, #28]	@ (800cd38 <CDC_TransmitCplt_FS+0x3c>)
 800cd1a:	f7fb f967 	bl	8007fec <HAL_UART_Transmit_DMA>
    // ----------------------------------------------------------

    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
 800cd1e:	4907      	ldr	r1, [pc, #28]	@ (800cd3c <CDC_TransmitCplt_FS+0x40>)
 800cd20:	4807      	ldr	r0, [pc, #28]	@ (800cd40 <CDC_TransmitCplt_FS+0x44>)
 800cd22:	f7fe facb 	bl	800b2bc <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cd26:	4806      	ldr	r0, [pc, #24]	@ (800cd40 <CDC_TransmitCplt_FS+0x44>)
 800cd28:	f7fe fb26 	bl	800b378 <USBD_CDC_ReceivePacket>
    return (USBD_OK);
 800cd2c:	2300      	movs	r3, #0
  /* USER CODE END 13 */
  return result;
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3718      	adds	r7, #24
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	20000608 	.word	0x20000608
 800cd3c:	20000e00 	.word	0x20000e00
 800cd40:	20000b24 	.word	0x20000b24

0800cd44 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b083      	sub	sp, #12
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	6039      	str	r1, [r7, #0]
 800cd4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	2212      	movs	r2, #18
 800cd54:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cd56:	4b03      	ldr	r3, [pc, #12]	@ (800cd64 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cd58:	4618      	mov	r0, r3
 800cd5a:	370c      	adds	r7, #12
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd62:	4770      	bx	lr
 800cd64:	200000dc 	.word	0x200000dc

0800cd68 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b083      	sub	sp, #12
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	4603      	mov	r3, r0
 800cd70:	6039      	str	r1, [r7, #0]
 800cd72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	2204      	movs	r2, #4
 800cd78:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cd7a:	4b03      	ldr	r3, [pc, #12]	@ (800cd88 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cd7c:	4618      	mov	r0, r3
 800cd7e:	370c      	adds	r7, #12
 800cd80:	46bd      	mov	sp, r7
 800cd82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd86:	4770      	bx	lr
 800cd88:	200000f0 	.word	0x200000f0

0800cd8c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b082      	sub	sp, #8
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	4603      	mov	r3, r0
 800cd94:	6039      	str	r1, [r7, #0]
 800cd96:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cd98:	79fb      	ldrb	r3, [r7, #7]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d105      	bne.n	800cdaa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cd9e:	683a      	ldr	r2, [r7, #0]
 800cda0:	4907      	ldr	r1, [pc, #28]	@ (800cdc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800cda2:	4808      	ldr	r0, [pc, #32]	@ (800cdc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800cda4:	f7ff fd4a 	bl	800c83c <USBD_GetString>
 800cda8:	e004      	b.n	800cdb4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cdaa:	683a      	ldr	r2, [r7, #0]
 800cdac:	4904      	ldr	r1, [pc, #16]	@ (800cdc0 <USBD_FS_ProductStrDescriptor+0x34>)
 800cdae:	4805      	ldr	r0, [pc, #20]	@ (800cdc4 <USBD_FS_ProductStrDescriptor+0x38>)
 800cdb0:	f7ff fd44 	bl	800c83c <USBD_GetString>
  }
  return USBD_StrDesc;
 800cdb4:	4b02      	ldr	r3, [pc, #8]	@ (800cdc0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cdb6:	4618      	mov	r0, r3
 800cdb8:	3708      	adds	r7, #8
 800cdba:	46bd      	mov	sp, r7
 800cdbc:	bd80      	pop	{r7, pc}
 800cdbe:	bf00      	nop
 800cdc0:	20001e00 	.word	0x20001e00
 800cdc4:	08010590 	.word	0x08010590

0800cdc8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b082      	sub	sp, #8
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	4603      	mov	r3, r0
 800cdd0:	6039      	str	r1, [r7, #0]
 800cdd2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cdd4:	683a      	ldr	r2, [r7, #0]
 800cdd6:	4904      	ldr	r1, [pc, #16]	@ (800cde8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cdd8:	4804      	ldr	r0, [pc, #16]	@ (800cdec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cdda:	f7ff fd2f 	bl	800c83c <USBD_GetString>
  return USBD_StrDesc;
 800cdde:	4b02      	ldr	r3, [pc, #8]	@ (800cde8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	3708      	adds	r7, #8
 800cde4:	46bd      	mov	sp, r7
 800cde6:	bd80      	pop	{r7, pc}
 800cde8:	20001e00 	.word	0x20001e00
 800cdec:	080105a8 	.word	0x080105a8

0800cdf0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	6039      	str	r1, [r7, #0]
 800cdfa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	221a      	movs	r2, #26
 800ce00:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ce02:	f000 f843 	bl	800ce8c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ce06:	4b02      	ldr	r3, [pc, #8]	@ (800ce10 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	3708      	adds	r7, #8
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	bd80      	pop	{r7, pc}
 800ce10:	200000f4 	.word	0x200000f4

0800ce14 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b082      	sub	sp, #8
 800ce18:	af00      	add	r7, sp, #0
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	6039      	str	r1, [r7, #0]
 800ce1e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ce20:	79fb      	ldrb	r3, [r7, #7]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d105      	bne.n	800ce32 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce26:	683a      	ldr	r2, [r7, #0]
 800ce28:	4907      	ldr	r1, [pc, #28]	@ (800ce48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce2a:	4808      	ldr	r0, [pc, #32]	@ (800ce4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce2c:	f7ff fd06 	bl	800c83c <USBD_GetString>
 800ce30:	e004      	b.n	800ce3c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ce32:	683a      	ldr	r2, [r7, #0]
 800ce34:	4904      	ldr	r1, [pc, #16]	@ (800ce48 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ce36:	4805      	ldr	r0, [pc, #20]	@ (800ce4c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ce38:	f7ff fd00 	bl	800c83c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce3c:	4b02      	ldr	r3, [pc, #8]	@ (800ce48 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ce3e:	4618      	mov	r0, r3
 800ce40:	3708      	adds	r7, #8
 800ce42:	46bd      	mov	sp, r7
 800ce44:	bd80      	pop	{r7, pc}
 800ce46:	bf00      	nop
 800ce48:	20001e00 	.word	0x20001e00
 800ce4c:	080105bc 	.word	0x080105bc

0800ce50 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b082      	sub	sp, #8
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	4603      	mov	r3, r0
 800ce58:	6039      	str	r1, [r7, #0]
 800ce5a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ce5c:	79fb      	ldrb	r3, [r7, #7]
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d105      	bne.n	800ce6e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce62:	683a      	ldr	r2, [r7, #0]
 800ce64:	4907      	ldr	r1, [pc, #28]	@ (800ce84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce66:	4808      	ldr	r0, [pc, #32]	@ (800ce88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce68:	f7ff fce8 	bl	800c83c <USBD_GetString>
 800ce6c:	e004      	b.n	800ce78 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ce6e:	683a      	ldr	r2, [r7, #0]
 800ce70:	4904      	ldr	r1, [pc, #16]	@ (800ce84 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ce72:	4805      	ldr	r0, [pc, #20]	@ (800ce88 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ce74:	f7ff fce2 	bl	800c83c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ce78:	4b02      	ldr	r3, [pc, #8]	@ (800ce84 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	3708      	adds	r7, #8
 800ce7e:	46bd      	mov	sp, r7
 800ce80:	bd80      	pop	{r7, pc}
 800ce82:	bf00      	nop
 800ce84:	20001e00 	.word	0x20001e00
 800ce88:	080105c8 	.word	0x080105c8

0800ce8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ce8c:	b580      	push	{r7, lr}
 800ce8e:	b084      	sub	sp, #16
 800ce90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ce92:	4b0f      	ldr	r3, [pc, #60]	@ (800ced0 <Get_SerialNum+0x44>)
 800ce94:	681b      	ldr	r3, [r3, #0]
 800ce96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ce98:	4b0e      	ldr	r3, [pc, #56]	@ (800ced4 <Get_SerialNum+0x48>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ce9e:	4b0e      	ldr	r3, [pc, #56]	@ (800ced8 <Get_SerialNum+0x4c>)
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4413      	add	r3, r2
 800ceaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ceac:	68fb      	ldr	r3, [r7, #12]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d009      	beq.n	800cec6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ceb2:	2208      	movs	r2, #8
 800ceb4:	4909      	ldr	r1, [pc, #36]	@ (800cedc <Get_SerialNum+0x50>)
 800ceb6:	68f8      	ldr	r0, [r7, #12]
 800ceb8:	f000 f814 	bl	800cee4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cebc:	2204      	movs	r2, #4
 800cebe:	4908      	ldr	r1, [pc, #32]	@ (800cee0 <Get_SerialNum+0x54>)
 800cec0:	68b8      	ldr	r0, [r7, #8]
 800cec2:	f000 f80f 	bl	800cee4 <IntToUnicode>
  }
}
 800cec6:	bf00      	nop
 800cec8:	3710      	adds	r7, #16
 800ceca:	46bd      	mov	sp, r7
 800cecc:	bd80      	pop	{r7, pc}
 800cece:	bf00      	nop
 800ced0:	1fff7a10 	.word	0x1fff7a10
 800ced4:	1fff7a14 	.word	0x1fff7a14
 800ced8:	1fff7a18 	.word	0x1fff7a18
 800cedc:	200000f6 	.word	0x200000f6
 800cee0:	20000106 	.word	0x20000106

0800cee4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cee4:	b480      	push	{r7}
 800cee6:	b087      	sub	sp, #28
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	60f8      	str	r0, [r7, #12]
 800ceec:	60b9      	str	r1, [r7, #8]
 800ceee:	4613      	mov	r3, r2
 800cef0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cef2:	2300      	movs	r3, #0
 800cef4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cef6:	2300      	movs	r3, #0
 800cef8:	75fb      	strb	r3, [r7, #23]
 800cefa:	e027      	b.n	800cf4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	0f1b      	lsrs	r3, r3, #28
 800cf00:	2b09      	cmp	r3, #9
 800cf02:	d80b      	bhi.n	800cf1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cf04:	68fb      	ldr	r3, [r7, #12]
 800cf06:	0f1b      	lsrs	r3, r3, #28
 800cf08:	b2da      	uxtb	r2, r3
 800cf0a:	7dfb      	ldrb	r3, [r7, #23]
 800cf0c:	005b      	lsls	r3, r3, #1
 800cf0e:	4619      	mov	r1, r3
 800cf10:	68bb      	ldr	r3, [r7, #8]
 800cf12:	440b      	add	r3, r1
 800cf14:	3230      	adds	r2, #48	@ 0x30
 800cf16:	b2d2      	uxtb	r2, r2
 800cf18:	701a      	strb	r2, [r3, #0]
 800cf1a:	e00a      	b.n	800cf32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cf1c:	68fb      	ldr	r3, [r7, #12]
 800cf1e:	0f1b      	lsrs	r3, r3, #28
 800cf20:	b2da      	uxtb	r2, r3
 800cf22:	7dfb      	ldrb	r3, [r7, #23]
 800cf24:	005b      	lsls	r3, r3, #1
 800cf26:	4619      	mov	r1, r3
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	440b      	add	r3, r1
 800cf2c:	3237      	adds	r2, #55	@ 0x37
 800cf2e:	b2d2      	uxtb	r2, r2
 800cf30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cf32:	68fb      	ldr	r3, [r7, #12]
 800cf34:	011b      	lsls	r3, r3, #4
 800cf36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cf38:	7dfb      	ldrb	r3, [r7, #23]
 800cf3a:	005b      	lsls	r3, r3, #1
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	68ba      	ldr	r2, [r7, #8]
 800cf40:	4413      	add	r3, r2
 800cf42:	2200      	movs	r2, #0
 800cf44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cf46:	7dfb      	ldrb	r3, [r7, #23]
 800cf48:	3301      	adds	r3, #1
 800cf4a:	75fb      	strb	r3, [r7, #23]
 800cf4c:	7dfa      	ldrb	r2, [r7, #23]
 800cf4e:	79fb      	ldrb	r3, [r7, #7]
 800cf50:	429a      	cmp	r2, r3
 800cf52:	d3d3      	bcc.n	800cefc <IntToUnicode+0x18>
  }
}
 800cf54:	bf00      	nop
 800cf56:	bf00      	nop
 800cf58:	371c      	adds	r7, #28
 800cf5a:	46bd      	mov	sp, r7
 800cf5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf60:	4770      	bx	lr
	...

0800cf64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	b08a      	sub	sp, #40	@ 0x28
 800cf68:	af00      	add	r7, sp, #0
 800cf6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cf6c:	f107 0314 	add.w	r3, r7, #20
 800cf70:	2200      	movs	r2, #0
 800cf72:	601a      	str	r2, [r3, #0]
 800cf74:	605a      	str	r2, [r3, #4]
 800cf76:	609a      	str	r2, [r3, #8]
 800cf78:	60da      	str	r2, [r3, #12]
 800cf7a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cf84:	d13a      	bne.n	800cffc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cf86:	2300      	movs	r3, #0
 800cf88:	613b      	str	r3, [r7, #16]
 800cf8a:	4b1e      	ldr	r3, [pc, #120]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cf8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf8e:	4a1d      	ldr	r2, [pc, #116]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cf90:	f043 0301 	orr.w	r3, r3, #1
 800cf94:	6313      	str	r3, [r2, #48]	@ 0x30
 800cf96:	4b1b      	ldr	r3, [pc, #108]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cf98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf9a:	f003 0301 	and.w	r3, r3, #1
 800cf9e:	613b      	str	r3, [r7, #16]
 800cfa0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800cfa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800cfa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800cfa8:	2302      	movs	r3, #2
 800cfaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800cfac:	2300      	movs	r3, #0
 800cfae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800cfb0:	2303      	movs	r3, #3
 800cfb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800cfb4:	230a      	movs	r3, #10
 800cfb6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800cfb8:	f107 0314 	add.w	r3, r7, #20
 800cfbc:	4619      	mov	r1, r3
 800cfbe:	4812      	ldr	r0, [pc, #72]	@ (800d008 <HAL_PCD_MspInit+0xa4>)
 800cfc0:	f7f6 fa14 	bl	80033ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800cfc4:	4b0f      	ldr	r3, [pc, #60]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cfc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cfc8:	4a0e      	ldr	r2, [pc, #56]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cfca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfce:	6353      	str	r3, [r2, #52]	@ 0x34
 800cfd0:	2300      	movs	r3, #0
 800cfd2:	60fb      	str	r3, [r7, #12]
 800cfd4:	4b0b      	ldr	r3, [pc, #44]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cfd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfd8:	4a0a      	ldr	r2, [pc, #40]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cfda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cfde:	6453      	str	r3, [r2, #68]	@ 0x44
 800cfe0:	4b08      	ldr	r3, [pc, #32]	@ (800d004 <HAL_PCD_MspInit+0xa0>)
 800cfe2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cfe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cfe8:	60fb      	str	r3, [r7, #12]
 800cfea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800cfec:	2200      	movs	r2, #0
 800cfee:	2100      	movs	r1, #0
 800cff0:	2043      	movs	r0, #67	@ 0x43
 800cff2:	f7f5 fdb6 	bl	8002b62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800cff6:	2043      	movs	r0, #67	@ 0x43
 800cff8:	f7f5 fdcf 	bl	8002b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800cffc:	bf00      	nop
 800cffe:	3728      	adds	r7, #40	@ 0x28
 800d000:	46bd      	mov	sp, r7
 800d002:	bd80      	pop	{r7, pc}
 800d004:	40023800 	.word	0x40023800
 800d008:	40020000 	.word	0x40020000

0800d00c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b082      	sub	sp, #8
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d020:	4619      	mov	r1, r3
 800d022:	4610      	mov	r0, r2
 800d024:	f7fe fa91 	bl	800b54a <USBD_LL_SetupStage>
}
 800d028:	bf00      	nop
 800d02a:	3708      	adds	r7, #8
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d030:	b580      	push	{r7, lr}
 800d032:	b082      	sub	sp, #8
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
 800d038:	460b      	mov	r3, r1
 800d03a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d042:	78fa      	ldrb	r2, [r7, #3]
 800d044:	6879      	ldr	r1, [r7, #4]
 800d046:	4613      	mov	r3, r2
 800d048:	00db      	lsls	r3, r3, #3
 800d04a:	4413      	add	r3, r2
 800d04c:	009b      	lsls	r3, r3, #2
 800d04e:	440b      	add	r3, r1
 800d050:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	78fb      	ldrb	r3, [r7, #3]
 800d058:	4619      	mov	r1, r3
 800d05a:	f7fe facb 	bl	800b5f4 <USBD_LL_DataOutStage>
}
 800d05e:	bf00      	nop
 800d060:	3708      	adds	r7, #8
 800d062:	46bd      	mov	sp, r7
 800d064:	bd80      	pop	{r7, pc}

0800d066 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d066:	b580      	push	{r7, lr}
 800d068:	b082      	sub	sp, #8
 800d06a:	af00      	add	r7, sp, #0
 800d06c:	6078      	str	r0, [r7, #4]
 800d06e:	460b      	mov	r3, r1
 800d070:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d078:	78fa      	ldrb	r2, [r7, #3]
 800d07a:	6879      	ldr	r1, [r7, #4]
 800d07c:	4613      	mov	r3, r2
 800d07e:	00db      	lsls	r3, r3, #3
 800d080:	4413      	add	r3, r2
 800d082:	009b      	lsls	r3, r3, #2
 800d084:	440b      	add	r3, r1
 800d086:	3320      	adds	r3, #32
 800d088:	681a      	ldr	r2, [r3, #0]
 800d08a:	78fb      	ldrb	r3, [r7, #3]
 800d08c:	4619      	mov	r1, r3
 800d08e:	f7fe fb6d 	bl	800b76c <USBD_LL_DataInStage>
}
 800d092:	bf00      	nop
 800d094:	3708      	adds	r7, #8
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}

0800d09a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d09a:	b580      	push	{r7, lr}
 800d09c:	b082      	sub	sp, #8
 800d09e:	af00      	add	r7, sp, #0
 800d0a0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f7fe fcb1 	bl	800ba10 <USBD_LL_SOF>
}
 800d0ae:	bf00      	nop
 800d0b0:	3708      	adds	r7, #8
 800d0b2:	46bd      	mov	sp, r7
 800d0b4:	bd80      	pop	{r7, pc}

0800d0b6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0b6:	b580      	push	{r7, lr}
 800d0b8:	b084      	sub	sp, #16
 800d0ba:	af00      	add	r7, sp, #0
 800d0bc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	79db      	ldrb	r3, [r3, #7]
 800d0c6:	2b02      	cmp	r3, #2
 800d0c8:	d001      	beq.n	800d0ce <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800d0ca:	f7f4 fe89 	bl	8001de0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0d4:	7bfa      	ldrb	r2, [r7, #15]
 800d0d6:	4611      	mov	r1, r2
 800d0d8:	4618      	mov	r0, r3
 800d0da:	f7fe fc55 	bl	800b988 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d0e4:	4618      	mov	r0, r3
 800d0e6:	f7fe fbfc 	bl	800b8e2 <USBD_LL_Reset>
}
 800d0ea:	bf00      	nop
 800d0ec:	3710      	adds	r7, #16
 800d0ee:	46bd      	mov	sp, r7
 800d0f0:	bd80      	pop	{r7, pc}
	...

0800d0f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b082      	sub	sp, #8
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d102:	4618      	mov	r0, r3
 800d104:	f7fe fc50 	bl	800b9a8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	687a      	ldr	r2, [r7, #4]
 800d114:	6812      	ldr	r2, [r2, #0]
 800d116:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d11a:	f043 0301 	orr.w	r3, r3, #1
 800d11e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	7adb      	ldrb	r3, [r3, #11]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d005      	beq.n	800d134 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d128:	4b04      	ldr	r3, [pc, #16]	@ (800d13c <HAL_PCD_SuspendCallback+0x48>)
 800d12a:	691b      	ldr	r3, [r3, #16]
 800d12c:	4a03      	ldr	r2, [pc, #12]	@ (800d13c <HAL_PCD_SuspendCallback+0x48>)
 800d12e:	f043 0306 	orr.w	r3, r3, #6
 800d132:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d134:	bf00      	nop
 800d136:	3708      	adds	r7, #8
 800d138:	46bd      	mov	sp, r7
 800d13a:	bd80      	pop	{r7, pc}
 800d13c:	e000ed00 	.word	0xe000ed00

0800d140 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b082      	sub	sp, #8
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d14e:	4618      	mov	r0, r3
 800d150:	f7fe fc46 	bl	800b9e0 <USBD_LL_Resume>
}
 800d154:	bf00      	nop
 800d156:	3708      	adds	r7, #8
 800d158:	46bd      	mov	sp, r7
 800d15a:	bd80      	pop	{r7, pc}

0800d15c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d15c:	b580      	push	{r7, lr}
 800d15e:	b082      	sub	sp, #8
 800d160:	af00      	add	r7, sp, #0
 800d162:	6078      	str	r0, [r7, #4]
 800d164:	460b      	mov	r3, r1
 800d166:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d16e:	78fa      	ldrb	r2, [r7, #3]
 800d170:	4611      	mov	r1, r2
 800d172:	4618      	mov	r0, r3
 800d174:	f7fe fc9e 	bl	800bab4 <USBD_LL_IsoOUTIncomplete>
}
 800d178:	bf00      	nop
 800d17a:	3708      	adds	r7, #8
 800d17c:	46bd      	mov	sp, r7
 800d17e:	bd80      	pop	{r7, pc}

0800d180 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d180:	b580      	push	{r7, lr}
 800d182:	b082      	sub	sp, #8
 800d184:	af00      	add	r7, sp, #0
 800d186:	6078      	str	r0, [r7, #4]
 800d188:	460b      	mov	r3, r1
 800d18a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d192:	78fa      	ldrb	r2, [r7, #3]
 800d194:	4611      	mov	r1, r2
 800d196:	4618      	mov	r0, r3
 800d198:	f7fe fc5a 	bl	800ba50 <USBD_LL_IsoINIncomplete>
}
 800d19c:	bf00      	nop
 800d19e:	3708      	adds	r7, #8
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}

0800d1a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1a4:	b580      	push	{r7, lr}
 800d1a6:	b082      	sub	sp, #8
 800d1a8:	af00      	add	r7, sp, #0
 800d1aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f7fe fcb0 	bl	800bb18 <USBD_LL_DevConnected>
}
 800d1b8:	bf00      	nop
 800d1ba:	3708      	adds	r7, #8
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	bd80      	pop	{r7, pc}

0800d1c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d1c0:	b580      	push	{r7, lr}
 800d1c2:	b082      	sub	sp, #8
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d1ce:	4618      	mov	r0, r3
 800d1d0:	f7fe fcad 	bl	800bb2e <USBD_LL_DevDisconnected>
}
 800d1d4:	bf00      	nop
 800d1d6:	3708      	adds	r7, #8
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	781b      	ldrb	r3, [r3, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d13c      	bne.n	800d266 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d1ec:	4a20      	ldr	r2, [pc, #128]	@ (800d270 <USBD_LL_Init+0x94>)
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	4a1e      	ldr	r2, [pc, #120]	@ (800d270 <USBD_LL_Init+0x94>)
 800d1f8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d1fc:	4b1c      	ldr	r3, [pc, #112]	@ (800d270 <USBD_LL_Init+0x94>)
 800d1fe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d202:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d204:	4b1a      	ldr	r3, [pc, #104]	@ (800d270 <USBD_LL_Init+0x94>)
 800d206:	2204      	movs	r2, #4
 800d208:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d20a:	4b19      	ldr	r3, [pc, #100]	@ (800d270 <USBD_LL_Init+0x94>)
 800d20c:	2202      	movs	r2, #2
 800d20e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d210:	4b17      	ldr	r3, [pc, #92]	@ (800d270 <USBD_LL_Init+0x94>)
 800d212:	2200      	movs	r2, #0
 800d214:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d216:	4b16      	ldr	r3, [pc, #88]	@ (800d270 <USBD_LL_Init+0x94>)
 800d218:	2202      	movs	r2, #2
 800d21a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d21c:	4b14      	ldr	r3, [pc, #80]	@ (800d270 <USBD_LL_Init+0x94>)
 800d21e:	2200      	movs	r2, #0
 800d220:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d222:	4b13      	ldr	r3, [pc, #76]	@ (800d270 <USBD_LL_Init+0x94>)
 800d224:	2200      	movs	r2, #0
 800d226:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d228:	4b11      	ldr	r3, [pc, #68]	@ (800d270 <USBD_LL_Init+0x94>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d22e:	4b10      	ldr	r3, [pc, #64]	@ (800d270 <USBD_LL_Init+0x94>)
 800d230:	2200      	movs	r2, #0
 800d232:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d234:	4b0e      	ldr	r3, [pc, #56]	@ (800d270 <USBD_LL_Init+0x94>)
 800d236:	2200      	movs	r2, #0
 800d238:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d23a:	480d      	ldr	r0, [pc, #52]	@ (800d270 <USBD_LL_Init+0x94>)
 800d23c:	f7f8 f834 	bl	80052a8 <HAL_PCD_Init>
 800d240:	4603      	mov	r3, r0
 800d242:	2b00      	cmp	r3, #0
 800d244:	d001      	beq.n	800d24a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d246:	f7f4 fdcb 	bl	8001de0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d24a:	2180      	movs	r1, #128	@ 0x80
 800d24c:	4808      	ldr	r0, [pc, #32]	@ (800d270 <USBD_LL_Init+0x94>)
 800d24e:	f7f9 fa60 	bl	8006712 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d252:	2240      	movs	r2, #64	@ 0x40
 800d254:	2100      	movs	r1, #0
 800d256:	4806      	ldr	r0, [pc, #24]	@ (800d270 <USBD_LL_Init+0x94>)
 800d258:	f7f9 fa14 	bl	8006684 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d25c:	2280      	movs	r2, #128	@ 0x80
 800d25e:	2101      	movs	r1, #1
 800d260:	4803      	ldr	r0, [pc, #12]	@ (800d270 <USBD_LL_Init+0x94>)
 800d262:	f7f9 fa0f 	bl	8006684 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d266:	2300      	movs	r3, #0
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3708      	adds	r7, #8
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}
 800d270:	20002000 	.word	0x20002000

0800d274 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d274:	b580      	push	{r7, lr}
 800d276:	b084      	sub	sp, #16
 800d278:	af00      	add	r7, sp, #0
 800d27a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d27c:	2300      	movs	r3, #0
 800d27e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d280:	2300      	movs	r3, #0
 800d282:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7f8 f91b 	bl	80054c6 <HAL_PCD_Start>
 800d290:	4603      	mov	r3, r0
 800d292:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d294:	7bfb      	ldrb	r3, [r7, #15]
 800d296:	4618      	mov	r0, r3
 800d298:	f000 f942 	bl	800d520 <USBD_Get_USB_Status>
 800d29c:	4603      	mov	r3, r0
 800d29e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b084      	sub	sp, #16
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
 800d2b2:	4608      	mov	r0, r1
 800d2b4:	4611      	mov	r1, r2
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	70fb      	strb	r3, [r7, #3]
 800d2bc:	460b      	mov	r3, r1
 800d2be:	70bb      	strb	r3, [r7, #2]
 800d2c0:	4613      	mov	r3, r2
 800d2c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2c4:	2300      	movs	r3, #0
 800d2c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2c8:	2300      	movs	r3, #0
 800d2ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d2d2:	78bb      	ldrb	r3, [r7, #2]
 800d2d4:	883a      	ldrh	r2, [r7, #0]
 800d2d6:	78f9      	ldrb	r1, [r7, #3]
 800d2d8:	f7f8 fdef 	bl	8005eba <HAL_PCD_EP_Open>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2e0:	7bfb      	ldrb	r3, [r7, #15]
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f000 f91c 	bl	800d520 <USBD_Get_USB_Status>
 800d2e8:	4603      	mov	r3, r0
 800d2ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	3710      	adds	r7, #16
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	bd80      	pop	{r7, pc}

0800d2f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d2f6:	b580      	push	{r7, lr}
 800d2f8:	b084      	sub	sp, #16
 800d2fa:	af00      	add	r7, sp, #0
 800d2fc:	6078      	str	r0, [r7, #4]
 800d2fe:	460b      	mov	r3, r1
 800d300:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d302:	2300      	movs	r3, #0
 800d304:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d306:	2300      	movs	r3, #0
 800d308:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d310:	78fa      	ldrb	r2, [r7, #3]
 800d312:	4611      	mov	r1, r2
 800d314:	4618      	mov	r0, r3
 800d316:	f7f8 fe3a 	bl	8005f8e <HAL_PCD_EP_Close>
 800d31a:	4603      	mov	r3, r0
 800d31c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d31e:	7bfb      	ldrb	r3, [r7, #15]
 800d320:	4618      	mov	r0, r3
 800d322:	f000 f8fd 	bl	800d520 <USBD_Get_USB_Status>
 800d326:	4603      	mov	r3, r0
 800d328:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d32a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d32c:	4618      	mov	r0, r3
 800d32e:	3710      	adds	r7, #16
 800d330:	46bd      	mov	sp, r7
 800d332:	bd80      	pop	{r7, pc}

0800d334 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
 800d33c:	460b      	mov	r3, r1
 800d33e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d344:	2300      	movs	r3, #0
 800d346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d34e:	78fa      	ldrb	r2, [r7, #3]
 800d350:	4611      	mov	r1, r2
 800d352:	4618      	mov	r0, r3
 800d354:	f7f8 fef2 	bl	800613c <HAL_PCD_EP_SetStall>
 800d358:	4603      	mov	r3, r0
 800d35a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d35c:	7bfb      	ldrb	r3, [r7, #15]
 800d35e:	4618      	mov	r0, r3
 800d360:	f000 f8de 	bl	800d520 <USBD_Get_USB_Status>
 800d364:	4603      	mov	r3, r0
 800d366:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d368:	7bbb      	ldrb	r3, [r7, #14]
}
 800d36a:	4618      	mov	r0, r3
 800d36c:	3710      	adds	r7, #16
 800d36e:	46bd      	mov	sp, r7
 800d370:	bd80      	pop	{r7, pc}

0800d372 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d372:	b580      	push	{r7, lr}
 800d374:	b084      	sub	sp, #16
 800d376:	af00      	add	r7, sp, #0
 800d378:	6078      	str	r0, [r7, #4]
 800d37a:	460b      	mov	r3, r1
 800d37c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d37e:	2300      	movs	r3, #0
 800d380:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d382:	2300      	movs	r3, #0
 800d384:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d38c:	78fa      	ldrb	r2, [r7, #3]
 800d38e:	4611      	mov	r1, r2
 800d390:	4618      	mov	r0, r3
 800d392:	f7f8 ff36 	bl	8006202 <HAL_PCD_EP_ClrStall>
 800d396:	4603      	mov	r3, r0
 800d398:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d39a:	7bfb      	ldrb	r3, [r7, #15]
 800d39c:	4618      	mov	r0, r3
 800d39e:	f000 f8bf 	bl	800d520 <USBD_Get_USB_Status>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d3a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3710      	adds	r7, #16
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}

0800d3b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
 800d3b8:	460b      	mov	r3, r1
 800d3ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d3c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d3c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	da0b      	bge.n	800d3e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d3cc:	78fb      	ldrb	r3, [r7, #3]
 800d3ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d3d2:	68f9      	ldr	r1, [r7, #12]
 800d3d4:	4613      	mov	r3, r2
 800d3d6:	00db      	lsls	r3, r3, #3
 800d3d8:	4413      	add	r3, r2
 800d3da:	009b      	lsls	r3, r3, #2
 800d3dc:	440b      	add	r3, r1
 800d3de:	3316      	adds	r3, #22
 800d3e0:	781b      	ldrb	r3, [r3, #0]
 800d3e2:	e00b      	b.n	800d3fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d3e4:	78fb      	ldrb	r3, [r7, #3]
 800d3e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d3ea:	68f9      	ldr	r1, [r7, #12]
 800d3ec:	4613      	mov	r3, r2
 800d3ee:	00db      	lsls	r3, r3, #3
 800d3f0:	4413      	add	r3, r2
 800d3f2:	009b      	lsls	r3, r3, #2
 800d3f4:	440b      	add	r3, r1
 800d3f6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d3fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3714      	adds	r7, #20
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b084      	sub	sp, #16
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	460b      	mov	r3, r1
 800d412:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d414:	2300      	movs	r3, #0
 800d416:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d418:	2300      	movs	r3, #0
 800d41a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d422:	78fa      	ldrb	r2, [r7, #3]
 800d424:	4611      	mov	r1, r2
 800d426:	4618      	mov	r0, r3
 800d428:	f7f8 fd23 	bl	8005e72 <HAL_PCD_SetAddress>
 800d42c:	4603      	mov	r3, r0
 800d42e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d430:	7bfb      	ldrb	r3, [r7, #15]
 800d432:	4618      	mov	r0, r3
 800d434:	f000 f874 	bl	800d520 <USBD_Get_USB_Status>
 800d438:	4603      	mov	r3, r0
 800d43a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d43c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3710      	adds	r7, #16
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}

0800d446 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d446:	b580      	push	{r7, lr}
 800d448:	b086      	sub	sp, #24
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	60f8      	str	r0, [r7, #12]
 800d44e:	607a      	str	r2, [r7, #4]
 800d450:	603b      	str	r3, [r7, #0]
 800d452:	460b      	mov	r3, r1
 800d454:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d456:	2300      	movs	r3, #0
 800d458:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d45a:	2300      	movs	r3, #0
 800d45c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d464:	7af9      	ldrb	r1, [r7, #11]
 800d466:	683b      	ldr	r3, [r7, #0]
 800d468:	687a      	ldr	r2, [r7, #4]
 800d46a:	f7f8 fe2d 	bl	80060c8 <HAL_PCD_EP_Transmit>
 800d46e:	4603      	mov	r3, r0
 800d470:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d472:	7dfb      	ldrb	r3, [r7, #23]
 800d474:	4618      	mov	r0, r3
 800d476:	f000 f853 	bl	800d520 <USBD_Get_USB_Status>
 800d47a:	4603      	mov	r3, r0
 800d47c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d47e:	7dbb      	ldrb	r3, [r7, #22]
}
 800d480:	4618      	mov	r0, r3
 800d482:	3718      	adds	r7, #24
 800d484:	46bd      	mov	sp, r7
 800d486:	bd80      	pop	{r7, pc}

0800d488 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	b086      	sub	sp, #24
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	60f8      	str	r0, [r7, #12]
 800d490:	607a      	str	r2, [r7, #4]
 800d492:	603b      	str	r3, [r7, #0]
 800d494:	460b      	mov	r3, r1
 800d496:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d498:	2300      	movs	r3, #0
 800d49a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d49c:	2300      	movs	r3, #0
 800d49e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d4a6:	7af9      	ldrb	r1, [r7, #11]
 800d4a8:	683b      	ldr	r3, [r7, #0]
 800d4aa:	687a      	ldr	r2, [r7, #4]
 800d4ac:	f7f8 fdb9 	bl	8006022 <HAL_PCD_EP_Receive>
 800d4b0:	4603      	mov	r3, r0
 800d4b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d4b4:	7dfb      	ldrb	r3, [r7, #23]
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	f000 f832 	bl	800d520 <USBD_Get_USB_Status>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d4c0:	7dbb      	ldrb	r3, [r7, #22]
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3718      	adds	r7, #24
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}

0800d4ca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d4ca:	b580      	push	{r7, lr}
 800d4cc:	b082      	sub	sp, #8
 800d4ce:	af00      	add	r7, sp, #0
 800d4d0:	6078      	str	r0, [r7, #4]
 800d4d2:	460b      	mov	r3, r1
 800d4d4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d4d6:	687b      	ldr	r3, [r7, #4]
 800d4d8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d4dc:	78fa      	ldrb	r2, [r7, #3]
 800d4de:	4611      	mov	r1, r2
 800d4e0:	4618      	mov	r0, r3
 800d4e2:	f7f8 fdd9 	bl	8006098 <HAL_PCD_EP_GetRxCount>
 800d4e6:	4603      	mov	r3, r0
}
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	3708      	adds	r7, #8
 800d4ec:	46bd      	mov	sp, r7
 800d4ee:	bd80      	pop	{r7, pc}

0800d4f0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d4f0:	b480      	push	{r7}
 800d4f2:	b083      	sub	sp, #12
 800d4f4:	af00      	add	r7, sp, #0
 800d4f6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d4f8:	4b03      	ldr	r3, [pc, #12]	@ (800d508 <USBD_static_malloc+0x18>)
}
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	370c      	adds	r7, #12
 800d4fe:	46bd      	mov	sp, r7
 800d500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d504:	4770      	bx	lr
 800d506:	bf00      	nop
 800d508:	200024e4 	.word	0x200024e4

0800d50c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d50c:	b480      	push	{r7}
 800d50e:	b083      	sub	sp, #12
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]

}
 800d514:	bf00      	nop
 800d516:	370c      	adds	r7, #12
 800d518:	46bd      	mov	sp, r7
 800d51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51e:	4770      	bx	lr

0800d520 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d520:	b480      	push	{r7}
 800d522:	b085      	sub	sp, #20
 800d524:	af00      	add	r7, sp, #0
 800d526:	4603      	mov	r3, r0
 800d528:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d52a:	2300      	movs	r3, #0
 800d52c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d52e:	79fb      	ldrb	r3, [r7, #7]
 800d530:	2b03      	cmp	r3, #3
 800d532:	d817      	bhi.n	800d564 <USBD_Get_USB_Status+0x44>
 800d534:	a201      	add	r2, pc, #4	@ (adr r2, 800d53c <USBD_Get_USB_Status+0x1c>)
 800d536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d53a:	bf00      	nop
 800d53c:	0800d54d 	.word	0x0800d54d
 800d540:	0800d553 	.word	0x0800d553
 800d544:	0800d559 	.word	0x0800d559
 800d548:	0800d55f 	.word	0x0800d55f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d54c:	2300      	movs	r3, #0
 800d54e:	73fb      	strb	r3, [r7, #15]
    break;
 800d550:	e00b      	b.n	800d56a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d552:	2303      	movs	r3, #3
 800d554:	73fb      	strb	r3, [r7, #15]
    break;
 800d556:	e008      	b.n	800d56a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d558:	2301      	movs	r3, #1
 800d55a:	73fb      	strb	r3, [r7, #15]
    break;
 800d55c:	e005      	b.n	800d56a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d55e:	2303      	movs	r3, #3
 800d560:	73fb      	strb	r3, [r7, #15]
    break;
 800d562:	e002      	b.n	800d56a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d564:	2303      	movs	r3, #3
 800d566:	73fb      	strb	r3, [r7, #15]
    break;
 800d568:	bf00      	nop
  }
  return usb_status;
 800d56a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d56c:	4618      	mov	r0, r3
 800d56e:	3714      	adds	r7, #20
 800d570:	46bd      	mov	sp, r7
 800d572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d576:	4770      	bx	lr

0800d578 <atof>:
 800d578:	2100      	movs	r1, #0
 800d57a:	f000 be09 	b.w	800e190 <strtod>

0800d57e <atoi>:
 800d57e:	220a      	movs	r2, #10
 800d580:	2100      	movs	r1, #0
 800d582:	f000 be8b 	b.w	800e29c <strtol>

0800d586 <sulp>:
 800d586:	b570      	push	{r4, r5, r6, lr}
 800d588:	4604      	mov	r4, r0
 800d58a:	460d      	mov	r5, r1
 800d58c:	ec45 4b10 	vmov	d0, r4, r5
 800d590:	4616      	mov	r6, r2
 800d592:	f001 ffe9 	bl	800f568 <__ulp>
 800d596:	ec51 0b10 	vmov	r0, r1, d0
 800d59a:	b17e      	cbz	r6, 800d5bc <sulp+0x36>
 800d59c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d5a0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	dd09      	ble.n	800d5bc <sulp+0x36>
 800d5a8:	051b      	lsls	r3, r3, #20
 800d5aa:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d5ae:	2400      	movs	r4, #0
 800d5b0:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d5b4:	4622      	mov	r2, r4
 800d5b6:	462b      	mov	r3, r5
 800d5b8:	f7f3 f81e 	bl	80005f8 <__aeabi_dmul>
 800d5bc:	ec41 0b10 	vmov	d0, r0, r1
 800d5c0:	bd70      	pop	{r4, r5, r6, pc}
 800d5c2:	0000      	movs	r0, r0
 800d5c4:	0000      	movs	r0, r0
	...

0800d5c8 <_strtod_l>:
 800d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5cc:	b09f      	sub	sp, #124	@ 0x7c
 800d5ce:	460c      	mov	r4, r1
 800d5d0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	921a      	str	r2, [sp, #104]	@ 0x68
 800d5d6:	9005      	str	r0, [sp, #20]
 800d5d8:	f04f 0a00 	mov.w	sl, #0
 800d5dc:	f04f 0b00 	mov.w	fp, #0
 800d5e0:	460a      	mov	r2, r1
 800d5e2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5e4:	7811      	ldrb	r1, [r2, #0]
 800d5e6:	292b      	cmp	r1, #43	@ 0x2b
 800d5e8:	d04a      	beq.n	800d680 <_strtod_l+0xb8>
 800d5ea:	d838      	bhi.n	800d65e <_strtod_l+0x96>
 800d5ec:	290d      	cmp	r1, #13
 800d5ee:	d832      	bhi.n	800d656 <_strtod_l+0x8e>
 800d5f0:	2908      	cmp	r1, #8
 800d5f2:	d832      	bhi.n	800d65a <_strtod_l+0x92>
 800d5f4:	2900      	cmp	r1, #0
 800d5f6:	d03b      	beq.n	800d670 <_strtod_l+0xa8>
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	920e      	str	r2, [sp, #56]	@ 0x38
 800d5fc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d5fe:	782a      	ldrb	r2, [r5, #0]
 800d600:	2a30      	cmp	r2, #48	@ 0x30
 800d602:	f040 80b2 	bne.w	800d76a <_strtod_l+0x1a2>
 800d606:	786a      	ldrb	r2, [r5, #1]
 800d608:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d60c:	2a58      	cmp	r2, #88	@ 0x58
 800d60e:	d16e      	bne.n	800d6ee <_strtod_l+0x126>
 800d610:	9302      	str	r3, [sp, #8]
 800d612:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d614:	9301      	str	r3, [sp, #4]
 800d616:	ab1a      	add	r3, sp, #104	@ 0x68
 800d618:	9300      	str	r3, [sp, #0]
 800d61a:	4a8f      	ldr	r2, [pc, #572]	@ (800d858 <_strtod_l+0x290>)
 800d61c:	9805      	ldr	r0, [sp, #20]
 800d61e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d620:	a919      	add	r1, sp, #100	@ 0x64
 800d622:	f001 f8a3 	bl	800e76c <__gethex>
 800d626:	f010 060f 	ands.w	r6, r0, #15
 800d62a:	4604      	mov	r4, r0
 800d62c:	d005      	beq.n	800d63a <_strtod_l+0x72>
 800d62e:	2e06      	cmp	r6, #6
 800d630:	d128      	bne.n	800d684 <_strtod_l+0xbc>
 800d632:	3501      	adds	r5, #1
 800d634:	2300      	movs	r3, #0
 800d636:	9519      	str	r5, [sp, #100]	@ 0x64
 800d638:	930e      	str	r3, [sp, #56]	@ 0x38
 800d63a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	f040 858e 	bne.w	800e15e <_strtod_l+0xb96>
 800d642:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d644:	b1cb      	cbz	r3, 800d67a <_strtod_l+0xb2>
 800d646:	4652      	mov	r2, sl
 800d648:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d64c:	ec43 2b10 	vmov	d0, r2, r3
 800d650:	b01f      	add	sp, #124	@ 0x7c
 800d652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d656:	2920      	cmp	r1, #32
 800d658:	d1ce      	bne.n	800d5f8 <_strtod_l+0x30>
 800d65a:	3201      	adds	r2, #1
 800d65c:	e7c1      	b.n	800d5e2 <_strtod_l+0x1a>
 800d65e:	292d      	cmp	r1, #45	@ 0x2d
 800d660:	d1ca      	bne.n	800d5f8 <_strtod_l+0x30>
 800d662:	2101      	movs	r1, #1
 800d664:	910e      	str	r1, [sp, #56]	@ 0x38
 800d666:	1c51      	adds	r1, r2, #1
 800d668:	9119      	str	r1, [sp, #100]	@ 0x64
 800d66a:	7852      	ldrb	r2, [r2, #1]
 800d66c:	2a00      	cmp	r2, #0
 800d66e:	d1c5      	bne.n	800d5fc <_strtod_l+0x34>
 800d670:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d672:	9419      	str	r4, [sp, #100]	@ 0x64
 800d674:	2b00      	cmp	r3, #0
 800d676:	f040 8570 	bne.w	800e15a <_strtod_l+0xb92>
 800d67a:	4652      	mov	r2, sl
 800d67c:	465b      	mov	r3, fp
 800d67e:	e7e5      	b.n	800d64c <_strtod_l+0x84>
 800d680:	2100      	movs	r1, #0
 800d682:	e7ef      	b.n	800d664 <_strtod_l+0x9c>
 800d684:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d686:	b13a      	cbz	r2, 800d698 <_strtod_l+0xd0>
 800d688:	2135      	movs	r1, #53	@ 0x35
 800d68a:	a81c      	add	r0, sp, #112	@ 0x70
 800d68c:	f002 f866 	bl	800f75c <__copybits>
 800d690:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d692:	9805      	ldr	r0, [sp, #20]
 800d694:	f001 fc3c 	bl	800ef10 <_Bfree>
 800d698:	3e01      	subs	r6, #1
 800d69a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d69c:	2e04      	cmp	r6, #4
 800d69e:	d806      	bhi.n	800d6ae <_strtod_l+0xe6>
 800d6a0:	e8df f006 	tbb	[pc, r6]
 800d6a4:	201d0314 	.word	0x201d0314
 800d6a8:	14          	.byte	0x14
 800d6a9:	00          	.byte	0x00
 800d6aa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d6ae:	05e1      	lsls	r1, r4, #23
 800d6b0:	bf48      	it	mi
 800d6b2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d6b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d6ba:	0d1b      	lsrs	r3, r3, #20
 800d6bc:	051b      	lsls	r3, r3, #20
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d1bb      	bne.n	800d63a <_strtod_l+0x72>
 800d6c2:	f000 ff5b 	bl	800e57c <__errno>
 800d6c6:	2322      	movs	r3, #34	@ 0x22
 800d6c8:	6003      	str	r3, [r0, #0]
 800d6ca:	e7b6      	b.n	800d63a <_strtod_l+0x72>
 800d6cc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d6d0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d6d4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d6d8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d6dc:	e7e7      	b.n	800d6ae <_strtod_l+0xe6>
 800d6de:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d860 <_strtod_l+0x298>
 800d6e2:	e7e4      	b.n	800d6ae <_strtod_l+0xe6>
 800d6e4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d6e8:	f04f 3aff 	mov.w	sl, #4294967295
 800d6ec:	e7df      	b.n	800d6ae <_strtod_l+0xe6>
 800d6ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6f0:	1c5a      	adds	r2, r3, #1
 800d6f2:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6f4:	785b      	ldrb	r3, [r3, #1]
 800d6f6:	2b30      	cmp	r3, #48	@ 0x30
 800d6f8:	d0f9      	beq.n	800d6ee <_strtod_l+0x126>
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d09d      	beq.n	800d63a <_strtod_l+0x72>
 800d6fe:	2301      	movs	r3, #1
 800d700:	2700      	movs	r7, #0
 800d702:	9308      	str	r3, [sp, #32]
 800d704:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d706:	930c      	str	r3, [sp, #48]	@ 0x30
 800d708:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d70a:	46b9      	mov	r9, r7
 800d70c:	220a      	movs	r2, #10
 800d70e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d710:	7805      	ldrb	r5, [r0, #0]
 800d712:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d716:	b2d9      	uxtb	r1, r3
 800d718:	2909      	cmp	r1, #9
 800d71a:	d928      	bls.n	800d76e <_strtod_l+0x1a6>
 800d71c:	494f      	ldr	r1, [pc, #316]	@ (800d85c <_strtod_l+0x294>)
 800d71e:	2201      	movs	r2, #1
 800d720:	f000 fed3 	bl	800e4ca <strncmp>
 800d724:	2800      	cmp	r0, #0
 800d726:	d032      	beq.n	800d78e <_strtod_l+0x1c6>
 800d728:	2000      	movs	r0, #0
 800d72a:	462a      	mov	r2, r5
 800d72c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d72e:	464d      	mov	r5, r9
 800d730:	4603      	mov	r3, r0
 800d732:	2a65      	cmp	r2, #101	@ 0x65
 800d734:	d001      	beq.n	800d73a <_strtod_l+0x172>
 800d736:	2a45      	cmp	r2, #69	@ 0x45
 800d738:	d114      	bne.n	800d764 <_strtod_l+0x19c>
 800d73a:	b91d      	cbnz	r5, 800d744 <_strtod_l+0x17c>
 800d73c:	9a08      	ldr	r2, [sp, #32]
 800d73e:	4302      	orrs	r2, r0
 800d740:	d096      	beq.n	800d670 <_strtod_l+0xa8>
 800d742:	2500      	movs	r5, #0
 800d744:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d746:	1c62      	adds	r2, r4, #1
 800d748:	9219      	str	r2, [sp, #100]	@ 0x64
 800d74a:	7862      	ldrb	r2, [r4, #1]
 800d74c:	2a2b      	cmp	r2, #43	@ 0x2b
 800d74e:	d07a      	beq.n	800d846 <_strtod_l+0x27e>
 800d750:	2a2d      	cmp	r2, #45	@ 0x2d
 800d752:	d07e      	beq.n	800d852 <_strtod_l+0x28a>
 800d754:	f04f 0c00 	mov.w	ip, #0
 800d758:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d75c:	2909      	cmp	r1, #9
 800d75e:	f240 8085 	bls.w	800d86c <_strtod_l+0x2a4>
 800d762:	9419      	str	r4, [sp, #100]	@ 0x64
 800d764:	f04f 0800 	mov.w	r8, #0
 800d768:	e0a5      	b.n	800d8b6 <_strtod_l+0x2ee>
 800d76a:	2300      	movs	r3, #0
 800d76c:	e7c8      	b.n	800d700 <_strtod_l+0x138>
 800d76e:	f1b9 0f08 	cmp.w	r9, #8
 800d772:	bfd8      	it	le
 800d774:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d776:	f100 0001 	add.w	r0, r0, #1
 800d77a:	bfda      	itte	le
 800d77c:	fb02 3301 	mlale	r3, r2, r1, r3
 800d780:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d782:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d786:	f109 0901 	add.w	r9, r9, #1
 800d78a:	9019      	str	r0, [sp, #100]	@ 0x64
 800d78c:	e7bf      	b.n	800d70e <_strtod_l+0x146>
 800d78e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d790:	1c5a      	adds	r2, r3, #1
 800d792:	9219      	str	r2, [sp, #100]	@ 0x64
 800d794:	785a      	ldrb	r2, [r3, #1]
 800d796:	f1b9 0f00 	cmp.w	r9, #0
 800d79a:	d03b      	beq.n	800d814 <_strtod_l+0x24c>
 800d79c:	900a      	str	r0, [sp, #40]	@ 0x28
 800d79e:	464d      	mov	r5, r9
 800d7a0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d7a4:	2b09      	cmp	r3, #9
 800d7a6:	d912      	bls.n	800d7ce <_strtod_l+0x206>
 800d7a8:	2301      	movs	r3, #1
 800d7aa:	e7c2      	b.n	800d732 <_strtod_l+0x16a>
 800d7ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7ae:	1c5a      	adds	r2, r3, #1
 800d7b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800d7b2:	785a      	ldrb	r2, [r3, #1]
 800d7b4:	3001      	adds	r0, #1
 800d7b6:	2a30      	cmp	r2, #48	@ 0x30
 800d7b8:	d0f8      	beq.n	800d7ac <_strtod_l+0x1e4>
 800d7ba:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d7be:	2b08      	cmp	r3, #8
 800d7c0:	f200 84d2 	bhi.w	800e168 <_strtod_l+0xba0>
 800d7c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7c6:	900a      	str	r0, [sp, #40]	@ 0x28
 800d7c8:	2000      	movs	r0, #0
 800d7ca:	930c      	str	r3, [sp, #48]	@ 0x30
 800d7cc:	4605      	mov	r5, r0
 800d7ce:	3a30      	subs	r2, #48	@ 0x30
 800d7d0:	f100 0301 	add.w	r3, r0, #1
 800d7d4:	d018      	beq.n	800d808 <_strtod_l+0x240>
 800d7d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d7d8:	4419      	add	r1, r3
 800d7da:	910a      	str	r1, [sp, #40]	@ 0x28
 800d7dc:	462e      	mov	r6, r5
 800d7de:	f04f 0e0a 	mov.w	lr, #10
 800d7e2:	1c71      	adds	r1, r6, #1
 800d7e4:	eba1 0c05 	sub.w	ip, r1, r5
 800d7e8:	4563      	cmp	r3, ip
 800d7ea:	dc15      	bgt.n	800d818 <_strtod_l+0x250>
 800d7ec:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d7f0:	182b      	adds	r3, r5, r0
 800d7f2:	2b08      	cmp	r3, #8
 800d7f4:	f105 0501 	add.w	r5, r5, #1
 800d7f8:	4405      	add	r5, r0
 800d7fa:	dc1a      	bgt.n	800d832 <_strtod_l+0x26a>
 800d7fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d7fe:	230a      	movs	r3, #10
 800d800:	fb03 2301 	mla	r3, r3, r1, r2
 800d804:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d806:	2300      	movs	r3, #0
 800d808:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d80a:	1c51      	adds	r1, r2, #1
 800d80c:	9119      	str	r1, [sp, #100]	@ 0x64
 800d80e:	7852      	ldrb	r2, [r2, #1]
 800d810:	4618      	mov	r0, r3
 800d812:	e7c5      	b.n	800d7a0 <_strtod_l+0x1d8>
 800d814:	4648      	mov	r0, r9
 800d816:	e7ce      	b.n	800d7b6 <_strtod_l+0x1ee>
 800d818:	2e08      	cmp	r6, #8
 800d81a:	dc05      	bgt.n	800d828 <_strtod_l+0x260>
 800d81c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d81e:	fb0e f606 	mul.w	r6, lr, r6
 800d822:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d824:	460e      	mov	r6, r1
 800d826:	e7dc      	b.n	800d7e2 <_strtod_l+0x21a>
 800d828:	2910      	cmp	r1, #16
 800d82a:	bfd8      	it	le
 800d82c:	fb0e f707 	mulle.w	r7, lr, r7
 800d830:	e7f8      	b.n	800d824 <_strtod_l+0x25c>
 800d832:	2b0f      	cmp	r3, #15
 800d834:	bfdc      	itt	le
 800d836:	230a      	movle	r3, #10
 800d838:	fb03 2707 	mlale	r7, r3, r7, r2
 800d83c:	e7e3      	b.n	800d806 <_strtod_l+0x23e>
 800d83e:	2300      	movs	r3, #0
 800d840:	930a      	str	r3, [sp, #40]	@ 0x28
 800d842:	2301      	movs	r3, #1
 800d844:	e77a      	b.n	800d73c <_strtod_l+0x174>
 800d846:	f04f 0c00 	mov.w	ip, #0
 800d84a:	1ca2      	adds	r2, r4, #2
 800d84c:	9219      	str	r2, [sp, #100]	@ 0x64
 800d84e:	78a2      	ldrb	r2, [r4, #2]
 800d850:	e782      	b.n	800d758 <_strtod_l+0x190>
 800d852:	f04f 0c01 	mov.w	ip, #1
 800d856:	e7f8      	b.n	800d84a <_strtod_l+0x282>
 800d858:	08010774 	.word	0x08010774
 800d85c:	080105f8 	.word	0x080105f8
 800d860:	7ff00000 	.word	0x7ff00000
 800d864:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d866:	1c51      	adds	r1, r2, #1
 800d868:	9119      	str	r1, [sp, #100]	@ 0x64
 800d86a:	7852      	ldrb	r2, [r2, #1]
 800d86c:	2a30      	cmp	r2, #48	@ 0x30
 800d86e:	d0f9      	beq.n	800d864 <_strtod_l+0x29c>
 800d870:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d874:	2908      	cmp	r1, #8
 800d876:	f63f af75 	bhi.w	800d764 <_strtod_l+0x19c>
 800d87a:	3a30      	subs	r2, #48	@ 0x30
 800d87c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d87e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d880:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d882:	f04f 080a 	mov.w	r8, #10
 800d886:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d888:	1c56      	adds	r6, r2, #1
 800d88a:	9619      	str	r6, [sp, #100]	@ 0x64
 800d88c:	7852      	ldrb	r2, [r2, #1]
 800d88e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d892:	f1be 0f09 	cmp.w	lr, #9
 800d896:	d939      	bls.n	800d90c <_strtod_l+0x344>
 800d898:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d89a:	1a76      	subs	r6, r6, r1
 800d89c:	2e08      	cmp	r6, #8
 800d89e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d8a2:	dc03      	bgt.n	800d8ac <_strtod_l+0x2e4>
 800d8a4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d8a6:	4588      	cmp	r8, r1
 800d8a8:	bfa8      	it	ge
 800d8aa:	4688      	movge	r8, r1
 800d8ac:	f1bc 0f00 	cmp.w	ip, #0
 800d8b0:	d001      	beq.n	800d8b6 <_strtod_l+0x2ee>
 800d8b2:	f1c8 0800 	rsb	r8, r8, #0
 800d8b6:	2d00      	cmp	r5, #0
 800d8b8:	d14e      	bne.n	800d958 <_strtod_l+0x390>
 800d8ba:	9908      	ldr	r1, [sp, #32]
 800d8bc:	4308      	orrs	r0, r1
 800d8be:	f47f aebc 	bne.w	800d63a <_strtod_l+0x72>
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	f47f aed4 	bne.w	800d670 <_strtod_l+0xa8>
 800d8c8:	2a69      	cmp	r2, #105	@ 0x69
 800d8ca:	d028      	beq.n	800d91e <_strtod_l+0x356>
 800d8cc:	dc25      	bgt.n	800d91a <_strtod_l+0x352>
 800d8ce:	2a49      	cmp	r2, #73	@ 0x49
 800d8d0:	d025      	beq.n	800d91e <_strtod_l+0x356>
 800d8d2:	2a4e      	cmp	r2, #78	@ 0x4e
 800d8d4:	f47f aecc 	bne.w	800d670 <_strtod_l+0xa8>
 800d8d8:	499a      	ldr	r1, [pc, #616]	@ (800db44 <_strtod_l+0x57c>)
 800d8da:	a819      	add	r0, sp, #100	@ 0x64
 800d8dc:	f001 f968 	bl	800ebb0 <__match>
 800d8e0:	2800      	cmp	r0, #0
 800d8e2:	f43f aec5 	beq.w	800d670 <_strtod_l+0xa8>
 800d8e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	2b28      	cmp	r3, #40	@ 0x28
 800d8ec:	d12e      	bne.n	800d94c <_strtod_l+0x384>
 800d8ee:	4996      	ldr	r1, [pc, #600]	@ (800db48 <_strtod_l+0x580>)
 800d8f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800d8f2:	a819      	add	r0, sp, #100	@ 0x64
 800d8f4:	f001 f970 	bl	800ebd8 <__hexnan>
 800d8f8:	2805      	cmp	r0, #5
 800d8fa:	d127      	bne.n	800d94c <_strtod_l+0x384>
 800d8fc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d8fe:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d902:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d906:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d90a:	e696      	b.n	800d63a <_strtod_l+0x72>
 800d90c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d90e:	fb08 2101 	mla	r1, r8, r1, r2
 800d912:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d916:	9209      	str	r2, [sp, #36]	@ 0x24
 800d918:	e7b5      	b.n	800d886 <_strtod_l+0x2be>
 800d91a:	2a6e      	cmp	r2, #110	@ 0x6e
 800d91c:	e7da      	b.n	800d8d4 <_strtod_l+0x30c>
 800d91e:	498b      	ldr	r1, [pc, #556]	@ (800db4c <_strtod_l+0x584>)
 800d920:	a819      	add	r0, sp, #100	@ 0x64
 800d922:	f001 f945 	bl	800ebb0 <__match>
 800d926:	2800      	cmp	r0, #0
 800d928:	f43f aea2 	beq.w	800d670 <_strtod_l+0xa8>
 800d92c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d92e:	4988      	ldr	r1, [pc, #544]	@ (800db50 <_strtod_l+0x588>)
 800d930:	3b01      	subs	r3, #1
 800d932:	a819      	add	r0, sp, #100	@ 0x64
 800d934:	9319      	str	r3, [sp, #100]	@ 0x64
 800d936:	f001 f93b 	bl	800ebb0 <__match>
 800d93a:	b910      	cbnz	r0, 800d942 <_strtod_l+0x37a>
 800d93c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d93e:	3301      	adds	r3, #1
 800d940:	9319      	str	r3, [sp, #100]	@ 0x64
 800d942:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800db60 <_strtod_l+0x598>
 800d946:	f04f 0a00 	mov.w	sl, #0
 800d94a:	e676      	b.n	800d63a <_strtod_l+0x72>
 800d94c:	4881      	ldr	r0, [pc, #516]	@ (800db54 <_strtod_l+0x58c>)
 800d94e:	f000 fe53 	bl	800e5f8 <nan>
 800d952:	ec5b ab10 	vmov	sl, fp, d0
 800d956:	e670      	b.n	800d63a <_strtod_l+0x72>
 800d958:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d95a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d95c:	eba8 0303 	sub.w	r3, r8, r3
 800d960:	f1b9 0f00 	cmp.w	r9, #0
 800d964:	bf08      	it	eq
 800d966:	46a9      	moveq	r9, r5
 800d968:	2d10      	cmp	r5, #16
 800d96a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d96c:	462c      	mov	r4, r5
 800d96e:	bfa8      	it	ge
 800d970:	2410      	movge	r4, #16
 800d972:	f7f2 fdc7 	bl	8000504 <__aeabi_ui2d>
 800d976:	2d09      	cmp	r5, #9
 800d978:	4682      	mov	sl, r0
 800d97a:	468b      	mov	fp, r1
 800d97c:	dc13      	bgt.n	800d9a6 <_strtod_l+0x3de>
 800d97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d980:	2b00      	cmp	r3, #0
 800d982:	f43f ae5a 	beq.w	800d63a <_strtod_l+0x72>
 800d986:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d988:	dd78      	ble.n	800da7c <_strtod_l+0x4b4>
 800d98a:	2b16      	cmp	r3, #22
 800d98c:	dc5f      	bgt.n	800da4e <_strtod_l+0x486>
 800d98e:	4972      	ldr	r1, [pc, #456]	@ (800db58 <_strtod_l+0x590>)
 800d990:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d994:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d998:	4652      	mov	r2, sl
 800d99a:	465b      	mov	r3, fp
 800d99c:	f7f2 fe2c 	bl	80005f8 <__aeabi_dmul>
 800d9a0:	4682      	mov	sl, r0
 800d9a2:	468b      	mov	fp, r1
 800d9a4:	e649      	b.n	800d63a <_strtod_l+0x72>
 800d9a6:	4b6c      	ldr	r3, [pc, #432]	@ (800db58 <_strtod_l+0x590>)
 800d9a8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9ac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d9b0:	f7f2 fe22 	bl	80005f8 <__aeabi_dmul>
 800d9b4:	4682      	mov	sl, r0
 800d9b6:	4638      	mov	r0, r7
 800d9b8:	468b      	mov	fp, r1
 800d9ba:	f7f2 fda3 	bl	8000504 <__aeabi_ui2d>
 800d9be:	4602      	mov	r2, r0
 800d9c0:	460b      	mov	r3, r1
 800d9c2:	4650      	mov	r0, sl
 800d9c4:	4659      	mov	r1, fp
 800d9c6:	f7f2 fc61 	bl	800028c <__adddf3>
 800d9ca:	2d0f      	cmp	r5, #15
 800d9cc:	4682      	mov	sl, r0
 800d9ce:	468b      	mov	fp, r1
 800d9d0:	ddd5      	ble.n	800d97e <_strtod_l+0x3b6>
 800d9d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9d4:	1b2c      	subs	r4, r5, r4
 800d9d6:	441c      	add	r4, r3
 800d9d8:	2c00      	cmp	r4, #0
 800d9da:	f340 8093 	ble.w	800db04 <_strtod_l+0x53c>
 800d9de:	f014 030f 	ands.w	r3, r4, #15
 800d9e2:	d00a      	beq.n	800d9fa <_strtod_l+0x432>
 800d9e4:	495c      	ldr	r1, [pc, #368]	@ (800db58 <_strtod_l+0x590>)
 800d9e6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d9ea:	4652      	mov	r2, sl
 800d9ec:	465b      	mov	r3, fp
 800d9ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9f2:	f7f2 fe01 	bl	80005f8 <__aeabi_dmul>
 800d9f6:	4682      	mov	sl, r0
 800d9f8:	468b      	mov	fp, r1
 800d9fa:	f034 040f 	bics.w	r4, r4, #15
 800d9fe:	d073      	beq.n	800dae8 <_strtod_l+0x520>
 800da00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800da04:	dd49      	ble.n	800da9a <_strtod_l+0x4d2>
 800da06:	2400      	movs	r4, #0
 800da08:	46a0      	mov	r8, r4
 800da0a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800da0c:	46a1      	mov	r9, r4
 800da0e:	9a05      	ldr	r2, [sp, #20]
 800da10:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800db60 <_strtod_l+0x598>
 800da14:	2322      	movs	r3, #34	@ 0x22
 800da16:	6013      	str	r3, [r2, #0]
 800da18:	f04f 0a00 	mov.w	sl, #0
 800da1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da1e:	2b00      	cmp	r3, #0
 800da20:	f43f ae0b 	beq.w	800d63a <_strtod_l+0x72>
 800da24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800da26:	9805      	ldr	r0, [sp, #20]
 800da28:	f001 fa72 	bl	800ef10 <_Bfree>
 800da2c:	9805      	ldr	r0, [sp, #20]
 800da2e:	4649      	mov	r1, r9
 800da30:	f001 fa6e 	bl	800ef10 <_Bfree>
 800da34:	9805      	ldr	r0, [sp, #20]
 800da36:	4641      	mov	r1, r8
 800da38:	f001 fa6a 	bl	800ef10 <_Bfree>
 800da3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800da3e:	9805      	ldr	r0, [sp, #20]
 800da40:	f001 fa66 	bl	800ef10 <_Bfree>
 800da44:	9805      	ldr	r0, [sp, #20]
 800da46:	4621      	mov	r1, r4
 800da48:	f001 fa62 	bl	800ef10 <_Bfree>
 800da4c:	e5f5      	b.n	800d63a <_strtod_l+0x72>
 800da4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800da50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800da54:	4293      	cmp	r3, r2
 800da56:	dbbc      	blt.n	800d9d2 <_strtod_l+0x40a>
 800da58:	4c3f      	ldr	r4, [pc, #252]	@ (800db58 <_strtod_l+0x590>)
 800da5a:	f1c5 050f 	rsb	r5, r5, #15
 800da5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800da62:	4652      	mov	r2, sl
 800da64:	465b      	mov	r3, fp
 800da66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da6a:	f7f2 fdc5 	bl	80005f8 <__aeabi_dmul>
 800da6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da70:	1b5d      	subs	r5, r3, r5
 800da72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800da76:	e9d4 2300 	ldrd	r2, r3, [r4]
 800da7a:	e78f      	b.n	800d99c <_strtod_l+0x3d4>
 800da7c:	3316      	adds	r3, #22
 800da7e:	dba8      	blt.n	800d9d2 <_strtod_l+0x40a>
 800da80:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da82:	eba3 0808 	sub.w	r8, r3, r8
 800da86:	4b34      	ldr	r3, [pc, #208]	@ (800db58 <_strtod_l+0x590>)
 800da88:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800da8c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800da90:	4650      	mov	r0, sl
 800da92:	4659      	mov	r1, fp
 800da94:	f7f2 feda 	bl	800084c <__aeabi_ddiv>
 800da98:	e782      	b.n	800d9a0 <_strtod_l+0x3d8>
 800da9a:	2300      	movs	r3, #0
 800da9c:	4f2f      	ldr	r7, [pc, #188]	@ (800db5c <_strtod_l+0x594>)
 800da9e:	1124      	asrs	r4, r4, #4
 800daa0:	4650      	mov	r0, sl
 800daa2:	4659      	mov	r1, fp
 800daa4:	461e      	mov	r6, r3
 800daa6:	2c01      	cmp	r4, #1
 800daa8:	dc21      	bgt.n	800daee <_strtod_l+0x526>
 800daaa:	b10b      	cbz	r3, 800dab0 <_strtod_l+0x4e8>
 800daac:	4682      	mov	sl, r0
 800daae:	468b      	mov	fp, r1
 800dab0:	492a      	ldr	r1, [pc, #168]	@ (800db5c <_strtod_l+0x594>)
 800dab2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800dab6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800daba:	4652      	mov	r2, sl
 800dabc:	465b      	mov	r3, fp
 800dabe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dac2:	f7f2 fd99 	bl	80005f8 <__aeabi_dmul>
 800dac6:	4b26      	ldr	r3, [pc, #152]	@ (800db60 <_strtod_l+0x598>)
 800dac8:	460a      	mov	r2, r1
 800daca:	400b      	ands	r3, r1
 800dacc:	4925      	ldr	r1, [pc, #148]	@ (800db64 <_strtod_l+0x59c>)
 800dace:	428b      	cmp	r3, r1
 800dad0:	4682      	mov	sl, r0
 800dad2:	d898      	bhi.n	800da06 <_strtod_l+0x43e>
 800dad4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800dad8:	428b      	cmp	r3, r1
 800dada:	bf86      	itte	hi
 800dadc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800db68 <_strtod_l+0x5a0>
 800dae0:	f04f 3aff 	movhi.w	sl, #4294967295
 800dae4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800dae8:	2300      	movs	r3, #0
 800daea:	9308      	str	r3, [sp, #32]
 800daec:	e076      	b.n	800dbdc <_strtod_l+0x614>
 800daee:	07e2      	lsls	r2, r4, #31
 800daf0:	d504      	bpl.n	800dafc <_strtod_l+0x534>
 800daf2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800daf6:	f7f2 fd7f 	bl	80005f8 <__aeabi_dmul>
 800dafa:	2301      	movs	r3, #1
 800dafc:	3601      	adds	r6, #1
 800dafe:	1064      	asrs	r4, r4, #1
 800db00:	3708      	adds	r7, #8
 800db02:	e7d0      	b.n	800daa6 <_strtod_l+0x4de>
 800db04:	d0f0      	beq.n	800dae8 <_strtod_l+0x520>
 800db06:	4264      	negs	r4, r4
 800db08:	f014 020f 	ands.w	r2, r4, #15
 800db0c:	d00a      	beq.n	800db24 <_strtod_l+0x55c>
 800db0e:	4b12      	ldr	r3, [pc, #72]	@ (800db58 <_strtod_l+0x590>)
 800db10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800db14:	4650      	mov	r0, sl
 800db16:	4659      	mov	r1, fp
 800db18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1c:	f7f2 fe96 	bl	800084c <__aeabi_ddiv>
 800db20:	4682      	mov	sl, r0
 800db22:	468b      	mov	fp, r1
 800db24:	1124      	asrs	r4, r4, #4
 800db26:	d0df      	beq.n	800dae8 <_strtod_l+0x520>
 800db28:	2c1f      	cmp	r4, #31
 800db2a:	dd1f      	ble.n	800db6c <_strtod_l+0x5a4>
 800db2c:	2400      	movs	r4, #0
 800db2e:	46a0      	mov	r8, r4
 800db30:	940b      	str	r4, [sp, #44]	@ 0x2c
 800db32:	46a1      	mov	r9, r4
 800db34:	9a05      	ldr	r2, [sp, #20]
 800db36:	2322      	movs	r3, #34	@ 0x22
 800db38:	f04f 0a00 	mov.w	sl, #0
 800db3c:	f04f 0b00 	mov.w	fp, #0
 800db40:	6013      	str	r3, [r2, #0]
 800db42:	e76b      	b.n	800da1c <_strtod_l+0x454>
 800db44:	08010603 	.word	0x08010603
 800db48:	08010760 	.word	0x08010760
 800db4c:	080105fa 	.word	0x080105fa
 800db50:	080105fd 	.word	0x080105fd
 800db54:	0801072a 	.word	0x0801072a
 800db58:	080108e8 	.word	0x080108e8
 800db5c:	080108c0 	.word	0x080108c0
 800db60:	7ff00000 	.word	0x7ff00000
 800db64:	7ca00000 	.word	0x7ca00000
 800db68:	7fefffff 	.word	0x7fefffff
 800db6c:	f014 0310 	ands.w	r3, r4, #16
 800db70:	bf18      	it	ne
 800db72:	236a      	movne	r3, #106	@ 0x6a
 800db74:	4ea9      	ldr	r6, [pc, #676]	@ (800de1c <_strtod_l+0x854>)
 800db76:	9308      	str	r3, [sp, #32]
 800db78:	4650      	mov	r0, sl
 800db7a:	4659      	mov	r1, fp
 800db7c:	2300      	movs	r3, #0
 800db7e:	07e7      	lsls	r7, r4, #31
 800db80:	d504      	bpl.n	800db8c <_strtod_l+0x5c4>
 800db82:	e9d6 2300 	ldrd	r2, r3, [r6]
 800db86:	f7f2 fd37 	bl	80005f8 <__aeabi_dmul>
 800db8a:	2301      	movs	r3, #1
 800db8c:	1064      	asrs	r4, r4, #1
 800db8e:	f106 0608 	add.w	r6, r6, #8
 800db92:	d1f4      	bne.n	800db7e <_strtod_l+0x5b6>
 800db94:	b10b      	cbz	r3, 800db9a <_strtod_l+0x5d2>
 800db96:	4682      	mov	sl, r0
 800db98:	468b      	mov	fp, r1
 800db9a:	9b08      	ldr	r3, [sp, #32]
 800db9c:	b1b3      	cbz	r3, 800dbcc <_strtod_l+0x604>
 800db9e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800dba2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	4659      	mov	r1, fp
 800dbaa:	dd0f      	ble.n	800dbcc <_strtod_l+0x604>
 800dbac:	2b1f      	cmp	r3, #31
 800dbae:	dd56      	ble.n	800dc5e <_strtod_l+0x696>
 800dbb0:	2b34      	cmp	r3, #52	@ 0x34
 800dbb2:	bfde      	ittt	le
 800dbb4:	f04f 33ff 	movle.w	r3, #4294967295
 800dbb8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dbbc:	4093      	lslle	r3, r2
 800dbbe:	f04f 0a00 	mov.w	sl, #0
 800dbc2:	bfcc      	ite	gt
 800dbc4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dbc8:	ea03 0b01 	andle.w	fp, r3, r1
 800dbcc:	2200      	movs	r2, #0
 800dbce:	2300      	movs	r3, #0
 800dbd0:	4650      	mov	r0, sl
 800dbd2:	4659      	mov	r1, fp
 800dbd4:	f7f2 ff78 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbd8:	2800      	cmp	r0, #0
 800dbda:	d1a7      	bne.n	800db2c <_strtod_l+0x564>
 800dbdc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbde:	9300      	str	r3, [sp, #0]
 800dbe0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dbe2:	9805      	ldr	r0, [sp, #20]
 800dbe4:	462b      	mov	r3, r5
 800dbe6:	464a      	mov	r2, r9
 800dbe8:	f001 f9fa 	bl	800efe0 <__s2b>
 800dbec:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dbee:	2800      	cmp	r0, #0
 800dbf0:	f43f af09 	beq.w	800da06 <_strtod_l+0x43e>
 800dbf4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbf6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbf8:	2a00      	cmp	r2, #0
 800dbfa:	eba3 0308 	sub.w	r3, r3, r8
 800dbfe:	bfa8      	it	ge
 800dc00:	2300      	movge	r3, #0
 800dc02:	9312      	str	r3, [sp, #72]	@ 0x48
 800dc04:	2400      	movs	r4, #0
 800dc06:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800dc0a:	9316      	str	r3, [sp, #88]	@ 0x58
 800dc0c:	46a0      	mov	r8, r4
 800dc0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc10:	9805      	ldr	r0, [sp, #20]
 800dc12:	6859      	ldr	r1, [r3, #4]
 800dc14:	f001 f93c 	bl	800ee90 <_Balloc>
 800dc18:	4681      	mov	r9, r0
 800dc1a:	2800      	cmp	r0, #0
 800dc1c:	f43f aef7 	beq.w	800da0e <_strtod_l+0x446>
 800dc20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc22:	691a      	ldr	r2, [r3, #16]
 800dc24:	3202      	adds	r2, #2
 800dc26:	f103 010c 	add.w	r1, r3, #12
 800dc2a:	0092      	lsls	r2, r2, #2
 800dc2c:	300c      	adds	r0, #12
 800dc2e:	f000 fcd2 	bl	800e5d6 <memcpy>
 800dc32:	ec4b ab10 	vmov	d0, sl, fp
 800dc36:	9805      	ldr	r0, [sp, #20]
 800dc38:	aa1c      	add	r2, sp, #112	@ 0x70
 800dc3a:	a91b      	add	r1, sp, #108	@ 0x6c
 800dc3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800dc40:	f001 fd02 	bl	800f648 <__d2b>
 800dc44:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc46:	2800      	cmp	r0, #0
 800dc48:	f43f aee1 	beq.w	800da0e <_strtod_l+0x446>
 800dc4c:	9805      	ldr	r0, [sp, #20]
 800dc4e:	2101      	movs	r1, #1
 800dc50:	f001 fa5c 	bl	800f10c <__i2b>
 800dc54:	4680      	mov	r8, r0
 800dc56:	b948      	cbnz	r0, 800dc6c <_strtod_l+0x6a4>
 800dc58:	f04f 0800 	mov.w	r8, #0
 800dc5c:	e6d7      	b.n	800da0e <_strtod_l+0x446>
 800dc5e:	f04f 32ff 	mov.w	r2, #4294967295
 800dc62:	fa02 f303 	lsl.w	r3, r2, r3
 800dc66:	ea03 0a0a 	and.w	sl, r3, sl
 800dc6a:	e7af      	b.n	800dbcc <_strtod_l+0x604>
 800dc6c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800dc6e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800dc70:	2d00      	cmp	r5, #0
 800dc72:	bfab      	itete	ge
 800dc74:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800dc76:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800dc78:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800dc7a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800dc7c:	bfac      	ite	ge
 800dc7e:	18ef      	addge	r7, r5, r3
 800dc80:	1b5e      	sublt	r6, r3, r5
 800dc82:	9b08      	ldr	r3, [sp, #32]
 800dc84:	1aed      	subs	r5, r5, r3
 800dc86:	4415      	add	r5, r2
 800dc88:	4b65      	ldr	r3, [pc, #404]	@ (800de20 <_strtod_l+0x858>)
 800dc8a:	3d01      	subs	r5, #1
 800dc8c:	429d      	cmp	r5, r3
 800dc8e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800dc92:	da50      	bge.n	800dd36 <_strtod_l+0x76e>
 800dc94:	1b5b      	subs	r3, r3, r5
 800dc96:	2b1f      	cmp	r3, #31
 800dc98:	eba2 0203 	sub.w	r2, r2, r3
 800dc9c:	f04f 0101 	mov.w	r1, #1
 800dca0:	dc3d      	bgt.n	800dd1e <_strtod_l+0x756>
 800dca2:	fa01 f303 	lsl.w	r3, r1, r3
 800dca6:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dca8:	2300      	movs	r3, #0
 800dcaa:	9310      	str	r3, [sp, #64]	@ 0x40
 800dcac:	18bd      	adds	r5, r7, r2
 800dcae:	9b08      	ldr	r3, [sp, #32]
 800dcb0:	42af      	cmp	r7, r5
 800dcb2:	4416      	add	r6, r2
 800dcb4:	441e      	add	r6, r3
 800dcb6:	463b      	mov	r3, r7
 800dcb8:	bfa8      	it	ge
 800dcba:	462b      	movge	r3, r5
 800dcbc:	42b3      	cmp	r3, r6
 800dcbe:	bfa8      	it	ge
 800dcc0:	4633      	movge	r3, r6
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	bfc2      	ittt	gt
 800dcc6:	1aed      	subgt	r5, r5, r3
 800dcc8:	1af6      	subgt	r6, r6, r3
 800dcca:	1aff      	subgt	r7, r7, r3
 800dccc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dcce:	2b00      	cmp	r3, #0
 800dcd0:	dd16      	ble.n	800dd00 <_strtod_l+0x738>
 800dcd2:	4641      	mov	r1, r8
 800dcd4:	9805      	ldr	r0, [sp, #20]
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	f001 fad0 	bl	800f27c <__pow5mult>
 800dcdc:	4680      	mov	r8, r0
 800dcde:	2800      	cmp	r0, #0
 800dce0:	d0ba      	beq.n	800dc58 <_strtod_l+0x690>
 800dce2:	4601      	mov	r1, r0
 800dce4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dce6:	9805      	ldr	r0, [sp, #20]
 800dce8:	f001 fa26 	bl	800f138 <__multiply>
 800dcec:	900a      	str	r0, [sp, #40]	@ 0x28
 800dcee:	2800      	cmp	r0, #0
 800dcf0:	f43f ae8d 	beq.w	800da0e <_strtod_l+0x446>
 800dcf4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dcf6:	9805      	ldr	r0, [sp, #20]
 800dcf8:	f001 f90a 	bl	800ef10 <_Bfree>
 800dcfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dcfe:	931a      	str	r3, [sp, #104]	@ 0x68
 800dd00:	2d00      	cmp	r5, #0
 800dd02:	dc1d      	bgt.n	800dd40 <_strtod_l+0x778>
 800dd04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	dd23      	ble.n	800dd52 <_strtod_l+0x78a>
 800dd0a:	4649      	mov	r1, r9
 800dd0c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dd0e:	9805      	ldr	r0, [sp, #20]
 800dd10:	f001 fab4 	bl	800f27c <__pow5mult>
 800dd14:	4681      	mov	r9, r0
 800dd16:	b9e0      	cbnz	r0, 800dd52 <_strtod_l+0x78a>
 800dd18:	f04f 0900 	mov.w	r9, #0
 800dd1c:	e677      	b.n	800da0e <_strtod_l+0x446>
 800dd1e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dd22:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dd26:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dd2a:	35e2      	adds	r5, #226	@ 0xe2
 800dd2c:	fa01 f305 	lsl.w	r3, r1, r5
 800dd30:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd32:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dd34:	e7ba      	b.n	800dcac <_strtod_l+0x6e4>
 800dd36:	2300      	movs	r3, #0
 800dd38:	9310      	str	r3, [sp, #64]	@ 0x40
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dd3e:	e7b5      	b.n	800dcac <_strtod_l+0x6e4>
 800dd40:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd42:	9805      	ldr	r0, [sp, #20]
 800dd44:	462a      	mov	r2, r5
 800dd46:	f001 faf3 	bl	800f330 <__lshift>
 800dd4a:	901a      	str	r0, [sp, #104]	@ 0x68
 800dd4c:	2800      	cmp	r0, #0
 800dd4e:	d1d9      	bne.n	800dd04 <_strtod_l+0x73c>
 800dd50:	e65d      	b.n	800da0e <_strtod_l+0x446>
 800dd52:	2e00      	cmp	r6, #0
 800dd54:	dd07      	ble.n	800dd66 <_strtod_l+0x79e>
 800dd56:	4649      	mov	r1, r9
 800dd58:	9805      	ldr	r0, [sp, #20]
 800dd5a:	4632      	mov	r2, r6
 800dd5c:	f001 fae8 	bl	800f330 <__lshift>
 800dd60:	4681      	mov	r9, r0
 800dd62:	2800      	cmp	r0, #0
 800dd64:	d0d8      	beq.n	800dd18 <_strtod_l+0x750>
 800dd66:	2f00      	cmp	r7, #0
 800dd68:	dd08      	ble.n	800dd7c <_strtod_l+0x7b4>
 800dd6a:	4641      	mov	r1, r8
 800dd6c:	9805      	ldr	r0, [sp, #20]
 800dd6e:	463a      	mov	r2, r7
 800dd70:	f001 fade 	bl	800f330 <__lshift>
 800dd74:	4680      	mov	r8, r0
 800dd76:	2800      	cmp	r0, #0
 800dd78:	f43f ae49 	beq.w	800da0e <_strtod_l+0x446>
 800dd7c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd7e:	9805      	ldr	r0, [sp, #20]
 800dd80:	464a      	mov	r2, r9
 800dd82:	f001 fb5d 	bl	800f440 <__mdiff>
 800dd86:	4604      	mov	r4, r0
 800dd88:	2800      	cmp	r0, #0
 800dd8a:	f43f ae40 	beq.w	800da0e <_strtod_l+0x446>
 800dd8e:	68c3      	ldr	r3, [r0, #12]
 800dd90:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dd92:	2300      	movs	r3, #0
 800dd94:	60c3      	str	r3, [r0, #12]
 800dd96:	4641      	mov	r1, r8
 800dd98:	f001 fb36 	bl	800f408 <__mcmp>
 800dd9c:	2800      	cmp	r0, #0
 800dd9e:	da45      	bge.n	800de2c <_strtod_l+0x864>
 800dda0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dda2:	ea53 030a 	orrs.w	r3, r3, sl
 800dda6:	d16b      	bne.n	800de80 <_strtod_l+0x8b8>
 800dda8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d167      	bne.n	800de80 <_strtod_l+0x8b8>
 800ddb0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ddb4:	0d1b      	lsrs	r3, r3, #20
 800ddb6:	051b      	lsls	r3, r3, #20
 800ddb8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ddbc:	d960      	bls.n	800de80 <_strtod_l+0x8b8>
 800ddbe:	6963      	ldr	r3, [r4, #20]
 800ddc0:	b913      	cbnz	r3, 800ddc8 <_strtod_l+0x800>
 800ddc2:	6923      	ldr	r3, [r4, #16]
 800ddc4:	2b01      	cmp	r3, #1
 800ddc6:	dd5b      	ble.n	800de80 <_strtod_l+0x8b8>
 800ddc8:	4621      	mov	r1, r4
 800ddca:	2201      	movs	r2, #1
 800ddcc:	9805      	ldr	r0, [sp, #20]
 800ddce:	f001 faaf 	bl	800f330 <__lshift>
 800ddd2:	4641      	mov	r1, r8
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	f001 fb17 	bl	800f408 <__mcmp>
 800ddda:	2800      	cmp	r0, #0
 800dddc:	dd50      	ble.n	800de80 <_strtod_l+0x8b8>
 800ddde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dde2:	9a08      	ldr	r2, [sp, #32]
 800dde4:	0d1b      	lsrs	r3, r3, #20
 800dde6:	051b      	lsls	r3, r3, #20
 800dde8:	2a00      	cmp	r2, #0
 800ddea:	d06a      	beq.n	800dec2 <_strtod_l+0x8fa>
 800ddec:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ddf0:	d867      	bhi.n	800dec2 <_strtod_l+0x8fa>
 800ddf2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ddf6:	f67f ae9d 	bls.w	800db34 <_strtod_l+0x56c>
 800ddfa:	4b0a      	ldr	r3, [pc, #40]	@ (800de24 <_strtod_l+0x85c>)
 800ddfc:	4650      	mov	r0, sl
 800ddfe:	4659      	mov	r1, fp
 800de00:	2200      	movs	r2, #0
 800de02:	f7f2 fbf9 	bl	80005f8 <__aeabi_dmul>
 800de06:	4b08      	ldr	r3, [pc, #32]	@ (800de28 <_strtod_l+0x860>)
 800de08:	400b      	ands	r3, r1
 800de0a:	4682      	mov	sl, r0
 800de0c:	468b      	mov	fp, r1
 800de0e:	2b00      	cmp	r3, #0
 800de10:	f47f ae08 	bne.w	800da24 <_strtod_l+0x45c>
 800de14:	9a05      	ldr	r2, [sp, #20]
 800de16:	2322      	movs	r3, #34	@ 0x22
 800de18:	6013      	str	r3, [r2, #0]
 800de1a:	e603      	b.n	800da24 <_strtod_l+0x45c>
 800de1c:	08010788 	.word	0x08010788
 800de20:	fffffc02 	.word	0xfffffc02
 800de24:	39500000 	.word	0x39500000
 800de28:	7ff00000 	.word	0x7ff00000
 800de2c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800de30:	d165      	bne.n	800defe <_strtod_l+0x936>
 800de32:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800de34:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800de38:	b35a      	cbz	r2, 800de92 <_strtod_l+0x8ca>
 800de3a:	4a9f      	ldr	r2, [pc, #636]	@ (800e0b8 <_strtod_l+0xaf0>)
 800de3c:	4293      	cmp	r3, r2
 800de3e:	d12b      	bne.n	800de98 <_strtod_l+0x8d0>
 800de40:	9b08      	ldr	r3, [sp, #32]
 800de42:	4651      	mov	r1, sl
 800de44:	b303      	cbz	r3, 800de88 <_strtod_l+0x8c0>
 800de46:	4b9d      	ldr	r3, [pc, #628]	@ (800e0bc <_strtod_l+0xaf4>)
 800de48:	465a      	mov	r2, fp
 800de4a:	4013      	ands	r3, r2
 800de4c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800de50:	f04f 32ff 	mov.w	r2, #4294967295
 800de54:	d81b      	bhi.n	800de8e <_strtod_l+0x8c6>
 800de56:	0d1b      	lsrs	r3, r3, #20
 800de58:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800de5c:	fa02 f303 	lsl.w	r3, r2, r3
 800de60:	4299      	cmp	r1, r3
 800de62:	d119      	bne.n	800de98 <_strtod_l+0x8d0>
 800de64:	4b96      	ldr	r3, [pc, #600]	@ (800e0c0 <_strtod_l+0xaf8>)
 800de66:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de68:	429a      	cmp	r2, r3
 800de6a:	d102      	bne.n	800de72 <_strtod_l+0x8aa>
 800de6c:	3101      	adds	r1, #1
 800de6e:	f43f adce 	beq.w	800da0e <_strtod_l+0x446>
 800de72:	4b92      	ldr	r3, [pc, #584]	@ (800e0bc <_strtod_l+0xaf4>)
 800de74:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de76:	401a      	ands	r2, r3
 800de78:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800de7c:	f04f 0a00 	mov.w	sl, #0
 800de80:	9b08      	ldr	r3, [sp, #32]
 800de82:	2b00      	cmp	r3, #0
 800de84:	d1b9      	bne.n	800ddfa <_strtod_l+0x832>
 800de86:	e5cd      	b.n	800da24 <_strtod_l+0x45c>
 800de88:	f04f 33ff 	mov.w	r3, #4294967295
 800de8c:	e7e8      	b.n	800de60 <_strtod_l+0x898>
 800de8e:	4613      	mov	r3, r2
 800de90:	e7e6      	b.n	800de60 <_strtod_l+0x898>
 800de92:	ea53 030a 	orrs.w	r3, r3, sl
 800de96:	d0a2      	beq.n	800ddde <_strtod_l+0x816>
 800de98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800de9a:	b1db      	cbz	r3, 800ded4 <_strtod_l+0x90c>
 800de9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800de9e:	4213      	tst	r3, r2
 800dea0:	d0ee      	beq.n	800de80 <_strtod_l+0x8b8>
 800dea2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dea4:	9a08      	ldr	r2, [sp, #32]
 800dea6:	4650      	mov	r0, sl
 800dea8:	4659      	mov	r1, fp
 800deaa:	b1bb      	cbz	r3, 800dedc <_strtod_l+0x914>
 800deac:	f7ff fb6b 	bl	800d586 <sulp>
 800deb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800deb4:	ec53 2b10 	vmov	r2, r3, d0
 800deb8:	f7f2 f9e8 	bl	800028c <__adddf3>
 800debc:	4682      	mov	sl, r0
 800debe:	468b      	mov	fp, r1
 800dec0:	e7de      	b.n	800de80 <_strtod_l+0x8b8>
 800dec2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800dec6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800deca:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800dece:	f04f 3aff 	mov.w	sl, #4294967295
 800ded2:	e7d5      	b.n	800de80 <_strtod_l+0x8b8>
 800ded4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ded6:	ea13 0f0a 	tst.w	r3, sl
 800deda:	e7e1      	b.n	800dea0 <_strtod_l+0x8d8>
 800dedc:	f7ff fb53 	bl	800d586 <sulp>
 800dee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dee4:	ec53 2b10 	vmov	r2, r3, d0
 800dee8:	f7f2 f9ce 	bl	8000288 <__aeabi_dsub>
 800deec:	2200      	movs	r2, #0
 800deee:	2300      	movs	r3, #0
 800def0:	4682      	mov	sl, r0
 800def2:	468b      	mov	fp, r1
 800def4:	f7f2 fde8 	bl	8000ac8 <__aeabi_dcmpeq>
 800def8:	2800      	cmp	r0, #0
 800defa:	d0c1      	beq.n	800de80 <_strtod_l+0x8b8>
 800defc:	e61a      	b.n	800db34 <_strtod_l+0x56c>
 800defe:	4641      	mov	r1, r8
 800df00:	4620      	mov	r0, r4
 800df02:	f001 fbf9 	bl	800f6f8 <__ratio>
 800df06:	ec57 6b10 	vmov	r6, r7, d0
 800df0a:	2200      	movs	r2, #0
 800df0c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800df10:	4630      	mov	r0, r6
 800df12:	4639      	mov	r1, r7
 800df14:	f7f2 fdec 	bl	8000af0 <__aeabi_dcmple>
 800df18:	2800      	cmp	r0, #0
 800df1a:	d06f      	beq.n	800dffc <_strtod_l+0xa34>
 800df1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d17a      	bne.n	800e018 <_strtod_l+0xa50>
 800df22:	f1ba 0f00 	cmp.w	sl, #0
 800df26:	d158      	bne.n	800dfda <_strtod_l+0xa12>
 800df28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df2a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d15a      	bne.n	800dfe8 <_strtod_l+0xa20>
 800df32:	4b64      	ldr	r3, [pc, #400]	@ (800e0c4 <_strtod_l+0xafc>)
 800df34:	2200      	movs	r2, #0
 800df36:	4630      	mov	r0, r6
 800df38:	4639      	mov	r1, r7
 800df3a:	f7f2 fdcf 	bl	8000adc <__aeabi_dcmplt>
 800df3e:	2800      	cmp	r0, #0
 800df40:	d159      	bne.n	800dff6 <_strtod_l+0xa2e>
 800df42:	4630      	mov	r0, r6
 800df44:	4639      	mov	r1, r7
 800df46:	4b60      	ldr	r3, [pc, #384]	@ (800e0c8 <_strtod_l+0xb00>)
 800df48:	2200      	movs	r2, #0
 800df4a:	f7f2 fb55 	bl	80005f8 <__aeabi_dmul>
 800df4e:	4606      	mov	r6, r0
 800df50:	460f      	mov	r7, r1
 800df52:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800df56:	9606      	str	r6, [sp, #24]
 800df58:	9307      	str	r3, [sp, #28]
 800df5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df5e:	4d57      	ldr	r5, [pc, #348]	@ (800e0bc <_strtod_l+0xaf4>)
 800df60:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800df64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df66:	401d      	ands	r5, r3
 800df68:	4b58      	ldr	r3, [pc, #352]	@ (800e0cc <_strtod_l+0xb04>)
 800df6a:	429d      	cmp	r5, r3
 800df6c:	f040 80b2 	bne.w	800e0d4 <_strtod_l+0xb0c>
 800df70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800df72:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800df76:	ec4b ab10 	vmov	d0, sl, fp
 800df7a:	f001 faf5 	bl	800f568 <__ulp>
 800df7e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800df82:	ec51 0b10 	vmov	r0, r1, d0
 800df86:	f7f2 fb37 	bl	80005f8 <__aeabi_dmul>
 800df8a:	4652      	mov	r2, sl
 800df8c:	465b      	mov	r3, fp
 800df8e:	f7f2 f97d 	bl	800028c <__adddf3>
 800df92:	460b      	mov	r3, r1
 800df94:	4949      	ldr	r1, [pc, #292]	@ (800e0bc <_strtod_l+0xaf4>)
 800df96:	4a4e      	ldr	r2, [pc, #312]	@ (800e0d0 <_strtod_l+0xb08>)
 800df98:	4019      	ands	r1, r3
 800df9a:	4291      	cmp	r1, r2
 800df9c:	4682      	mov	sl, r0
 800df9e:	d942      	bls.n	800e026 <_strtod_l+0xa5e>
 800dfa0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dfa2:	4b47      	ldr	r3, [pc, #284]	@ (800e0c0 <_strtod_l+0xaf8>)
 800dfa4:	429a      	cmp	r2, r3
 800dfa6:	d103      	bne.n	800dfb0 <_strtod_l+0x9e8>
 800dfa8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dfaa:	3301      	adds	r3, #1
 800dfac:	f43f ad2f 	beq.w	800da0e <_strtod_l+0x446>
 800dfb0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e0c0 <_strtod_l+0xaf8>
 800dfb4:	f04f 3aff 	mov.w	sl, #4294967295
 800dfb8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dfba:	9805      	ldr	r0, [sp, #20]
 800dfbc:	f000 ffa8 	bl	800ef10 <_Bfree>
 800dfc0:	9805      	ldr	r0, [sp, #20]
 800dfc2:	4649      	mov	r1, r9
 800dfc4:	f000 ffa4 	bl	800ef10 <_Bfree>
 800dfc8:	9805      	ldr	r0, [sp, #20]
 800dfca:	4641      	mov	r1, r8
 800dfcc:	f000 ffa0 	bl	800ef10 <_Bfree>
 800dfd0:	9805      	ldr	r0, [sp, #20]
 800dfd2:	4621      	mov	r1, r4
 800dfd4:	f000 ff9c 	bl	800ef10 <_Bfree>
 800dfd8:	e619      	b.n	800dc0e <_strtod_l+0x646>
 800dfda:	f1ba 0f01 	cmp.w	sl, #1
 800dfde:	d103      	bne.n	800dfe8 <_strtod_l+0xa20>
 800dfe0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dfe2:	2b00      	cmp	r3, #0
 800dfe4:	f43f ada6 	beq.w	800db34 <_strtod_l+0x56c>
 800dfe8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e098 <_strtod_l+0xad0>
 800dfec:	4f35      	ldr	r7, [pc, #212]	@ (800e0c4 <_strtod_l+0xafc>)
 800dfee:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dff2:	2600      	movs	r6, #0
 800dff4:	e7b1      	b.n	800df5a <_strtod_l+0x992>
 800dff6:	4f34      	ldr	r7, [pc, #208]	@ (800e0c8 <_strtod_l+0xb00>)
 800dff8:	2600      	movs	r6, #0
 800dffa:	e7aa      	b.n	800df52 <_strtod_l+0x98a>
 800dffc:	4b32      	ldr	r3, [pc, #200]	@ (800e0c8 <_strtod_l+0xb00>)
 800dffe:	4630      	mov	r0, r6
 800e000:	4639      	mov	r1, r7
 800e002:	2200      	movs	r2, #0
 800e004:	f7f2 faf8 	bl	80005f8 <__aeabi_dmul>
 800e008:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e00a:	4606      	mov	r6, r0
 800e00c:	460f      	mov	r7, r1
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d09f      	beq.n	800df52 <_strtod_l+0x98a>
 800e012:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e016:	e7a0      	b.n	800df5a <_strtod_l+0x992>
 800e018:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e0a0 <_strtod_l+0xad8>
 800e01c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e020:	ec57 6b17 	vmov	r6, r7, d7
 800e024:	e799      	b.n	800df5a <_strtod_l+0x992>
 800e026:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e02a:	9b08      	ldr	r3, [sp, #32]
 800e02c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e030:	2b00      	cmp	r3, #0
 800e032:	d1c1      	bne.n	800dfb8 <_strtod_l+0x9f0>
 800e034:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e038:	0d1b      	lsrs	r3, r3, #20
 800e03a:	051b      	lsls	r3, r3, #20
 800e03c:	429d      	cmp	r5, r3
 800e03e:	d1bb      	bne.n	800dfb8 <_strtod_l+0x9f0>
 800e040:	4630      	mov	r0, r6
 800e042:	4639      	mov	r1, r7
 800e044:	f7f2 fdfa 	bl	8000c3c <__aeabi_d2lz>
 800e048:	f7f2 faa8 	bl	800059c <__aeabi_l2d>
 800e04c:	4602      	mov	r2, r0
 800e04e:	460b      	mov	r3, r1
 800e050:	4630      	mov	r0, r6
 800e052:	4639      	mov	r1, r7
 800e054:	f7f2 f918 	bl	8000288 <__aeabi_dsub>
 800e058:	460b      	mov	r3, r1
 800e05a:	4602      	mov	r2, r0
 800e05c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e060:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e064:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e066:	ea46 060a 	orr.w	r6, r6, sl
 800e06a:	431e      	orrs	r6, r3
 800e06c:	d06f      	beq.n	800e14e <_strtod_l+0xb86>
 800e06e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e0a8 <_strtod_l+0xae0>)
 800e070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e074:	f7f2 fd32 	bl	8000adc <__aeabi_dcmplt>
 800e078:	2800      	cmp	r0, #0
 800e07a:	f47f acd3 	bne.w	800da24 <_strtod_l+0x45c>
 800e07e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e0b0 <_strtod_l+0xae8>)
 800e080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e084:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e088:	f7f2 fd46 	bl	8000b18 <__aeabi_dcmpgt>
 800e08c:	2800      	cmp	r0, #0
 800e08e:	d093      	beq.n	800dfb8 <_strtod_l+0x9f0>
 800e090:	e4c8      	b.n	800da24 <_strtod_l+0x45c>
 800e092:	bf00      	nop
 800e094:	f3af 8000 	nop.w
 800e098:	00000000 	.word	0x00000000
 800e09c:	bff00000 	.word	0xbff00000
 800e0a0:	00000000 	.word	0x00000000
 800e0a4:	3ff00000 	.word	0x3ff00000
 800e0a8:	94a03595 	.word	0x94a03595
 800e0ac:	3fdfffff 	.word	0x3fdfffff
 800e0b0:	35afe535 	.word	0x35afe535
 800e0b4:	3fe00000 	.word	0x3fe00000
 800e0b8:	000fffff 	.word	0x000fffff
 800e0bc:	7ff00000 	.word	0x7ff00000
 800e0c0:	7fefffff 	.word	0x7fefffff
 800e0c4:	3ff00000 	.word	0x3ff00000
 800e0c8:	3fe00000 	.word	0x3fe00000
 800e0cc:	7fe00000 	.word	0x7fe00000
 800e0d0:	7c9fffff 	.word	0x7c9fffff
 800e0d4:	9b08      	ldr	r3, [sp, #32]
 800e0d6:	b323      	cbz	r3, 800e122 <_strtod_l+0xb5a>
 800e0d8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e0dc:	d821      	bhi.n	800e122 <_strtod_l+0xb5a>
 800e0de:	a328      	add	r3, pc, #160	@ (adr r3, 800e180 <_strtod_l+0xbb8>)
 800e0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0e4:	4630      	mov	r0, r6
 800e0e6:	4639      	mov	r1, r7
 800e0e8:	f7f2 fd02 	bl	8000af0 <__aeabi_dcmple>
 800e0ec:	b1a0      	cbz	r0, 800e118 <_strtod_l+0xb50>
 800e0ee:	4639      	mov	r1, r7
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7f2 fd1b 	bl	8000b2c <__aeabi_d2uiz>
 800e0f6:	2801      	cmp	r0, #1
 800e0f8:	bf38      	it	cc
 800e0fa:	2001      	movcc	r0, #1
 800e0fc:	f7f2 fa02 	bl	8000504 <__aeabi_ui2d>
 800e100:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e102:	4606      	mov	r6, r0
 800e104:	460f      	mov	r7, r1
 800e106:	b9fb      	cbnz	r3, 800e148 <_strtod_l+0xb80>
 800e108:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e10c:	9014      	str	r0, [sp, #80]	@ 0x50
 800e10e:	9315      	str	r3, [sp, #84]	@ 0x54
 800e110:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e114:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e118:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e11a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e11e:	1b5b      	subs	r3, r3, r5
 800e120:	9311      	str	r3, [sp, #68]	@ 0x44
 800e122:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e126:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e12a:	f001 fa1d 	bl	800f568 <__ulp>
 800e12e:	4650      	mov	r0, sl
 800e130:	ec53 2b10 	vmov	r2, r3, d0
 800e134:	4659      	mov	r1, fp
 800e136:	f7f2 fa5f 	bl	80005f8 <__aeabi_dmul>
 800e13a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e13e:	f7f2 f8a5 	bl	800028c <__adddf3>
 800e142:	4682      	mov	sl, r0
 800e144:	468b      	mov	fp, r1
 800e146:	e770      	b.n	800e02a <_strtod_l+0xa62>
 800e148:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e14c:	e7e0      	b.n	800e110 <_strtod_l+0xb48>
 800e14e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e188 <_strtod_l+0xbc0>)
 800e150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e154:	f7f2 fcc2 	bl	8000adc <__aeabi_dcmplt>
 800e158:	e798      	b.n	800e08c <_strtod_l+0xac4>
 800e15a:	2300      	movs	r3, #0
 800e15c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e15e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e160:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e162:	6013      	str	r3, [r2, #0]
 800e164:	f7ff ba6d 	b.w	800d642 <_strtod_l+0x7a>
 800e168:	2a65      	cmp	r2, #101	@ 0x65
 800e16a:	f43f ab68 	beq.w	800d83e <_strtod_l+0x276>
 800e16e:	2a45      	cmp	r2, #69	@ 0x45
 800e170:	f43f ab65 	beq.w	800d83e <_strtod_l+0x276>
 800e174:	2301      	movs	r3, #1
 800e176:	f7ff bba0 	b.w	800d8ba <_strtod_l+0x2f2>
 800e17a:	bf00      	nop
 800e17c:	f3af 8000 	nop.w
 800e180:	ffc00000 	.word	0xffc00000
 800e184:	41dfffff 	.word	0x41dfffff
 800e188:	94a03595 	.word	0x94a03595
 800e18c:	3fcfffff 	.word	0x3fcfffff

0800e190 <strtod>:
 800e190:	460a      	mov	r2, r1
 800e192:	4601      	mov	r1, r0
 800e194:	4802      	ldr	r0, [pc, #8]	@ (800e1a0 <strtod+0x10>)
 800e196:	4b03      	ldr	r3, [pc, #12]	@ (800e1a4 <strtod+0x14>)
 800e198:	6800      	ldr	r0, [r0, #0]
 800e19a:	f7ff ba15 	b.w	800d5c8 <_strtod_l>
 800e19e:	bf00      	nop
 800e1a0:	20000288 	.word	0x20000288
 800e1a4:	2000011c 	.word	0x2000011c

0800e1a8 <_strtol_l.isra.0>:
 800e1a8:	2b24      	cmp	r3, #36	@ 0x24
 800e1aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1ae:	4686      	mov	lr, r0
 800e1b0:	4690      	mov	r8, r2
 800e1b2:	d801      	bhi.n	800e1b8 <_strtol_l.isra.0+0x10>
 800e1b4:	2b01      	cmp	r3, #1
 800e1b6:	d106      	bne.n	800e1c6 <_strtol_l.isra.0+0x1e>
 800e1b8:	f000 f9e0 	bl	800e57c <__errno>
 800e1bc:	2316      	movs	r3, #22
 800e1be:	6003      	str	r3, [r0, #0]
 800e1c0:	2000      	movs	r0, #0
 800e1c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c6:	4834      	ldr	r0, [pc, #208]	@ (800e298 <_strtol_l.isra.0+0xf0>)
 800e1c8:	460d      	mov	r5, r1
 800e1ca:	462a      	mov	r2, r5
 800e1cc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e1d0:	5d06      	ldrb	r6, [r0, r4]
 800e1d2:	f016 0608 	ands.w	r6, r6, #8
 800e1d6:	d1f8      	bne.n	800e1ca <_strtol_l.isra.0+0x22>
 800e1d8:	2c2d      	cmp	r4, #45	@ 0x2d
 800e1da:	d110      	bne.n	800e1fe <_strtol_l.isra.0+0x56>
 800e1dc:	782c      	ldrb	r4, [r5, #0]
 800e1de:	2601      	movs	r6, #1
 800e1e0:	1c95      	adds	r5, r2, #2
 800e1e2:	f033 0210 	bics.w	r2, r3, #16
 800e1e6:	d115      	bne.n	800e214 <_strtol_l.isra.0+0x6c>
 800e1e8:	2c30      	cmp	r4, #48	@ 0x30
 800e1ea:	d10d      	bne.n	800e208 <_strtol_l.isra.0+0x60>
 800e1ec:	782a      	ldrb	r2, [r5, #0]
 800e1ee:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e1f2:	2a58      	cmp	r2, #88	@ 0x58
 800e1f4:	d108      	bne.n	800e208 <_strtol_l.isra.0+0x60>
 800e1f6:	786c      	ldrb	r4, [r5, #1]
 800e1f8:	3502      	adds	r5, #2
 800e1fa:	2310      	movs	r3, #16
 800e1fc:	e00a      	b.n	800e214 <_strtol_l.isra.0+0x6c>
 800e1fe:	2c2b      	cmp	r4, #43	@ 0x2b
 800e200:	bf04      	itt	eq
 800e202:	782c      	ldrbeq	r4, [r5, #0]
 800e204:	1c95      	addeq	r5, r2, #2
 800e206:	e7ec      	b.n	800e1e2 <_strtol_l.isra.0+0x3a>
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d1f6      	bne.n	800e1fa <_strtol_l.isra.0+0x52>
 800e20c:	2c30      	cmp	r4, #48	@ 0x30
 800e20e:	bf14      	ite	ne
 800e210:	230a      	movne	r3, #10
 800e212:	2308      	moveq	r3, #8
 800e214:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e218:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e21c:	2200      	movs	r2, #0
 800e21e:	fbbc f9f3 	udiv	r9, ip, r3
 800e222:	4610      	mov	r0, r2
 800e224:	fb03 ca19 	mls	sl, r3, r9, ip
 800e228:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e22c:	2f09      	cmp	r7, #9
 800e22e:	d80f      	bhi.n	800e250 <_strtol_l.isra.0+0xa8>
 800e230:	463c      	mov	r4, r7
 800e232:	42a3      	cmp	r3, r4
 800e234:	dd1b      	ble.n	800e26e <_strtol_l.isra.0+0xc6>
 800e236:	1c57      	adds	r7, r2, #1
 800e238:	d007      	beq.n	800e24a <_strtol_l.isra.0+0xa2>
 800e23a:	4581      	cmp	r9, r0
 800e23c:	d314      	bcc.n	800e268 <_strtol_l.isra.0+0xc0>
 800e23e:	d101      	bne.n	800e244 <_strtol_l.isra.0+0x9c>
 800e240:	45a2      	cmp	sl, r4
 800e242:	db11      	blt.n	800e268 <_strtol_l.isra.0+0xc0>
 800e244:	fb00 4003 	mla	r0, r0, r3, r4
 800e248:	2201      	movs	r2, #1
 800e24a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e24e:	e7eb      	b.n	800e228 <_strtol_l.isra.0+0x80>
 800e250:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e254:	2f19      	cmp	r7, #25
 800e256:	d801      	bhi.n	800e25c <_strtol_l.isra.0+0xb4>
 800e258:	3c37      	subs	r4, #55	@ 0x37
 800e25a:	e7ea      	b.n	800e232 <_strtol_l.isra.0+0x8a>
 800e25c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e260:	2f19      	cmp	r7, #25
 800e262:	d804      	bhi.n	800e26e <_strtol_l.isra.0+0xc6>
 800e264:	3c57      	subs	r4, #87	@ 0x57
 800e266:	e7e4      	b.n	800e232 <_strtol_l.isra.0+0x8a>
 800e268:	f04f 32ff 	mov.w	r2, #4294967295
 800e26c:	e7ed      	b.n	800e24a <_strtol_l.isra.0+0xa2>
 800e26e:	1c53      	adds	r3, r2, #1
 800e270:	d108      	bne.n	800e284 <_strtol_l.isra.0+0xdc>
 800e272:	2322      	movs	r3, #34	@ 0x22
 800e274:	f8ce 3000 	str.w	r3, [lr]
 800e278:	4660      	mov	r0, ip
 800e27a:	f1b8 0f00 	cmp.w	r8, #0
 800e27e:	d0a0      	beq.n	800e1c2 <_strtol_l.isra.0+0x1a>
 800e280:	1e69      	subs	r1, r5, #1
 800e282:	e006      	b.n	800e292 <_strtol_l.isra.0+0xea>
 800e284:	b106      	cbz	r6, 800e288 <_strtol_l.isra.0+0xe0>
 800e286:	4240      	negs	r0, r0
 800e288:	f1b8 0f00 	cmp.w	r8, #0
 800e28c:	d099      	beq.n	800e1c2 <_strtol_l.isra.0+0x1a>
 800e28e:	2a00      	cmp	r2, #0
 800e290:	d1f6      	bne.n	800e280 <_strtol_l.isra.0+0xd8>
 800e292:	f8c8 1000 	str.w	r1, [r8]
 800e296:	e794      	b.n	800e1c2 <_strtol_l.isra.0+0x1a>
 800e298:	080107b1 	.word	0x080107b1

0800e29c <strtol>:
 800e29c:	4613      	mov	r3, r2
 800e29e:	460a      	mov	r2, r1
 800e2a0:	4601      	mov	r1, r0
 800e2a2:	4802      	ldr	r0, [pc, #8]	@ (800e2ac <strtol+0x10>)
 800e2a4:	6800      	ldr	r0, [r0, #0]
 800e2a6:	f7ff bf7f 	b.w	800e1a8 <_strtol_l.isra.0>
 800e2aa:	bf00      	nop
 800e2ac:	20000288 	.word	0x20000288

0800e2b0 <std>:
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	b510      	push	{r4, lr}
 800e2b4:	4604      	mov	r4, r0
 800e2b6:	e9c0 3300 	strd	r3, r3, [r0]
 800e2ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e2be:	6083      	str	r3, [r0, #8]
 800e2c0:	8181      	strh	r1, [r0, #12]
 800e2c2:	6643      	str	r3, [r0, #100]	@ 0x64
 800e2c4:	81c2      	strh	r2, [r0, #14]
 800e2c6:	6183      	str	r3, [r0, #24]
 800e2c8:	4619      	mov	r1, r3
 800e2ca:	2208      	movs	r2, #8
 800e2cc:	305c      	adds	r0, #92	@ 0x5c
 800e2ce:	f000 f8f4 	bl	800e4ba <memset>
 800e2d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e308 <std+0x58>)
 800e2d4:	6263      	str	r3, [r4, #36]	@ 0x24
 800e2d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e30c <std+0x5c>)
 800e2d8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e2da:	4b0d      	ldr	r3, [pc, #52]	@ (800e310 <std+0x60>)
 800e2dc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e2de:	4b0d      	ldr	r3, [pc, #52]	@ (800e314 <std+0x64>)
 800e2e0:	6323      	str	r3, [r4, #48]	@ 0x30
 800e2e2:	4b0d      	ldr	r3, [pc, #52]	@ (800e318 <std+0x68>)
 800e2e4:	6224      	str	r4, [r4, #32]
 800e2e6:	429c      	cmp	r4, r3
 800e2e8:	d006      	beq.n	800e2f8 <std+0x48>
 800e2ea:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e2ee:	4294      	cmp	r4, r2
 800e2f0:	d002      	beq.n	800e2f8 <std+0x48>
 800e2f2:	33d0      	adds	r3, #208	@ 0xd0
 800e2f4:	429c      	cmp	r4, r3
 800e2f6:	d105      	bne.n	800e304 <std+0x54>
 800e2f8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e2fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e300:	f000 b966 	b.w	800e5d0 <__retarget_lock_init_recursive>
 800e304:	bd10      	pop	{r4, pc}
 800e306:	bf00      	nop
 800e308:	0800e435 	.word	0x0800e435
 800e30c:	0800e457 	.word	0x0800e457
 800e310:	0800e48f 	.word	0x0800e48f
 800e314:	0800e4b3 	.word	0x0800e4b3
 800e318:	20002704 	.word	0x20002704

0800e31c <stdio_exit_handler>:
 800e31c:	4a02      	ldr	r2, [pc, #8]	@ (800e328 <stdio_exit_handler+0xc>)
 800e31e:	4903      	ldr	r1, [pc, #12]	@ (800e32c <stdio_exit_handler+0x10>)
 800e320:	4803      	ldr	r0, [pc, #12]	@ (800e330 <stdio_exit_handler+0x14>)
 800e322:	f000 b869 	b.w	800e3f8 <_fwalk_sglue>
 800e326:	bf00      	nop
 800e328:	20000110 	.word	0x20000110
 800e32c:	0800f909 	.word	0x0800f909
 800e330:	2000028c 	.word	0x2000028c

0800e334 <cleanup_stdio>:
 800e334:	6841      	ldr	r1, [r0, #4]
 800e336:	4b0c      	ldr	r3, [pc, #48]	@ (800e368 <cleanup_stdio+0x34>)
 800e338:	4299      	cmp	r1, r3
 800e33a:	b510      	push	{r4, lr}
 800e33c:	4604      	mov	r4, r0
 800e33e:	d001      	beq.n	800e344 <cleanup_stdio+0x10>
 800e340:	f001 fae2 	bl	800f908 <_fflush_r>
 800e344:	68a1      	ldr	r1, [r4, #8]
 800e346:	4b09      	ldr	r3, [pc, #36]	@ (800e36c <cleanup_stdio+0x38>)
 800e348:	4299      	cmp	r1, r3
 800e34a:	d002      	beq.n	800e352 <cleanup_stdio+0x1e>
 800e34c:	4620      	mov	r0, r4
 800e34e:	f001 fadb 	bl	800f908 <_fflush_r>
 800e352:	68e1      	ldr	r1, [r4, #12]
 800e354:	4b06      	ldr	r3, [pc, #24]	@ (800e370 <cleanup_stdio+0x3c>)
 800e356:	4299      	cmp	r1, r3
 800e358:	d004      	beq.n	800e364 <cleanup_stdio+0x30>
 800e35a:	4620      	mov	r0, r4
 800e35c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e360:	f001 bad2 	b.w	800f908 <_fflush_r>
 800e364:	bd10      	pop	{r4, pc}
 800e366:	bf00      	nop
 800e368:	20002704 	.word	0x20002704
 800e36c:	2000276c 	.word	0x2000276c
 800e370:	200027d4 	.word	0x200027d4

0800e374 <global_stdio_init.part.0>:
 800e374:	b510      	push	{r4, lr}
 800e376:	4b0b      	ldr	r3, [pc, #44]	@ (800e3a4 <global_stdio_init.part.0+0x30>)
 800e378:	4c0b      	ldr	r4, [pc, #44]	@ (800e3a8 <global_stdio_init.part.0+0x34>)
 800e37a:	4a0c      	ldr	r2, [pc, #48]	@ (800e3ac <global_stdio_init.part.0+0x38>)
 800e37c:	601a      	str	r2, [r3, #0]
 800e37e:	4620      	mov	r0, r4
 800e380:	2200      	movs	r2, #0
 800e382:	2104      	movs	r1, #4
 800e384:	f7ff ff94 	bl	800e2b0 <std>
 800e388:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e38c:	2201      	movs	r2, #1
 800e38e:	2109      	movs	r1, #9
 800e390:	f7ff ff8e 	bl	800e2b0 <std>
 800e394:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e398:	2202      	movs	r2, #2
 800e39a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e39e:	2112      	movs	r1, #18
 800e3a0:	f7ff bf86 	b.w	800e2b0 <std>
 800e3a4:	2000283c 	.word	0x2000283c
 800e3a8:	20002704 	.word	0x20002704
 800e3ac:	0800e31d 	.word	0x0800e31d

0800e3b0 <__sfp_lock_acquire>:
 800e3b0:	4801      	ldr	r0, [pc, #4]	@ (800e3b8 <__sfp_lock_acquire+0x8>)
 800e3b2:	f000 b90e 	b.w	800e5d2 <__retarget_lock_acquire_recursive>
 800e3b6:	bf00      	nop
 800e3b8:	20002845 	.word	0x20002845

0800e3bc <__sfp_lock_release>:
 800e3bc:	4801      	ldr	r0, [pc, #4]	@ (800e3c4 <__sfp_lock_release+0x8>)
 800e3be:	f000 b909 	b.w	800e5d4 <__retarget_lock_release_recursive>
 800e3c2:	bf00      	nop
 800e3c4:	20002845 	.word	0x20002845

0800e3c8 <__sinit>:
 800e3c8:	b510      	push	{r4, lr}
 800e3ca:	4604      	mov	r4, r0
 800e3cc:	f7ff fff0 	bl	800e3b0 <__sfp_lock_acquire>
 800e3d0:	6a23      	ldr	r3, [r4, #32]
 800e3d2:	b11b      	cbz	r3, 800e3dc <__sinit+0x14>
 800e3d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e3d8:	f7ff bff0 	b.w	800e3bc <__sfp_lock_release>
 800e3dc:	4b04      	ldr	r3, [pc, #16]	@ (800e3f0 <__sinit+0x28>)
 800e3de:	6223      	str	r3, [r4, #32]
 800e3e0:	4b04      	ldr	r3, [pc, #16]	@ (800e3f4 <__sinit+0x2c>)
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d1f5      	bne.n	800e3d4 <__sinit+0xc>
 800e3e8:	f7ff ffc4 	bl	800e374 <global_stdio_init.part.0>
 800e3ec:	e7f2      	b.n	800e3d4 <__sinit+0xc>
 800e3ee:	bf00      	nop
 800e3f0:	0800e335 	.word	0x0800e335
 800e3f4:	2000283c 	.word	0x2000283c

0800e3f8 <_fwalk_sglue>:
 800e3f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e3fc:	4607      	mov	r7, r0
 800e3fe:	4688      	mov	r8, r1
 800e400:	4614      	mov	r4, r2
 800e402:	2600      	movs	r6, #0
 800e404:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e408:	f1b9 0901 	subs.w	r9, r9, #1
 800e40c:	d505      	bpl.n	800e41a <_fwalk_sglue+0x22>
 800e40e:	6824      	ldr	r4, [r4, #0]
 800e410:	2c00      	cmp	r4, #0
 800e412:	d1f7      	bne.n	800e404 <_fwalk_sglue+0xc>
 800e414:	4630      	mov	r0, r6
 800e416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e41a:	89ab      	ldrh	r3, [r5, #12]
 800e41c:	2b01      	cmp	r3, #1
 800e41e:	d907      	bls.n	800e430 <_fwalk_sglue+0x38>
 800e420:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e424:	3301      	adds	r3, #1
 800e426:	d003      	beq.n	800e430 <_fwalk_sglue+0x38>
 800e428:	4629      	mov	r1, r5
 800e42a:	4638      	mov	r0, r7
 800e42c:	47c0      	blx	r8
 800e42e:	4306      	orrs	r6, r0
 800e430:	3568      	adds	r5, #104	@ 0x68
 800e432:	e7e9      	b.n	800e408 <_fwalk_sglue+0x10>

0800e434 <__sread>:
 800e434:	b510      	push	{r4, lr}
 800e436:	460c      	mov	r4, r1
 800e438:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e43c:	f000 f87a 	bl	800e534 <_read_r>
 800e440:	2800      	cmp	r0, #0
 800e442:	bfab      	itete	ge
 800e444:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e446:	89a3      	ldrhlt	r3, [r4, #12]
 800e448:	181b      	addge	r3, r3, r0
 800e44a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e44e:	bfac      	ite	ge
 800e450:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e452:	81a3      	strhlt	r3, [r4, #12]
 800e454:	bd10      	pop	{r4, pc}

0800e456 <__swrite>:
 800e456:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e45a:	461f      	mov	r7, r3
 800e45c:	898b      	ldrh	r3, [r1, #12]
 800e45e:	05db      	lsls	r3, r3, #23
 800e460:	4605      	mov	r5, r0
 800e462:	460c      	mov	r4, r1
 800e464:	4616      	mov	r6, r2
 800e466:	d505      	bpl.n	800e474 <__swrite+0x1e>
 800e468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e46c:	2302      	movs	r3, #2
 800e46e:	2200      	movs	r2, #0
 800e470:	f000 f84e 	bl	800e510 <_lseek_r>
 800e474:	89a3      	ldrh	r3, [r4, #12]
 800e476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e47a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e47e:	81a3      	strh	r3, [r4, #12]
 800e480:	4632      	mov	r2, r6
 800e482:	463b      	mov	r3, r7
 800e484:	4628      	mov	r0, r5
 800e486:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e48a:	f000 b865 	b.w	800e558 <_write_r>

0800e48e <__sseek>:
 800e48e:	b510      	push	{r4, lr}
 800e490:	460c      	mov	r4, r1
 800e492:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e496:	f000 f83b 	bl	800e510 <_lseek_r>
 800e49a:	1c43      	adds	r3, r0, #1
 800e49c:	89a3      	ldrh	r3, [r4, #12]
 800e49e:	bf15      	itete	ne
 800e4a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e4a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e4a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e4aa:	81a3      	strheq	r3, [r4, #12]
 800e4ac:	bf18      	it	ne
 800e4ae:	81a3      	strhne	r3, [r4, #12]
 800e4b0:	bd10      	pop	{r4, pc}

0800e4b2 <__sclose>:
 800e4b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4b6:	f000 b81b 	b.w	800e4f0 <_close_r>

0800e4ba <memset>:
 800e4ba:	4402      	add	r2, r0
 800e4bc:	4603      	mov	r3, r0
 800e4be:	4293      	cmp	r3, r2
 800e4c0:	d100      	bne.n	800e4c4 <memset+0xa>
 800e4c2:	4770      	bx	lr
 800e4c4:	f803 1b01 	strb.w	r1, [r3], #1
 800e4c8:	e7f9      	b.n	800e4be <memset+0x4>

0800e4ca <strncmp>:
 800e4ca:	b510      	push	{r4, lr}
 800e4cc:	b16a      	cbz	r2, 800e4ea <strncmp+0x20>
 800e4ce:	3901      	subs	r1, #1
 800e4d0:	1884      	adds	r4, r0, r2
 800e4d2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e4d6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e4da:	429a      	cmp	r2, r3
 800e4dc:	d103      	bne.n	800e4e6 <strncmp+0x1c>
 800e4de:	42a0      	cmp	r0, r4
 800e4e0:	d001      	beq.n	800e4e6 <strncmp+0x1c>
 800e4e2:	2a00      	cmp	r2, #0
 800e4e4:	d1f5      	bne.n	800e4d2 <strncmp+0x8>
 800e4e6:	1ad0      	subs	r0, r2, r3
 800e4e8:	bd10      	pop	{r4, pc}
 800e4ea:	4610      	mov	r0, r2
 800e4ec:	e7fc      	b.n	800e4e8 <strncmp+0x1e>
	...

0800e4f0 <_close_r>:
 800e4f0:	b538      	push	{r3, r4, r5, lr}
 800e4f2:	4d06      	ldr	r5, [pc, #24]	@ (800e50c <_close_r+0x1c>)
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	4604      	mov	r4, r0
 800e4f8:	4608      	mov	r0, r1
 800e4fa:	602b      	str	r3, [r5, #0]
 800e4fc:	f7f4 f91a 	bl	8002734 <_close>
 800e500:	1c43      	adds	r3, r0, #1
 800e502:	d102      	bne.n	800e50a <_close_r+0x1a>
 800e504:	682b      	ldr	r3, [r5, #0]
 800e506:	b103      	cbz	r3, 800e50a <_close_r+0x1a>
 800e508:	6023      	str	r3, [r4, #0]
 800e50a:	bd38      	pop	{r3, r4, r5, pc}
 800e50c:	20002840 	.word	0x20002840

0800e510 <_lseek_r>:
 800e510:	b538      	push	{r3, r4, r5, lr}
 800e512:	4d07      	ldr	r5, [pc, #28]	@ (800e530 <_lseek_r+0x20>)
 800e514:	4604      	mov	r4, r0
 800e516:	4608      	mov	r0, r1
 800e518:	4611      	mov	r1, r2
 800e51a:	2200      	movs	r2, #0
 800e51c:	602a      	str	r2, [r5, #0]
 800e51e:	461a      	mov	r2, r3
 800e520:	f7f4 f92f 	bl	8002782 <_lseek>
 800e524:	1c43      	adds	r3, r0, #1
 800e526:	d102      	bne.n	800e52e <_lseek_r+0x1e>
 800e528:	682b      	ldr	r3, [r5, #0]
 800e52a:	b103      	cbz	r3, 800e52e <_lseek_r+0x1e>
 800e52c:	6023      	str	r3, [r4, #0]
 800e52e:	bd38      	pop	{r3, r4, r5, pc}
 800e530:	20002840 	.word	0x20002840

0800e534 <_read_r>:
 800e534:	b538      	push	{r3, r4, r5, lr}
 800e536:	4d07      	ldr	r5, [pc, #28]	@ (800e554 <_read_r+0x20>)
 800e538:	4604      	mov	r4, r0
 800e53a:	4608      	mov	r0, r1
 800e53c:	4611      	mov	r1, r2
 800e53e:	2200      	movs	r2, #0
 800e540:	602a      	str	r2, [r5, #0]
 800e542:	461a      	mov	r2, r3
 800e544:	f7f4 f8bd 	bl	80026c2 <_read>
 800e548:	1c43      	adds	r3, r0, #1
 800e54a:	d102      	bne.n	800e552 <_read_r+0x1e>
 800e54c:	682b      	ldr	r3, [r5, #0]
 800e54e:	b103      	cbz	r3, 800e552 <_read_r+0x1e>
 800e550:	6023      	str	r3, [r4, #0]
 800e552:	bd38      	pop	{r3, r4, r5, pc}
 800e554:	20002840 	.word	0x20002840

0800e558 <_write_r>:
 800e558:	b538      	push	{r3, r4, r5, lr}
 800e55a:	4d07      	ldr	r5, [pc, #28]	@ (800e578 <_write_r+0x20>)
 800e55c:	4604      	mov	r4, r0
 800e55e:	4608      	mov	r0, r1
 800e560:	4611      	mov	r1, r2
 800e562:	2200      	movs	r2, #0
 800e564:	602a      	str	r2, [r5, #0]
 800e566:	461a      	mov	r2, r3
 800e568:	f7f4 f8c8 	bl	80026fc <_write>
 800e56c:	1c43      	adds	r3, r0, #1
 800e56e:	d102      	bne.n	800e576 <_write_r+0x1e>
 800e570:	682b      	ldr	r3, [r5, #0]
 800e572:	b103      	cbz	r3, 800e576 <_write_r+0x1e>
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	bd38      	pop	{r3, r4, r5, pc}
 800e578:	20002840 	.word	0x20002840

0800e57c <__errno>:
 800e57c:	4b01      	ldr	r3, [pc, #4]	@ (800e584 <__errno+0x8>)
 800e57e:	6818      	ldr	r0, [r3, #0]
 800e580:	4770      	bx	lr
 800e582:	bf00      	nop
 800e584:	20000288 	.word	0x20000288

0800e588 <__libc_init_array>:
 800e588:	b570      	push	{r4, r5, r6, lr}
 800e58a:	4d0d      	ldr	r5, [pc, #52]	@ (800e5c0 <__libc_init_array+0x38>)
 800e58c:	4c0d      	ldr	r4, [pc, #52]	@ (800e5c4 <__libc_init_array+0x3c>)
 800e58e:	1b64      	subs	r4, r4, r5
 800e590:	10a4      	asrs	r4, r4, #2
 800e592:	2600      	movs	r6, #0
 800e594:	42a6      	cmp	r6, r4
 800e596:	d109      	bne.n	800e5ac <__libc_init_array+0x24>
 800e598:	4d0b      	ldr	r5, [pc, #44]	@ (800e5c8 <__libc_init_array+0x40>)
 800e59a:	4c0c      	ldr	r4, [pc, #48]	@ (800e5cc <__libc_init_array+0x44>)
 800e59c:	f001 ffe6 	bl	801056c <_init>
 800e5a0:	1b64      	subs	r4, r4, r5
 800e5a2:	10a4      	asrs	r4, r4, #2
 800e5a4:	2600      	movs	r6, #0
 800e5a6:	42a6      	cmp	r6, r4
 800e5a8:	d105      	bne.n	800e5b6 <__libc_init_array+0x2e>
 800e5aa:	bd70      	pop	{r4, r5, r6, pc}
 800e5ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5b0:	4798      	blx	r3
 800e5b2:	3601      	adds	r6, #1
 800e5b4:	e7ee      	b.n	800e594 <__libc_init_array+0xc>
 800e5b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e5ba:	4798      	blx	r3
 800e5bc:	3601      	adds	r6, #1
 800e5be:	e7f2      	b.n	800e5a6 <__libc_init_array+0x1e>
 800e5c0:	080109f0 	.word	0x080109f0
 800e5c4:	080109f0 	.word	0x080109f0
 800e5c8:	080109f0 	.word	0x080109f0
 800e5cc:	080109f4 	.word	0x080109f4

0800e5d0 <__retarget_lock_init_recursive>:
 800e5d0:	4770      	bx	lr

0800e5d2 <__retarget_lock_acquire_recursive>:
 800e5d2:	4770      	bx	lr

0800e5d4 <__retarget_lock_release_recursive>:
 800e5d4:	4770      	bx	lr

0800e5d6 <memcpy>:
 800e5d6:	440a      	add	r2, r1
 800e5d8:	4291      	cmp	r1, r2
 800e5da:	f100 33ff 	add.w	r3, r0, #4294967295
 800e5de:	d100      	bne.n	800e5e2 <memcpy+0xc>
 800e5e0:	4770      	bx	lr
 800e5e2:	b510      	push	{r4, lr}
 800e5e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e5e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e5ec:	4291      	cmp	r1, r2
 800e5ee:	d1f9      	bne.n	800e5e4 <memcpy+0xe>
 800e5f0:	bd10      	pop	{r4, pc}
 800e5f2:	0000      	movs	r0, r0
 800e5f4:	0000      	movs	r0, r0
	...

0800e5f8 <nan>:
 800e5f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e600 <nan+0x8>
 800e5fc:	4770      	bx	lr
 800e5fe:	bf00      	nop
 800e600:	00000000 	.word	0x00000000
 800e604:	7ff80000 	.word	0x7ff80000

0800e608 <_free_r>:
 800e608:	b538      	push	{r3, r4, r5, lr}
 800e60a:	4605      	mov	r5, r0
 800e60c:	2900      	cmp	r1, #0
 800e60e:	d041      	beq.n	800e694 <_free_r+0x8c>
 800e610:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e614:	1f0c      	subs	r4, r1, #4
 800e616:	2b00      	cmp	r3, #0
 800e618:	bfb8      	it	lt
 800e61a:	18e4      	addlt	r4, r4, r3
 800e61c:	f000 fc2c 	bl	800ee78 <__malloc_lock>
 800e620:	4a1d      	ldr	r2, [pc, #116]	@ (800e698 <_free_r+0x90>)
 800e622:	6813      	ldr	r3, [r2, #0]
 800e624:	b933      	cbnz	r3, 800e634 <_free_r+0x2c>
 800e626:	6063      	str	r3, [r4, #4]
 800e628:	6014      	str	r4, [r2, #0]
 800e62a:	4628      	mov	r0, r5
 800e62c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e630:	f000 bc28 	b.w	800ee84 <__malloc_unlock>
 800e634:	42a3      	cmp	r3, r4
 800e636:	d908      	bls.n	800e64a <_free_r+0x42>
 800e638:	6820      	ldr	r0, [r4, #0]
 800e63a:	1821      	adds	r1, r4, r0
 800e63c:	428b      	cmp	r3, r1
 800e63e:	bf01      	itttt	eq
 800e640:	6819      	ldreq	r1, [r3, #0]
 800e642:	685b      	ldreq	r3, [r3, #4]
 800e644:	1809      	addeq	r1, r1, r0
 800e646:	6021      	streq	r1, [r4, #0]
 800e648:	e7ed      	b.n	800e626 <_free_r+0x1e>
 800e64a:	461a      	mov	r2, r3
 800e64c:	685b      	ldr	r3, [r3, #4]
 800e64e:	b10b      	cbz	r3, 800e654 <_free_r+0x4c>
 800e650:	42a3      	cmp	r3, r4
 800e652:	d9fa      	bls.n	800e64a <_free_r+0x42>
 800e654:	6811      	ldr	r1, [r2, #0]
 800e656:	1850      	adds	r0, r2, r1
 800e658:	42a0      	cmp	r0, r4
 800e65a:	d10b      	bne.n	800e674 <_free_r+0x6c>
 800e65c:	6820      	ldr	r0, [r4, #0]
 800e65e:	4401      	add	r1, r0
 800e660:	1850      	adds	r0, r2, r1
 800e662:	4283      	cmp	r3, r0
 800e664:	6011      	str	r1, [r2, #0]
 800e666:	d1e0      	bne.n	800e62a <_free_r+0x22>
 800e668:	6818      	ldr	r0, [r3, #0]
 800e66a:	685b      	ldr	r3, [r3, #4]
 800e66c:	6053      	str	r3, [r2, #4]
 800e66e:	4408      	add	r0, r1
 800e670:	6010      	str	r0, [r2, #0]
 800e672:	e7da      	b.n	800e62a <_free_r+0x22>
 800e674:	d902      	bls.n	800e67c <_free_r+0x74>
 800e676:	230c      	movs	r3, #12
 800e678:	602b      	str	r3, [r5, #0]
 800e67a:	e7d6      	b.n	800e62a <_free_r+0x22>
 800e67c:	6820      	ldr	r0, [r4, #0]
 800e67e:	1821      	adds	r1, r4, r0
 800e680:	428b      	cmp	r3, r1
 800e682:	bf04      	itt	eq
 800e684:	6819      	ldreq	r1, [r3, #0]
 800e686:	685b      	ldreq	r3, [r3, #4]
 800e688:	6063      	str	r3, [r4, #4]
 800e68a:	bf04      	itt	eq
 800e68c:	1809      	addeq	r1, r1, r0
 800e68e:	6021      	streq	r1, [r4, #0]
 800e690:	6054      	str	r4, [r2, #4]
 800e692:	e7ca      	b.n	800e62a <_free_r+0x22>
 800e694:	bd38      	pop	{r3, r4, r5, pc}
 800e696:	bf00      	nop
 800e698:	2000284c 	.word	0x2000284c

0800e69c <rshift>:
 800e69c:	6903      	ldr	r3, [r0, #16]
 800e69e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800e6a2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6a6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800e6aa:	f100 0414 	add.w	r4, r0, #20
 800e6ae:	dd45      	ble.n	800e73c <rshift+0xa0>
 800e6b0:	f011 011f 	ands.w	r1, r1, #31
 800e6b4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800e6b8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800e6bc:	d10c      	bne.n	800e6d8 <rshift+0x3c>
 800e6be:	f100 0710 	add.w	r7, r0, #16
 800e6c2:	4629      	mov	r1, r5
 800e6c4:	42b1      	cmp	r1, r6
 800e6c6:	d334      	bcc.n	800e732 <rshift+0x96>
 800e6c8:	1a9b      	subs	r3, r3, r2
 800e6ca:	009b      	lsls	r3, r3, #2
 800e6cc:	1eea      	subs	r2, r5, #3
 800e6ce:	4296      	cmp	r6, r2
 800e6d0:	bf38      	it	cc
 800e6d2:	2300      	movcc	r3, #0
 800e6d4:	4423      	add	r3, r4
 800e6d6:	e015      	b.n	800e704 <rshift+0x68>
 800e6d8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800e6dc:	f1c1 0820 	rsb	r8, r1, #32
 800e6e0:	40cf      	lsrs	r7, r1
 800e6e2:	f105 0e04 	add.w	lr, r5, #4
 800e6e6:	46a1      	mov	r9, r4
 800e6e8:	4576      	cmp	r6, lr
 800e6ea:	46f4      	mov	ip, lr
 800e6ec:	d815      	bhi.n	800e71a <rshift+0x7e>
 800e6ee:	1a9a      	subs	r2, r3, r2
 800e6f0:	0092      	lsls	r2, r2, #2
 800e6f2:	3a04      	subs	r2, #4
 800e6f4:	3501      	adds	r5, #1
 800e6f6:	42ae      	cmp	r6, r5
 800e6f8:	bf38      	it	cc
 800e6fa:	2200      	movcc	r2, #0
 800e6fc:	18a3      	adds	r3, r4, r2
 800e6fe:	50a7      	str	r7, [r4, r2]
 800e700:	b107      	cbz	r7, 800e704 <rshift+0x68>
 800e702:	3304      	adds	r3, #4
 800e704:	1b1a      	subs	r2, r3, r4
 800e706:	42a3      	cmp	r3, r4
 800e708:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800e70c:	bf08      	it	eq
 800e70e:	2300      	moveq	r3, #0
 800e710:	6102      	str	r2, [r0, #16]
 800e712:	bf08      	it	eq
 800e714:	6143      	streq	r3, [r0, #20]
 800e716:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e71a:	f8dc c000 	ldr.w	ip, [ip]
 800e71e:	fa0c fc08 	lsl.w	ip, ip, r8
 800e722:	ea4c 0707 	orr.w	r7, ip, r7
 800e726:	f849 7b04 	str.w	r7, [r9], #4
 800e72a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800e72e:	40cf      	lsrs	r7, r1
 800e730:	e7da      	b.n	800e6e8 <rshift+0x4c>
 800e732:	f851 cb04 	ldr.w	ip, [r1], #4
 800e736:	f847 cf04 	str.w	ip, [r7, #4]!
 800e73a:	e7c3      	b.n	800e6c4 <rshift+0x28>
 800e73c:	4623      	mov	r3, r4
 800e73e:	e7e1      	b.n	800e704 <rshift+0x68>

0800e740 <__hexdig_fun>:
 800e740:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800e744:	2b09      	cmp	r3, #9
 800e746:	d802      	bhi.n	800e74e <__hexdig_fun+0xe>
 800e748:	3820      	subs	r0, #32
 800e74a:	b2c0      	uxtb	r0, r0
 800e74c:	4770      	bx	lr
 800e74e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800e752:	2b05      	cmp	r3, #5
 800e754:	d801      	bhi.n	800e75a <__hexdig_fun+0x1a>
 800e756:	3847      	subs	r0, #71	@ 0x47
 800e758:	e7f7      	b.n	800e74a <__hexdig_fun+0xa>
 800e75a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800e75e:	2b05      	cmp	r3, #5
 800e760:	d801      	bhi.n	800e766 <__hexdig_fun+0x26>
 800e762:	3827      	subs	r0, #39	@ 0x27
 800e764:	e7f1      	b.n	800e74a <__hexdig_fun+0xa>
 800e766:	2000      	movs	r0, #0
 800e768:	4770      	bx	lr
	...

0800e76c <__gethex>:
 800e76c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e770:	b085      	sub	sp, #20
 800e772:	468a      	mov	sl, r1
 800e774:	9302      	str	r3, [sp, #8]
 800e776:	680b      	ldr	r3, [r1, #0]
 800e778:	9001      	str	r0, [sp, #4]
 800e77a:	4690      	mov	r8, r2
 800e77c:	1c9c      	adds	r4, r3, #2
 800e77e:	46a1      	mov	r9, r4
 800e780:	f814 0b01 	ldrb.w	r0, [r4], #1
 800e784:	2830      	cmp	r0, #48	@ 0x30
 800e786:	d0fa      	beq.n	800e77e <__gethex+0x12>
 800e788:	eba9 0303 	sub.w	r3, r9, r3
 800e78c:	f1a3 0b02 	sub.w	fp, r3, #2
 800e790:	f7ff ffd6 	bl	800e740 <__hexdig_fun>
 800e794:	4605      	mov	r5, r0
 800e796:	2800      	cmp	r0, #0
 800e798:	d168      	bne.n	800e86c <__gethex+0x100>
 800e79a:	49a0      	ldr	r1, [pc, #640]	@ (800ea1c <__gethex+0x2b0>)
 800e79c:	2201      	movs	r2, #1
 800e79e:	4648      	mov	r0, r9
 800e7a0:	f7ff fe93 	bl	800e4ca <strncmp>
 800e7a4:	4607      	mov	r7, r0
 800e7a6:	2800      	cmp	r0, #0
 800e7a8:	d167      	bne.n	800e87a <__gethex+0x10e>
 800e7aa:	f899 0001 	ldrb.w	r0, [r9, #1]
 800e7ae:	4626      	mov	r6, r4
 800e7b0:	f7ff ffc6 	bl	800e740 <__hexdig_fun>
 800e7b4:	2800      	cmp	r0, #0
 800e7b6:	d062      	beq.n	800e87e <__gethex+0x112>
 800e7b8:	4623      	mov	r3, r4
 800e7ba:	7818      	ldrb	r0, [r3, #0]
 800e7bc:	2830      	cmp	r0, #48	@ 0x30
 800e7be:	4699      	mov	r9, r3
 800e7c0:	f103 0301 	add.w	r3, r3, #1
 800e7c4:	d0f9      	beq.n	800e7ba <__gethex+0x4e>
 800e7c6:	f7ff ffbb 	bl	800e740 <__hexdig_fun>
 800e7ca:	fab0 f580 	clz	r5, r0
 800e7ce:	096d      	lsrs	r5, r5, #5
 800e7d0:	f04f 0b01 	mov.w	fp, #1
 800e7d4:	464a      	mov	r2, r9
 800e7d6:	4616      	mov	r6, r2
 800e7d8:	3201      	adds	r2, #1
 800e7da:	7830      	ldrb	r0, [r6, #0]
 800e7dc:	f7ff ffb0 	bl	800e740 <__hexdig_fun>
 800e7e0:	2800      	cmp	r0, #0
 800e7e2:	d1f8      	bne.n	800e7d6 <__gethex+0x6a>
 800e7e4:	498d      	ldr	r1, [pc, #564]	@ (800ea1c <__gethex+0x2b0>)
 800e7e6:	2201      	movs	r2, #1
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	f7ff fe6e 	bl	800e4ca <strncmp>
 800e7ee:	2800      	cmp	r0, #0
 800e7f0:	d13f      	bne.n	800e872 <__gethex+0x106>
 800e7f2:	b944      	cbnz	r4, 800e806 <__gethex+0x9a>
 800e7f4:	1c74      	adds	r4, r6, #1
 800e7f6:	4622      	mov	r2, r4
 800e7f8:	4616      	mov	r6, r2
 800e7fa:	3201      	adds	r2, #1
 800e7fc:	7830      	ldrb	r0, [r6, #0]
 800e7fe:	f7ff ff9f 	bl	800e740 <__hexdig_fun>
 800e802:	2800      	cmp	r0, #0
 800e804:	d1f8      	bne.n	800e7f8 <__gethex+0x8c>
 800e806:	1ba4      	subs	r4, r4, r6
 800e808:	00a7      	lsls	r7, r4, #2
 800e80a:	7833      	ldrb	r3, [r6, #0]
 800e80c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800e810:	2b50      	cmp	r3, #80	@ 0x50
 800e812:	d13e      	bne.n	800e892 <__gethex+0x126>
 800e814:	7873      	ldrb	r3, [r6, #1]
 800e816:	2b2b      	cmp	r3, #43	@ 0x2b
 800e818:	d033      	beq.n	800e882 <__gethex+0x116>
 800e81a:	2b2d      	cmp	r3, #45	@ 0x2d
 800e81c:	d034      	beq.n	800e888 <__gethex+0x11c>
 800e81e:	1c71      	adds	r1, r6, #1
 800e820:	2400      	movs	r4, #0
 800e822:	7808      	ldrb	r0, [r1, #0]
 800e824:	f7ff ff8c 	bl	800e740 <__hexdig_fun>
 800e828:	1e43      	subs	r3, r0, #1
 800e82a:	b2db      	uxtb	r3, r3
 800e82c:	2b18      	cmp	r3, #24
 800e82e:	d830      	bhi.n	800e892 <__gethex+0x126>
 800e830:	f1a0 0210 	sub.w	r2, r0, #16
 800e834:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800e838:	f7ff ff82 	bl	800e740 <__hexdig_fun>
 800e83c:	f100 3cff 	add.w	ip, r0, #4294967295
 800e840:	fa5f fc8c 	uxtb.w	ip, ip
 800e844:	f1bc 0f18 	cmp.w	ip, #24
 800e848:	f04f 030a 	mov.w	r3, #10
 800e84c:	d91e      	bls.n	800e88c <__gethex+0x120>
 800e84e:	b104      	cbz	r4, 800e852 <__gethex+0xe6>
 800e850:	4252      	negs	r2, r2
 800e852:	4417      	add	r7, r2
 800e854:	f8ca 1000 	str.w	r1, [sl]
 800e858:	b1ed      	cbz	r5, 800e896 <__gethex+0x12a>
 800e85a:	f1bb 0f00 	cmp.w	fp, #0
 800e85e:	bf0c      	ite	eq
 800e860:	2506      	moveq	r5, #6
 800e862:	2500      	movne	r5, #0
 800e864:	4628      	mov	r0, r5
 800e866:	b005      	add	sp, #20
 800e868:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e86c:	2500      	movs	r5, #0
 800e86e:	462c      	mov	r4, r5
 800e870:	e7b0      	b.n	800e7d4 <__gethex+0x68>
 800e872:	2c00      	cmp	r4, #0
 800e874:	d1c7      	bne.n	800e806 <__gethex+0x9a>
 800e876:	4627      	mov	r7, r4
 800e878:	e7c7      	b.n	800e80a <__gethex+0x9e>
 800e87a:	464e      	mov	r6, r9
 800e87c:	462f      	mov	r7, r5
 800e87e:	2501      	movs	r5, #1
 800e880:	e7c3      	b.n	800e80a <__gethex+0x9e>
 800e882:	2400      	movs	r4, #0
 800e884:	1cb1      	adds	r1, r6, #2
 800e886:	e7cc      	b.n	800e822 <__gethex+0xb6>
 800e888:	2401      	movs	r4, #1
 800e88a:	e7fb      	b.n	800e884 <__gethex+0x118>
 800e88c:	fb03 0002 	mla	r0, r3, r2, r0
 800e890:	e7ce      	b.n	800e830 <__gethex+0xc4>
 800e892:	4631      	mov	r1, r6
 800e894:	e7de      	b.n	800e854 <__gethex+0xe8>
 800e896:	eba6 0309 	sub.w	r3, r6, r9
 800e89a:	3b01      	subs	r3, #1
 800e89c:	4629      	mov	r1, r5
 800e89e:	2b07      	cmp	r3, #7
 800e8a0:	dc0a      	bgt.n	800e8b8 <__gethex+0x14c>
 800e8a2:	9801      	ldr	r0, [sp, #4]
 800e8a4:	f000 faf4 	bl	800ee90 <_Balloc>
 800e8a8:	4604      	mov	r4, r0
 800e8aa:	b940      	cbnz	r0, 800e8be <__gethex+0x152>
 800e8ac:	4b5c      	ldr	r3, [pc, #368]	@ (800ea20 <__gethex+0x2b4>)
 800e8ae:	4602      	mov	r2, r0
 800e8b0:	21e4      	movs	r1, #228	@ 0xe4
 800e8b2:	485c      	ldr	r0, [pc, #368]	@ (800ea24 <__gethex+0x2b8>)
 800e8b4:	f001 f860 	bl	800f978 <__assert_func>
 800e8b8:	3101      	adds	r1, #1
 800e8ba:	105b      	asrs	r3, r3, #1
 800e8bc:	e7ef      	b.n	800e89e <__gethex+0x132>
 800e8be:	f100 0a14 	add.w	sl, r0, #20
 800e8c2:	2300      	movs	r3, #0
 800e8c4:	4655      	mov	r5, sl
 800e8c6:	469b      	mov	fp, r3
 800e8c8:	45b1      	cmp	r9, r6
 800e8ca:	d337      	bcc.n	800e93c <__gethex+0x1d0>
 800e8cc:	f845 bb04 	str.w	fp, [r5], #4
 800e8d0:	eba5 050a 	sub.w	r5, r5, sl
 800e8d4:	10ad      	asrs	r5, r5, #2
 800e8d6:	6125      	str	r5, [r4, #16]
 800e8d8:	4658      	mov	r0, fp
 800e8da:	f000 fbcb 	bl	800f074 <__hi0bits>
 800e8de:	016d      	lsls	r5, r5, #5
 800e8e0:	f8d8 6000 	ldr.w	r6, [r8]
 800e8e4:	1a2d      	subs	r5, r5, r0
 800e8e6:	42b5      	cmp	r5, r6
 800e8e8:	dd54      	ble.n	800e994 <__gethex+0x228>
 800e8ea:	1bad      	subs	r5, r5, r6
 800e8ec:	4629      	mov	r1, r5
 800e8ee:	4620      	mov	r0, r4
 800e8f0:	f000 ff57 	bl	800f7a2 <__any_on>
 800e8f4:	4681      	mov	r9, r0
 800e8f6:	b178      	cbz	r0, 800e918 <__gethex+0x1ac>
 800e8f8:	1e6b      	subs	r3, r5, #1
 800e8fa:	1159      	asrs	r1, r3, #5
 800e8fc:	f003 021f 	and.w	r2, r3, #31
 800e900:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800e904:	f04f 0901 	mov.w	r9, #1
 800e908:	fa09 f202 	lsl.w	r2, r9, r2
 800e90c:	420a      	tst	r2, r1
 800e90e:	d003      	beq.n	800e918 <__gethex+0x1ac>
 800e910:	454b      	cmp	r3, r9
 800e912:	dc36      	bgt.n	800e982 <__gethex+0x216>
 800e914:	f04f 0902 	mov.w	r9, #2
 800e918:	4629      	mov	r1, r5
 800e91a:	4620      	mov	r0, r4
 800e91c:	f7ff febe 	bl	800e69c <rshift>
 800e920:	442f      	add	r7, r5
 800e922:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e926:	42bb      	cmp	r3, r7
 800e928:	da42      	bge.n	800e9b0 <__gethex+0x244>
 800e92a:	9801      	ldr	r0, [sp, #4]
 800e92c:	4621      	mov	r1, r4
 800e92e:	f000 faef 	bl	800ef10 <_Bfree>
 800e932:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e934:	2300      	movs	r3, #0
 800e936:	6013      	str	r3, [r2, #0]
 800e938:	25a3      	movs	r5, #163	@ 0xa3
 800e93a:	e793      	b.n	800e864 <__gethex+0xf8>
 800e93c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800e940:	2a2e      	cmp	r2, #46	@ 0x2e
 800e942:	d012      	beq.n	800e96a <__gethex+0x1fe>
 800e944:	2b20      	cmp	r3, #32
 800e946:	d104      	bne.n	800e952 <__gethex+0x1e6>
 800e948:	f845 bb04 	str.w	fp, [r5], #4
 800e94c:	f04f 0b00 	mov.w	fp, #0
 800e950:	465b      	mov	r3, fp
 800e952:	7830      	ldrb	r0, [r6, #0]
 800e954:	9303      	str	r3, [sp, #12]
 800e956:	f7ff fef3 	bl	800e740 <__hexdig_fun>
 800e95a:	9b03      	ldr	r3, [sp, #12]
 800e95c:	f000 000f 	and.w	r0, r0, #15
 800e960:	4098      	lsls	r0, r3
 800e962:	ea4b 0b00 	orr.w	fp, fp, r0
 800e966:	3304      	adds	r3, #4
 800e968:	e7ae      	b.n	800e8c8 <__gethex+0x15c>
 800e96a:	45b1      	cmp	r9, r6
 800e96c:	d8ea      	bhi.n	800e944 <__gethex+0x1d8>
 800e96e:	492b      	ldr	r1, [pc, #172]	@ (800ea1c <__gethex+0x2b0>)
 800e970:	9303      	str	r3, [sp, #12]
 800e972:	2201      	movs	r2, #1
 800e974:	4630      	mov	r0, r6
 800e976:	f7ff fda8 	bl	800e4ca <strncmp>
 800e97a:	9b03      	ldr	r3, [sp, #12]
 800e97c:	2800      	cmp	r0, #0
 800e97e:	d1e1      	bne.n	800e944 <__gethex+0x1d8>
 800e980:	e7a2      	b.n	800e8c8 <__gethex+0x15c>
 800e982:	1ea9      	subs	r1, r5, #2
 800e984:	4620      	mov	r0, r4
 800e986:	f000 ff0c 	bl	800f7a2 <__any_on>
 800e98a:	2800      	cmp	r0, #0
 800e98c:	d0c2      	beq.n	800e914 <__gethex+0x1a8>
 800e98e:	f04f 0903 	mov.w	r9, #3
 800e992:	e7c1      	b.n	800e918 <__gethex+0x1ac>
 800e994:	da09      	bge.n	800e9aa <__gethex+0x23e>
 800e996:	1b75      	subs	r5, r6, r5
 800e998:	4621      	mov	r1, r4
 800e99a:	9801      	ldr	r0, [sp, #4]
 800e99c:	462a      	mov	r2, r5
 800e99e:	f000 fcc7 	bl	800f330 <__lshift>
 800e9a2:	1b7f      	subs	r7, r7, r5
 800e9a4:	4604      	mov	r4, r0
 800e9a6:	f100 0a14 	add.w	sl, r0, #20
 800e9aa:	f04f 0900 	mov.w	r9, #0
 800e9ae:	e7b8      	b.n	800e922 <__gethex+0x1b6>
 800e9b0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800e9b4:	42bd      	cmp	r5, r7
 800e9b6:	dd6f      	ble.n	800ea98 <__gethex+0x32c>
 800e9b8:	1bed      	subs	r5, r5, r7
 800e9ba:	42ae      	cmp	r6, r5
 800e9bc:	dc34      	bgt.n	800ea28 <__gethex+0x2bc>
 800e9be:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800e9c2:	2b02      	cmp	r3, #2
 800e9c4:	d022      	beq.n	800ea0c <__gethex+0x2a0>
 800e9c6:	2b03      	cmp	r3, #3
 800e9c8:	d024      	beq.n	800ea14 <__gethex+0x2a8>
 800e9ca:	2b01      	cmp	r3, #1
 800e9cc:	d115      	bne.n	800e9fa <__gethex+0x28e>
 800e9ce:	42ae      	cmp	r6, r5
 800e9d0:	d113      	bne.n	800e9fa <__gethex+0x28e>
 800e9d2:	2e01      	cmp	r6, #1
 800e9d4:	d10b      	bne.n	800e9ee <__gethex+0x282>
 800e9d6:	9a02      	ldr	r2, [sp, #8]
 800e9d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e9dc:	6013      	str	r3, [r2, #0]
 800e9de:	2301      	movs	r3, #1
 800e9e0:	6123      	str	r3, [r4, #16]
 800e9e2:	f8ca 3000 	str.w	r3, [sl]
 800e9e6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e9e8:	2562      	movs	r5, #98	@ 0x62
 800e9ea:	601c      	str	r4, [r3, #0]
 800e9ec:	e73a      	b.n	800e864 <__gethex+0xf8>
 800e9ee:	1e71      	subs	r1, r6, #1
 800e9f0:	4620      	mov	r0, r4
 800e9f2:	f000 fed6 	bl	800f7a2 <__any_on>
 800e9f6:	2800      	cmp	r0, #0
 800e9f8:	d1ed      	bne.n	800e9d6 <__gethex+0x26a>
 800e9fa:	9801      	ldr	r0, [sp, #4]
 800e9fc:	4621      	mov	r1, r4
 800e9fe:	f000 fa87 	bl	800ef10 <_Bfree>
 800ea02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ea04:	2300      	movs	r3, #0
 800ea06:	6013      	str	r3, [r2, #0]
 800ea08:	2550      	movs	r5, #80	@ 0x50
 800ea0a:	e72b      	b.n	800e864 <__gethex+0xf8>
 800ea0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d1f3      	bne.n	800e9fa <__gethex+0x28e>
 800ea12:	e7e0      	b.n	800e9d6 <__gethex+0x26a>
 800ea14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d1dd      	bne.n	800e9d6 <__gethex+0x26a>
 800ea1a:	e7ee      	b.n	800e9fa <__gethex+0x28e>
 800ea1c:	080105f8 	.word	0x080105f8
 800ea20:	0801060e 	.word	0x0801060e
 800ea24:	0801061f 	.word	0x0801061f
 800ea28:	1e6f      	subs	r7, r5, #1
 800ea2a:	f1b9 0f00 	cmp.w	r9, #0
 800ea2e:	d130      	bne.n	800ea92 <__gethex+0x326>
 800ea30:	b127      	cbz	r7, 800ea3c <__gethex+0x2d0>
 800ea32:	4639      	mov	r1, r7
 800ea34:	4620      	mov	r0, r4
 800ea36:	f000 feb4 	bl	800f7a2 <__any_on>
 800ea3a:	4681      	mov	r9, r0
 800ea3c:	117a      	asrs	r2, r7, #5
 800ea3e:	2301      	movs	r3, #1
 800ea40:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ea44:	f007 071f 	and.w	r7, r7, #31
 800ea48:	40bb      	lsls	r3, r7
 800ea4a:	4213      	tst	r3, r2
 800ea4c:	4629      	mov	r1, r5
 800ea4e:	4620      	mov	r0, r4
 800ea50:	bf18      	it	ne
 800ea52:	f049 0902 	orrne.w	r9, r9, #2
 800ea56:	f7ff fe21 	bl	800e69c <rshift>
 800ea5a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ea5e:	1b76      	subs	r6, r6, r5
 800ea60:	2502      	movs	r5, #2
 800ea62:	f1b9 0f00 	cmp.w	r9, #0
 800ea66:	d047      	beq.n	800eaf8 <__gethex+0x38c>
 800ea68:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ea6c:	2b02      	cmp	r3, #2
 800ea6e:	d015      	beq.n	800ea9c <__gethex+0x330>
 800ea70:	2b03      	cmp	r3, #3
 800ea72:	d017      	beq.n	800eaa4 <__gethex+0x338>
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d109      	bne.n	800ea8c <__gethex+0x320>
 800ea78:	f019 0f02 	tst.w	r9, #2
 800ea7c:	d006      	beq.n	800ea8c <__gethex+0x320>
 800ea7e:	f8da 3000 	ldr.w	r3, [sl]
 800ea82:	ea49 0903 	orr.w	r9, r9, r3
 800ea86:	f019 0f01 	tst.w	r9, #1
 800ea8a:	d10e      	bne.n	800eaaa <__gethex+0x33e>
 800ea8c:	f045 0510 	orr.w	r5, r5, #16
 800ea90:	e032      	b.n	800eaf8 <__gethex+0x38c>
 800ea92:	f04f 0901 	mov.w	r9, #1
 800ea96:	e7d1      	b.n	800ea3c <__gethex+0x2d0>
 800ea98:	2501      	movs	r5, #1
 800ea9a:	e7e2      	b.n	800ea62 <__gethex+0x2f6>
 800ea9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea9e:	f1c3 0301 	rsb	r3, r3, #1
 800eaa2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800eaa4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d0f0      	beq.n	800ea8c <__gethex+0x320>
 800eaaa:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800eaae:	f104 0314 	add.w	r3, r4, #20
 800eab2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800eab6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800eaba:	f04f 0c00 	mov.w	ip, #0
 800eabe:	4618      	mov	r0, r3
 800eac0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eac4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800eac8:	d01b      	beq.n	800eb02 <__gethex+0x396>
 800eaca:	3201      	adds	r2, #1
 800eacc:	6002      	str	r2, [r0, #0]
 800eace:	2d02      	cmp	r5, #2
 800ead0:	f104 0314 	add.w	r3, r4, #20
 800ead4:	d13c      	bne.n	800eb50 <__gethex+0x3e4>
 800ead6:	f8d8 2000 	ldr.w	r2, [r8]
 800eada:	3a01      	subs	r2, #1
 800eadc:	42b2      	cmp	r2, r6
 800eade:	d109      	bne.n	800eaf4 <__gethex+0x388>
 800eae0:	1171      	asrs	r1, r6, #5
 800eae2:	2201      	movs	r2, #1
 800eae4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eae8:	f006 061f 	and.w	r6, r6, #31
 800eaec:	fa02 f606 	lsl.w	r6, r2, r6
 800eaf0:	421e      	tst	r6, r3
 800eaf2:	d13a      	bne.n	800eb6a <__gethex+0x3fe>
 800eaf4:	f045 0520 	orr.w	r5, r5, #32
 800eaf8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eafa:	601c      	str	r4, [r3, #0]
 800eafc:	9b02      	ldr	r3, [sp, #8]
 800eafe:	601f      	str	r7, [r3, #0]
 800eb00:	e6b0      	b.n	800e864 <__gethex+0xf8>
 800eb02:	4299      	cmp	r1, r3
 800eb04:	f843 cc04 	str.w	ip, [r3, #-4]
 800eb08:	d8d9      	bhi.n	800eabe <__gethex+0x352>
 800eb0a:	68a3      	ldr	r3, [r4, #8]
 800eb0c:	459b      	cmp	fp, r3
 800eb0e:	db17      	blt.n	800eb40 <__gethex+0x3d4>
 800eb10:	6861      	ldr	r1, [r4, #4]
 800eb12:	9801      	ldr	r0, [sp, #4]
 800eb14:	3101      	adds	r1, #1
 800eb16:	f000 f9bb 	bl	800ee90 <_Balloc>
 800eb1a:	4681      	mov	r9, r0
 800eb1c:	b918      	cbnz	r0, 800eb26 <__gethex+0x3ba>
 800eb1e:	4b1a      	ldr	r3, [pc, #104]	@ (800eb88 <__gethex+0x41c>)
 800eb20:	4602      	mov	r2, r0
 800eb22:	2184      	movs	r1, #132	@ 0x84
 800eb24:	e6c5      	b.n	800e8b2 <__gethex+0x146>
 800eb26:	6922      	ldr	r2, [r4, #16]
 800eb28:	3202      	adds	r2, #2
 800eb2a:	f104 010c 	add.w	r1, r4, #12
 800eb2e:	0092      	lsls	r2, r2, #2
 800eb30:	300c      	adds	r0, #12
 800eb32:	f7ff fd50 	bl	800e5d6 <memcpy>
 800eb36:	4621      	mov	r1, r4
 800eb38:	9801      	ldr	r0, [sp, #4]
 800eb3a:	f000 f9e9 	bl	800ef10 <_Bfree>
 800eb3e:	464c      	mov	r4, r9
 800eb40:	6923      	ldr	r3, [r4, #16]
 800eb42:	1c5a      	adds	r2, r3, #1
 800eb44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800eb48:	6122      	str	r2, [r4, #16]
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	615a      	str	r2, [r3, #20]
 800eb4e:	e7be      	b.n	800eace <__gethex+0x362>
 800eb50:	6922      	ldr	r2, [r4, #16]
 800eb52:	455a      	cmp	r2, fp
 800eb54:	dd0b      	ble.n	800eb6e <__gethex+0x402>
 800eb56:	2101      	movs	r1, #1
 800eb58:	4620      	mov	r0, r4
 800eb5a:	f7ff fd9f 	bl	800e69c <rshift>
 800eb5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800eb62:	3701      	adds	r7, #1
 800eb64:	42bb      	cmp	r3, r7
 800eb66:	f6ff aee0 	blt.w	800e92a <__gethex+0x1be>
 800eb6a:	2501      	movs	r5, #1
 800eb6c:	e7c2      	b.n	800eaf4 <__gethex+0x388>
 800eb6e:	f016 061f 	ands.w	r6, r6, #31
 800eb72:	d0fa      	beq.n	800eb6a <__gethex+0x3fe>
 800eb74:	4453      	add	r3, sl
 800eb76:	f1c6 0620 	rsb	r6, r6, #32
 800eb7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800eb7e:	f000 fa79 	bl	800f074 <__hi0bits>
 800eb82:	42b0      	cmp	r0, r6
 800eb84:	dbe7      	blt.n	800eb56 <__gethex+0x3ea>
 800eb86:	e7f0      	b.n	800eb6a <__gethex+0x3fe>
 800eb88:	0801060e 	.word	0x0801060e

0800eb8c <L_shift>:
 800eb8c:	f1c2 0208 	rsb	r2, r2, #8
 800eb90:	0092      	lsls	r2, r2, #2
 800eb92:	b570      	push	{r4, r5, r6, lr}
 800eb94:	f1c2 0620 	rsb	r6, r2, #32
 800eb98:	6843      	ldr	r3, [r0, #4]
 800eb9a:	6804      	ldr	r4, [r0, #0]
 800eb9c:	fa03 f506 	lsl.w	r5, r3, r6
 800eba0:	432c      	orrs	r4, r5
 800eba2:	40d3      	lsrs	r3, r2
 800eba4:	6004      	str	r4, [r0, #0]
 800eba6:	f840 3f04 	str.w	r3, [r0, #4]!
 800ebaa:	4288      	cmp	r0, r1
 800ebac:	d3f4      	bcc.n	800eb98 <L_shift+0xc>
 800ebae:	bd70      	pop	{r4, r5, r6, pc}

0800ebb0 <__match>:
 800ebb0:	b530      	push	{r4, r5, lr}
 800ebb2:	6803      	ldr	r3, [r0, #0]
 800ebb4:	3301      	adds	r3, #1
 800ebb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ebba:	b914      	cbnz	r4, 800ebc2 <__match+0x12>
 800ebbc:	6003      	str	r3, [r0, #0]
 800ebbe:	2001      	movs	r0, #1
 800ebc0:	bd30      	pop	{r4, r5, pc}
 800ebc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebc6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ebca:	2d19      	cmp	r5, #25
 800ebcc:	bf98      	it	ls
 800ebce:	3220      	addls	r2, #32
 800ebd0:	42a2      	cmp	r2, r4
 800ebd2:	d0f0      	beq.n	800ebb6 <__match+0x6>
 800ebd4:	2000      	movs	r0, #0
 800ebd6:	e7f3      	b.n	800ebc0 <__match+0x10>

0800ebd8 <__hexnan>:
 800ebd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebdc:	680b      	ldr	r3, [r1, #0]
 800ebde:	6801      	ldr	r1, [r0, #0]
 800ebe0:	115e      	asrs	r6, r3, #5
 800ebe2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ebe6:	f013 031f 	ands.w	r3, r3, #31
 800ebea:	b087      	sub	sp, #28
 800ebec:	bf18      	it	ne
 800ebee:	3604      	addne	r6, #4
 800ebf0:	2500      	movs	r5, #0
 800ebf2:	1f37      	subs	r7, r6, #4
 800ebf4:	4682      	mov	sl, r0
 800ebf6:	4690      	mov	r8, r2
 800ebf8:	9301      	str	r3, [sp, #4]
 800ebfa:	f846 5c04 	str.w	r5, [r6, #-4]
 800ebfe:	46b9      	mov	r9, r7
 800ec00:	463c      	mov	r4, r7
 800ec02:	9502      	str	r5, [sp, #8]
 800ec04:	46ab      	mov	fp, r5
 800ec06:	784a      	ldrb	r2, [r1, #1]
 800ec08:	1c4b      	adds	r3, r1, #1
 800ec0a:	9303      	str	r3, [sp, #12]
 800ec0c:	b342      	cbz	r2, 800ec60 <__hexnan+0x88>
 800ec0e:	4610      	mov	r0, r2
 800ec10:	9105      	str	r1, [sp, #20]
 800ec12:	9204      	str	r2, [sp, #16]
 800ec14:	f7ff fd94 	bl	800e740 <__hexdig_fun>
 800ec18:	2800      	cmp	r0, #0
 800ec1a:	d151      	bne.n	800ecc0 <__hexnan+0xe8>
 800ec1c:	9a04      	ldr	r2, [sp, #16]
 800ec1e:	9905      	ldr	r1, [sp, #20]
 800ec20:	2a20      	cmp	r2, #32
 800ec22:	d818      	bhi.n	800ec56 <__hexnan+0x7e>
 800ec24:	9b02      	ldr	r3, [sp, #8]
 800ec26:	459b      	cmp	fp, r3
 800ec28:	dd13      	ble.n	800ec52 <__hexnan+0x7a>
 800ec2a:	454c      	cmp	r4, r9
 800ec2c:	d206      	bcs.n	800ec3c <__hexnan+0x64>
 800ec2e:	2d07      	cmp	r5, #7
 800ec30:	dc04      	bgt.n	800ec3c <__hexnan+0x64>
 800ec32:	462a      	mov	r2, r5
 800ec34:	4649      	mov	r1, r9
 800ec36:	4620      	mov	r0, r4
 800ec38:	f7ff ffa8 	bl	800eb8c <L_shift>
 800ec3c:	4544      	cmp	r4, r8
 800ec3e:	d952      	bls.n	800ece6 <__hexnan+0x10e>
 800ec40:	2300      	movs	r3, #0
 800ec42:	f1a4 0904 	sub.w	r9, r4, #4
 800ec46:	f844 3c04 	str.w	r3, [r4, #-4]
 800ec4a:	f8cd b008 	str.w	fp, [sp, #8]
 800ec4e:	464c      	mov	r4, r9
 800ec50:	461d      	mov	r5, r3
 800ec52:	9903      	ldr	r1, [sp, #12]
 800ec54:	e7d7      	b.n	800ec06 <__hexnan+0x2e>
 800ec56:	2a29      	cmp	r2, #41	@ 0x29
 800ec58:	d157      	bne.n	800ed0a <__hexnan+0x132>
 800ec5a:	3102      	adds	r1, #2
 800ec5c:	f8ca 1000 	str.w	r1, [sl]
 800ec60:	f1bb 0f00 	cmp.w	fp, #0
 800ec64:	d051      	beq.n	800ed0a <__hexnan+0x132>
 800ec66:	454c      	cmp	r4, r9
 800ec68:	d206      	bcs.n	800ec78 <__hexnan+0xa0>
 800ec6a:	2d07      	cmp	r5, #7
 800ec6c:	dc04      	bgt.n	800ec78 <__hexnan+0xa0>
 800ec6e:	462a      	mov	r2, r5
 800ec70:	4649      	mov	r1, r9
 800ec72:	4620      	mov	r0, r4
 800ec74:	f7ff ff8a 	bl	800eb8c <L_shift>
 800ec78:	4544      	cmp	r4, r8
 800ec7a:	d936      	bls.n	800ecea <__hexnan+0x112>
 800ec7c:	f1a8 0204 	sub.w	r2, r8, #4
 800ec80:	4623      	mov	r3, r4
 800ec82:	f853 1b04 	ldr.w	r1, [r3], #4
 800ec86:	f842 1f04 	str.w	r1, [r2, #4]!
 800ec8a:	429f      	cmp	r7, r3
 800ec8c:	d2f9      	bcs.n	800ec82 <__hexnan+0xaa>
 800ec8e:	1b3b      	subs	r3, r7, r4
 800ec90:	f023 0303 	bic.w	r3, r3, #3
 800ec94:	3304      	adds	r3, #4
 800ec96:	3401      	adds	r4, #1
 800ec98:	3e03      	subs	r6, #3
 800ec9a:	42b4      	cmp	r4, r6
 800ec9c:	bf88      	it	hi
 800ec9e:	2304      	movhi	r3, #4
 800eca0:	4443      	add	r3, r8
 800eca2:	2200      	movs	r2, #0
 800eca4:	f843 2b04 	str.w	r2, [r3], #4
 800eca8:	429f      	cmp	r7, r3
 800ecaa:	d2fb      	bcs.n	800eca4 <__hexnan+0xcc>
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	b91b      	cbnz	r3, 800ecb8 <__hexnan+0xe0>
 800ecb0:	4547      	cmp	r7, r8
 800ecb2:	d128      	bne.n	800ed06 <__hexnan+0x12e>
 800ecb4:	2301      	movs	r3, #1
 800ecb6:	603b      	str	r3, [r7, #0]
 800ecb8:	2005      	movs	r0, #5
 800ecba:	b007      	add	sp, #28
 800ecbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecc0:	3501      	adds	r5, #1
 800ecc2:	2d08      	cmp	r5, #8
 800ecc4:	f10b 0b01 	add.w	fp, fp, #1
 800ecc8:	dd06      	ble.n	800ecd8 <__hexnan+0x100>
 800ecca:	4544      	cmp	r4, r8
 800eccc:	d9c1      	bls.n	800ec52 <__hexnan+0x7a>
 800ecce:	2300      	movs	r3, #0
 800ecd0:	f844 3c04 	str.w	r3, [r4, #-4]
 800ecd4:	2501      	movs	r5, #1
 800ecd6:	3c04      	subs	r4, #4
 800ecd8:	6822      	ldr	r2, [r4, #0]
 800ecda:	f000 000f 	and.w	r0, r0, #15
 800ecde:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ece2:	6020      	str	r0, [r4, #0]
 800ece4:	e7b5      	b.n	800ec52 <__hexnan+0x7a>
 800ece6:	2508      	movs	r5, #8
 800ece8:	e7b3      	b.n	800ec52 <__hexnan+0x7a>
 800ecea:	9b01      	ldr	r3, [sp, #4]
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d0dd      	beq.n	800ecac <__hexnan+0xd4>
 800ecf0:	f1c3 0320 	rsb	r3, r3, #32
 800ecf4:	f04f 32ff 	mov.w	r2, #4294967295
 800ecf8:	40da      	lsrs	r2, r3
 800ecfa:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ecfe:	4013      	ands	r3, r2
 800ed00:	f846 3c04 	str.w	r3, [r6, #-4]
 800ed04:	e7d2      	b.n	800ecac <__hexnan+0xd4>
 800ed06:	3f04      	subs	r7, #4
 800ed08:	e7d0      	b.n	800ecac <__hexnan+0xd4>
 800ed0a:	2004      	movs	r0, #4
 800ed0c:	e7d5      	b.n	800ecba <__hexnan+0xe2>
	...

0800ed10 <sbrk_aligned>:
 800ed10:	b570      	push	{r4, r5, r6, lr}
 800ed12:	4e0f      	ldr	r6, [pc, #60]	@ (800ed50 <sbrk_aligned+0x40>)
 800ed14:	460c      	mov	r4, r1
 800ed16:	6831      	ldr	r1, [r6, #0]
 800ed18:	4605      	mov	r5, r0
 800ed1a:	b911      	cbnz	r1, 800ed22 <sbrk_aligned+0x12>
 800ed1c:	f000 fe1c 	bl	800f958 <_sbrk_r>
 800ed20:	6030      	str	r0, [r6, #0]
 800ed22:	4621      	mov	r1, r4
 800ed24:	4628      	mov	r0, r5
 800ed26:	f000 fe17 	bl	800f958 <_sbrk_r>
 800ed2a:	1c43      	adds	r3, r0, #1
 800ed2c:	d103      	bne.n	800ed36 <sbrk_aligned+0x26>
 800ed2e:	f04f 34ff 	mov.w	r4, #4294967295
 800ed32:	4620      	mov	r0, r4
 800ed34:	bd70      	pop	{r4, r5, r6, pc}
 800ed36:	1cc4      	adds	r4, r0, #3
 800ed38:	f024 0403 	bic.w	r4, r4, #3
 800ed3c:	42a0      	cmp	r0, r4
 800ed3e:	d0f8      	beq.n	800ed32 <sbrk_aligned+0x22>
 800ed40:	1a21      	subs	r1, r4, r0
 800ed42:	4628      	mov	r0, r5
 800ed44:	f000 fe08 	bl	800f958 <_sbrk_r>
 800ed48:	3001      	adds	r0, #1
 800ed4a:	d1f2      	bne.n	800ed32 <sbrk_aligned+0x22>
 800ed4c:	e7ef      	b.n	800ed2e <sbrk_aligned+0x1e>
 800ed4e:	bf00      	nop
 800ed50:	20002848 	.word	0x20002848

0800ed54 <_malloc_r>:
 800ed54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed58:	1ccd      	adds	r5, r1, #3
 800ed5a:	f025 0503 	bic.w	r5, r5, #3
 800ed5e:	3508      	adds	r5, #8
 800ed60:	2d0c      	cmp	r5, #12
 800ed62:	bf38      	it	cc
 800ed64:	250c      	movcc	r5, #12
 800ed66:	2d00      	cmp	r5, #0
 800ed68:	4606      	mov	r6, r0
 800ed6a:	db01      	blt.n	800ed70 <_malloc_r+0x1c>
 800ed6c:	42a9      	cmp	r1, r5
 800ed6e:	d904      	bls.n	800ed7a <_malloc_r+0x26>
 800ed70:	230c      	movs	r3, #12
 800ed72:	6033      	str	r3, [r6, #0]
 800ed74:	2000      	movs	r0, #0
 800ed76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ed7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ee50 <_malloc_r+0xfc>
 800ed7e:	f000 f87b 	bl	800ee78 <__malloc_lock>
 800ed82:	f8d8 3000 	ldr.w	r3, [r8]
 800ed86:	461c      	mov	r4, r3
 800ed88:	bb44      	cbnz	r4, 800eddc <_malloc_r+0x88>
 800ed8a:	4629      	mov	r1, r5
 800ed8c:	4630      	mov	r0, r6
 800ed8e:	f7ff ffbf 	bl	800ed10 <sbrk_aligned>
 800ed92:	1c43      	adds	r3, r0, #1
 800ed94:	4604      	mov	r4, r0
 800ed96:	d158      	bne.n	800ee4a <_malloc_r+0xf6>
 800ed98:	f8d8 4000 	ldr.w	r4, [r8]
 800ed9c:	4627      	mov	r7, r4
 800ed9e:	2f00      	cmp	r7, #0
 800eda0:	d143      	bne.n	800ee2a <_malloc_r+0xd6>
 800eda2:	2c00      	cmp	r4, #0
 800eda4:	d04b      	beq.n	800ee3e <_malloc_r+0xea>
 800eda6:	6823      	ldr	r3, [r4, #0]
 800eda8:	4639      	mov	r1, r7
 800edaa:	4630      	mov	r0, r6
 800edac:	eb04 0903 	add.w	r9, r4, r3
 800edb0:	f000 fdd2 	bl	800f958 <_sbrk_r>
 800edb4:	4581      	cmp	r9, r0
 800edb6:	d142      	bne.n	800ee3e <_malloc_r+0xea>
 800edb8:	6821      	ldr	r1, [r4, #0]
 800edba:	1a6d      	subs	r5, r5, r1
 800edbc:	4629      	mov	r1, r5
 800edbe:	4630      	mov	r0, r6
 800edc0:	f7ff ffa6 	bl	800ed10 <sbrk_aligned>
 800edc4:	3001      	adds	r0, #1
 800edc6:	d03a      	beq.n	800ee3e <_malloc_r+0xea>
 800edc8:	6823      	ldr	r3, [r4, #0]
 800edca:	442b      	add	r3, r5
 800edcc:	6023      	str	r3, [r4, #0]
 800edce:	f8d8 3000 	ldr.w	r3, [r8]
 800edd2:	685a      	ldr	r2, [r3, #4]
 800edd4:	bb62      	cbnz	r2, 800ee30 <_malloc_r+0xdc>
 800edd6:	f8c8 7000 	str.w	r7, [r8]
 800edda:	e00f      	b.n	800edfc <_malloc_r+0xa8>
 800eddc:	6822      	ldr	r2, [r4, #0]
 800edde:	1b52      	subs	r2, r2, r5
 800ede0:	d420      	bmi.n	800ee24 <_malloc_r+0xd0>
 800ede2:	2a0b      	cmp	r2, #11
 800ede4:	d917      	bls.n	800ee16 <_malloc_r+0xc2>
 800ede6:	1961      	adds	r1, r4, r5
 800ede8:	42a3      	cmp	r3, r4
 800edea:	6025      	str	r5, [r4, #0]
 800edec:	bf18      	it	ne
 800edee:	6059      	strne	r1, [r3, #4]
 800edf0:	6863      	ldr	r3, [r4, #4]
 800edf2:	bf08      	it	eq
 800edf4:	f8c8 1000 	streq.w	r1, [r8]
 800edf8:	5162      	str	r2, [r4, r5]
 800edfa:	604b      	str	r3, [r1, #4]
 800edfc:	4630      	mov	r0, r6
 800edfe:	f000 f841 	bl	800ee84 <__malloc_unlock>
 800ee02:	f104 000b 	add.w	r0, r4, #11
 800ee06:	1d23      	adds	r3, r4, #4
 800ee08:	f020 0007 	bic.w	r0, r0, #7
 800ee0c:	1ac2      	subs	r2, r0, r3
 800ee0e:	bf1c      	itt	ne
 800ee10:	1a1b      	subne	r3, r3, r0
 800ee12:	50a3      	strne	r3, [r4, r2]
 800ee14:	e7af      	b.n	800ed76 <_malloc_r+0x22>
 800ee16:	6862      	ldr	r2, [r4, #4]
 800ee18:	42a3      	cmp	r3, r4
 800ee1a:	bf0c      	ite	eq
 800ee1c:	f8c8 2000 	streq.w	r2, [r8]
 800ee20:	605a      	strne	r2, [r3, #4]
 800ee22:	e7eb      	b.n	800edfc <_malloc_r+0xa8>
 800ee24:	4623      	mov	r3, r4
 800ee26:	6864      	ldr	r4, [r4, #4]
 800ee28:	e7ae      	b.n	800ed88 <_malloc_r+0x34>
 800ee2a:	463c      	mov	r4, r7
 800ee2c:	687f      	ldr	r7, [r7, #4]
 800ee2e:	e7b6      	b.n	800ed9e <_malloc_r+0x4a>
 800ee30:	461a      	mov	r2, r3
 800ee32:	685b      	ldr	r3, [r3, #4]
 800ee34:	42a3      	cmp	r3, r4
 800ee36:	d1fb      	bne.n	800ee30 <_malloc_r+0xdc>
 800ee38:	2300      	movs	r3, #0
 800ee3a:	6053      	str	r3, [r2, #4]
 800ee3c:	e7de      	b.n	800edfc <_malloc_r+0xa8>
 800ee3e:	230c      	movs	r3, #12
 800ee40:	6033      	str	r3, [r6, #0]
 800ee42:	4630      	mov	r0, r6
 800ee44:	f000 f81e 	bl	800ee84 <__malloc_unlock>
 800ee48:	e794      	b.n	800ed74 <_malloc_r+0x20>
 800ee4a:	6005      	str	r5, [r0, #0]
 800ee4c:	e7d6      	b.n	800edfc <_malloc_r+0xa8>
 800ee4e:	bf00      	nop
 800ee50:	2000284c 	.word	0x2000284c

0800ee54 <__ascii_mbtowc>:
 800ee54:	b082      	sub	sp, #8
 800ee56:	b901      	cbnz	r1, 800ee5a <__ascii_mbtowc+0x6>
 800ee58:	a901      	add	r1, sp, #4
 800ee5a:	b142      	cbz	r2, 800ee6e <__ascii_mbtowc+0x1a>
 800ee5c:	b14b      	cbz	r3, 800ee72 <__ascii_mbtowc+0x1e>
 800ee5e:	7813      	ldrb	r3, [r2, #0]
 800ee60:	600b      	str	r3, [r1, #0]
 800ee62:	7812      	ldrb	r2, [r2, #0]
 800ee64:	1e10      	subs	r0, r2, #0
 800ee66:	bf18      	it	ne
 800ee68:	2001      	movne	r0, #1
 800ee6a:	b002      	add	sp, #8
 800ee6c:	4770      	bx	lr
 800ee6e:	4610      	mov	r0, r2
 800ee70:	e7fb      	b.n	800ee6a <__ascii_mbtowc+0x16>
 800ee72:	f06f 0001 	mvn.w	r0, #1
 800ee76:	e7f8      	b.n	800ee6a <__ascii_mbtowc+0x16>

0800ee78 <__malloc_lock>:
 800ee78:	4801      	ldr	r0, [pc, #4]	@ (800ee80 <__malloc_lock+0x8>)
 800ee7a:	f7ff bbaa 	b.w	800e5d2 <__retarget_lock_acquire_recursive>
 800ee7e:	bf00      	nop
 800ee80:	20002844 	.word	0x20002844

0800ee84 <__malloc_unlock>:
 800ee84:	4801      	ldr	r0, [pc, #4]	@ (800ee8c <__malloc_unlock+0x8>)
 800ee86:	f7ff bba5 	b.w	800e5d4 <__retarget_lock_release_recursive>
 800ee8a:	bf00      	nop
 800ee8c:	20002844 	.word	0x20002844

0800ee90 <_Balloc>:
 800ee90:	b570      	push	{r4, r5, r6, lr}
 800ee92:	69c6      	ldr	r6, [r0, #28]
 800ee94:	4604      	mov	r4, r0
 800ee96:	460d      	mov	r5, r1
 800ee98:	b976      	cbnz	r6, 800eeb8 <_Balloc+0x28>
 800ee9a:	2010      	movs	r0, #16
 800ee9c:	f000 fd9e 	bl	800f9dc <malloc>
 800eea0:	4602      	mov	r2, r0
 800eea2:	61e0      	str	r0, [r4, #28]
 800eea4:	b920      	cbnz	r0, 800eeb0 <_Balloc+0x20>
 800eea6:	4b18      	ldr	r3, [pc, #96]	@ (800ef08 <_Balloc+0x78>)
 800eea8:	4818      	ldr	r0, [pc, #96]	@ (800ef0c <_Balloc+0x7c>)
 800eeaa:	216b      	movs	r1, #107	@ 0x6b
 800eeac:	f000 fd64 	bl	800f978 <__assert_func>
 800eeb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800eeb4:	6006      	str	r6, [r0, #0]
 800eeb6:	60c6      	str	r6, [r0, #12]
 800eeb8:	69e6      	ldr	r6, [r4, #28]
 800eeba:	68f3      	ldr	r3, [r6, #12]
 800eebc:	b183      	cbz	r3, 800eee0 <_Balloc+0x50>
 800eebe:	69e3      	ldr	r3, [r4, #28]
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800eec6:	b9b8      	cbnz	r0, 800eef8 <_Balloc+0x68>
 800eec8:	2101      	movs	r1, #1
 800eeca:	fa01 f605 	lsl.w	r6, r1, r5
 800eece:	1d72      	adds	r2, r6, #5
 800eed0:	0092      	lsls	r2, r2, #2
 800eed2:	4620      	mov	r0, r4
 800eed4:	f000 fd6e 	bl	800f9b4 <_calloc_r>
 800eed8:	b160      	cbz	r0, 800eef4 <_Balloc+0x64>
 800eeda:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800eede:	e00e      	b.n	800eefe <_Balloc+0x6e>
 800eee0:	2221      	movs	r2, #33	@ 0x21
 800eee2:	2104      	movs	r1, #4
 800eee4:	4620      	mov	r0, r4
 800eee6:	f000 fd65 	bl	800f9b4 <_calloc_r>
 800eeea:	69e3      	ldr	r3, [r4, #28]
 800eeec:	60f0      	str	r0, [r6, #12]
 800eeee:	68db      	ldr	r3, [r3, #12]
 800eef0:	2b00      	cmp	r3, #0
 800eef2:	d1e4      	bne.n	800eebe <_Balloc+0x2e>
 800eef4:	2000      	movs	r0, #0
 800eef6:	bd70      	pop	{r4, r5, r6, pc}
 800eef8:	6802      	ldr	r2, [r0, #0]
 800eefa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800eefe:	2300      	movs	r3, #0
 800ef00:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ef04:	e7f7      	b.n	800eef6 <_Balloc+0x66>
 800ef06:	bf00      	nop
 800ef08:	0801067f 	.word	0x0801067f
 800ef0c:	08010696 	.word	0x08010696

0800ef10 <_Bfree>:
 800ef10:	b570      	push	{r4, r5, r6, lr}
 800ef12:	69c6      	ldr	r6, [r0, #28]
 800ef14:	4605      	mov	r5, r0
 800ef16:	460c      	mov	r4, r1
 800ef18:	b976      	cbnz	r6, 800ef38 <_Bfree+0x28>
 800ef1a:	2010      	movs	r0, #16
 800ef1c:	f000 fd5e 	bl	800f9dc <malloc>
 800ef20:	4602      	mov	r2, r0
 800ef22:	61e8      	str	r0, [r5, #28]
 800ef24:	b920      	cbnz	r0, 800ef30 <_Bfree+0x20>
 800ef26:	4b09      	ldr	r3, [pc, #36]	@ (800ef4c <_Bfree+0x3c>)
 800ef28:	4809      	ldr	r0, [pc, #36]	@ (800ef50 <_Bfree+0x40>)
 800ef2a:	218f      	movs	r1, #143	@ 0x8f
 800ef2c:	f000 fd24 	bl	800f978 <__assert_func>
 800ef30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ef34:	6006      	str	r6, [r0, #0]
 800ef36:	60c6      	str	r6, [r0, #12]
 800ef38:	b13c      	cbz	r4, 800ef4a <_Bfree+0x3a>
 800ef3a:	69eb      	ldr	r3, [r5, #28]
 800ef3c:	6862      	ldr	r2, [r4, #4]
 800ef3e:	68db      	ldr	r3, [r3, #12]
 800ef40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ef44:	6021      	str	r1, [r4, #0]
 800ef46:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ef4a:	bd70      	pop	{r4, r5, r6, pc}
 800ef4c:	0801067f 	.word	0x0801067f
 800ef50:	08010696 	.word	0x08010696

0800ef54 <__multadd>:
 800ef54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef58:	690d      	ldr	r5, [r1, #16]
 800ef5a:	4607      	mov	r7, r0
 800ef5c:	460c      	mov	r4, r1
 800ef5e:	461e      	mov	r6, r3
 800ef60:	f101 0c14 	add.w	ip, r1, #20
 800ef64:	2000      	movs	r0, #0
 800ef66:	f8dc 3000 	ldr.w	r3, [ip]
 800ef6a:	b299      	uxth	r1, r3
 800ef6c:	fb02 6101 	mla	r1, r2, r1, r6
 800ef70:	0c1e      	lsrs	r6, r3, #16
 800ef72:	0c0b      	lsrs	r3, r1, #16
 800ef74:	fb02 3306 	mla	r3, r2, r6, r3
 800ef78:	b289      	uxth	r1, r1
 800ef7a:	3001      	adds	r0, #1
 800ef7c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ef80:	4285      	cmp	r5, r0
 800ef82:	f84c 1b04 	str.w	r1, [ip], #4
 800ef86:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ef8a:	dcec      	bgt.n	800ef66 <__multadd+0x12>
 800ef8c:	b30e      	cbz	r6, 800efd2 <__multadd+0x7e>
 800ef8e:	68a3      	ldr	r3, [r4, #8]
 800ef90:	42ab      	cmp	r3, r5
 800ef92:	dc19      	bgt.n	800efc8 <__multadd+0x74>
 800ef94:	6861      	ldr	r1, [r4, #4]
 800ef96:	4638      	mov	r0, r7
 800ef98:	3101      	adds	r1, #1
 800ef9a:	f7ff ff79 	bl	800ee90 <_Balloc>
 800ef9e:	4680      	mov	r8, r0
 800efa0:	b928      	cbnz	r0, 800efae <__multadd+0x5a>
 800efa2:	4602      	mov	r2, r0
 800efa4:	4b0c      	ldr	r3, [pc, #48]	@ (800efd8 <__multadd+0x84>)
 800efa6:	480d      	ldr	r0, [pc, #52]	@ (800efdc <__multadd+0x88>)
 800efa8:	21ba      	movs	r1, #186	@ 0xba
 800efaa:	f000 fce5 	bl	800f978 <__assert_func>
 800efae:	6922      	ldr	r2, [r4, #16]
 800efb0:	3202      	adds	r2, #2
 800efb2:	f104 010c 	add.w	r1, r4, #12
 800efb6:	0092      	lsls	r2, r2, #2
 800efb8:	300c      	adds	r0, #12
 800efba:	f7ff fb0c 	bl	800e5d6 <memcpy>
 800efbe:	4621      	mov	r1, r4
 800efc0:	4638      	mov	r0, r7
 800efc2:	f7ff ffa5 	bl	800ef10 <_Bfree>
 800efc6:	4644      	mov	r4, r8
 800efc8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800efcc:	3501      	adds	r5, #1
 800efce:	615e      	str	r6, [r3, #20]
 800efd0:	6125      	str	r5, [r4, #16]
 800efd2:	4620      	mov	r0, r4
 800efd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efd8:	0801060e 	.word	0x0801060e
 800efdc:	08010696 	.word	0x08010696

0800efe0 <__s2b>:
 800efe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800efe4:	460c      	mov	r4, r1
 800efe6:	4615      	mov	r5, r2
 800efe8:	461f      	mov	r7, r3
 800efea:	2209      	movs	r2, #9
 800efec:	3308      	adds	r3, #8
 800efee:	4606      	mov	r6, r0
 800eff0:	fb93 f3f2 	sdiv	r3, r3, r2
 800eff4:	2100      	movs	r1, #0
 800eff6:	2201      	movs	r2, #1
 800eff8:	429a      	cmp	r2, r3
 800effa:	db09      	blt.n	800f010 <__s2b+0x30>
 800effc:	4630      	mov	r0, r6
 800effe:	f7ff ff47 	bl	800ee90 <_Balloc>
 800f002:	b940      	cbnz	r0, 800f016 <__s2b+0x36>
 800f004:	4602      	mov	r2, r0
 800f006:	4b19      	ldr	r3, [pc, #100]	@ (800f06c <__s2b+0x8c>)
 800f008:	4819      	ldr	r0, [pc, #100]	@ (800f070 <__s2b+0x90>)
 800f00a:	21d3      	movs	r1, #211	@ 0xd3
 800f00c:	f000 fcb4 	bl	800f978 <__assert_func>
 800f010:	0052      	lsls	r2, r2, #1
 800f012:	3101      	adds	r1, #1
 800f014:	e7f0      	b.n	800eff8 <__s2b+0x18>
 800f016:	9b08      	ldr	r3, [sp, #32]
 800f018:	6143      	str	r3, [r0, #20]
 800f01a:	2d09      	cmp	r5, #9
 800f01c:	f04f 0301 	mov.w	r3, #1
 800f020:	6103      	str	r3, [r0, #16]
 800f022:	dd16      	ble.n	800f052 <__s2b+0x72>
 800f024:	f104 0909 	add.w	r9, r4, #9
 800f028:	46c8      	mov	r8, r9
 800f02a:	442c      	add	r4, r5
 800f02c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f030:	4601      	mov	r1, r0
 800f032:	3b30      	subs	r3, #48	@ 0x30
 800f034:	220a      	movs	r2, #10
 800f036:	4630      	mov	r0, r6
 800f038:	f7ff ff8c 	bl	800ef54 <__multadd>
 800f03c:	45a0      	cmp	r8, r4
 800f03e:	d1f5      	bne.n	800f02c <__s2b+0x4c>
 800f040:	f1a5 0408 	sub.w	r4, r5, #8
 800f044:	444c      	add	r4, r9
 800f046:	1b2d      	subs	r5, r5, r4
 800f048:	1963      	adds	r3, r4, r5
 800f04a:	42bb      	cmp	r3, r7
 800f04c:	db04      	blt.n	800f058 <__s2b+0x78>
 800f04e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f052:	340a      	adds	r4, #10
 800f054:	2509      	movs	r5, #9
 800f056:	e7f6      	b.n	800f046 <__s2b+0x66>
 800f058:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f05c:	4601      	mov	r1, r0
 800f05e:	3b30      	subs	r3, #48	@ 0x30
 800f060:	220a      	movs	r2, #10
 800f062:	4630      	mov	r0, r6
 800f064:	f7ff ff76 	bl	800ef54 <__multadd>
 800f068:	e7ee      	b.n	800f048 <__s2b+0x68>
 800f06a:	bf00      	nop
 800f06c:	0801060e 	.word	0x0801060e
 800f070:	08010696 	.word	0x08010696

0800f074 <__hi0bits>:
 800f074:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f078:	4603      	mov	r3, r0
 800f07a:	bf36      	itet	cc
 800f07c:	0403      	lslcc	r3, r0, #16
 800f07e:	2000      	movcs	r0, #0
 800f080:	2010      	movcc	r0, #16
 800f082:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f086:	bf3c      	itt	cc
 800f088:	021b      	lslcc	r3, r3, #8
 800f08a:	3008      	addcc	r0, #8
 800f08c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f090:	bf3c      	itt	cc
 800f092:	011b      	lslcc	r3, r3, #4
 800f094:	3004      	addcc	r0, #4
 800f096:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f09a:	bf3c      	itt	cc
 800f09c:	009b      	lslcc	r3, r3, #2
 800f09e:	3002      	addcc	r0, #2
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	db05      	blt.n	800f0b0 <__hi0bits+0x3c>
 800f0a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f0a8:	f100 0001 	add.w	r0, r0, #1
 800f0ac:	bf08      	it	eq
 800f0ae:	2020      	moveq	r0, #32
 800f0b0:	4770      	bx	lr

0800f0b2 <__lo0bits>:
 800f0b2:	6803      	ldr	r3, [r0, #0]
 800f0b4:	4602      	mov	r2, r0
 800f0b6:	f013 0007 	ands.w	r0, r3, #7
 800f0ba:	d00b      	beq.n	800f0d4 <__lo0bits+0x22>
 800f0bc:	07d9      	lsls	r1, r3, #31
 800f0be:	d421      	bmi.n	800f104 <__lo0bits+0x52>
 800f0c0:	0798      	lsls	r0, r3, #30
 800f0c2:	bf49      	itett	mi
 800f0c4:	085b      	lsrmi	r3, r3, #1
 800f0c6:	089b      	lsrpl	r3, r3, #2
 800f0c8:	2001      	movmi	r0, #1
 800f0ca:	6013      	strmi	r3, [r2, #0]
 800f0cc:	bf5c      	itt	pl
 800f0ce:	6013      	strpl	r3, [r2, #0]
 800f0d0:	2002      	movpl	r0, #2
 800f0d2:	4770      	bx	lr
 800f0d4:	b299      	uxth	r1, r3
 800f0d6:	b909      	cbnz	r1, 800f0dc <__lo0bits+0x2a>
 800f0d8:	0c1b      	lsrs	r3, r3, #16
 800f0da:	2010      	movs	r0, #16
 800f0dc:	b2d9      	uxtb	r1, r3
 800f0de:	b909      	cbnz	r1, 800f0e4 <__lo0bits+0x32>
 800f0e0:	3008      	adds	r0, #8
 800f0e2:	0a1b      	lsrs	r3, r3, #8
 800f0e4:	0719      	lsls	r1, r3, #28
 800f0e6:	bf04      	itt	eq
 800f0e8:	091b      	lsreq	r3, r3, #4
 800f0ea:	3004      	addeq	r0, #4
 800f0ec:	0799      	lsls	r1, r3, #30
 800f0ee:	bf04      	itt	eq
 800f0f0:	089b      	lsreq	r3, r3, #2
 800f0f2:	3002      	addeq	r0, #2
 800f0f4:	07d9      	lsls	r1, r3, #31
 800f0f6:	d403      	bmi.n	800f100 <__lo0bits+0x4e>
 800f0f8:	085b      	lsrs	r3, r3, #1
 800f0fa:	f100 0001 	add.w	r0, r0, #1
 800f0fe:	d003      	beq.n	800f108 <__lo0bits+0x56>
 800f100:	6013      	str	r3, [r2, #0]
 800f102:	4770      	bx	lr
 800f104:	2000      	movs	r0, #0
 800f106:	4770      	bx	lr
 800f108:	2020      	movs	r0, #32
 800f10a:	4770      	bx	lr

0800f10c <__i2b>:
 800f10c:	b510      	push	{r4, lr}
 800f10e:	460c      	mov	r4, r1
 800f110:	2101      	movs	r1, #1
 800f112:	f7ff febd 	bl	800ee90 <_Balloc>
 800f116:	4602      	mov	r2, r0
 800f118:	b928      	cbnz	r0, 800f126 <__i2b+0x1a>
 800f11a:	4b05      	ldr	r3, [pc, #20]	@ (800f130 <__i2b+0x24>)
 800f11c:	4805      	ldr	r0, [pc, #20]	@ (800f134 <__i2b+0x28>)
 800f11e:	f240 1145 	movw	r1, #325	@ 0x145
 800f122:	f000 fc29 	bl	800f978 <__assert_func>
 800f126:	2301      	movs	r3, #1
 800f128:	6144      	str	r4, [r0, #20]
 800f12a:	6103      	str	r3, [r0, #16]
 800f12c:	bd10      	pop	{r4, pc}
 800f12e:	bf00      	nop
 800f130:	0801060e 	.word	0x0801060e
 800f134:	08010696 	.word	0x08010696

0800f138 <__multiply>:
 800f138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f13c:	4617      	mov	r7, r2
 800f13e:	690a      	ldr	r2, [r1, #16]
 800f140:	693b      	ldr	r3, [r7, #16]
 800f142:	429a      	cmp	r2, r3
 800f144:	bfa8      	it	ge
 800f146:	463b      	movge	r3, r7
 800f148:	4689      	mov	r9, r1
 800f14a:	bfa4      	itt	ge
 800f14c:	460f      	movge	r7, r1
 800f14e:	4699      	movge	r9, r3
 800f150:	693d      	ldr	r5, [r7, #16]
 800f152:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f156:	68bb      	ldr	r3, [r7, #8]
 800f158:	6879      	ldr	r1, [r7, #4]
 800f15a:	eb05 060a 	add.w	r6, r5, sl
 800f15e:	42b3      	cmp	r3, r6
 800f160:	b085      	sub	sp, #20
 800f162:	bfb8      	it	lt
 800f164:	3101      	addlt	r1, #1
 800f166:	f7ff fe93 	bl	800ee90 <_Balloc>
 800f16a:	b930      	cbnz	r0, 800f17a <__multiply+0x42>
 800f16c:	4602      	mov	r2, r0
 800f16e:	4b41      	ldr	r3, [pc, #260]	@ (800f274 <__multiply+0x13c>)
 800f170:	4841      	ldr	r0, [pc, #260]	@ (800f278 <__multiply+0x140>)
 800f172:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f176:	f000 fbff 	bl	800f978 <__assert_func>
 800f17a:	f100 0414 	add.w	r4, r0, #20
 800f17e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f182:	4623      	mov	r3, r4
 800f184:	2200      	movs	r2, #0
 800f186:	4573      	cmp	r3, lr
 800f188:	d320      	bcc.n	800f1cc <__multiply+0x94>
 800f18a:	f107 0814 	add.w	r8, r7, #20
 800f18e:	f109 0114 	add.w	r1, r9, #20
 800f192:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f196:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f19a:	9302      	str	r3, [sp, #8]
 800f19c:	1beb      	subs	r3, r5, r7
 800f19e:	3b15      	subs	r3, #21
 800f1a0:	f023 0303 	bic.w	r3, r3, #3
 800f1a4:	3304      	adds	r3, #4
 800f1a6:	3715      	adds	r7, #21
 800f1a8:	42bd      	cmp	r5, r7
 800f1aa:	bf38      	it	cc
 800f1ac:	2304      	movcc	r3, #4
 800f1ae:	9301      	str	r3, [sp, #4]
 800f1b0:	9b02      	ldr	r3, [sp, #8]
 800f1b2:	9103      	str	r1, [sp, #12]
 800f1b4:	428b      	cmp	r3, r1
 800f1b6:	d80c      	bhi.n	800f1d2 <__multiply+0x9a>
 800f1b8:	2e00      	cmp	r6, #0
 800f1ba:	dd03      	ble.n	800f1c4 <__multiply+0x8c>
 800f1bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d055      	beq.n	800f270 <__multiply+0x138>
 800f1c4:	6106      	str	r6, [r0, #16]
 800f1c6:	b005      	add	sp, #20
 800f1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1cc:	f843 2b04 	str.w	r2, [r3], #4
 800f1d0:	e7d9      	b.n	800f186 <__multiply+0x4e>
 800f1d2:	f8b1 a000 	ldrh.w	sl, [r1]
 800f1d6:	f1ba 0f00 	cmp.w	sl, #0
 800f1da:	d01f      	beq.n	800f21c <__multiply+0xe4>
 800f1dc:	46c4      	mov	ip, r8
 800f1de:	46a1      	mov	r9, r4
 800f1e0:	2700      	movs	r7, #0
 800f1e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f1e6:	f8d9 3000 	ldr.w	r3, [r9]
 800f1ea:	fa1f fb82 	uxth.w	fp, r2
 800f1ee:	b29b      	uxth	r3, r3
 800f1f0:	fb0a 330b 	mla	r3, sl, fp, r3
 800f1f4:	443b      	add	r3, r7
 800f1f6:	f8d9 7000 	ldr.w	r7, [r9]
 800f1fa:	0c12      	lsrs	r2, r2, #16
 800f1fc:	0c3f      	lsrs	r7, r7, #16
 800f1fe:	fb0a 7202 	mla	r2, sl, r2, r7
 800f202:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f206:	b29b      	uxth	r3, r3
 800f208:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f20c:	4565      	cmp	r5, ip
 800f20e:	f849 3b04 	str.w	r3, [r9], #4
 800f212:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f216:	d8e4      	bhi.n	800f1e2 <__multiply+0xaa>
 800f218:	9b01      	ldr	r3, [sp, #4]
 800f21a:	50e7      	str	r7, [r4, r3]
 800f21c:	9b03      	ldr	r3, [sp, #12]
 800f21e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f222:	3104      	adds	r1, #4
 800f224:	f1b9 0f00 	cmp.w	r9, #0
 800f228:	d020      	beq.n	800f26c <__multiply+0x134>
 800f22a:	6823      	ldr	r3, [r4, #0]
 800f22c:	4647      	mov	r7, r8
 800f22e:	46a4      	mov	ip, r4
 800f230:	f04f 0a00 	mov.w	sl, #0
 800f234:	f8b7 b000 	ldrh.w	fp, [r7]
 800f238:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f23c:	fb09 220b 	mla	r2, r9, fp, r2
 800f240:	4452      	add	r2, sl
 800f242:	b29b      	uxth	r3, r3
 800f244:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f248:	f84c 3b04 	str.w	r3, [ip], #4
 800f24c:	f857 3b04 	ldr.w	r3, [r7], #4
 800f250:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f254:	f8bc 3000 	ldrh.w	r3, [ip]
 800f258:	fb09 330a 	mla	r3, r9, sl, r3
 800f25c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f260:	42bd      	cmp	r5, r7
 800f262:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f266:	d8e5      	bhi.n	800f234 <__multiply+0xfc>
 800f268:	9a01      	ldr	r2, [sp, #4]
 800f26a:	50a3      	str	r3, [r4, r2]
 800f26c:	3404      	adds	r4, #4
 800f26e:	e79f      	b.n	800f1b0 <__multiply+0x78>
 800f270:	3e01      	subs	r6, #1
 800f272:	e7a1      	b.n	800f1b8 <__multiply+0x80>
 800f274:	0801060e 	.word	0x0801060e
 800f278:	08010696 	.word	0x08010696

0800f27c <__pow5mult>:
 800f27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f280:	4615      	mov	r5, r2
 800f282:	f012 0203 	ands.w	r2, r2, #3
 800f286:	4607      	mov	r7, r0
 800f288:	460e      	mov	r6, r1
 800f28a:	d007      	beq.n	800f29c <__pow5mult+0x20>
 800f28c:	4c25      	ldr	r4, [pc, #148]	@ (800f324 <__pow5mult+0xa8>)
 800f28e:	3a01      	subs	r2, #1
 800f290:	2300      	movs	r3, #0
 800f292:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f296:	f7ff fe5d 	bl	800ef54 <__multadd>
 800f29a:	4606      	mov	r6, r0
 800f29c:	10ad      	asrs	r5, r5, #2
 800f29e:	d03d      	beq.n	800f31c <__pow5mult+0xa0>
 800f2a0:	69fc      	ldr	r4, [r7, #28]
 800f2a2:	b97c      	cbnz	r4, 800f2c4 <__pow5mult+0x48>
 800f2a4:	2010      	movs	r0, #16
 800f2a6:	f000 fb99 	bl	800f9dc <malloc>
 800f2aa:	4602      	mov	r2, r0
 800f2ac:	61f8      	str	r0, [r7, #28]
 800f2ae:	b928      	cbnz	r0, 800f2bc <__pow5mult+0x40>
 800f2b0:	4b1d      	ldr	r3, [pc, #116]	@ (800f328 <__pow5mult+0xac>)
 800f2b2:	481e      	ldr	r0, [pc, #120]	@ (800f32c <__pow5mult+0xb0>)
 800f2b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f2b8:	f000 fb5e 	bl	800f978 <__assert_func>
 800f2bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f2c0:	6004      	str	r4, [r0, #0]
 800f2c2:	60c4      	str	r4, [r0, #12]
 800f2c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f2c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f2cc:	b94c      	cbnz	r4, 800f2e2 <__pow5mult+0x66>
 800f2ce:	f240 2171 	movw	r1, #625	@ 0x271
 800f2d2:	4638      	mov	r0, r7
 800f2d4:	f7ff ff1a 	bl	800f10c <__i2b>
 800f2d8:	2300      	movs	r3, #0
 800f2da:	f8c8 0008 	str.w	r0, [r8, #8]
 800f2de:	4604      	mov	r4, r0
 800f2e0:	6003      	str	r3, [r0, #0]
 800f2e2:	f04f 0900 	mov.w	r9, #0
 800f2e6:	07eb      	lsls	r3, r5, #31
 800f2e8:	d50a      	bpl.n	800f300 <__pow5mult+0x84>
 800f2ea:	4631      	mov	r1, r6
 800f2ec:	4622      	mov	r2, r4
 800f2ee:	4638      	mov	r0, r7
 800f2f0:	f7ff ff22 	bl	800f138 <__multiply>
 800f2f4:	4631      	mov	r1, r6
 800f2f6:	4680      	mov	r8, r0
 800f2f8:	4638      	mov	r0, r7
 800f2fa:	f7ff fe09 	bl	800ef10 <_Bfree>
 800f2fe:	4646      	mov	r6, r8
 800f300:	106d      	asrs	r5, r5, #1
 800f302:	d00b      	beq.n	800f31c <__pow5mult+0xa0>
 800f304:	6820      	ldr	r0, [r4, #0]
 800f306:	b938      	cbnz	r0, 800f318 <__pow5mult+0x9c>
 800f308:	4622      	mov	r2, r4
 800f30a:	4621      	mov	r1, r4
 800f30c:	4638      	mov	r0, r7
 800f30e:	f7ff ff13 	bl	800f138 <__multiply>
 800f312:	6020      	str	r0, [r4, #0]
 800f314:	f8c0 9000 	str.w	r9, [r0]
 800f318:	4604      	mov	r4, r0
 800f31a:	e7e4      	b.n	800f2e6 <__pow5mult+0x6a>
 800f31c:	4630      	mov	r0, r6
 800f31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f322:	bf00      	nop
 800f324:	080108b4 	.word	0x080108b4
 800f328:	0801067f 	.word	0x0801067f
 800f32c:	08010696 	.word	0x08010696

0800f330 <__lshift>:
 800f330:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f334:	460c      	mov	r4, r1
 800f336:	6849      	ldr	r1, [r1, #4]
 800f338:	6923      	ldr	r3, [r4, #16]
 800f33a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f33e:	68a3      	ldr	r3, [r4, #8]
 800f340:	4607      	mov	r7, r0
 800f342:	4691      	mov	r9, r2
 800f344:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f348:	f108 0601 	add.w	r6, r8, #1
 800f34c:	42b3      	cmp	r3, r6
 800f34e:	db0b      	blt.n	800f368 <__lshift+0x38>
 800f350:	4638      	mov	r0, r7
 800f352:	f7ff fd9d 	bl	800ee90 <_Balloc>
 800f356:	4605      	mov	r5, r0
 800f358:	b948      	cbnz	r0, 800f36e <__lshift+0x3e>
 800f35a:	4602      	mov	r2, r0
 800f35c:	4b28      	ldr	r3, [pc, #160]	@ (800f400 <__lshift+0xd0>)
 800f35e:	4829      	ldr	r0, [pc, #164]	@ (800f404 <__lshift+0xd4>)
 800f360:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f364:	f000 fb08 	bl	800f978 <__assert_func>
 800f368:	3101      	adds	r1, #1
 800f36a:	005b      	lsls	r3, r3, #1
 800f36c:	e7ee      	b.n	800f34c <__lshift+0x1c>
 800f36e:	2300      	movs	r3, #0
 800f370:	f100 0114 	add.w	r1, r0, #20
 800f374:	f100 0210 	add.w	r2, r0, #16
 800f378:	4618      	mov	r0, r3
 800f37a:	4553      	cmp	r3, sl
 800f37c:	db33      	blt.n	800f3e6 <__lshift+0xb6>
 800f37e:	6920      	ldr	r0, [r4, #16]
 800f380:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f384:	f104 0314 	add.w	r3, r4, #20
 800f388:	f019 091f 	ands.w	r9, r9, #31
 800f38c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f390:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f394:	d02b      	beq.n	800f3ee <__lshift+0xbe>
 800f396:	f1c9 0e20 	rsb	lr, r9, #32
 800f39a:	468a      	mov	sl, r1
 800f39c:	2200      	movs	r2, #0
 800f39e:	6818      	ldr	r0, [r3, #0]
 800f3a0:	fa00 f009 	lsl.w	r0, r0, r9
 800f3a4:	4310      	orrs	r0, r2
 800f3a6:	f84a 0b04 	str.w	r0, [sl], #4
 800f3aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3ae:	459c      	cmp	ip, r3
 800f3b0:	fa22 f20e 	lsr.w	r2, r2, lr
 800f3b4:	d8f3      	bhi.n	800f39e <__lshift+0x6e>
 800f3b6:	ebac 0304 	sub.w	r3, ip, r4
 800f3ba:	3b15      	subs	r3, #21
 800f3bc:	f023 0303 	bic.w	r3, r3, #3
 800f3c0:	3304      	adds	r3, #4
 800f3c2:	f104 0015 	add.w	r0, r4, #21
 800f3c6:	4560      	cmp	r0, ip
 800f3c8:	bf88      	it	hi
 800f3ca:	2304      	movhi	r3, #4
 800f3cc:	50ca      	str	r2, [r1, r3]
 800f3ce:	b10a      	cbz	r2, 800f3d4 <__lshift+0xa4>
 800f3d0:	f108 0602 	add.w	r6, r8, #2
 800f3d4:	3e01      	subs	r6, #1
 800f3d6:	4638      	mov	r0, r7
 800f3d8:	612e      	str	r6, [r5, #16]
 800f3da:	4621      	mov	r1, r4
 800f3dc:	f7ff fd98 	bl	800ef10 <_Bfree>
 800f3e0:	4628      	mov	r0, r5
 800f3e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f3e6:	f842 0f04 	str.w	r0, [r2, #4]!
 800f3ea:	3301      	adds	r3, #1
 800f3ec:	e7c5      	b.n	800f37a <__lshift+0x4a>
 800f3ee:	3904      	subs	r1, #4
 800f3f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f3f4:	f841 2f04 	str.w	r2, [r1, #4]!
 800f3f8:	459c      	cmp	ip, r3
 800f3fa:	d8f9      	bhi.n	800f3f0 <__lshift+0xc0>
 800f3fc:	e7ea      	b.n	800f3d4 <__lshift+0xa4>
 800f3fe:	bf00      	nop
 800f400:	0801060e 	.word	0x0801060e
 800f404:	08010696 	.word	0x08010696

0800f408 <__mcmp>:
 800f408:	690a      	ldr	r2, [r1, #16]
 800f40a:	4603      	mov	r3, r0
 800f40c:	6900      	ldr	r0, [r0, #16]
 800f40e:	1a80      	subs	r0, r0, r2
 800f410:	b530      	push	{r4, r5, lr}
 800f412:	d10e      	bne.n	800f432 <__mcmp+0x2a>
 800f414:	3314      	adds	r3, #20
 800f416:	3114      	adds	r1, #20
 800f418:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f41c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f420:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f424:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f428:	4295      	cmp	r5, r2
 800f42a:	d003      	beq.n	800f434 <__mcmp+0x2c>
 800f42c:	d205      	bcs.n	800f43a <__mcmp+0x32>
 800f42e:	f04f 30ff 	mov.w	r0, #4294967295
 800f432:	bd30      	pop	{r4, r5, pc}
 800f434:	42a3      	cmp	r3, r4
 800f436:	d3f3      	bcc.n	800f420 <__mcmp+0x18>
 800f438:	e7fb      	b.n	800f432 <__mcmp+0x2a>
 800f43a:	2001      	movs	r0, #1
 800f43c:	e7f9      	b.n	800f432 <__mcmp+0x2a>
	...

0800f440 <__mdiff>:
 800f440:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f444:	4689      	mov	r9, r1
 800f446:	4606      	mov	r6, r0
 800f448:	4611      	mov	r1, r2
 800f44a:	4648      	mov	r0, r9
 800f44c:	4614      	mov	r4, r2
 800f44e:	f7ff ffdb 	bl	800f408 <__mcmp>
 800f452:	1e05      	subs	r5, r0, #0
 800f454:	d112      	bne.n	800f47c <__mdiff+0x3c>
 800f456:	4629      	mov	r1, r5
 800f458:	4630      	mov	r0, r6
 800f45a:	f7ff fd19 	bl	800ee90 <_Balloc>
 800f45e:	4602      	mov	r2, r0
 800f460:	b928      	cbnz	r0, 800f46e <__mdiff+0x2e>
 800f462:	4b3f      	ldr	r3, [pc, #252]	@ (800f560 <__mdiff+0x120>)
 800f464:	f240 2137 	movw	r1, #567	@ 0x237
 800f468:	483e      	ldr	r0, [pc, #248]	@ (800f564 <__mdiff+0x124>)
 800f46a:	f000 fa85 	bl	800f978 <__assert_func>
 800f46e:	2301      	movs	r3, #1
 800f470:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f474:	4610      	mov	r0, r2
 800f476:	b003      	add	sp, #12
 800f478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f47c:	bfbc      	itt	lt
 800f47e:	464b      	movlt	r3, r9
 800f480:	46a1      	movlt	r9, r4
 800f482:	4630      	mov	r0, r6
 800f484:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f488:	bfba      	itte	lt
 800f48a:	461c      	movlt	r4, r3
 800f48c:	2501      	movlt	r5, #1
 800f48e:	2500      	movge	r5, #0
 800f490:	f7ff fcfe 	bl	800ee90 <_Balloc>
 800f494:	4602      	mov	r2, r0
 800f496:	b918      	cbnz	r0, 800f4a0 <__mdiff+0x60>
 800f498:	4b31      	ldr	r3, [pc, #196]	@ (800f560 <__mdiff+0x120>)
 800f49a:	f240 2145 	movw	r1, #581	@ 0x245
 800f49e:	e7e3      	b.n	800f468 <__mdiff+0x28>
 800f4a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f4a4:	6926      	ldr	r6, [r4, #16]
 800f4a6:	60c5      	str	r5, [r0, #12]
 800f4a8:	f109 0310 	add.w	r3, r9, #16
 800f4ac:	f109 0514 	add.w	r5, r9, #20
 800f4b0:	f104 0e14 	add.w	lr, r4, #20
 800f4b4:	f100 0b14 	add.w	fp, r0, #20
 800f4b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f4bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f4c0:	9301      	str	r3, [sp, #4]
 800f4c2:	46d9      	mov	r9, fp
 800f4c4:	f04f 0c00 	mov.w	ip, #0
 800f4c8:	9b01      	ldr	r3, [sp, #4]
 800f4ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f4ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f4d2:	9301      	str	r3, [sp, #4]
 800f4d4:	fa1f f38a 	uxth.w	r3, sl
 800f4d8:	4619      	mov	r1, r3
 800f4da:	b283      	uxth	r3, r0
 800f4dc:	1acb      	subs	r3, r1, r3
 800f4de:	0c00      	lsrs	r0, r0, #16
 800f4e0:	4463      	add	r3, ip
 800f4e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f4e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f4ea:	b29b      	uxth	r3, r3
 800f4ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f4f0:	4576      	cmp	r6, lr
 800f4f2:	f849 3b04 	str.w	r3, [r9], #4
 800f4f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f4fa:	d8e5      	bhi.n	800f4c8 <__mdiff+0x88>
 800f4fc:	1b33      	subs	r3, r6, r4
 800f4fe:	3b15      	subs	r3, #21
 800f500:	f023 0303 	bic.w	r3, r3, #3
 800f504:	3415      	adds	r4, #21
 800f506:	3304      	adds	r3, #4
 800f508:	42a6      	cmp	r6, r4
 800f50a:	bf38      	it	cc
 800f50c:	2304      	movcc	r3, #4
 800f50e:	441d      	add	r5, r3
 800f510:	445b      	add	r3, fp
 800f512:	461e      	mov	r6, r3
 800f514:	462c      	mov	r4, r5
 800f516:	4544      	cmp	r4, r8
 800f518:	d30e      	bcc.n	800f538 <__mdiff+0xf8>
 800f51a:	f108 0103 	add.w	r1, r8, #3
 800f51e:	1b49      	subs	r1, r1, r5
 800f520:	f021 0103 	bic.w	r1, r1, #3
 800f524:	3d03      	subs	r5, #3
 800f526:	45a8      	cmp	r8, r5
 800f528:	bf38      	it	cc
 800f52a:	2100      	movcc	r1, #0
 800f52c:	440b      	add	r3, r1
 800f52e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f532:	b191      	cbz	r1, 800f55a <__mdiff+0x11a>
 800f534:	6117      	str	r7, [r2, #16]
 800f536:	e79d      	b.n	800f474 <__mdiff+0x34>
 800f538:	f854 1b04 	ldr.w	r1, [r4], #4
 800f53c:	46e6      	mov	lr, ip
 800f53e:	0c08      	lsrs	r0, r1, #16
 800f540:	fa1c fc81 	uxtah	ip, ip, r1
 800f544:	4471      	add	r1, lr
 800f546:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800f54a:	b289      	uxth	r1, r1
 800f54c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800f550:	f846 1b04 	str.w	r1, [r6], #4
 800f554:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f558:	e7dd      	b.n	800f516 <__mdiff+0xd6>
 800f55a:	3f01      	subs	r7, #1
 800f55c:	e7e7      	b.n	800f52e <__mdiff+0xee>
 800f55e:	bf00      	nop
 800f560:	0801060e 	.word	0x0801060e
 800f564:	08010696 	.word	0x08010696

0800f568 <__ulp>:
 800f568:	b082      	sub	sp, #8
 800f56a:	ed8d 0b00 	vstr	d0, [sp]
 800f56e:	9a01      	ldr	r2, [sp, #4]
 800f570:	4b0f      	ldr	r3, [pc, #60]	@ (800f5b0 <__ulp+0x48>)
 800f572:	4013      	ands	r3, r2
 800f574:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800f578:	2b00      	cmp	r3, #0
 800f57a:	dc08      	bgt.n	800f58e <__ulp+0x26>
 800f57c:	425b      	negs	r3, r3
 800f57e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800f582:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f586:	da04      	bge.n	800f592 <__ulp+0x2a>
 800f588:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800f58c:	4113      	asrs	r3, r2
 800f58e:	2200      	movs	r2, #0
 800f590:	e008      	b.n	800f5a4 <__ulp+0x3c>
 800f592:	f1a2 0314 	sub.w	r3, r2, #20
 800f596:	2b1e      	cmp	r3, #30
 800f598:	bfda      	itte	le
 800f59a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800f59e:	40da      	lsrle	r2, r3
 800f5a0:	2201      	movgt	r2, #1
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	4619      	mov	r1, r3
 800f5a6:	4610      	mov	r0, r2
 800f5a8:	ec41 0b10 	vmov	d0, r0, r1
 800f5ac:	b002      	add	sp, #8
 800f5ae:	4770      	bx	lr
 800f5b0:	7ff00000 	.word	0x7ff00000

0800f5b4 <__b2d>:
 800f5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5b8:	6906      	ldr	r6, [r0, #16]
 800f5ba:	f100 0814 	add.w	r8, r0, #20
 800f5be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800f5c2:	1f37      	subs	r7, r6, #4
 800f5c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f5c8:	4610      	mov	r0, r2
 800f5ca:	f7ff fd53 	bl	800f074 <__hi0bits>
 800f5ce:	f1c0 0320 	rsb	r3, r0, #32
 800f5d2:	280a      	cmp	r0, #10
 800f5d4:	600b      	str	r3, [r1, #0]
 800f5d6:	491b      	ldr	r1, [pc, #108]	@ (800f644 <__b2d+0x90>)
 800f5d8:	dc15      	bgt.n	800f606 <__b2d+0x52>
 800f5da:	f1c0 0c0b 	rsb	ip, r0, #11
 800f5de:	fa22 f30c 	lsr.w	r3, r2, ip
 800f5e2:	45b8      	cmp	r8, r7
 800f5e4:	ea43 0501 	orr.w	r5, r3, r1
 800f5e8:	bf34      	ite	cc
 800f5ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f5ee:	2300      	movcs	r3, #0
 800f5f0:	3015      	adds	r0, #21
 800f5f2:	fa02 f000 	lsl.w	r0, r2, r0
 800f5f6:	fa23 f30c 	lsr.w	r3, r3, ip
 800f5fa:	4303      	orrs	r3, r0
 800f5fc:	461c      	mov	r4, r3
 800f5fe:	ec45 4b10 	vmov	d0, r4, r5
 800f602:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f606:	45b8      	cmp	r8, r7
 800f608:	bf3a      	itte	cc
 800f60a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800f60e:	f1a6 0708 	subcc.w	r7, r6, #8
 800f612:	2300      	movcs	r3, #0
 800f614:	380b      	subs	r0, #11
 800f616:	d012      	beq.n	800f63e <__b2d+0x8a>
 800f618:	f1c0 0120 	rsb	r1, r0, #32
 800f61c:	fa23 f401 	lsr.w	r4, r3, r1
 800f620:	4082      	lsls	r2, r0
 800f622:	4322      	orrs	r2, r4
 800f624:	4547      	cmp	r7, r8
 800f626:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800f62a:	bf8c      	ite	hi
 800f62c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800f630:	2200      	movls	r2, #0
 800f632:	4083      	lsls	r3, r0
 800f634:	40ca      	lsrs	r2, r1
 800f636:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800f63a:	4313      	orrs	r3, r2
 800f63c:	e7de      	b.n	800f5fc <__b2d+0x48>
 800f63e:	ea42 0501 	orr.w	r5, r2, r1
 800f642:	e7db      	b.n	800f5fc <__b2d+0x48>
 800f644:	3ff00000 	.word	0x3ff00000

0800f648 <__d2b>:
 800f648:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f64c:	460f      	mov	r7, r1
 800f64e:	2101      	movs	r1, #1
 800f650:	ec59 8b10 	vmov	r8, r9, d0
 800f654:	4616      	mov	r6, r2
 800f656:	f7ff fc1b 	bl	800ee90 <_Balloc>
 800f65a:	4604      	mov	r4, r0
 800f65c:	b930      	cbnz	r0, 800f66c <__d2b+0x24>
 800f65e:	4602      	mov	r2, r0
 800f660:	4b23      	ldr	r3, [pc, #140]	@ (800f6f0 <__d2b+0xa8>)
 800f662:	4824      	ldr	r0, [pc, #144]	@ (800f6f4 <__d2b+0xac>)
 800f664:	f240 310f 	movw	r1, #783	@ 0x30f
 800f668:	f000 f986 	bl	800f978 <__assert_func>
 800f66c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800f670:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f674:	b10d      	cbz	r5, 800f67a <__d2b+0x32>
 800f676:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f67a:	9301      	str	r3, [sp, #4]
 800f67c:	f1b8 0300 	subs.w	r3, r8, #0
 800f680:	d023      	beq.n	800f6ca <__d2b+0x82>
 800f682:	4668      	mov	r0, sp
 800f684:	9300      	str	r3, [sp, #0]
 800f686:	f7ff fd14 	bl	800f0b2 <__lo0bits>
 800f68a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800f68e:	b1d0      	cbz	r0, 800f6c6 <__d2b+0x7e>
 800f690:	f1c0 0320 	rsb	r3, r0, #32
 800f694:	fa02 f303 	lsl.w	r3, r2, r3
 800f698:	430b      	orrs	r3, r1
 800f69a:	40c2      	lsrs	r2, r0
 800f69c:	6163      	str	r3, [r4, #20]
 800f69e:	9201      	str	r2, [sp, #4]
 800f6a0:	9b01      	ldr	r3, [sp, #4]
 800f6a2:	61a3      	str	r3, [r4, #24]
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	bf0c      	ite	eq
 800f6a8:	2201      	moveq	r2, #1
 800f6aa:	2202      	movne	r2, #2
 800f6ac:	6122      	str	r2, [r4, #16]
 800f6ae:	b1a5      	cbz	r5, 800f6da <__d2b+0x92>
 800f6b0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800f6b4:	4405      	add	r5, r0
 800f6b6:	603d      	str	r5, [r7, #0]
 800f6b8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800f6bc:	6030      	str	r0, [r6, #0]
 800f6be:	4620      	mov	r0, r4
 800f6c0:	b003      	add	sp, #12
 800f6c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f6c6:	6161      	str	r1, [r4, #20]
 800f6c8:	e7ea      	b.n	800f6a0 <__d2b+0x58>
 800f6ca:	a801      	add	r0, sp, #4
 800f6cc:	f7ff fcf1 	bl	800f0b2 <__lo0bits>
 800f6d0:	9b01      	ldr	r3, [sp, #4]
 800f6d2:	6163      	str	r3, [r4, #20]
 800f6d4:	3020      	adds	r0, #32
 800f6d6:	2201      	movs	r2, #1
 800f6d8:	e7e8      	b.n	800f6ac <__d2b+0x64>
 800f6da:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800f6de:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800f6e2:	6038      	str	r0, [r7, #0]
 800f6e4:	6918      	ldr	r0, [r3, #16]
 800f6e6:	f7ff fcc5 	bl	800f074 <__hi0bits>
 800f6ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800f6ee:	e7e5      	b.n	800f6bc <__d2b+0x74>
 800f6f0:	0801060e 	.word	0x0801060e
 800f6f4:	08010696 	.word	0x08010696

0800f6f8 <__ratio>:
 800f6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6fc:	b085      	sub	sp, #20
 800f6fe:	e9cd 1000 	strd	r1, r0, [sp]
 800f702:	a902      	add	r1, sp, #8
 800f704:	f7ff ff56 	bl	800f5b4 <__b2d>
 800f708:	9800      	ldr	r0, [sp, #0]
 800f70a:	a903      	add	r1, sp, #12
 800f70c:	ec55 4b10 	vmov	r4, r5, d0
 800f710:	f7ff ff50 	bl	800f5b4 <__b2d>
 800f714:	9b01      	ldr	r3, [sp, #4]
 800f716:	6919      	ldr	r1, [r3, #16]
 800f718:	9b00      	ldr	r3, [sp, #0]
 800f71a:	691b      	ldr	r3, [r3, #16]
 800f71c:	1ac9      	subs	r1, r1, r3
 800f71e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800f722:	1a9b      	subs	r3, r3, r2
 800f724:	ec5b ab10 	vmov	sl, fp, d0
 800f728:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	bfce      	itee	gt
 800f730:	462a      	movgt	r2, r5
 800f732:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800f736:	465a      	movle	r2, fp
 800f738:	462f      	mov	r7, r5
 800f73a:	46d9      	mov	r9, fp
 800f73c:	bfcc      	ite	gt
 800f73e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800f742:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800f746:	464b      	mov	r3, r9
 800f748:	4652      	mov	r2, sl
 800f74a:	4620      	mov	r0, r4
 800f74c:	4639      	mov	r1, r7
 800f74e:	f7f1 f87d 	bl	800084c <__aeabi_ddiv>
 800f752:	ec41 0b10 	vmov	d0, r0, r1
 800f756:	b005      	add	sp, #20
 800f758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f75c <__copybits>:
 800f75c:	3901      	subs	r1, #1
 800f75e:	b570      	push	{r4, r5, r6, lr}
 800f760:	1149      	asrs	r1, r1, #5
 800f762:	6914      	ldr	r4, [r2, #16]
 800f764:	3101      	adds	r1, #1
 800f766:	f102 0314 	add.w	r3, r2, #20
 800f76a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800f76e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800f772:	1f05      	subs	r5, r0, #4
 800f774:	42a3      	cmp	r3, r4
 800f776:	d30c      	bcc.n	800f792 <__copybits+0x36>
 800f778:	1aa3      	subs	r3, r4, r2
 800f77a:	3b11      	subs	r3, #17
 800f77c:	f023 0303 	bic.w	r3, r3, #3
 800f780:	3211      	adds	r2, #17
 800f782:	42a2      	cmp	r2, r4
 800f784:	bf88      	it	hi
 800f786:	2300      	movhi	r3, #0
 800f788:	4418      	add	r0, r3
 800f78a:	2300      	movs	r3, #0
 800f78c:	4288      	cmp	r0, r1
 800f78e:	d305      	bcc.n	800f79c <__copybits+0x40>
 800f790:	bd70      	pop	{r4, r5, r6, pc}
 800f792:	f853 6b04 	ldr.w	r6, [r3], #4
 800f796:	f845 6f04 	str.w	r6, [r5, #4]!
 800f79a:	e7eb      	b.n	800f774 <__copybits+0x18>
 800f79c:	f840 3b04 	str.w	r3, [r0], #4
 800f7a0:	e7f4      	b.n	800f78c <__copybits+0x30>

0800f7a2 <__any_on>:
 800f7a2:	f100 0214 	add.w	r2, r0, #20
 800f7a6:	6900      	ldr	r0, [r0, #16]
 800f7a8:	114b      	asrs	r3, r1, #5
 800f7aa:	4298      	cmp	r0, r3
 800f7ac:	b510      	push	{r4, lr}
 800f7ae:	db11      	blt.n	800f7d4 <__any_on+0x32>
 800f7b0:	dd0a      	ble.n	800f7c8 <__any_on+0x26>
 800f7b2:	f011 011f 	ands.w	r1, r1, #31
 800f7b6:	d007      	beq.n	800f7c8 <__any_on+0x26>
 800f7b8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800f7bc:	fa24 f001 	lsr.w	r0, r4, r1
 800f7c0:	fa00 f101 	lsl.w	r1, r0, r1
 800f7c4:	428c      	cmp	r4, r1
 800f7c6:	d10b      	bne.n	800f7e0 <__any_on+0x3e>
 800f7c8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f7cc:	4293      	cmp	r3, r2
 800f7ce:	d803      	bhi.n	800f7d8 <__any_on+0x36>
 800f7d0:	2000      	movs	r0, #0
 800f7d2:	bd10      	pop	{r4, pc}
 800f7d4:	4603      	mov	r3, r0
 800f7d6:	e7f7      	b.n	800f7c8 <__any_on+0x26>
 800f7d8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800f7dc:	2900      	cmp	r1, #0
 800f7de:	d0f5      	beq.n	800f7cc <__any_on+0x2a>
 800f7e0:	2001      	movs	r0, #1
 800f7e2:	e7f6      	b.n	800f7d2 <__any_on+0x30>

0800f7e4 <__ascii_wctomb>:
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	4608      	mov	r0, r1
 800f7e8:	b141      	cbz	r1, 800f7fc <__ascii_wctomb+0x18>
 800f7ea:	2aff      	cmp	r2, #255	@ 0xff
 800f7ec:	d904      	bls.n	800f7f8 <__ascii_wctomb+0x14>
 800f7ee:	228a      	movs	r2, #138	@ 0x8a
 800f7f0:	601a      	str	r2, [r3, #0]
 800f7f2:	f04f 30ff 	mov.w	r0, #4294967295
 800f7f6:	4770      	bx	lr
 800f7f8:	700a      	strb	r2, [r1, #0]
 800f7fa:	2001      	movs	r0, #1
 800f7fc:	4770      	bx	lr
	...

0800f800 <__sflush_r>:
 800f800:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f808:	0716      	lsls	r6, r2, #28
 800f80a:	4605      	mov	r5, r0
 800f80c:	460c      	mov	r4, r1
 800f80e:	d454      	bmi.n	800f8ba <__sflush_r+0xba>
 800f810:	684b      	ldr	r3, [r1, #4]
 800f812:	2b00      	cmp	r3, #0
 800f814:	dc02      	bgt.n	800f81c <__sflush_r+0x1c>
 800f816:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f818:	2b00      	cmp	r3, #0
 800f81a:	dd48      	ble.n	800f8ae <__sflush_r+0xae>
 800f81c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f81e:	2e00      	cmp	r6, #0
 800f820:	d045      	beq.n	800f8ae <__sflush_r+0xae>
 800f822:	2300      	movs	r3, #0
 800f824:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f828:	682f      	ldr	r7, [r5, #0]
 800f82a:	6a21      	ldr	r1, [r4, #32]
 800f82c:	602b      	str	r3, [r5, #0]
 800f82e:	d030      	beq.n	800f892 <__sflush_r+0x92>
 800f830:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f832:	89a3      	ldrh	r3, [r4, #12]
 800f834:	0759      	lsls	r1, r3, #29
 800f836:	d505      	bpl.n	800f844 <__sflush_r+0x44>
 800f838:	6863      	ldr	r3, [r4, #4]
 800f83a:	1ad2      	subs	r2, r2, r3
 800f83c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f83e:	b10b      	cbz	r3, 800f844 <__sflush_r+0x44>
 800f840:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f842:	1ad2      	subs	r2, r2, r3
 800f844:	2300      	movs	r3, #0
 800f846:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f848:	6a21      	ldr	r1, [r4, #32]
 800f84a:	4628      	mov	r0, r5
 800f84c:	47b0      	blx	r6
 800f84e:	1c43      	adds	r3, r0, #1
 800f850:	89a3      	ldrh	r3, [r4, #12]
 800f852:	d106      	bne.n	800f862 <__sflush_r+0x62>
 800f854:	6829      	ldr	r1, [r5, #0]
 800f856:	291d      	cmp	r1, #29
 800f858:	d82b      	bhi.n	800f8b2 <__sflush_r+0xb2>
 800f85a:	4a2a      	ldr	r2, [pc, #168]	@ (800f904 <__sflush_r+0x104>)
 800f85c:	40ca      	lsrs	r2, r1
 800f85e:	07d6      	lsls	r6, r2, #31
 800f860:	d527      	bpl.n	800f8b2 <__sflush_r+0xb2>
 800f862:	2200      	movs	r2, #0
 800f864:	6062      	str	r2, [r4, #4]
 800f866:	04d9      	lsls	r1, r3, #19
 800f868:	6922      	ldr	r2, [r4, #16]
 800f86a:	6022      	str	r2, [r4, #0]
 800f86c:	d504      	bpl.n	800f878 <__sflush_r+0x78>
 800f86e:	1c42      	adds	r2, r0, #1
 800f870:	d101      	bne.n	800f876 <__sflush_r+0x76>
 800f872:	682b      	ldr	r3, [r5, #0]
 800f874:	b903      	cbnz	r3, 800f878 <__sflush_r+0x78>
 800f876:	6560      	str	r0, [r4, #84]	@ 0x54
 800f878:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f87a:	602f      	str	r7, [r5, #0]
 800f87c:	b1b9      	cbz	r1, 800f8ae <__sflush_r+0xae>
 800f87e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f882:	4299      	cmp	r1, r3
 800f884:	d002      	beq.n	800f88c <__sflush_r+0x8c>
 800f886:	4628      	mov	r0, r5
 800f888:	f7fe febe 	bl	800e608 <_free_r>
 800f88c:	2300      	movs	r3, #0
 800f88e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f890:	e00d      	b.n	800f8ae <__sflush_r+0xae>
 800f892:	2301      	movs	r3, #1
 800f894:	4628      	mov	r0, r5
 800f896:	47b0      	blx	r6
 800f898:	4602      	mov	r2, r0
 800f89a:	1c50      	adds	r0, r2, #1
 800f89c:	d1c9      	bne.n	800f832 <__sflush_r+0x32>
 800f89e:	682b      	ldr	r3, [r5, #0]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d0c6      	beq.n	800f832 <__sflush_r+0x32>
 800f8a4:	2b1d      	cmp	r3, #29
 800f8a6:	d001      	beq.n	800f8ac <__sflush_r+0xac>
 800f8a8:	2b16      	cmp	r3, #22
 800f8aa:	d11e      	bne.n	800f8ea <__sflush_r+0xea>
 800f8ac:	602f      	str	r7, [r5, #0]
 800f8ae:	2000      	movs	r0, #0
 800f8b0:	e022      	b.n	800f8f8 <__sflush_r+0xf8>
 800f8b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8b6:	b21b      	sxth	r3, r3
 800f8b8:	e01b      	b.n	800f8f2 <__sflush_r+0xf2>
 800f8ba:	690f      	ldr	r7, [r1, #16]
 800f8bc:	2f00      	cmp	r7, #0
 800f8be:	d0f6      	beq.n	800f8ae <__sflush_r+0xae>
 800f8c0:	0793      	lsls	r3, r2, #30
 800f8c2:	680e      	ldr	r6, [r1, #0]
 800f8c4:	bf08      	it	eq
 800f8c6:	694b      	ldreq	r3, [r1, #20]
 800f8c8:	600f      	str	r7, [r1, #0]
 800f8ca:	bf18      	it	ne
 800f8cc:	2300      	movne	r3, #0
 800f8ce:	eba6 0807 	sub.w	r8, r6, r7
 800f8d2:	608b      	str	r3, [r1, #8]
 800f8d4:	f1b8 0f00 	cmp.w	r8, #0
 800f8d8:	dde9      	ble.n	800f8ae <__sflush_r+0xae>
 800f8da:	6a21      	ldr	r1, [r4, #32]
 800f8dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f8de:	4643      	mov	r3, r8
 800f8e0:	463a      	mov	r2, r7
 800f8e2:	4628      	mov	r0, r5
 800f8e4:	47b0      	blx	r6
 800f8e6:	2800      	cmp	r0, #0
 800f8e8:	dc08      	bgt.n	800f8fc <__sflush_r+0xfc>
 800f8ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8f2:	81a3      	strh	r3, [r4, #12]
 800f8f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f8f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f8fc:	4407      	add	r7, r0
 800f8fe:	eba8 0800 	sub.w	r8, r8, r0
 800f902:	e7e7      	b.n	800f8d4 <__sflush_r+0xd4>
 800f904:	20400001 	.word	0x20400001

0800f908 <_fflush_r>:
 800f908:	b538      	push	{r3, r4, r5, lr}
 800f90a:	690b      	ldr	r3, [r1, #16]
 800f90c:	4605      	mov	r5, r0
 800f90e:	460c      	mov	r4, r1
 800f910:	b913      	cbnz	r3, 800f918 <_fflush_r+0x10>
 800f912:	2500      	movs	r5, #0
 800f914:	4628      	mov	r0, r5
 800f916:	bd38      	pop	{r3, r4, r5, pc}
 800f918:	b118      	cbz	r0, 800f922 <_fflush_r+0x1a>
 800f91a:	6a03      	ldr	r3, [r0, #32]
 800f91c:	b90b      	cbnz	r3, 800f922 <_fflush_r+0x1a>
 800f91e:	f7fe fd53 	bl	800e3c8 <__sinit>
 800f922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f926:	2b00      	cmp	r3, #0
 800f928:	d0f3      	beq.n	800f912 <_fflush_r+0xa>
 800f92a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f92c:	07d0      	lsls	r0, r2, #31
 800f92e:	d404      	bmi.n	800f93a <_fflush_r+0x32>
 800f930:	0599      	lsls	r1, r3, #22
 800f932:	d402      	bmi.n	800f93a <_fflush_r+0x32>
 800f934:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f936:	f7fe fe4c 	bl	800e5d2 <__retarget_lock_acquire_recursive>
 800f93a:	4628      	mov	r0, r5
 800f93c:	4621      	mov	r1, r4
 800f93e:	f7ff ff5f 	bl	800f800 <__sflush_r>
 800f942:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f944:	07da      	lsls	r2, r3, #31
 800f946:	4605      	mov	r5, r0
 800f948:	d4e4      	bmi.n	800f914 <_fflush_r+0xc>
 800f94a:	89a3      	ldrh	r3, [r4, #12]
 800f94c:	059b      	lsls	r3, r3, #22
 800f94e:	d4e1      	bmi.n	800f914 <_fflush_r+0xc>
 800f950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f952:	f7fe fe3f 	bl	800e5d4 <__retarget_lock_release_recursive>
 800f956:	e7dd      	b.n	800f914 <_fflush_r+0xc>

0800f958 <_sbrk_r>:
 800f958:	b538      	push	{r3, r4, r5, lr}
 800f95a:	4d06      	ldr	r5, [pc, #24]	@ (800f974 <_sbrk_r+0x1c>)
 800f95c:	2300      	movs	r3, #0
 800f95e:	4604      	mov	r4, r0
 800f960:	4608      	mov	r0, r1
 800f962:	602b      	str	r3, [r5, #0]
 800f964:	f7f2 ff1a 	bl	800279c <_sbrk>
 800f968:	1c43      	adds	r3, r0, #1
 800f96a:	d102      	bne.n	800f972 <_sbrk_r+0x1a>
 800f96c:	682b      	ldr	r3, [r5, #0]
 800f96e:	b103      	cbz	r3, 800f972 <_sbrk_r+0x1a>
 800f970:	6023      	str	r3, [r4, #0]
 800f972:	bd38      	pop	{r3, r4, r5, pc}
 800f974:	20002840 	.word	0x20002840

0800f978 <__assert_func>:
 800f978:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f97a:	4614      	mov	r4, r2
 800f97c:	461a      	mov	r2, r3
 800f97e:	4b09      	ldr	r3, [pc, #36]	@ (800f9a4 <__assert_func+0x2c>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	4605      	mov	r5, r0
 800f984:	68d8      	ldr	r0, [r3, #12]
 800f986:	b14c      	cbz	r4, 800f99c <__assert_func+0x24>
 800f988:	4b07      	ldr	r3, [pc, #28]	@ (800f9a8 <__assert_func+0x30>)
 800f98a:	9100      	str	r1, [sp, #0]
 800f98c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f990:	4906      	ldr	r1, [pc, #24]	@ (800f9ac <__assert_func+0x34>)
 800f992:	462b      	mov	r3, r5
 800f994:	f000 f82a 	bl	800f9ec <fiprintf>
 800f998:	f000 f83a 	bl	800fa10 <abort>
 800f99c:	4b04      	ldr	r3, [pc, #16]	@ (800f9b0 <__assert_func+0x38>)
 800f99e:	461c      	mov	r4, r3
 800f9a0:	e7f3      	b.n	800f98a <__assert_func+0x12>
 800f9a2:	bf00      	nop
 800f9a4:	20000288 	.word	0x20000288
 800f9a8:	080106ef 	.word	0x080106ef
 800f9ac:	080106fc 	.word	0x080106fc
 800f9b0:	0801072a 	.word	0x0801072a

0800f9b4 <_calloc_r>:
 800f9b4:	b570      	push	{r4, r5, r6, lr}
 800f9b6:	fba1 5402 	umull	r5, r4, r1, r2
 800f9ba:	b934      	cbnz	r4, 800f9ca <_calloc_r+0x16>
 800f9bc:	4629      	mov	r1, r5
 800f9be:	f7ff f9c9 	bl	800ed54 <_malloc_r>
 800f9c2:	4606      	mov	r6, r0
 800f9c4:	b928      	cbnz	r0, 800f9d2 <_calloc_r+0x1e>
 800f9c6:	4630      	mov	r0, r6
 800f9c8:	bd70      	pop	{r4, r5, r6, pc}
 800f9ca:	220c      	movs	r2, #12
 800f9cc:	6002      	str	r2, [r0, #0]
 800f9ce:	2600      	movs	r6, #0
 800f9d0:	e7f9      	b.n	800f9c6 <_calloc_r+0x12>
 800f9d2:	462a      	mov	r2, r5
 800f9d4:	4621      	mov	r1, r4
 800f9d6:	f7fe fd70 	bl	800e4ba <memset>
 800f9da:	e7f4      	b.n	800f9c6 <_calloc_r+0x12>

0800f9dc <malloc>:
 800f9dc:	4b02      	ldr	r3, [pc, #8]	@ (800f9e8 <malloc+0xc>)
 800f9de:	4601      	mov	r1, r0
 800f9e0:	6818      	ldr	r0, [r3, #0]
 800f9e2:	f7ff b9b7 	b.w	800ed54 <_malloc_r>
 800f9e6:	bf00      	nop
 800f9e8:	20000288 	.word	0x20000288

0800f9ec <fiprintf>:
 800f9ec:	b40e      	push	{r1, r2, r3}
 800f9ee:	b503      	push	{r0, r1, lr}
 800f9f0:	4601      	mov	r1, r0
 800f9f2:	ab03      	add	r3, sp, #12
 800f9f4:	4805      	ldr	r0, [pc, #20]	@ (800fa0c <fiprintf+0x20>)
 800f9f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800f9fa:	6800      	ldr	r0, [r0, #0]
 800f9fc:	9301      	str	r3, [sp, #4]
 800f9fe:	f000 f837 	bl	800fa70 <_vfiprintf_r>
 800fa02:	b002      	add	sp, #8
 800fa04:	f85d eb04 	ldr.w	lr, [sp], #4
 800fa08:	b003      	add	sp, #12
 800fa0a:	4770      	bx	lr
 800fa0c:	20000288 	.word	0x20000288

0800fa10 <abort>:
 800fa10:	b508      	push	{r3, lr}
 800fa12:	2006      	movs	r0, #6
 800fa14:	f000 fb8c 	bl	8010130 <raise>
 800fa18:	2001      	movs	r0, #1
 800fa1a:	f7f2 fe47 	bl	80026ac <_exit>

0800fa1e <__sfputc_r>:
 800fa1e:	6893      	ldr	r3, [r2, #8]
 800fa20:	3b01      	subs	r3, #1
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	b410      	push	{r4}
 800fa26:	6093      	str	r3, [r2, #8]
 800fa28:	da08      	bge.n	800fa3c <__sfputc_r+0x1e>
 800fa2a:	6994      	ldr	r4, [r2, #24]
 800fa2c:	42a3      	cmp	r3, r4
 800fa2e:	db01      	blt.n	800fa34 <__sfputc_r+0x16>
 800fa30:	290a      	cmp	r1, #10
 800fa32:	d103      	bne.n	800fa3c <__sfputc_r+0x1e>
 800fa34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa38:	f000 babe 	b.w	800ffb8 <__swbuf_r>
 800fa3c:	6813      	ldr	r3, [r2, #0]
 800fa3e:	1c58      	adds	r0, r3, #1
 800fa40:	6010      	str	r0, [r2, #0]
 800fa42:	7019      	strb	r1, [r3, #0]
 800fa44:	4608      	mov	r0, r1
 800fa46:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fa4a:	4770      	bx	lr

0800fa4c <__sfputs_r>:
 800fa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa4e:	4606      	mov	r6, r0
 800fa50:	460f      	mov	r7, r1
 800fa52:	4614      	mov	r4, r2
 800fa54:	18d5      	adds	r5, r2, r3
 800fa56:	42ac      	cmp	r4, r5
 800fa58:	d101      	bne.n	800fa5e <__sfputs_r+0x12>
 800fa5a:	2000      	movs	r0, #0
 800fa5c:	e007      	b.n	800fa6e <__sfputs_r+0x22>
 800fa5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fa62:	463a      	mov	r2, r7
 800fa64:	4630      	mov	r0, r6
 800fa66:	f7ff ffda 	bl	800fa1e <__sfputc_r>
 800fa6a:	1c43      	adds	r3, r0, #1
 800fa6c:	d1f3      	bne.n	800fa56 <__sfputs_r+0xa>
 800fa6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fa70 <_vfiprintf_r>:
 800fa70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa74:	460d      	mov	r5, r1
 800fa76:	b09d      	sub	sp, #116	@ 0x74
 800fa78:	4614      	mov	r4, r2
 800fa7a:	4698      	mov	r8, r3
 800fa7c:	4606      	mov	r6, r0
 800fa7e:	b118      	cbz	r0, 800fa88 <_vfiprintf_r+0x18>
 800fa80:	6a03      	ldr	r3, [r0, #32]
 800fa82:	b90b      	cbnz	r3, 800fa88 <_vfiprintf_r+0x18>
 800fa84:	f7fe fca0 	bl	800e3c8 <__sinit>
 800fa88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fa8a:	07d9      	lsls	r1, r3, #31
 800fa8c:	d405      	bmi.n	800fa9a <_vfiprintf_r+0x2a>
 800fa8e:	89ab      	ldrh	r3, [r5, #12]
 800fa90:	059a      	lsls	r2, r3, #22
 800fa92:	d402      	bmi.n	800fa9a <_vfiprintf_r+0x2a>
 800fa94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fa96:	f7fe fd9c 	bl	800e5d2 <__retarget_lock_acquire_recursive>
 800fa9a:	89ab      	ldrh	r3, [r5, #12]
 800fa9c:	071b      	lsls	r3, r3, #28
 800fa9e:	d501      	bpl.n	800faa4 <_vfiprintf_r+0x34>
 800faa0:	692b      	ldr	r3, [r5, #16]
 800faa2:	b99b      	cbnz	r3, 800facc <_vfiprintf_r+0x5c>
 800faa4:	4629      	mov	r1, r5
 800faa6:	4630      	mov	r0, r6
 800faa8:	f000 fac4 	bl	8010034 <__swsetup_r>
 800faac:	b170      	cbz	r0, 800facc <_vfiprintf_r+0x5c>
 800faae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fab0:	07dc      	lsls	r4, r3, #31
 800fab2:	d504      	bpl.n	800fabe <_vfiprintf_r+0x4e>
 800fab4:	f04f 30ff 	mov.w	r0, #4294967295
 800fab8:	b01d      	add	sp, #116	@ 0x74
 800faba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fabe:	89ab      	ldrh	r3, [r5, #12]
 800fac0:	0598      	lsls	r0, r3, #22
 800fac2:	d4f7      	bmi.n	800fab4 <_vfiprintf_r+0x44>
 800fac4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fac6:	f7fe fd85 	bl	800e5d4 <__retarget_lock_release_recursive>
 800faca:	e7f3      	b.n	800fab4 <_vfiprintf_r+0x44>
 800facc:	2300      	movs	r3, #0
 800face:	9309      	str	r3, [sp, #36]	@ 0x24
 800fad0:	2320      	movs	r3, #32
 800fad2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fad6:	f8cd 800c 	str.w	r8, [sp, #12]
 800fada:	2330      	movs	r3, #48	@ 0x30
 800fadc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fc8c <_vfiprintf_r+0x21c>
 800fae0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fae4:	f04f 0901 	mov.w	r9, #1
 800fae8:	4623      	mov	r3, r4
 800faea:	469a      	mov	sl, r3
 800faec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800faf0:	b10a      	cbz	r2, 800faf6 <_vfiprintf_r+0x86>
 800faf2:	2a25      	cmp	r2, #37	@ 0x25
 800faf4:	d1f9      	bne.n	800faea <_vfiprintf_r+0x7a>
 800faf6:	ebba 0b04 	subs.w	fp, sl, r4
 800fafa:	d00b      	beq.n	800fb14 <_vfiprintf_r+0xa4>
 800fafc:	465b      	mov	r3, fp
 800fafe:	4622      	mov	r2, r4
 800fb00:	4629      	mov	r1, r5
 800fb02:	4630      	mov	r0, r6
 800fb04:	f7ff ffa2 	bl	800fa4c <__sfputs_r>
 800fb08:	3001      	adds	r0, #1
 800fb0a:	f000 80a7 	beq.w	800fc5c <_vfiprintf_r+0x1ec>
 800fb0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fb10:	445a      	add	r2, fp
 800fb12:	9209      	str	r2, [sp, #36]	@ 0x24
 800fb14:	f89a 3000 	ldrb.w	r3, [sl]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	f000 809f 	beq.w	800fc5c <_vfiprintf_r+0x1ec>
 800fb1e:	2300      	movs	r3, #0
 800fb20:	f04f 32ff 	mov.w	r2, #4294967295
 800fb24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fb28:	f10a 0a01 	add.w	sl, sl, #1
 800fb2c:	9304      	str	r3, [sp, #16]
 800fb2e:	9307      	str	r3, [sp, #28]
 800fb30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fb34:	931a      	str	r3, [sp, #104]	@ 0x68
 800fb36:	4654      	mov	r4, sl
 800fb38:	2205      	movs	r2, #5
 800fb3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb3e:	4853      	ldr	r0, [pc, #332]	@ (800fc8c <_vfiprintf_r+0x21c>)
 800fb40:	f7f0 fb4e 	bl	80001e0 <memchr>
 800fb44:	9a04      	ldr	r2, [sp, #16]
 800fb46:	b9d8      	cbnz	r0, 800fb80 <_vfiprintf_r+0x110>
 800fb48:	06d1      	lsls	r1, r2, #27
 800fb4a:	bf44      	itt	mi
 800fb4c:	2320      	movmi	r3, #32
 800fb4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb52:	0713      	lsls	r3, r2, #28
 800fb54:	bf44      	itt	mi
 800fb56:	232b      	movmi	r3, #43	@ 0x2b
 800fb58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fb5c:	f89a 3000 	ldrb.w	r3, [sl]
 800fb60:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb62:	d015      	beq.n	800fb90 <_vfiprintf_r+0x120>
 800fb64:	9a07      	ldr	r2, [sp, #28]
 800fb66:	4654      	mov	r4, sl
 800fb68:	2000      	movs	r0, #0
 800fb6a:	f04f 0c0a 	mov.w	ip, #10
 800fb6e:	4621      	mov	r1, r4
 800fb70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb74:	3b30      	subs	r3, #48	@ 0x30
 800fb76:	2b09      	cmp	r3, #9
 800fb78:	d94b      	bls.n	800fc12 <_vfiprintf_r+0x1a2>
 800fb7a:	b1b0      	cbz	r0, 800fbaa <_vfiprintf_r+0x13a>
 800fb7c:	9207      	str	r2, [sp, #28]
 800fb7e:	e014      	b.n	800fbaa <_vfiprintf_r+0x13a>
 800fb80:	eba0 0308 	sub.w	r3, r0, r8
 800fb84:	fa09 f303 	lsl.w	r3, r9, r3
 800fb88:	4313      	orrs	r3, r2
 800fb8a:	9304      	str	r3, [sp, #16]
 800fb8c:	46a2      	mov	sl, r4
 800fb8e:	e7d2      	b.n	800fb36 <_vfiprintf_r+0xc6>
 800fb90:	9b03      	ldr	r3, [sp, #12]
 800fb92:	1d19      	adds	r1, r3, #4
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	9103      	str	r1, [sp, #12]
 800fb98:	2b00      	cmp	r3, #0
 800fb9a:	bfbb      	ittet	lt
 800fb9c:	425b      	neglt	r3, r3
 800fb9e:	f042 0202 	orrlt.w	r2, r2, #2
 800fba2:	9307      	strge	r3, [sp, #28]
 800fba4:	9307      	strlt	r3, [sp, #28]
 800fba6:	bfb8      	it	lt
 800fba8:	9204      	strlt	r2, [sp, #16]
 800fbaa:	7823      	ldrb	r3, [r4, #0]
 800fbac:	2b2e      	cmp	r3, #46	@ 0x2e
 800fbae:	d10a      	bne.n	800fbc6 <_vfiprintf_r+0x156>
 800fbb0:	7863      	ldrb	r3, [r4, #1]
 800fbb2:	2b2a      	cmp	r3, #42	@ 0x2a
 800fbb4:	d132      	bne.n	800fc1c <_vfiprintf_r+0x1ac>
 800fbb6:	9b03      	ldr	r3, [sp, #12]
 800fbb8:	1d1a      	adds	r2, r3, #4
 800fbba:	681b      	ldr	r3, [r3, #0]
 800fbbc:	9203      	str	r2, [sp, #12]
 800fbbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fbc2:	3402      	adds	r4, #2
 800fbc4:	9305      	str	r3, [sp, #20]
 800fbc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fc9c <_vfiprintf_r+0x22c>
 800fbca:	7821      	ldrb	r1, [r4, #0]
 800fbcc:	2203      	movs	r2, #3
 800fbce:	4650      	mov	r0, sl
 800fbd0:	f7f0 fb06 	bl	80001e0 <memchr>
 800fbd4:	b138      	cbz	r0, 800fbe6 <_vfiprintf_r+0x176>
 800fbd6:	9b04      	ldr	r3, [sp, #16]
 800fbd8:	eba0 000a 	sub.w	r0, r0, sl
 800fbdc:	2240      	movs	r2, #64	@ 0x40
 800fbde:	4082      	lsls	r2, r0
 800fbe0:	4313      	orrs	r3, r2
 800fbe2:	3401      	adds	r4, #1
 800fbe4:	9304      	str	r3, [sp, #16]
 800fbe6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fbea:	4829      	ldr	r0, [pc, #164]	@ (800fc90 <_vfiprintf_r+0x220>)
 800fbec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fbf0:	2206      	movs	r2, #6
 800fbf2:	f7f0 faf5 	bl	80001e0 <memchr>
 800fbf6:	2800      	cmp	r0, #0
 800fbf8:	d03f      	beq.n	800fc7a <_vfiprintf_r+0x20a>
 800fbfa:	4b26      	ldr	r3, [pc, #152]	@ (800fc94 <_vfiprintf_r+0x224>)
 800fbfc:	bb1b      	cbnz	r3, 800fc46 <_vfiprintf_r+0x1d6>
 800fbfe:	9b03      	ldr	r3, [sp, #12]
 800fc00:	3307      	adds	r3, #7
 800fc02:	f023 0307 	bic.w	r3, r3, #7
 800fc06:	3308      	adds	r3, #8
 800fc08:	9303      	str	r3, [sp, #12]
 800fc0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc0c:	443b      	add	r3, r7
 800fc0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800fc10:	e76a      	b.n	800fae8 <_vfiprintf_r+0x78>
 800fc12:	fb0c 3202 	mla	r2, ip, r2, r3
 800fc16:	460c      	mov	r4, r1
 800fc18:	2001      	movs	r0, #1
 800fc1a:	e7a8      	b.n	800fb6e <_vfiprintf_r+0xfe>
 800fc1c:	2300      	movs	r3, #0
 800fc1e:	3401      	adds	r4, #1
 800fc20:	9305      	str	r3, [sp, #20]
 800fc22:	4619      	mov	r1, r3
 800fc24:	f04f 0c0a 	mov.w	ip, #10
 800fc28:	4620      	mov	r0, r4
 800fc2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fc2e:	3a30      	subs	r2, #48	@ 0x30
 800fc30:	2a09      	cmp	r2, #9
 800fc32:	d903      	bls.n	800fc3c <_vfiprintf_r+0x1cc>
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d0c6      	beq.n	800fbc6 <_vfiprintf_r+0x156>
 800fc38:	9105      	str	r1, [sp, #20]
 800fc3a:	e7c4      	b.n	800fbc6 <_vfiprintf_r+0x156>
 800fc3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800fc40:	4604      	mov	r4, r0
 800fc42:	2301      	movs	r3, #1
 800fc44:	e7f0      	b.n	800fc28 <_vfiprintf_r+0x1b8>
 800fc46:	ab03      	add	r3, sp, #12
 800fc48:	9300      	str	r3, [sp, #0]
 800fc4a:	462a      	mov	r2, r5
 800fc4c:	4b12      	ldr	r3, [pc, #72]	@ (800fc98 <_vfiprintf_r+0x228>)
 800fc4e:	a904      	add	r1, sp, #16
 800fc50:	4630      	mov	r0, r6
 800fc52:	f3af 8000 	nop.w
 800fc56:	4607      	mov	r7, r0
 800fc58:	1c78      	adds	r0, r7, #1
 800fc5a:	d1d6      	bne.n	800fc0a <_vfiprintf_r+0x19a>
 800fc5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc5e:	07d9      	lsls	r1, r3, #31
 800fc60:	d405      	bmi.n	800fc6e <_vfiprintf_r+0x1fe>
 800fc62:	89ab      	ldrh	r3, [r5, #12]
 800fc64:	059a      	lsls	r2, r3, #22
 800fc66:	d402      	bmi.n	800fc6e <_vfiprintf_r+0x1fe>
 800fc68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc6a:	f7fe fcb3 	bl	800e5d4 <__retarget_lock_release_recursive>
 800fc6e:	89ab      	ldrh	r3, [r5, #12]
 800fc70:	065b      	lsls	r3, r3, #25
 800fc72:	f53f af1f 	bmi.w	800fab4 <_vfiprintf_r+0x44>
 800fc76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fc78:	e71e      	b.n	800fab8 <_vfiprintf_r+0x48>
 800fc7a:	ab03      	add	r3, sp, #12
 800fc7c:	9300      	str	r3, [sp, #0]
 800fc7e:	462a      	mov	r2, r5
 800fc80:	4b05      	ldr	r3, [pc, #20]	@ (800fc98 <_vfiprintf_r+0x228>)
 800fc82:	a904      	add	r1, sp, #16
 800fc84:	4630      	mov	r0, r6
 800fc86:	f000 f879 	bl	800fd7c <_printf_i>
 800fc8a:	e7e4      	b.n	800fc56 <_vfiprintf_r+0x1e6>
 800fc8c:	0801072b 	.word	0x0801072b
 800fc90:	08010735 	.word	0x08010735
 800fc94:	00000000 	.word	0x00000000
 800fc98:	0800fa4d 	.word	0x0800fa4d
 800fc9c:	08010731 	.word	0x08010731

0800fca0 <_printf_common>:
 800fca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fca4:	4616      	mov	r6, r2
 800fca6:	4698      	mov	r8, r3
 800fca8:	688a      	ldr	r2, [r1, #8]
 800fcaa:	690b      	ldr	r3, [r1, #16]
 800fcac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fcb0:	4293      	cmp	r3, r2
 800fcb2:	bfb8      	it	lt
 800fcb4:	4613      	movlt	r3, r2
 800fcb6:	6033      	str	r3, [r6, #0]
 800fcb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fcbc:	4607      	mov	r7, r0
 800fcbe:	460c      	mov	r4, r1
 800fcc0:	b10a      	cbz	r2, 800fcc6 <_printf_common+0x26>
 800fcc2:	3301      	adds	r3, #1
 800fcc4:	6033      	str	r3, [r6, #0]
 800fcc6:	6823      	ldr	r3, [r4, #0]
 800fcc8:	0699      	lsls	r1, r3, #26
 800fcca:	bf42      	ittt	mi
 800fccc:	6833      	ldrmi	r3, [r6, #0]
 800fcce:	3302      	addmi	r3, #2
 800fcd0:	6033      	strmi	r3, [r6, #0]
 800fcd2:	6825      	ldr	r5, [r4, #0]
 800fcd4:	f015 0506 	ands.w	r5, r5, #6
 800fcd8:	d106      	bne.n	800fce8 <_printf_common+0x48>
 800fcda:	f104 0a19 	add.w	sl, r4, #25
 800fcde:	68e3      	ldr	r3, [r4, #12]
 800fce0:	6832      	ldr	r2, [r6, #0]
 800fce2:	1a9b      	subs	r3, r3, r2
 800fce4:	42ab      	cmp	r3, r5
 800fce6:	dc26      	bgt.n	800fd36 <_printf_common+0x96>
 800fce8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fcec:	6822      	ldr	r2, [r4, #0]
 800fcee:	3b00      	subs	r3, #0
 800fcf0:	bf18      	it	ne
 800fcf2:	2301      	movne	r3, #1
 800fcf4:	0692      	lsls	r2, r2, #26
 800fcf6:	d42b      	bmi.n	800fd50 <_printf_common+0xb0>
 800fcf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fcfc:	4641      	mov	r1, r8
 800fcfe:	4638      	mov	r0, r7
 800fd00:	47c8      	blx	r9
 800fd02:	3001      	adds	r0, #1
 800fd04:	d01e      	beq.n	800fd44 <_printf_common+0xa4>
 800fd06:	6823      	ldr	r3, [r4, #0]
 800fd08:	6922      	ldr	r2, [r4, #16]
 800fd0a:	f003 0306 	and.w	r3, r3, #6
 800fd0e:	2b04      	cmp	r3, #4
 800fd10:	bf02      	ittt	eq
 800fd12:	68e5      	ldreq	r5, [r4, #12]
 800fd14:	6833      	ldreq	r3, [r6, #0]
 800fd16:	1aed      	subeq	r5, r5, r3
 800fd18:	68a3      	ldr	r3, [r4, #8]
 800fd1a:	bf0c      	ite	eq
 800fd1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fd20:	2500      	movne	r5, #0
 800fd22:	4293      	cmp	r3, r2
 800fd24:	bfc4      	itt	gt
 800fd26:	1a9b      	subgt	r3, r3, r2
 800fd28:	18ed      	addgt	r5, r5, r3
 800fd2a:	2600      	movs	r6, #0
 800fd2c:	341a      	adds	r4, #26
 800fd2e:	42b5      	cmp	r5, r6
 800fd30:	d11a      	bne.n	800fd68 <_printf_common+0xc8>
 800fd32:	2000      	movs	r0, #0
 800fd34:	e008      	b.n	800fd48 <_printf_common+0xa8>
 800fd36:	2301      	movs	r3, #1
 800fd38:	4652      	mov	r2, sl
 800fd3a:	4641      	mov	r1, r8
 800fd3c:	4638      	mov	r0, r7
 800fd3e:	47c8      	blx	r9
 800fd40:	3001      	adds	r0, #1
 800fd42:	d103      	bne.n	800fd4c <_printf_common+0xac>
 800fd44:	f04f 30ff 	mov.w	r0, #4294967295
 800fd48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd4c:	3501      	adds	r5, #1
 800fd4e:	e7c6      	b.n	800fcde <_printf_common+0x3e>
 800fd50:	18e1      	adds	r1, r4, r3
 800fd52:	1c5a      	adds	r2, r3, #1
 800fd54:	2030      	movs	r0, #48	@ 0x30
 800fd56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fd5a:	4422      	add	r2, r4
 800fd5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fd60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fd64:	3302      	adds	r3, #2
 800fd66:	e7c7      	b.n	800fcf8 <_printf_common+0x58>
 800fd68:	2301      	movs	r3, #1
 800fd6a:	4622      	mov	r2, r4
 800fd6c:	4641      	mov	r1, r8
 800fd6e:	4638      	mov	r0, r7
 800fd70:	47c8      	blx	r9
 800fd72:	3001      	adds	r0, #1
 800fd74:	d0e6      	beq.n	800fd44 <_printf_common+0xa4>
 800fd76:	3601      	adds	r6, #1
 800fd78:	e7d9      	b.n	800fd2e <_printf_common+0x8e>
	...

0800fd7c <_printf_i>:
 800fd7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fd80:	7e0f      	ldrb	r7, [r1, #24]
 800fd82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800fd84:	2f78      	cmp	r7, #120	@ 0x78
 800fd86:	4691      	mov	r9, r2
 800fd88:	4680      	mov	r8, r0
 800fd8a:	460c      	mov	r4, r1
 800fd8c:	469a      	mov	sl, r3
 800fd8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fd92:	d807      	bhi.n	800fda4 <_printf_i+0x28>
 800fd94:	2f62      	cmp	r7, #98	@ 0x62
 800fd96:	d80a      	bhi.n	800fdae <_printf_i+0x32>
 800fd98:	2f00      	cmp	r7, #0
 800fd9a:	f000 80d1 	beq.w	800ff40 <_printf_i+0x1c4>
 800fd9e:	2f58      	cmp	r7, #88	@ 0x58
 800fda0:	f000 80b8 	beq.w	800ff14 <_printf_i+0x198>
 800fda4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fda8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fdac:	e03a      	b.n	800fe24 <_printf_i+0xa8>
 800fdae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fdb2:	2b15      	cmp	r3, #21
 800fdb4:	d8f6      	bhi.n	800fda4 <_printf_i+0x28>
 800fdb6:	a101      	add	r1, pc, #4	@ (adr r1, 800fdbc <_printf_i+0x40>)
 800fdb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800fdbc:	0800fe15 	.word	0x0800fe15
 800fdc0:	0800fe29 	.word	0x0800fe29
 800fdc4:	0800fda5 	.word	0x0800fda5
 800fdc8:	0800fda5 	.word	0x0800fda5
 800fdcc:	0800fda5 	.word	0x0800fda5
 800fdd0:	0800fda5 	.word	0x0800fda5
 800fdd4:	0800fe29 	.word	0x0800fe29
 800fdd8:	0800fda5 	.word	0x0800fda5
 800fddc:	0800fda5 	.word	0x0800fda5
 800fde0:	0800fda5 	.word	0x0800fda5
 800fde4:	0800fda5 	.word	0x0800fda5
 800fde8:	0800ff27 	.word	0x0800ff27
 800fdec:	0800fe53 	.word	0x0800fe53
 800fdf0:	0800fee1 	.word	0x0800fee1
 800fdf4:	0800fda5 	.word	0x0800fda5
 800fdf8:	0800fda5 	.word	0x0800fda5
 800fdfc:	0800ff49 	.word	0x0800ff49
 800fe00:	0800fda5 	.word	0x0800fda5
 800fe04:	0800fe53 	.word	0x0800fe53
 800fe08:	0800fda5 	.word	0x0800fda5
 800fe0c:	0800fda5 	.word	0x0800fda5
 800fe10:	0800fee9 	.word	0x0800fee9
 800fe14:	6833      	ldr	r3, [r6, #0]
 800fe16:	1d1a      	adds	r2, r3, #4
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	6032      	str	r2, [r6, #0]
 800fe1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fe20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800fe24:	2301      	movs	r3, #1
 800fe26:	e09c      	b.n	800ff62 <_printf_i+0x1e6>
 800fe28:	6833      	ldr	r3, [r6, #0]
 800fe2a:	6820      	ldr	r0, [r4, #0]
 800fe2c:	1d19      	adds	r1, r3, #4
 800fe2e:	6031      	str	r1, [r6, #0]
 800fe30:	0606      	lsls	r6, r0, #24
 800fe32:	d501      	bpl.n	800fe38 <_printf_i+0xbc>
 800fe34:	681d      	ldr	r5, [r3, #0]
 800fe36:	e003      	b.n	800fe40 <_printf_i+0xc4>
 800fe38:	0645      	lsls	r5, r0, #25
 800fe3a:	d5fb      	bpl.n	800fe34 <_printf_i+0xb8>
 800fe3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800fe40:	2d00      	cmp	r5, #0
 800fe42:	da03      	bge.n	800fe4c <_printf_i+0xd0>
 800fe44:	232d      	movs	r3, #45	@ 0x2d
 800fe46:	426d      	negs	r5, r5
 800fe48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe4c:	4858      	ldr	r0, [pc, #352]	@ (800ffb0 <_printf_i+0x234>)
 800fe4e:	230a      	movs	r3, #10
 800fe50:	e011      	b.n	800fe76 <_printf_i+0xfa>
 800fe52:	6821      	ldr	r1, [r4, #0]
 800fe54:	6833      	ldr	r3, [r6, #0]
 800fe56:	0608      	lsls	r0, r1, #24
 800fe58:	f853 5b04 	ldr.w	r5, [r3], #4
 800fe5c:	d402      	bmi.n	800fe64 <_printf_i+0xe8>
 800fe5e:	0649      	lsls	r1, r1, #25
 800fe60:	bf48      	it	mi
 800fe62:	b2ad      	uxthmi	r5, r5
 800fe64:	2f6f      	cmp	r7, #111	@ 0x6f
 800fe66:	4852      	ldr	r0, [pc, #328]	@ (800ffb0 <_printf_i+0x234>)
 800fe68:	6033      	str	r3, [r6, #0]
 800fe6a:	bf14      	ite	ne
 800fe6c:	230a      	movne	r3, #10
 800fe6e:	2308      	moveq	r3, #8
 800fe70:	2100      	movs	r1, #0
 800fe72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800fe76:	6866      	ldr	r6, [r4, #4]
 800fe78:	60a6      	str	r6, [r4, #8]
 800fe7a:	2e00      	cmp	r6, #0
 800fe7c:	db05      	blt.n	800fe8a <_printf_i+0x10e>
 800fe7e:	6821      	ldr	r1, [r4, #0]
 800fe80:	432e      	orrs	r6, r5
 800fe82:	f021 0104 	bic.w	r1, r1, #4
 800fe86:	6021      	str	r1, [r4, #0]
 800fe88:	d04b      	beq.n	800ff22 <_printf_i+0x1a6>
 800fe8a:	4616      	mov	r6, r2
 800fe8c:	fbb5 f1f3 	udiv	r1, r5, r3
 800fe90:	fb03 5711 	mls	r7, r3, r1, r5
 800fe94:	5dc7      	ldrb	r7, [r0, r7]
 800fe96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800fe9a:	462f      	mov	r7, r5
 800fe9c:	42bb      	cmp	r3, r7
 800fe9e:	460d      	mov	r5, r1
 800fea0:	d9f4      	bls.n	800fe8c <_printf_i+0x110>
 800fea2:	2b08      	cmp	r3, #8
 800fea4:	d10b      	bne.n	800febe <_printf_i+0x142>
 800fea6:	6823      	ldr	r3, [r4, #0]
 800fea8:	07df      	lsls	r7, r3, #31
 800feaa:	d508      	bpl.n	800febe <_printf_i+0x142>
 800feac:	6923      	ldr	r3, [r4, #16]
 800feae:	6861      	ldr	r1, [r4, #4]
 800feb0:	4299      	cmp	r1, r3
 800feb2:	bfde      	ittt	le
 800feb4:	2330      	movle	r3, #48	@ 0x30
 800feb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800feba:	f106 36ff 	addle.w	r6, r6, #4294967295
 800febe:	1b92      	subs	r2, r2, r6
 800fec0:	6122      	str	r2, [r4, #16]
 800fec2:	f8cd a000 	str.w	sl, [sp]
 800fec6:	464b      	mov	r3, r9
 800fec8:	aa03      	add	r2, sp, #12
 800feca:	4621      	mov	r1, r4
 800fecc:	4640      	mov	r0, r8
 800fece:	f7ff fee7 	bl	800fca0 <_printf_common>
 800fed2:	3001      	adds	r0, #1
 800fed4:	d14a      	bne.n	800ff6c <_printf_i+0x1f0>
 800fed6:	f04f 30ff 	mov.w	r0, #4294967295
 800feda:	b004      	add	sp, #16
 800fedc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fee0:	6823      	ldr	r3, [r4, #0]
 800fee2:	f043 0320 	orr.w	r3, r3, #32
 800fee6:	6023      	str	r3, [r4, #0]
 800fee8:	4832      	ldr	r0, [pc, #200]	@ (800ffb4 <_printf_i+0x238>)
 800feea:	2778      	movs	r7, #120	@ 0x78
 800feec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800fef0:	6823      	ldr	r3, [r4, #0]
 800fef2:	6831      	ldr	r1, [r6, #0]
 800fef4:	061f      	lsls	r7, r3, #24
 800fef6:	f851 5b04 	ldr.w	r5, [r1], #4
 800fefa:	d402      	bmi.n	800ff02 <_printf_i+0x186>
 800fefc:	065f      	lsls	r7, r3, #25
 800fefe:	bf48      	it	mi
 800ff00:	b2ad      	uxthmi	r5, r5
 800ff02:	6031      	str	r1, [r6, #0]
 800ff04:	07d9      	lsls	r1, r3, #31
 800ff06:	bf44      	itt	mi
 800ff08:	f043 0320 	orrmi.w	r3, r3, #32
 800ff0c:	6023      	strmi	r3, [r4, #0]
 800ff0e:	b11d      	cbz	r5, 800ff18 <_printf_i+0x19c>
 800ff10:	2310      	movs	r3, #16
 800ff12:	e7ad      	b.n	800fe70 <_printf_i+0xf4>
 800ff14:	4826      	ldr	r0, [pc, #152]	@ (800ffb0 <_printf_i+0x234>)
 800ff16:	e7e9      	b.n	800feec <_printf_i+0x170>
 800ff18:	6823      	ldr	r3, [r4, #0]
 800ff1a:	f023 0320 	bic.w	r3, r3, #32
 800ff1e:	6023      	str	r3, [r4, #0]
 800ff20:	e7f6      	b.n	800ff10 <_printf_i+0x194>
 800ff22:	4616      	mov	r6, r2
 800ff24:	e7bd      	b.n	800fea2 <_printf_i+0x126>
 800ff26:	6833      	ldr	r3, [r6, #0]
 800ff28:	6825      	ldr	r5, [r4, #0]
 800ff2a:	6961      	ldr	r1, [r4, #20]
 800ff2c:	1d18      	adds	r0, r3, #4
 800ff2e:	6030      	str	r0, [r6, #0]
 800ff30:	062e      	lsls	r6, r5, #24
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	d501      	bpl.n	800ff3a <_printf_i+0x1be>
 800ff36:	6019      	str	r1, [r3, #0]
 800ff38:	e002      	b.n	800ff40 <_printf_i+0x1c4>
 800ff3a:	0668      	lsls	r0, r5, #25
 800ff3c:	d5fb      	bpl.n	800ff36 <_printf_i+0x1ba>
 800ff3e:	8019      	strh	r1, [r3, #0]
 800ff40:	2300      	movs	r3, #0
 800ff42:	6123      	str	r3, [r4, #16]
 800ff44:	4616      	mov	r6, r2
 800ff46:	e7bc      	b.n	800fec2 <_printf_i+0x146>
 800ff48:	6833      	ldr	r3, [r6, #0]
 800ff4a:	1d1a      	adds	r2, r3, #4
 800ff4c:	6032      	str	r2, [r6, #0]
 800ff4e:	681e      	ldr	r6, [r3, #0]
 800ff50:	6862      	ldr	r2, [r4, #4]
 800ff52:	2100      	movs	r1, #0
 800ff54:	4630      	mov	r0, r6
 800ff56:	f7f0 f943 	bl	80001e0 <memchr>
 800ff5a:	b108      	cbz	r0, 800ff60 <_printf_i+0x1e4>
 800ff5c:	1b80      	subs	r0, r0, r6
 800ff5e:	6060      	str	r0, [r4, #4]
 800ff60:	6863      	ldr	r3, [r4, #4]
 800ff62:	6123      	str	r3, [r4, #16]
 800ff64:	2300      	movs	r3, #0
 800ff66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff6a:	e7aa      	b.n	800fec2 <_printf_i+0x146>
 800ff6c:	6923      	ldr	r3, [r4, #16]
 800ff6e:	4632      	mov	r2, r6
 800ff70:	4649      	mov	r1, r9
 800ff72:	4640      	mov	r0, r8
 800ff74:	47d0      	blx	sl
 800ff76:	3001      	adds	r0, #1
 800ff78:	d0ad      	beq.n	800fed6 <_printf_i+0x15a>
 800ff7a:	6823      	ldr	r3, [r4, #0]
 800ff7c:	079b      	lsls	r3, r3, #30
 800ff7e:	d413      	bmi.n	800ffa8 <_printf_i+0x22c>
 800ff80:	68e0      	ldr	r0, [r4, #12]
 800ff82:	9b03      	ldr	r3, [sp, #12]
 800ff84:	4298      	cmp	r0, r3
 800ff86:	bfb8      	it	lt
 800ff88:	4618      	movlt	r0, r3
 800ff8a:	e7a6      	b.n	800feda <_printf_i+0x15e>
 800ff8c:	2301      	movs	r3, #1
 800ff8e:	4632      	mov	r2, r6
 800ff90:	4649      	mov	r1, r9
 800ff92:	4640      	mov	r0, r8
 800ff94:	47d0      	blx	sl
 800ff96:	3001      	adds	r0, #1
 800ff98:	d09d      	beq.n	800fed6 <_printf_i+0x15a>
 800ff9a:	3501      	adds	r5, #1
 800ff9c:	68e3      	ldr	r3, [r4, #12]
 800ff9e:	9903      	ldr	r1, [sp, #12]
 800ffa0:	1a5b      	subs	r3, r3, r1
 800ffa2:	42ab      	cmp	r3, r5
 800ffa4:	dcf2      	bgt.n	800ff8c <_printf_i+0x210>
 800ffa6:	e7eb      	b.n	800ff80 <_printf_i+0x204>
 800ffa8:	2500      	movs	r5, #0
 800ffaa:	f104 0619 	add.w	r6, r4, #25
 800ffae:	e7f5      	b.n	800ff9c <_printf_i+0x220>
 800ffb0:	0801073c 	.word	0x0801073c
 800ffb4:	0801074d 	.word	0x0801074d

0800ffb8 <__swbuf_r>:
 800ffb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffba:	460e      	mov	r6, r1
 800ffbc:	4614      	mov	r4, r2
 800ffbe:	4605      	mov	r5, r0
 800ffc0:	b118      	cbz	r0, 800ffca <__swbuf_r+0x12>
 800ffc2:	6a03      	ldr	r3, [r0, #32]
 800ffc4:	b90b      	cbnz	r3, 800ffca <__swbuf_r+0x12>
 800ffc6:	f7fe f9ff 	bl	800e3c8 <__sinit>
 800ffca:	69a3      	ldr	r3, [r4, #24]
 800ffcc:	60a3      	str	r3, [r4, #8]
 800ffce:	89a3      	ldrh	r3, [r4, #12]
 800ffd0:	071a      	lsls	r2, r3, #28
 800ffd2:	d501      	bpl.n	800ffd8 <__swbuf_r+0x20>
 800ffd4:	6923      	ldr	r3, [r4, #16]
 800ffd6:	b943      	cbnz	r3, 800ffea <__swbuf_r+0x32>
 800ffd8:	4621      	mov	r1, r4
 800ffda:	4628      	mov	r0, r5
 800ffdc:	f000 f82a 	bl	8010034 <__swsetup_r>
 800ffe0:	b118      	cbz	r0, 800ffea <__swbuf_r+0x32>
 800ffe2:	f04f 37ff 	mov.w	r7, #4294967295
 800ffe6:	4638      	mov	r0, r7
 800ffe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ffea:	6823      	ldr	r3, [r4, #0]
 800ffec:	6922      	ldr	r2, [r4, #16]
 800ffee:	1a98      	subs	r0, r3, r2
 800fff0:	6963      	ldr	r3, [r4, #20]
 800fff2:	b2f6      	uxtb	r6, r6
 800fff4:	4283      	cmp	r3, r0
 800fff6:	4637      	mov	r7, r6
 800fff8:	dc05      	bgt.n	8010006 <__swbuf_r+0x4e>
 800fffa:	4621      	mov	r1, r4
 800fffc:	4628      	mov	r0, r5
 800fffe:	f7ff fc83 	bl	800f908 <_fflush_r>
 8010002:	2800      	cmp	r0, #0
 8010004:	d1ed      	bne.n	800ffe2 <__swbuf_r+0x2a>
 8010006:	68a3      	ldr	r3, [r4, #8]
 8010008:	3b01      	subs	r3, #1
 801000a:	60a3      	str	r3, [r4, #8]
 801000c:	6823      	ldr	r3, [r4, #0]
 801000e:	1c5a      	adds	r2, r3, #1
 8010010:	6022      	str	r2, [r4, #0]
 8010012:	701e      	strb	r6, [r3, #0]
 8010014:	6962      	ldr	r2, [r4, #20]
 8010016:	1c43      	adds	r3, r0, #1
 8010018:	429a      	cmp	r2, r3
 801001a:	d004      	beq.n	8010026 <__swbuf_r+0x6e>
 801001c:	89a3      	ldrh	r3, [r4, #12]
 801001e:	07db      	lsls	r3, r3, #31
 8010020:	d5e1      	bpl.n	800ffe6 <__swbuf_r+0x2e>
 8010022:	2e0a      	cmp	r6, #10
 8010024:	d1df      	bne.n	800ffe6 <__swbuf_r+0x2e>
 8010026:	4621      	mov	r1, r4
 8010028:	4628      	mov	r0, r5
 801002a:	f7ff fc6d 	bl	800f908 <_fflush_r>
 801002e:	2800      	cmp	r0, #0
 8010030:	d0d9      	beq.n	800ffe6 <__swbuf_r+0x2e>
 8010032:	e7d6      	b.n	800ffe2 <__swbuf_r+0x2a>

08010034 <__swsetup_r>:
 8010034:	b538      	push	{r3, r4, r5, lr}
 8010036:	4b29      	ldr	r3, [pc, #164]	@ (80100dc <__swsetup_r+0xa8>)
 8010038:	4605      	mov	r5, r0
 801003a:	6818      	ldr	r0, [r3, #0]
 801003c:	460c      	mov	r4, r1
 801003e:	b118      	cbz	r0, 8010048 <__swsetup_r+0x14>
 8010040:	6a03      	ldr	r3, [r0, #32]
 8010042:	b90b      	cbnz	r3, 8010048 <__swsetup_r+0x14>
 8010044:	f7fe f9c0 	bl	800e3c8 <__sinit>
 8010048:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801004c:	0719      	lsls	r1, r3, #28
 801004e:	d422      	bmi.n	8010096 <__swsetup_r+0x62>
 8010050:	06da      	lsls	r2, r3, #27
 8010052:	d407      	bmi.n	8010064 <__swsetup_r+0x30>
 8010054:	2209      	movs	r2, #9
 8010056:	602a      	str	r2, [r5, #0]
 8010058:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801005c:	81a3      	strh	r3, [r4, #12]
 801005e:	f04f 30ff 	mov.w	r0, #4294967295
 8010062:	e033      	b.n	80100cc <__swsetup_r+0x98>
 8010064:	0758      	lsls	r0, r3, #29
 8010066:	d512      	bpl.n	801008e <__swsetup_r+0x5a>
 8010068:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801006a:	b141      	cbz	r1, 801007e <__swsetup_r+0x4a>
 801006c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010070:	4299      	cmp	r1, r3
 8010072:	d002      	beq.n	801007a <__swsetup_r+0x46>
 8010074:	4628      	mov	r0, r5
 8010076:	f7fe fac7 	bl	800e608 <_free_r>
 801007a:	2300      	movs	r3, #0
 801007c:	6363      	str	r3, [r4, #52]	@ 0x34
 801007e:	89a3      	ldrh	r3, [r4, #12]
 8010080:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010084:	81a3      	strh	r3, [r4, #12]
 8010086:	2300      	movs	r3, #0
 8010088:	6063      	str	r3, [r4, #4]
 801008a:	6923      	ldr	r3, [r4, #16]
 801008c:	6023      	str	r3, [r4, #0]
 801008e:	89a3      	ldrh	r3, [r4, #12]
 8010090:	f043 0308 	orr.w	r3, r3, #8
 8010094:	81a3      	strh	r3, [r4, #12]
 8010096:	6923      	ldr	r3, [r4, #16]
 8010098:	b94b      	cbnz	r3, 80100ae <__swsetup_r+0x7a>
 801009a:	89a3      	ldrh	r3, [r4, #12]
 801009c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80100a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100a4:	d003      	beq.n	80100ae <__swsetup_r+0x7a>
 80100a6:	4621      	mov	r1, r4
 80100a8:	4628      	mov	r0, r5
 80100aa:	f000 f883 	bl	80101b4 <__smakebuf_r>
 80100ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80100b2:	f013 0201 	ands.w	r2, r3, #1
 80100b6:	d00a      	beq.n	80100ce <__swsetup_r+0x9a>
 80100b8:	2200      	movs	r2, #0
 80100ba:	60a2      	str	r2, [r4, #8]
 80100bc:	6962      	ldr	r2, [r4, #20]
 80100be:	4252      	negs	r2, r2
 80100c0:	61a2      	str	r2, [r4, #24]
 80100c2:	6922      	ldr	r2, [r4, #16]
 80100c4:	b942      	cbnz	r2, 80100d8 <__swsetup_r+0xa4>
 80100c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80100ca:	d1c5      	bne.n	8010058 <__swsetup_r+0x24>
 80100cc:	bd38      	pop	{r3, r4, r5, pc}
 80100ce:	0799      	lsls	r1, r3, #30
 80100d0:	bf58      	it	pl
 80100d2:	6962      	ldrpl	r2, [r4, #20]
 80100d4:	60a2      	str	r2, [r4, #8]
 80100d6:	e7f4      	b.n	80100c2 <__swsetup_r+0x8e>
 80100d8:	2000      	movs	r0, #0
 80100da:	e7f7      	b.n	80100cc <__swsetup_r+0x98>
 80100dc:	20000288 	.word	0x20000288

080100e0 <_raise_r>:
 80100e0:	291f      	cmp	r1, #31
 80100e2:	b538      	push	{r3, r4, r5, lr}
 80100e4:	4605      	mov	r5, r0
 80100e6:	460c      	mov	r4, r1
 80100e8:	d904      	bls.n	80100f4 <_raise_r+0x14>
 80100ea:	2316      	movs	r3, #22
 80100ec:	6003      	str	r3, [r0, #0]
 80100ee:	f04f 30ff 	mov.w	r0, #4294967295
 80100f2:	bd38      	pop	{r3, r4, r5, pc}
 80100f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80100f6:	b112      	cbz	r2, 80100fe <_raise_r+0x1e>
 80100f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80100fc:	b94b      	cbnz	r3, 8010112 <_raise_r+0x32>
 80100fe:	4628      	mov	r0, r5
 8010100:	f000 f830 	bl	8010164 <_getpid_r>
 8010104:	4622      	mov	r2, r4
 8010106:	4601      	mov	r1, r0
 8010108:	4628      	mov	r0, r5
 801010a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801010e:	f000 b817 	b.w	8010140 <_kill_r>
 8010112:	2b01      	cmp	r3, #1
 8010114:	d00a      	beq.n	801012c <_raise_r+0x4c>
 8010116:	1c59      	adds	r1, r3, #1
 8010118:	d103      	bne.n	8010122 <_raise_r+0x42>
 801011a:	2316      	movs	r3, #22
 801011c:	6003      	str	r3, [r0, #0]
 801011e:	2001      	movs	r0, #1
 8010120:	e7e7      	b.n	80100f2 <_raise_r+0x12>
 8010122:	2100      	movs	r1, #0
 8010124:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010128:	4620      	mov	r0, r4
 801012a:	4798      	blx	r3
 801012c:	2000      	movs	r0, #0
 801012e:	e7e0      	b.n	80100f2 <_raise_r+0x12>

08010130 <raise>:
 8010130:	4b02      	ldr	r3, [pc, #8]	@ (801013c <raise+0xc>)
 8010132:	4601      	mov	r1, r0
 8010134:	6818      	ldr	r0, [r3, #0]
 8010136:	f7ff bfd3 	b.w	80100e0 <_raise_r>
 801013a:	bf00      	nop
 801013c:	20000288 	.word	0x20000288

08010140 <_kill_r>:
 8010140:	b538      	push	{r3, r4, r5, lr}
 8010142:	4d07      	ldr	r5, [pc, #28]	@ (8010160 <_kill_r+0x20>)
 8010144:	2300      	movs	r3, #0
 8010146:	4604      	mov	r4, r0
 8010148:	4608      	mov	r0, r1
 801014a:	4611      	mov	r1, r2
 801014c:	602b      	str	r3, [r5, #0]
 801014e:	f7f2 fa9d 	bl	800268c <_kill>
 8010152:	1c43      	adds	r3, r0, #1
 8010154:	d102      	bne.n	801015c <_kill_r+0x1c>
 8010156:	682b      	ldr	r3, [r5, #0]
 8010158:	b103      	cbz	r3, 801015c <_kill_r+0x1c>
 801015a:	6023      	str	r3, [r4, #0]
 801015c:	bd38      	pop	{r3, r4, r5, pc}
 801015e:	bf00      	nop
 8010160:	20002840 	.word	0x20002840

08010164 <_getpid_r>:
 8010164:	f7f2 ba8a 	b.w	800267c <_getpid>

08010168 <__swhatbuf_r>:
 8010168:	b570      	push	{r4, r5, r6, lr}
 801016a:	460c      	mov	r4, r1
 801016c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010170:	2900      	cmp	r1, #0
 8010172:	b096      	sub	sp, #88	@ 0x58
 8010174:	4615      	mov	r5, r2
 8010176:	461e      	mov	r6, r3
 8010178:	da0d      	bge.n	8010196 <__swhatbuf_r+0x2e>
 801017a:	89a3      	ldrh	r3, [r4, #12]
 801017c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010180:	f04f 0100 	mov.w	r1, #0
 8010184:	bf14      	ite	ne
 8010186:	2340      	movne	r3, #64	@ 0x40
 8010188:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801018c:	2000      	movs	r0, #0
 801018e:	6031      	str	r1, [r6, #0]
 8010190:	602b      	str	r3, [r5, #0]
 8010192:	b016      	add	sp, #88	@ 0x58
 8010194:	bd70      	pop	{r4, r5, r6, pc}
 8010196:	466a      	mov	r2, sp
 8010198:	f000 f848 	bl	801022c <_fstat_r>
 801019c:	2800      	cmp	r0, #0
 801019e:	dbec      	blt.n	801017a <__swhatbuf_r+0x12>
 80101a0:	9901      	ldr	r1, [sp, #4]
 80101a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80101a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80101aa:	4259      	negs	r1, r3
 80101ac:	4159      	adcs	r1, r3
 80101ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80101b2:	e7eb      	b.n	801018c <__swhatbuf_r+0x24>

080101b4 <__smakebuf_r>:
 80101b4:	898b      	ldrh	r3, [r1, #12]
 80101b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80101b8:	079d      	lsls	r5, r3, #30
 80101ba:	4606      	mov	r6, r0
 80101bc:	460c      	mov	r4, r1
 80101be:	d507      	bpl.n	80101d0 <__smakebuf_r+0x1c>
 80101c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80101c4:	6023      	str	r3, [r4, #0]
 80101c6:	6123      	str	r3, [r4, #16]
 80101c8:	2301      	movs	r3, #1
 80101ca:	6163      	str	r3, [r4, #20]
 80101cc:	b003      	add	sp, #12
 80101ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80101d0:	ab01      	add	r3, sp, #4
 80101d2:	466a      	mov	r2, sp
 80101d4:	f7ff ffc8 	bl	8010168 <__swhatbuf_r>
 80101d8:	9f00      	ldr	r7, [sp, #0]
 80101da:	4605      	mov	r5, r0
 80101dc:	4639      	mov	r1, r7
 80101de:	4630      	mov	r0, r6
 80101e0:	f7fe fdb8 	bl	800ed54 <_malloc_r>
 80101e4:	b948      	cbnz	r0, 80101fa <__smakebuf_r+0x46>
 80101e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80101ea:	059a      	lsls	r2, r3, #22
 80101ec:	d4ee      	bmi.n	80101cc <__smakebuf_r+0x18>
 80101ee:	f023 0303 	bic.w	r3, r3, #3
 80101f2:	f043 0302 	orr.w	r3, r3, #2
 80101f6:	81a3      	strh	r3, [r4, #12]
 80101f8:	e7e2      	b.n	80101c0 <__smakebuf_r+0xc>
 80101fa:	89a3      	ldrh	r3, [r4, #12]
 80101fc:	6020      	str	r0, [r4, #0]
 80101fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010202:	81a3      	strh	r3, [r4, #12]
 8010204:	9b01      	ldr	r3, [sp, #4]
 8010206:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801020a:	b15b      	cbz	r3, 8010224 <__smakebuf_r+0x70>
 801020c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010210:	4630      	mov	r0, r6
 8010212:	f000 f81d 	bl	8010250 <_isatty_r>
 8010216:	b128      	cbz	r0, 8010224 <__smakebuf_r+0x70>
 8010218:	89a3      	ldrh	r3, [r4, #12]
 801021a:	f023 0303 	bic.w	r3, r3, #3
 801021e:	f043 0301 	orr.w	r3, r3, #1
 8010222:	81a3      	strh	r3, [r4, #12]
 8010224:	89a3      	ldrh	r3, [r4, #12]
 8010226:	431d      	orrs	r5, r3
 8010228:	81a5      	strh	r5, [r4, #12]
 801022a:	e7cf      	b.n	80101cc <__smakebuf_r+0x18>

0801022c <_fstat_r>:
 801022c:	b538      	push	{r3, r4, r5, lr}
 801022e:	4d07      	ldr	r5, [pc, #28]	@ (801024c <_fstat_r+0x20>)
 8010230:	2300      	movs	r3, #0
 8010232:	4604      	mov	r4, r0
 8010234:	4608      	mov	r0, r1
 8010236:	4611      	mov	r1, r2
 8010238:	602b      	str	r3, [r5, #0]
 801023a:	f7f2 fa87 	bl	800274c <_fstat>
 801023e:	1c43      	adds	r3, r0, #1
 8010240:	d102      	bne.n	8010248 <_fstat_r+0x1c>
 8010242:	682b      	ldr	r3, [r5, #0]
 8010244:	b103      	cbz	r3, 8010248 <_fstat_r+0x1c>
 8010246:	6023      	str	r3, [r4, #0]
 8010248:	bd38      	pop	{r3, r4, r5, pc}
 801024a:	bf00      	nop
 801024c:	20002840 	.word	0x20002840

08010250 <_isatty_r>:
 8010250:	b538      	push	{r3, r4, r5, lr}
 8010252:	4d06      	ldr	r5, [pc, #24]	@ (801026c <_isatty_r+0x1c>)
 8010254:	2300      	movs	r3, #0
 8010256:	4604      	mov	r4, r0
 8010258:	4608      	mov	r0, r1
 801025a:	602b      	str	r3, [r5, #0]
 801025c:	f7f2 fa86 	bl	800276c <_isatty>
 8010260:	1c43      	adds	r3, r0, #1
 8010262:	d102      	bne.n	801026a <_isatty_r+0x1a>
 8010264:	682b      	ldr	r3, [r5, #0]
 8010266:	b103      	cbz	r3, 801026a <_isatty_r+0x1a>
 8010268:	6023      	str	r3, [r4, #0]
 801026a:	bd38      	pop	{r3, r4, r5, pc}
 801026c:	20002840 	.word	0x20002840

08010270 <atan2f>:
 8010270:	f000 b800 	b.w	8010274 <__ieee754_atan2f>

08010274 <__ieee754_atan2f>:
 8010274:	ee10 2a90 	vmov	r2, s1
 8010278:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801027c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010280:	b510      	push	{r4, lr}
 8010282:	eef0 7a40 	vmov.f32	s15, s0
 8010286:	d806      	bhi.n	8010296 <__ieee754_atan2f+0x22>
 8010288:	ee10 0a10 	vmov	r0, s0
 801028c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8010290:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8010294:	d904      	bls.n	80102a0 <__ieee754_atan2f+0x2c>
 8010296:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801029a:	eeb0 0a67 	vmov.f32	s0, s15
 801029e:	bd10      	pop	{r4, pc}
 80102a0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80102a4:	d103      	bne.n	80102ae <__ieee754_atan2f+0x3a>
 80102a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80102aa:	f000 b883 	b.w	80103b4 <atanf>
 80102ae:	1794      	asrs	r4, r2, #30
 80102b0:	f004 0402 	and.w	r4, r4, #2
 80102b4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80102b8:	b943      	cbnz	r3, 80102cc <__ieee754_atan2f+0x58>
 80102ba:	2c02      	cmp	r4, #2
 80102bc:	d05e      	beq.n	801037c <__ieee754_atan2f+0x108>
 80102be:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010390 <__ieee754_atan2f+0x11c>
 80102c2:	2c03      	cmp	r4, #3
 80102c4:	bf08      	it	eq
 80102c6:	eef0 7a47 	vmoveq.f32	s15, s14
 80102ca:	e7e6      	b.n	801029a <__ieee754_atan2f+0x26>
 80102cc:	b941      	cbnz	r1, 80102e0 <__ieee754_atan2f+0x6c>
 80102ce:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8010394 <__ieee754_atan2f+0x120>
 80102d2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010398 <__ieee754_atan2f+0x124>
 80102d6:	2800      	cmp	r0, #0
 80102d8:	bfa8      	it	ge
 80102da:	eef0 7a47 	vmovge.f32	s15, s14
 80102de:	e7dc      	b.n	801029a <__ieee754_atan2f+0x26>
 80102e0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80102e4:	d110      	bne.n	8010308 <__ieee754_atan2f+0x94>
 80102e6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80102ea:	f104 34ff 	add.w	r4, r4, #4294967295
 80102ee:	d107      	bne.n	8010300 <__ieee754_atan2f+0x8c>
 80102f0:	2c02      	cmp	r4, #2
 80102f2:	d846      	bhi.n	8010382 <__ieee754_atan2f+0x10e>
 80102f4:	4b29      	ldr	r3, [pc, #164]	@ (801039c <__ieee754_atan2f+0x128>)
 80102f6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80102fa:	edd3 7a00 	vldr	s15, [r3]
 80102fe:	e7cc      	b.n	801029a <__ieee754_atan2f+0x26>
 8010300:	2c02      	cmp	r4, #2
 8010302:	d841      	bhi.n	8010388 <__ieee754_atan2f+0x114>
 8010304:	4b26      	ldr	r3, [pc, #152]	@ (80103a0 <__ieee754_atan2f+0x12c>)
 8010306:	e7f6      	b.n	80102f6 <__ieee754_atan2f+0x82>
 8010308:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801030c:	d0df      	beq.n	80102ce <__ieee754_atan2f+0x5a>
 801030e:	1a5b      	subs	r3, r3, r1
 8010310:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8010314:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010318:	da1a      	bge.n	8010350 <__ieee754_atan2f+0xdc>
 801031a:	2a00      	cmp	r2, #0
 801031c:	da01      	bge.n	8010322 <__ieee754_atan2f+0xae>
 801031e:	313c      	adds	r1, #60	@ 0x3c
 8010320:	db19      	blt.n	8010356 <__ieee754_atan2f+0xe2>
 8010322:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010326:	f000 f919 	bl	801055c <fabsf>
 801032a:	f000 f843 	bl	80103b4 <atanf>
 801032e:	eef0 7a40 	vmov.f32	s15, s0
 8010332:	2c01      	cmp	r4, #1
 8010334:	d012      	beq.n	801035c <__ieee754_atan2f+0xe8>
 8010336:	2c02      	cmp	r4, #2
 8010338:	d017      	beq.n	801036a <__ieee754_atan2f+0xf6>
 801033a:	2c00      	cmp	r4, #0
 801033c:	d0ad      	beq.n	801029a <__ieee754_atan2f+0x26>
 801033e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80103a4 <__ieee754_atan2f+0x130>
 8010342:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010346:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80103a8 <__ieee754_atan2f+0x134>
 801034a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801034e:	e7a4      	b.n	801029a <__ieee754_atan2f+0x26>
 8010350:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8010398 <__ieee754_atan2f+0x124>
 8010354:	e7ed      	b.n	8010332 <__ieee754_atan2f+0xbe>
 8010356:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80103ac <__ieee754_atan2f+0x138>
 801035a:	e7ea      	b.n	8010332 <__ieee754_atan2f+0xbe>
 801035c:	ee17 3a90 	vmov	r3, s15
 8010360:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010364:	ee07 3a90 	vmov	s15, r3
 8010368:	e797      	b.n	801029a <__ieee754_atan2f+0x26>
 801036a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80103a4 <__ieee754_atan2f+0x130>
 801036e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010372:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80103a8 <__ieee754_atan2f+0x134>
 8010376:	ee77 7a67 	vsub.f32	s15, s14, s15
 801037a:	e78e      	b.n	801029a <__ieee754_atan2f+0x26>
 801037c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80103a8 <__ieee754_atan2f+0x134>
 8010380:	e78b      	b.n	801029a <__ieee754_atan2f+0x26>
 8010382:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80103b0 <__ieee754_atan2f+0x13c>
 8010386:	e788      	b.n	801029a <__ieee754_atan2f+0x26>
 8010388:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80103ac <__ieee754_atan2f+0x138>
 801038c:	e785      	b.n	801029a <__ieee754_atan2f+0x26>
 801038e:	bf00      	nop
 8010390:	c0490fdb 	.word	0xc0490fdb
 8010394:	bfc90fdb 	.word	0xbfc90fdb
 8010398:	3fc90fdb 	.word	0x3fc90fdb
 801039c:	080109bc 	.word	0x080109bc
 80103a0:	080109b0 	.word	0x080109b0
 80103a4:	33bbbd2e 	.word	0x33bbbd2e
 80103a8:	40490fdb 	.word	0x40490fdb
 80103ac:	00000000 	.word	0x00000000
 80103b0:	3f490fdb 	.word	0x3f490fdb

080103b4 <atanf>:
 80103b4:	b538      	push	{r3, r4, r5, lr}
 80103b6:	ee10 5a10 	vmov	r5, s0
 80103ba:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80103be:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80103c2:	eef0 7a40 	vmov.f32	s15, s0
 80103c6:	d310      	bcc.n	80103ea <atanf+0x36>
 80103c8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80103cc:	d904      	bls.n	80103d8 <atanf+0x24>
 80103ce:	ee70 7a00 	vadd.f32	s15, s0, s0
 80103d2:	eeb0 0a67 	vmov.f32	s0, s15
 80103d6:	bd38      	pop	{r3, r4, r5, pc}
 80103d8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010510 <atanf+0x15c>
 80103dc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010514 <atanf+0x160>
 80103e0:	2d00      	cmp	r5, #0
 80103e2:	bfc8      	it	gt
 80103e4:	eef0 7a47 	vmovgt.f32	s15, s14
 80103e8:	e7f3      	b.n	80103d2 <atanf+0x1e>
 80103ea:	4b4b      	ldr	r3, [pc, #300]	@ (8010518 <atanf+0x164>)
 80103ec:	429c      	cmp	r4, r3
 80103ee:	d810      	bhi.n	8010412 <atanf+0x5e>
 80103f0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80103f4:	d20a      	bcs.n	801040c <atanf+0x58>
 80103f6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801051c <atanf+0x168>
 80103fa:	ee30 7a07 	vadd.f32	s14, s0, s14
 80103fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010402:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801040a:	dce2      	bgt.n	80103d2 <atanf+0x1e>
 801040c:	f04f 33ff 	mov.w	r3, #4294967295
 8010410:	e013      	b.n	801043a <atanf+0x86>
 8010412:	f000 f8a3 	bl	801055c <fabsf>
 8010416:	4b42      	ldr	r3, [pc, #264]	@ (8010520 <atanf+0x16c>)
 8010418:	429c      	cmp	r4, r3
 801041a:	d84f      	bhi.n	80104bc <atanf+0x108>
 801041c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8010420:	429c      	cmp	r4, r3
 8010422:	d841      	bhi.n	80104a8 <atanf+0xf4>
 8010424:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8010428:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801042c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010430:	2300      	movs	r3, #0
 8010432:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010436:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801043a:	1c5a      	adds	r2, r3, #1
 801043c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8010440:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8010524 <atanf+0x170>
 8010444:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010528 <atanf+0x174>
 8010448:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 801052c <atanf+0x178>
 801044c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8010450:	eee6 5a87 	vfma.f32	s11, s13, s14
 8010454:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010530 <atanf+0x17c>
 8010458:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801045c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010534 <atanf+0x180>
 8010460:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010464:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010538 <atanf+0x184>
 8010468:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801046c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801053c <atanf+0x188>
 8010470:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010474:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010540 <atanf+0x18c>
 8010478:	eea6 5a87 	vfma.f32	s10, s13, s14
 801047c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010544 <atanf+0x190>
 8010480:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010484:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010548 <atanf+0x194>
 8010488:	eea7 5a26 	vfma.f32	s10, s14, s13
 801048c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801054c <atanf+0x198>
 8010490:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010494:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010498:	eea5 7a86 	vfma.f32	s14, s11, s12
 801049c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80104a0:	d121      	bne.n	80104e6 <atanf+0x132>
 80104a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104a6:	e794      	b.n	80103d2 <atanf+0x1e>
 80104a8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80104ac:	ee30 7a67 	vsub.f32	s14, s0, s15
 80104b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80104b4:	2301      	movs	r3, #1
 80104b6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80104ba:	e7be      	b.n	801043a <atanf+0x86>
 80104bc:	4b24      	ldr	r3, [pc, #144]	@ (8010550 <atanf+0x19c>)
 80104be:	429c      	cmp	r4, r3
 80104c0:	d80b      	bhi.n	80104da <atanf+0x126>
 80104c2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80104c6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80104ca:	eea0 7a27 	vfma.f32	s14, s0, s15
 80104ce:	2302      	movs	r3, #2
 80104d0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80104d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80104d8:	e7af      	b.n	801043a <atanf+0x86>
 80104da:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80104de:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80104e2:	2303      	movs	r3, #3
 80104e4:	e7a9      	b.n	801043a <atanf+0x86>
 80104e6:	4a1b      	ldr	r2, [pc, #108]	@ (8010554 <atanf+0x1a0>)
 80104e8:	491b      	ldr	r1, [pc, #108]	@ (8010558 <atanf+0x1a4>)
 80104ea:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80104ee:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80104f2:	edd3 6a00 	vldr	s13, [r3]
 80104f6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80104fa:	2d00      	cmp	r5, #0
 80104fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010500:	edd2 7a00 	vldr	s15, [r2]
 8010504:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010508:	bfb8      	it	lt
 801050a:	eef1 7a67 	vneglt.f32	s15, s15
 801050e:	e760      	b.n	80103d2 <atanf+0x1e>
 8010510:	bfc90fdb 	.word	0xbfc90fdb
 8010514:	3fc90fdb 	.word	0x3fc90fdb
 8010518:	3edfffff 	.word	0x3edfffff
 801051c:	7149f2ca 	.word	0x7149f2ca
 8010520:	3f97ffff 	.word	0x3f97ffff
 8010524:	3c8569d7 	.word	0x3c8569d7
 8010528:	3d4bda59 	.word	0x3d4bda59
 801052c:	bd6ef16b 	.word	0xbd6ef16b
 8010530:	3d886b35 	.word	0x3d886b35
 8010534:	3dba2e6e 	.word	0x3dba2e6e
 8010538:	3e124925 	.word	0x3e124925
 801053c:	3eaaaaab 	.word	0x3eaaaaab
 8010540:	bd15a221 	.word	0xbd15a221
 8010544:	bd9d8795 	.word	0xbd9d8795
 8010548:	bde38e38 	.word	0xbde38e38
 801054c:	be4ccccd 	.word	0xbe4ccccd
 8010550:	401bffff 	.word	0x401bffff
 8010554:	080109d8 	.word	0x080109d8
 8010558:	080109c8 	.word	0x080109c8

0801055c <fabsf>:
 801055c:	ee10 3a10 	vmov	r3, s0
 8010560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010564:	ee00 3a10 	vmov	s0, r3
 8010568:	4770      	bx	lr
	...

0801056c <_init>:
 801056c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801056e:	bf00      	nop
 8010570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010572:	bc08      	pop	{r3}
 8010574:	469e      	mov	lr, r3
 8010576:	4770      	bx	lr

08010578 <_fini>:
 8010578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801057a:	bf00      	nop
 801057c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801057e:	bc08      	pop	{r3}
 8010580:	469e      	mov	lr, r3
 8010582:	4770      	bx	lr
