

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Mar 23 18:08:35 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      281|      281| 1.962 us | 1.962 us |  281|  281|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_myproject_fu_102  |myproject  |      258|      258| 1.801 us | 1.801 us |   64|   64| dataflow |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       20|     21|   10807|  35367|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    183|    -|
|Register         |        -|      -|     603|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       20|     21|   11410|  35556|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        7|      9|      10|     66|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |grp_myproject_fu_102            |myproject                     |       20|     21|  10771|  35327|    0|
    |myproject_axi_AXILiteS_s_axi_U  |myproject_axi_AXILiteS_s_axi  |        0|      0|     36|     40|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+
    |Total                           |                              |       20|     21|  10807|  35367|    0|
    +--------------------------------+------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_102_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_myproject_fu_102_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0|   6|           3|           3|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         25|    1|         25|
    |in_r_TDATA_blk_n   |    9|          2|    1|          2|
    |out_r_TDATA_blk_n  |    9|          2|    1|          2|
    |out_r_TDATA_int    |   33|          6|   16|         96|
    |out_r_TLAST_int    |   15|          3|    1|          3|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  183|         38|   20|        128|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |   24|   0|   24|          0|
    |ap_sync_reg_grp_myproject_fu_102_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_myproject_fu_102_ap_ready  |    1|   0|    1|          0|
    |grp_myproject_fu_102_ap_start_reg          |    1|   0|    1|          0|
    |in_data_V_val10_reg_264                    |   16|   0|   16|          0|
    |in_data_V_val11_reg_269                    |   16|   0|   16|          0|
    |in_data_V_val12_reg_274                    |   16|   0|   16|          0|
    |in_data_V_val13_reg_279                    |   16|   0|   16|          0|
    |in_data_V_val14_reg_284                    |   16|   0|   16|          0|
    |in_data_V_val1_reg_219                     |   16|   0|   16|          0|
    |in_data_V_val2_reg_244                     |   16|   0|   16|          0|
    |in_data_V_val3_reg_224                     |   16|   0|   16|          0|
    |in_data_V_val4_reg_249                     |   16|   0|   16|          0|
    |in_data_V_val5_reg_229                     |   16|   0|   16|          0|
    |in_data_V_val6_reg_254                     |   16|   0|   16|          0|
    |in_data_V_val7_reg_234                     |   16|   0|   16|          0|
    |in_data_V_val8_reg_259                     |   16|   0|   16|          0|
    |in_data_V_val9_reg_239                     |   16|   0|   16|          0|
    |in_data_V_val_reg_214                      |   16|   0|   16|          0|
    |in_local_V_fu_58                           |  256|   0|  256|          0|
    |out_local_0_fu_62                          |   16|   0|   16|          0|
    |out_local_1_fu_66                          |   16|   0|   16|          0|
    |out_local_2_fu_70                          |   16|   0|   16|          0|
    |out_local_3_fu_74                          |   16|   0|   16|          0|
    |out_local_4_fu_78                          |   16|   0|   16|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      |  603|   0|  603|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | myproject_axi | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | myproject_axi | return value |
|interrupt               | out |    1| ap_ctrl_hs | myproject_axi | return value |
|in_r_TDATA              |  in |   16|    axis    |   in_data_V   |    pointer   |
|in_r_TVALID             |  in |    1|    axis    |    in_last    |    pointer   |
|in_r_TREADY             | out |    1|    axis    |    in_last    |    pointer   |
|in_r_TLAST              |  in |    1|    axis    |    in_last    |    pointer   |
|out_r_TDATA             | out |   16|    axis    |   out_data_V  |    pointer   |
|out_r_TVALID            | out |    1|    axis    |    out_last   |    pointer   |
|out_r_TREADY            |  in |    1|    axis    |    out_last   |    pointer   |
|out_r_TLAST             | out |    1|    axis    |    out_last   |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V = alloca i256, align 8" [firmware/myproject_axi.cpp:16]   --->   Operation 25 'alloca' 'in_local_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%out_local_0 = alloca i16, align 2"   --->   Operation 26 'alloca' 'out_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_local_1 = alloca i16, align 2"   --->   Operation 27 'alloca' 'out_local_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_local_2 = alloca i16, align 2"   --->   Operation 28 'alloca' 'out_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_local_3 = alloca i16, align 2"   --->   Operation 29 'alloca' 'out_local_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_local_4 = alloca i16, align 2"   --->   Operation 30 'alloca' 'out_local_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 31 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_data_V_val = extractvalue { i16, i1 } %empty, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 32 'extractvalue' 'in_data_V_val' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_28 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 33 'read' 'empty_28' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_data_V_val1 = extractvalue { i16, i1 } %empty_28, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 34 'extractvalue' 'in_data_V_val1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_29 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 35 'read' 'empty_29' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_data_V_val3 = extractvalue { i16, i1 } %empty_29, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 36 'extractvalue' 'in_data_V_val3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_30 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 37 'read' 'empty_30' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%in_data_V_val5 = extractvalue { i16, i1 } %empty_30, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 38 'extractvalue' 'in_data_V_val5' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%empty_31 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 39 'read' 'empty_31' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%in_data_V_val7 = extractvalue { i16, i1 } %empty_31, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 40 'extractvalue' 'in_data_V_val7' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_32 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 41 'read' 'empty_32' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%in_data_V_val9 = extractvalue { i16, i1 } %empty_32, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 42 'extractvalue' 'in_data_V_val9' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%empty_33 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 43 'read' 'empty_33' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%in_data_V_val2 = extractvalue { i16, i1 } %empty_33, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 44 'extractvalue' 'in_data_V_val2' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%empty_34 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 45 'read' 'empty_34' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%in_data_V_val4 = extractvalue { i16, i1 } %empty_34, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 46 'extractvalue' 'in_data_V_val4' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%empty_35 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 47 'read' 'empty_35' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%in_data_V_val6 = extractvalue { i16, i1 } %empty_35, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 48 'extractvalue' 'in_data_V_val6' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%empty_36 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 49 'read' 'empty_36' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%in_data_V_val8 = extractvalue { i16, i1 } %empty_36, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 50 'extractvalue' 'in_data_V_val8' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%empty_37 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 51 'read' 'empty_37' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 52 [1/1] (0.00ns)   --->   "%in_data_V_val10 = extractvalue { i16, i1 } %empty_37, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 52 'extractvalue' 'in_data_V_val10' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%empty_38 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 53 'read' 'empty_38' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%in_data_V_val11 = extractvalue { i16, i1 } %empty_38, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 54 'extractvalue' 'in_data_V_val11' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%empty_39 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 55 'read' 'empty_39' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%in_data_V_val12 = extractvalue { i16, i1 } %empty_39, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 56 'extractvalue' 'in_data_V_val12' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 57 [1/1] (0.00ns)   --->   "%empty_40 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 57 'read' 'empty_40' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 58 [1/1] (0.00ns)   --->   "%in_data_V_val13 = extractvalue { i16, i1 } %empty_40, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 58 'extractvalue' 'in_data_V_val13' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 59 [1/1] (0.00ns)   --->   "%empty_41 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)" [firmware/myproject_axi.cpp:4]   --->   Operation 59 'read' 'empty_41' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 60 [1/1] (0.00ns)   --->   "%in_data_V_val14 = extractvalue { i16, i1 } %empty_41, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 60 'extractvalue' 'in_data_V_val14' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 61 [1/1] (0.00ns)   --->   "%empty_42 = call { i16, i1 } @_ssdm_op_Read.axis.volatile.i16P.i1P(i16* %in_data_V, i1* %in_last)"   --->   Operation 61 'read' 'empty_42' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 62 [1/1] (0.00ns)   --->   "%in_data_V_val15 = extractvalue { i16, i1 } %empty_42, 0"   --->   Operation 62 'extractvalue' 'in_data_V_val15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 63 [1/1] (0.00ns)   --->   "%in_local_V_1 = call i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16(i16 %in_data_V_val15, i16 %in_data_V_val14, i16 %in_data_V_val13, i16 %in_data_V_val12, i16 %in_data_V_val11, i16 %in_data_V_val10, i16 %in_data_V_val8, i16 %in_data_V_val6, i16 %in_data_V_val4, i16 %in_data_V_val2, i16 %in_data_V_val9, i16 %in_data_V_val7, i16 %in_data_V_val5, i16 %in_data_V_val3, i16 %in_data_V_val1, i16 %in_data_V_val)" [firmware/myproject_axi.cpp:21]   --->   Operation 63 'bitconcatenate' 'in_local_V_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "store i256 %in_local_V_1, i256* %in_local_V, align 8" [firmware/myproject_axi.cpp:21]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 65 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 65 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 66 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 66 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%out_local_0_load = load i16* %out_local_0, align 2" [firmware/myproject_axi.cpp:29]   --->   Operation 67 'load' 'out_local_0_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_0_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 69 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_0_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 69 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_20 : Operation 70 [1/1] (0.00ns)   --->   "%out_local_1_load = load i16* %out_local_1, align 2" [firmware/myproject_axi.cpp:29]   --->   Operation 70 'load' 'out_local_1_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 71 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_1_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 71 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 72 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_1_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_21 : Operation 73 [1/1] (0.00ns)   --->   "%out_local_2_load = load i16* %out_local_2, align 2" [firmware/myproject_axi.cpp:29]   --->   Operation 73 'load' 'out_local_2_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 74 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_2_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 74 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 75 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_2_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 76 [1/1] (0.00ns)   --->   "%out_local_3_load = load i16* %out_local_3, align 2" [firmware/myproject_axi.cpp:29]   --->   Operation 76 'load' 'out_local_3_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 77 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_3_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 77 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 78 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_3_load, i1 false)" [firmware/myproject_axi.cpp:5]   --->   Operation 78 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%out_local_4_load = load i16* %out_local_4, align 2" [firmware/myproject_axi.cpp:29]   --->   Operation 79 'load' 'out_local_4_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_4_load, i1 true)" [firmware/myproject_axi.cpp:5]   --->   Operation 80 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_data_V), !map !198"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last), !map !204"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_data_V), !map !208"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last), !map !214"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 85 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_data_V, i1* %in_last, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:8]   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_data_V, i1* %out_last, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:9]   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 89 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i1P(i16* %out_data_V, i1* %out_last, i16 %out_local_4_load, i1 true)" [firmware/myproject_axi.cpp:5]   --->   Operation 89 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_24 : Operation 90 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:35]   --->   Operation 90 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outidx3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w5_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w8_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w11_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V         (alloca        ) [ 0011111111111111111000000]
out_local_0        (alloca        ) [ 0011111111111111111100000]
out_local_1        (alloca        ) [ 0011111111111111111110000]
out_local_2        (alloca        ) [ 0011111111111111111111000]
out_local_3        (alloca        ) [ 0011111111111111111111100]
out_local_4        (alloca        ) [ 0011111111111111111111110]
empty              (read          ) [ 0000000000000000000000000]
in_data_V_val      (extractvalue  ) [ 0011111111111111100000000]
empty_28           (read          ) [ 0000000000000000000000000]
in_data_V_val1     (extractvalue  ) [ 0001111111111111100000000]
empty_29           (read          ) [ 0000000000000000000000000]
in_data_V_val3     (extractvalue  ) [ 0000111111111111100000000]
empty_30           (read          ) [ 0000000000000000000000000]
in_data_V_val5     (extractvalue  ) [ 0000011111111111100000000]
empty_31           (read          ) [ 0000000000000000000000000]
in_data_V_val7     (extractvalue  ) [ 0000001111111111100000000]
empty_32           (read          ) [ 0000000000000000000000000]
in_data_V_val9     (extractvalue  ) [ 0000000111111111100000000]
empty_33           (read          ) [ 0000000000000000000000000]
in_data_V_val2     (extractvalue  ) [ 0000000011111111100000000]
empty_34           (read          ) [ 0000000000000000000000000]
in_data_V_val4     (extractvalue  ) [ 0000000001111111100000000]
empty_35           (read          ) [ 0000000000000000000000000]
in_data_V_val6     (extractvalue  ) [ 0000000000111111100000000]
empty_36           (read          ) [ 0000000000000000000000000]
in_data_V_val8     (extractvalue  ) [ 0000000000011111100000000]
empty_37           (read          ) [ 0000000000000000000000000]
in_data_V_val10    (extractvalue  ) [ 0000000000001111100000000]
empty_38           (read          ) [ 0000000000000000000000000]
in_data_V_val11    (extractvalue  ) [ 0000000000000111100000000]
empty_39           (read          ) [ 0000000000000000000000000]
in_data_V_val12    (extractvalue  ) [ 0000000000000011100000000]
empty_40           (read          ) [ 0000000000000000000000000]
in_data_V_val13    (extractvalue  ) [ 0000000000000001100000000]
empty_41           (read          ) [ 0000000000000000000000000]
in_data_V_val14    (extractvalue  ) [ 0000000000000000100000000]
empty_42           (read          ) [ 0000000000000000000000000]
in_data_V_val15    (extractvalue  ) [ 0000000000000000000000000]
in_local_V_1       (bitconcatenate) [ 0000000000000000000000000]
store_ln21         (store         ) [ 0000000000000000000000000]
call_ln0           (call          ) [ 0000000000000000000000000]
out_local_0_load   (load          ) [ 0000000000000000000010000]
write_ln5          (write         ) [ 0000000000000000000000000]
out_local_1_load   (load          ) [ 0000000000000000000001000]
write_ln5          (write         ) [ 0000000000000000000000000]
out_local_2_load   (load          ) [ 0000000000000000000000100]
write_ln5          (write         ) [ 0000000000000000000000000]
out_local_3_load   (load          ) [ 0000000000000000000000010]
write_ln5          (write         ) [ 0000000000000000000000000]
out_local_4_load   (load          ) [ 0000000000000000000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000000000000000]
specinterface_ln8  (specinterface ) [ 0000000000000000000000000]
specinterface_ln9  (specinterface ) [ 0000000000000000000000000]
specinterface_ln10 (specinterface ) [ 0000000000000000000000000]
write_ln5          (write         ) [ 0000000000000000000000000]
ret_ln35           (ret           ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outidx3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w5_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w5_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outidx">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="w8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="w11_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w11_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_table1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_table2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in_local_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="256" slack="15"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="out_local_0_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_0/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_local_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="out_local_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_2/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="out_local_3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="out_local_4_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_4/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="17" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_28/2 empty_29/3 empty_30/4 empty_31/5 empty_32/6 empty_33/7 empty_34/8 empty_35/9 empty_36/10 empty_37/11 empty_38/12 empty_39/13 empty_40/14 empty_41/15 empty_42/16 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="0" index="3" bw="16" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln5/19 write_ln5/20 write_ln5/21 write_ln5/22 write_ln5/23 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_myproject_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="16"/>
<pin id="105" dir="0" index="2" bw="16" slack="16"/>
<pin id="106" dir="0" index="3" bw="16" slack="16"/>
<pin id="107" dir="0" index="4" bw="16" slack="16"/>
<pin id="108" dir="0" index="5" bw="16" slack="16"/>
<pin id="109" dir="0" index="6" bw="16" slack="16"/>
<pin id="110" dir="0" index="7" bw="2" slack="0"/>
<pin id="111" dir="0" index="8" bw="112" slack="0"/>
<pin id="112" dir="0" index="9" bw="224" slack="0"/>
<pin id="113" dir="0" index="10" bw="1" slack="0"/>
<pin id="114" dir="0" index="11" bw="111" slack="0"/>
<pin id="115" dir="0" index="12" bw="35" slack="0"/>
<pin id="116" dir="0" index="13" bw="18" slack="0"/>
<pin id="117" dir="0" index="14" bw="18" slack="0"/>
<pin id="118" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/17 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="17" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_data_V_val/1 in_data_V_val1/2 in_data_V_val3/3 in_data_V_val5/4 in_data_V_val7/5 in_data_V_val9/6 in_data_V_val2/7 in_data_V_val4/8 in_data_V_val6/9 in_data_V_val8/10 in_data_V_val10/11 in_data_V_val11/12 in_data_V_val12/13 in_data_V_val13/14 in_data_V_val14/15 in_data_V_val15/16 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_local_V_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="256" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="1"/>
<pin id="136" dir="0" index="3" bw="16" slack="2"/>
<pin id="137" dir="0" index="4" bw="16" slack="3"/>
<pin id="138" dir="0" index="5" bw="16" slack="4"/>
<pin id="139" dir="0" index="6" bw="16" slack="5"/>
<pin id="140" dir="0" index="7" bw="16" slack="6"/>
<pin id="141" dir="0" index="8" bw="16" slack="7"/>
<pin id="142" dir="0" index="9" bw="16" slack="8"/>
<pin id="143" dir="0" index="10" bw="16" slack="9"/>
<pin id="144" dir="0" index="11" bw="16" slack="10"/>
<pin id="145" dir="0" index="12" bw="16" slack="11"/>
<pin id="146" dir="0" index="13" bw="16" slack="12"/>
<pin id="147" dir="0" index="14" bw="16" slack="13"/>
<pin id="148" dir="0" index="15" bw="16" slack="14"/>
<pin id="149" dir="0" index="16" bw="16" slack="15"/>
<pin id="150" dir="1" index="17" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="in_local_V_1/16 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln21_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="256" slack="0"/>
<pin id="155" dir="0" index="1" bw="256" slack="15"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/16 "/>
</bind>
</comp>

<comp id="158" class="1004" name="out_local_0_load_load_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="18"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_0_load/19 "/>
</bind>
</comp>

<comp id="162" class="1004" name="out_local_1_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="19"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_1_load/20 "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_local_2_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="20"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_2_load/21 "/>
</bind>
</comp>

<comp id="170" class="1004" name="out_local_3_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="21"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_3_load/22 "/>
</bind>
</comp>

<comp id="174" class="1004" name="out_local_4_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="22"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_local_4_load/23 "/>
</bind>
</comp>

<comp id="178" class="1005" name="in_local_V_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="256" slack="15"/>
<pin id="180" dir="1" index="1" bw="256" slack="15"/>
</pin_list>
<bind>
<opset="in_local_V "/>
</bind>
</comp>

<comp id="184" class="1005" name="out_local_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="16"/>
<pin id="186" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_local_0 "/>
</bind>
</comp>

<comp id="190" class="1005" name="out_local_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="16"/>
<pin id="192" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_local_1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="out_local_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="16"/>
<pin id="198" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_local_2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="out_local_3_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="16"/>
<pin id="204" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_local_3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="out_local_4_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="16"/>
<pin id="210" dir="1" index="1" bw="16" slack="16"/>
</pin_list>
<bind>
<opset="out_local_4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="in_data_V_val_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="15"/>
<pin id="216" dir="1" index="1" bw="16" slack="15"/>
</pin_list>
<bind>
<opset="in_data_V_val "/>
</bind>
</comp>

<comp id="219" class="1005" name="in_data_V_val1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="14"/>
<pin id="221" dir="1" index="1" bw="16" slack="14"/>
</pin_list>
<bind>
<opset="in_data_V_val1 "/>
</bind>
</comp>

<comp id="224" class="1005" name="in_data_V_val3_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="13"/>
<pin id="226" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="in_data_V_val3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="in_data_V_val5_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="12"/>
<pin id="231" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="in_data_V_val5 "/>
</bind>
</comp>

<comp id="234" class="1005" name="in_data_V_val7_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="11"/>
<pin id="236" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="in_data_V_val7 "/>
</bind>
</comp>

<comp id="239" class="1005" name="in_data_V_val9_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="10"/>
<pin id="241" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="in_data_V_val9 "/>
</bind>
</comp>

<comp id="244" class="1005" name="in_data_V_val2_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="9"/>
<pin id="246" dir="1" index="1" bw="16" slack="9"/>
</pin_list>
<bind>
<opset="in_data_V_val2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="in_data_V_val4_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="8"/>
<pin id="251" dir="1" index="1" bw="16" slack="8"/>
</pin_list>
<bind>
<opset="in_data_V_val4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="in_data_V_val6_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="7"/>
<pin id="256" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="in_data_V_val6 "/>
</bind>
</comp>

<comp id="259" class="1005" name="in_data_V_val8_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="6"/>
<pin id="261" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="in_data_V_val8 "/>
</bind>
</comp>

<comp id="264" class="1005" name="in_data_V_val10_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="5"/>
<pin id="266" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="in_data_V_val10 "/>
</bind>
</comp>

<comp id="269" class="1005" name="in_data_V_val11_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="4"/>
<pin id="271" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="in_data_V_val11 "/>
</bind>
</comp>

<comp id="274" class="1005" name="in_data_V_val12_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="3"/>
<pin id="276" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in_data_V_val12 "/>
</bind>
</comp>

<comp id="279" class="1005" name="in_data_V_val13_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2"/>
<pin id="281" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_data_V_val13 "/>
</bind>
</comp>

<comp id="284" class="1005" name="in_data_V_val14_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_data_V_val14 "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_local_0_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_local_0_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="out_local_1_load_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="1"/>
<pin id="296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_local_1_load "/>
</bind>
</comp>

<comp id="299" class="1005" name="out_local_2_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="1"/>
<pin id="301" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_local_2_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="out_local_3_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="1"/>
<pin id="306" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_local_3_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="out_local_4_load_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_local_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="102" pin=7"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="102" pin=8"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="102" pin=9"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="102" pin=10"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="102" pin=11"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="102" pin=12"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="102" pin=13"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="102" pin=14"/></net>

<net id="131"><net_src comp="82" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="152"><net_src comp="128" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="157"><net_src comp="132" pin="17"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="158" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="177"><net_src comp="174" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="181"><net_src comp="58" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="187"><net_src comp="62" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="193"><net_src comp="66" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="102" pin=3"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="199"><net_src comp="70" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="102" pin=4"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="205"><net_src comp="74" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="102" pin=5"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="211"><net_src comp="78" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="102" pin=6"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="217"><net_src comp="128" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="132" pin=16"/></net>

<net id="222"><net_src comp="128" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="132" pin=15"/></net>

<net id="227"><net_src comp="128" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="232"><net_src comp="128" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="132" pin=13"/></net>

<net id="237"><net_src comp="128" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="242"><net_src comp="128" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="132" pin=11"/></net>

<net id="247"><net_src comp="128" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="252"><net_src comp="128" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="257"><net_src comp="128" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="262"><net_src comp="128" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="132" pin=7"/></net>

<net id="267"><net_src comp="128" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="272"><net_src comp="128" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="132" pin=5"/></net>

<net id="277"><net_src comp="128" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="282"><net_src comp="128" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="132" pin=3"/></net>

<net id="287"><net_src comp="128" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="292"><net_src comp="158" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="297"><net_src comp="162" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="302"><net_src comp="166" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="307"><net_src comp="170" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="312"><net_src comp="174" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="90" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {20 21 22 23 24 }
	Port: out_last | {20 21 22 23 24 }
 - Input state : 
	Port: myproject_axi : in_data_V | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: myproject_axi : in_last | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
	Port: myproject_axi : outidx3 | {17 18 }
	Port: myproject_axi : w2_V | {17 18 }
	Port: myproject_axi : w5_V | {17 18 }
	Port: myproject_axi : outidx | {17 18 }
	Port: myproject_axi : w8_V | {17 18 }
	Port: myproject_axi : w11_V | {17 18 }
	Port: myproject_axi : exp_table1 | {17 18 }
	Port: myproject_axi : invert_table2 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		in_local_V_1 : 1
		store_ln21 : 2
	State 17
	State 18
	State 19
		write_ln5 : 1
	State 20
		write_ln5 : 1
	State 21
		write_ln5 : 1
	State 22
		write_ln5 : 1
	State 23
		write_ln5 : 1
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   | grp_myproject_fu_102 |    21   | 104.371 |  16825  |  21025  |
|----------|----------------------|---------|---------|---------|---------|
|   read   |    grp_read_fu_82    |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_90   |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|extractvalue|      grp_fu_128      |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|bitconcatenate|  in_local_V_1_fu_132 |    0    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    21   | 104.371 |  16825  |  21025  |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  exp_table1 |    3   |    0   |    0   |
|invert_table2|    1   |    0   |    0   |
|    outidx   |    0   |    1   |    1   |
|   outidx3   |    0   |    2   |    2   |
|    w11_V    |    1   |    0   |    0   |
|     w2_V    |    4   |    0   |    0   |
|     w5_V    |    7   |    0   |    0   |
|     w8_V    |    4   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   20   |    3   |    3   |
+-------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| in_data_V_val10_reg_264|   16   |
| in_data_V_val11_reg_269|   16   |
| in_data_V_val12_reg_274|   16   |
| in_data_V_val13_reg_279|   16   |
| in_data_V_val14_reg_284|   16   |
| in_data_V_val1_reg_219 |   16   |
| in_data_V_val2_reg_244 |   16   |
| in_data_V_val3_reg_224 |   16   |
| in_data_V_val4_reg_249 |   16   |
| in_data_V_val5_reg_229 |   16   |
| in_data_V_val6_reg_254 |   16   |
| in_data_V_val7_reg_234 |   16   |
| in_data_V_val8_reg_259 |   16   |
| in_data_V_val9_reg_239 |   16   |
|  in_data_V_val_reg_214 |   16   |
|   in_local_V_reg_178   |   256  |
|out_local_0_load_reg_289|   16   |
|   out_local_0_reg_184  |   16   |
|out_local_1_load_reg_294|   16   |
|   out_local_1_reg_190  |   16   |
|out_local_2_load_reg_299|   16   |
|   out_local_2_reg_196  |   16   |
|out_local_3_load_reg_304|   16   |
|   out_local_3_reg_202  |   16   |
|out_local_4_load_reg_309|   16   |
|   out_local_4_reg_208  |   16   |
+------------------------+--------+
|          Total         |   656  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_90 |  p3  |  10  |  16  |   160  ||    47   |
| grp_write_fu_90 |  p4  |   2  |   1  |    2   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   162  ||  3.8198 ||    47   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   21   |   104  |  16825 |  21025 |
|   Memory  |   20   |    -   |    -   |    3   |    3   |
|Multiplexer|    -   |    -   |    3   |    -   |   47   |
|  Register |    -   |    -   |    -   |   656  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   20   |   21   |   108  |  17484 |  21075 |
+-----------+--------+--------+--------+--------+--------+
