'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\cyfitter_cfg.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\cymetadata.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\Wave_Output.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\I2S.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\I2S_PM.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\Cm3Start.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\CyDmac.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\CyFlash.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\CyLib.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\cyPm.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\CySpc.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\cyutils.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_PM.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_DacClk.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_Wave1_DMA_dma.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_Wave2_DMA_dma.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_VDAC8.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\WaveDAC8_VDAC8_PM.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_PM.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_INT.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_AMux.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_Ext_CP_Clk.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_IRQ.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\ADC_theACLK.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\RxDMA_dma.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\TxDMA_0_dma.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\TxDMA_1_dma.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\I2S_Clock.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\UART.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\UART_PM.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\UART_INT.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\UART_BOOT.c' 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5\UART_IntClock.c' -o .o -T ARM_C_FILE -I 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn' -I 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\Generated_Source\PSoC5' -f 'C:\Users\Ian\Documents\Junior\Senior Project Chip Design\Chip-Design\proj_asic\psoc\Wave Generator\Wave Generator.cydsn\CortexM3\ARM_GCC_493\Debug\.deps\ARM_C_FILE.d'