$date
	Wed Nov 16 19:45:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module t_Lab2 $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ S $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
0"
1!
$end
#20
1$
1"
#60
0!
0$
0#
#80
