
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ec4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  08008094  08008094  00018094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008210  08008210  00018210  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008218  08008218  00018218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800821c  0800821c  0001821c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f0  20000000  08008220  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004bc  200001f0  08008410  000201f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200006ac  08008410  000206ac  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   000178fc  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002838  00000000  00000000  00037b1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001058  00000000  00000000  0003a358  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000f50  00000000  00000000  0003b3b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000785c  00000000  00000000  0003c300  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000050c0  00000000  00000000  00043b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00048c1c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004bc8  00000000  00000000  00048c98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001f0 	.word	0x200001f0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800807c 	.word	0x0800807c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f4 	.word	0x200001f4
 800020c:	0800807c 	.word	0x0800807c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f092 0f00 	teq	r2, #0
 800059a:	bf14      	ite	ne
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b0:	e720      	b.n	80003f4 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_ul2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	e00a      	b.n	80005da <__aeabi_l2d+0x16>

080005c4 <__aeabi_l2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005d2:	d502      	bpl.n	80005da <__aeabi_l2d+0x16>
 80005d4:	4240      	negs	r0, r0
 80005d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005da:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005de:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005e6:	f43f aedc 	beq.w	80003a2 <__adddf3+0xe6>
 80005ea:	f04f 0203 	mov.w	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000602:	f1c2 0320 	rsb	r3, r2, #32
 8000606:	fa00 fc03 	lsl.w	ip, r0, r3
 800060a:	fa20 f002 	lsr.w	r0, r0, r2
 800060e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000612:	ea40 000e 	orr.w	r0, r0, lr
 8000616:	fa21 f102 	lsr.w	r1, r1, r2
 800061a:	4414      	add	r4, r2
 800061c:	e6c1      	b.n	80003a2 <__adddf3+0xe6>
 800061e:	bf00      	nop

08000620 <__aeabi_dmul>:
 8000620:	b570      	push	{r4, r5, r6, lr}
 8000622:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000626:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800062a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800062e:	bf1d      	ittte	ne
 8000630:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000634:	ea94 0f0c 	teqne	r4, ip
 8000638:	ea95 0f0c 	teqne	r5, ip
 800063c:	f000 f8de 	bleq	80007fc <__aeabi_dmul+0x1dc>
 8000640:	442c      	add	r4, r5
 8000642:	ea81 0603 	eor.w	r6, r1, r3
 8000646:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800064a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800064e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000652:	bf18      	it	ne
 8000654:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000658:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800065c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000660:	d038      	beq.n	80006d4 <__aeabi_dmul+0xb4>
 8000662:	fba0 ce02 	umull	ip, lr, r0, r2
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800066e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000672:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000676:	f04f 0600 	mov.w	r6, #0
 800067a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800067e:	f09c 0f00 	teq	ip, #0
 8000682:	bf18      	it	ne
 8000684:	f04e 0e01 	orrne.w	lr, lr, #1
 8000688:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800068c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000690:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000694:	d204      	bcs.n	80006a0 <__aeabi_dmul+0x80>
 8000696:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800069a:	416d      	adcs	r5, r5
 800069c:	eb46 0606 	adc.w	r6, r6, r6
 80006a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b8:	bf88      	it	hi
 80006ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006be:	d81e      	bhi.n	80006fe <__aeabi_dmul+0xde>
 80006c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006c4:	bf08      	it	eq
 80006c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ca:	f150 0000 	adcs.w	r0, r0, #0
 80006ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d8:	ea46 0101 	orr.w	r1, r6, r1
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	ea81 0103 	eor.w	r1, r1, r3
 80006e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e8:	bfc2      	ittt	gt
 80006ea:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	popgt	{r4, r5, r6, pc}
 80006f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f8:	f04f 0e00 	mov.w	lr, #0
 80006fc:	3c01      	subs	r4, #1
 80006fe:	f300 80ab 	bgt.w	8000858 <__aeabi_dmul+0x238>
 8000702:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000706:	bfde      	ittt	le
 8000708:	2000      	movle	r0, #0
 800070a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd70      	pople	{r4, r5, r6, pc}
 8000710:	f1c4 0400 	rsb	r4, r4, #0
 8000714:	3c20      	subs	r4, #32
 8000716:	da35      	bge.n	8000784 <__aeabi_dmul+0x164>
 8000718:	340c      	adds	r4, #12
 800071a:	dc1b      	bgt.n	8000754 <__aeabi_dmul+0x134>
 800071c:	f104 0414 	add.w	r4, r4, #20
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f305 	lsl.w	r3, r0, r5
 8000728:	fa20 f004 	lsr.w	r0, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000738:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800073c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000740:	fa21 f604 	lsr.w	r6, r1, r4
 8000744:	eb42 0106 	adc.w	r1, r2, r6
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 040c 	rsb	r4, r4, #12
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f304 	lsl.w	r3, r0, r4
 8000760:	fa20 f005 	lsr.w	r0, r0, r5
 8000764:	fa01 f204 	lsl.w	r2, r1, r4
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000770:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000774:	f141 0100 	adc.w	r1, r1, #0
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 0520 	rsb	r5, r4, #32
 8000788:	fa00 f205 	lsl.w	r2, r0, r5
 800078c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000790:	fa20 f304 	lsr.w	r3, r0, r4
 8000794:	fa01 f205 	lsl.w	r2, r1, r5
 8000798:	ea43 0302 	orr.w	r3, r3, r2
 800079c:	fa21 f004 	lsr.w	r0, r1, r4
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	fa21 f204 	lsr.w	r2, r1, r4
 80007a8:	ea20 0002 	bic.w	r0, r0, r2
 80007ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f094 0f00 	teq	r4, #0
 80007c0:	d10f      	bne.n	80007e2 <__aeabi_dmul+0x1c2>
 80007c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007c6:	0040      	lsls	r0, r0, #1
 80007c8:	eb41 0101 	adc.w	r1, r1, r1
 80007cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3c01      	subeq	r4, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1a6>
 80007d6:	ea41 0106 	orr.w	r1, r1, r6
 80007da:	f095 0f00 	teq	r5, #0
 80007de:	bf18      	it	ne
 80007e0:	4770      	bxne	lr
 80007e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007e6:	0052      	lsls	r2, r2, #1
 80007e8:	eb43 0303 	adc.w	r3, r3, r3
 80007ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3d01      	subeq	r5, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1c6>
 80007f6:	ea43 0306 	orr.w	r3, r3, r6
 80007fa:	4770      	bx	lr
 80007fc:	ea94 0f0c 	teq	r4, ip
 8000800:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000804:	bf18      	it	ne
 8000806:	ea95 0f0c 	teqne	r5, ip
 800080a:	d00c      	beq.n	8000826 <__aeabi_dmul+0x206>
 800080c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000810:	bf18      	it	ne
 8000812:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000816:	d1d1      	bne.n	80007bc <__aeabi_dmul+0x19c>
 8000818:	ea81 0103 	eor.w	r1, r1, r3
 800081c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000820:	f04f 0000 	mov.w	r0, #0
 8000824:	bd70      	pop	{r4, r5, r6, pc}
 8000826:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800082a:	bf06      	itte	eq
 800082c:	4610      	moveq	r0, r2
 800082e:	4619      	moveq	r1, r3
 8000830:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000834:	d019      	beq.n	800086a <__aeabi_dmul+0x24a>
 8000836:	ea94 0f0c 	teq	r4, ip
 800083a:	d102      	bne.n	8000842 <__aeabi_dmul+0x222>
 800083c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000840:	d113      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000842:	ea95 0f0c 	teq	r5, ip
 8000846:	d105      	bne.n	8000854 <__aeabi_dmul+0x234>
 8000848:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800084c:	bf1c      	itt	ne
 800084e:	4610      	movne	r0, r2
 8000850:	4619      	movne	r1, r3
 8000852:	d10a      	bne.n	800086a <__aeabi_dmul+0x24a>
 8000854:	ea81 0103 	eor.w	r1, r1, r3
 8000858:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800085c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000860:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000864:	f04f 0000 	mov.w	r0, #0
 8000868:	bd70      	pop	{r4, r5, r6, pc}
 800086a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800086e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000872:	bd70      	pop	{r4, r5, r6, pc}

08000874 <__aeabi_ddiv>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800087a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800087e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000882:	bf1d      	ittte	ne
 8000884:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000888:	ea94 0f0c 	teqne	r4, ip
 800088c:	ea95 0f0c 	teqne	r5, ip
 8000890:	f000 f8a7 	bleq	80009e2 <__aeabi_ddiv+0x16e>
 8000894:	eba4 0405 	sub.w	r4, r4, r5
 8000898:	ea81 0e03 	eor.w	lr, r1, r3
 800089c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008a4:	f000 8088 	beq.w	80009b8 <__aeabi_ddiv+0x144>
 80008a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008cc:	429d      	cmp	r5, r3
 80008ce:	bf08      	it	eq
 80008d0:	4296      	cmpeq	r6, r2
 80008d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008da:	d202      	bcs.n	80008e2 <__aeabi_ddiv+0x6e>
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	1ab6      	subs	r6, r6, r2
 80008e4:	eb65 0503 	sbc.w	r5, r5, r3
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 000c 	orrcs.w	r0, r0, ip
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000950:	ea55 0e06 	orrs.w	lr, r5, r6
 8000954:	d018      	beq.n	8000988 <__aeabi_ddiv+0x114>
 8000956:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800095a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800095e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000962:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000966:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800096a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800096e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000972:	d1c0      	bne.n	80008f6 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	d10b      	bne.n	8000992 <__aeabi_ddiv+0x11e>
 800097a:	ea41 0100 	orr.w	r1, r1, r0
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000986:	e7b6      	b.n	80008f6 <__aeabi_ddiv+0x82>
 8000988:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800098c:	bf04      	itt	eq
 800098e:	4301      	orreq	r1, r0
 8000990:	2000      	moveq	r0, #0
 8000992:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000996:	bf88      	it	hi
 8000998:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800099c:	f63f aeaf 	bhi.w	80006fe <__aeabi_dmul+0xde>
 80009a0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009a4:	bf04      	itt	eq
 80009a6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ae:	f150 0000 	adcs.w	r0, r0, #0
 80009b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	pop	{r4, r5, r6, pc}
 80009b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009c4:	bfc2      	ittt	gt
 80009c6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	popgt	{r4, r5, r6, pc}
 80009d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009d4:	f04f 0e00 	mov.w	lr, #0
 80009d8:	3c01      	subs	r4, #1
 80009da:	e690      	b.n	80006fe <__aeabi_dmul+0xde>
 80009dc:	ea45 0e06 	orr.w	lr, r5, r6
 80009e0:	e68d      	b.n	80006fe <__aeabi_dmul+0xde>
 80009e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009e6:	ea94 0f0c 	teq	r4, ip
 80009ea:	bf08      	it	eq
 80009ec:	ea95 0f0c 	teqeq	r5, ip
 80009f0:	f43f af3b 	beq.w	800086a <__aeabi_dmul+0x24a>
 80009f4:	ea94 0f0c 	teq	r4, ip
 80009f8:	d10a      	bne.n	8000a10 <__aeabi_ddiv+0x19c>
 80009fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009fe:	f47f af34 	bne.w	800086a <__aeabi_dmul+0x24a>
 8000a02:	ea95 0f0c 	teq	r5, ip
 8000a06:	f47f af25 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e72c      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a10:	ea95 0f0c 	teq	r5, ip
 8000a14:	d106      	bne.n	8000a24 <__aeabi_ddiv+0x1b0>
 8000a16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a1a:	f43f aefd 	beq.w	8000818 <__aeabi_dmul+0x1f8>
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	e722      	b.n	800086a <__aeabi_dmul+0x24a>
 8000a24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a28:	bf18      	it	ne
 8000a2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a2e:	f47f aec5 	bne.w	80007bc <__aeabi_dmul+0x19c>
 8000a32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a36:	f47f af0d 	bne.w	8000854 <__aeabi_dmul+0x234>
 8000a3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a3e:	f47f aeeb 	bne.w	8000818 <__aeabi_dmul+0x1f8>
 8000a42:	e712      	b.n	800086a <__aeabi_dmul+0x24a>

08000a44 <__aeabi_d2iz>:
 8000a44:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a48:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a4c:	d215      	bcs.n	8000a7a <__aeabi_d2iz+0x36>
 8000a4e:	d511      	bpl.n	8000a74 <__aeabi_d2iz+0x30>
 8000a50:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a54:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a58:	d912      	bls.n	8000a80 <__aeabi_d2iz+0x3c>
 8000a5a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a62:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a66:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a6a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a6e:	bf18      	it	ne
 8000a70:	4240      	negne	r0, r0
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d105      	bne.n	8000a8c <__aeabi_d2iz+0x48>
 8000a80:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a84:	bf08      	it	eq
 8000a86:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <__aeabi_d2f>:
 8000a94:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a9c:	bf24      	itt	cs
 8000a9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aa2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aa6:	d90d      	bls.n	8000ac4 <__aeabi_d2f+0x30>
 8000aa8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ab4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ab8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000abc:	bf08      	it	eq
 8000abe:	f020 0001 	biceq.w	r0, r0, #1
 8000ac2:	4770      	bx	lr
 8000ac4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ac8:	d121      	bne.n	8000b0e <__aeabi_d2f+0x7a>
 8000aca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ace:	bfbc      	itt	lt
 8000ad0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ad4:	4770      	bxlt	lr
 8000ad6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ada:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ade:	f1c2 0218 	rsb	r2, r2, #24
 8000ae2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ae6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aea:	fa20 f002 	lsr.w	r0, r0, r2
 8000aee:	bf18      	it	ne
 8000af0:	f040 0001 	orrne.w	r0, r0, #1
 8000af4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000afc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b00:	ea40 000c 	orr.w	r0, r0, ip
 8000b04:	fa23 f302 	lsr.w	r3, r3, r2
 8000b08:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b0c:	e7cc      	b.n	8000aa8 <__aeabi_d2f+0x14>
 8000b0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b12:	d107      	bne.n	8000b24 <__aeabi_d2f+0x90>
 8000b14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b18:	bf1e      	ittt	ne
 8000b1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b22:	4770      	bxne	lr
 8000b24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop

08000b34 <__aeabi_uldivmod>:
 8000b34:	b953      	cbnz	r3, 8000b4c <__aeabi_uldivmod+0x18>
 8000b36:	b94a      	cbnz	r2, 8000b4c <__aeabi_uldivmod+0x18>
 8000b38:	2900      	cmp	r1, #0
 8000b3a:	bf08      	it	eq
 8000b3c:	2800      	cmpeq	r0, #0
 8000b3e:	bf1c      	itt	ne
 8000b40:	f04f 31ff 	movne.w	r1, #4294967295
 8000b44:	f04f 30ff 	movne.w	r0, #4294967295
 8000b48:	f000 b97a 	b.w	8000e40 <__aeabi_idiv0>
 8000b4c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b50:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b54:	f000 f806 	bl	8000b64 <__udivmoddi4>
 8000b58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b60:	b004      	add	sp, #16
 8000b62:	4770      	bx	lr

08000b64 <__udivmoddi4>:
 8000b64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b68:	468c      	mov	ip, r1
 8000b6a:	460d      	mov	r5, r1
 8000b6c:	4604      	mov	r4, r0
 8000b6e:	9e08      	ldr	r6, [sp, #32]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d151      	bne.n	8000c18 <__udivmoddi4+0xb4>
 8000b74:	428a      	cmp	r2, r1
 8000b76:	4617      	mov	r7, r2
 8000b78:	d96d      	bls.n	8000c56 <__udivmoddi4+0xf2>
 8000b7a:	fab2 fe82 	clz	lr, r2
 8000b7e:	f1be 0f00 	cmp.w	lr, #0
 8000b82:	d00b      	beq.n	8000b9c <__udivmoddi4+0x38>
 8000b84:	f1ce 0c20 	rsb	ip, lr, #32
 8000b88:	fa01 f50e 	lsl.w	r5, r1, lr
 8000b8c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000b90:	fa02 f70e 	lsl.w	r7, r2, lr
 8000b94:	ea4c 0c05 	orr.w	ip, ip, r5
 8000b98:	fa00 f40e 	lsl.w	r4, r0, lr
 8000b9c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ba0:	0c25      	lsrs	r5, r4, #16
 8000ba2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ba6:	fa1f f987 	uxth.w	r9, r7
 8000baa:	fb0a cc18 	mls	ip, sl, r8, ip
 8000bae:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000bb2:	fb08 f309 	mul.w	r3, r8, r9
 8000bb6:	42ab      	cmp	r3, r5
 8000bb8:	d90a      	bls.n	8000bd0 <__udivmoddi4+0x6c>
 8000bba:	19ed      	adds	r5, r5, r7
 8000bbc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000bc0:	f080 8123 	bcs.w	8000e0a <__udivmoddi4+0x2a6>
 8000bc4:	42ab      	cmp	r3, r5
 8000bc6:	f240 8120 	bls.w	8000e0a <__udivmoddi4+0x2a6>
 8000bca:	f1a8 0802 	sub.w	r8, r8, #2
 8000bce:	443d      	add	r5, r7
 8000bd0:	1aed      	subs	r5, r5, r3
 8000bd2:	b2a4      	uxth	r4, r4
 8000bd4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000bd8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000bdc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000be0:	fb00 f909 	mul.w	r9, r0, r9
 8000be4:	45a1      	cmp	r9, r4
 8000be6:	d909      	bls.n	8000bfc <__udivmoddi4+0x98>
 8000be8:	19e4      	adds	r4, r4, r7
 8000bea:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bee:	f080 810a 	bcs.w	8000e06 <__udivmoddi4+0x2a2>
 8000bf2:	45a1      	cmp	r9, r4
 8000bf4:	f240 8107 	bls.w	8000e06 <__udivmoddi4+0x2a2>
 8000bf8:	3802      	subs	r0, #2
 8000bfa:	443c      	add	r4, r7
 8000bfc:	eba4 0409 	sub.w	r4, r4, r9
 8000c00:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c04:	2100      	movs	r1, #0
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d061      	beq.n	8000cce <__udivmoddi4+0x16a>
 8000c0a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c0e:	2300      	movs	r3, #0
 8000c10:	6034      	str	r4, [r6, #0]
 8000c12:	6073      	str	r3, [r6, #4]
 8000c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c18:	428b      	cmp	r3, r1
 8000c1a:	d907      	bls.n	8000c2c <__udivmoddi4+0xc8>
 8000c1c:	2e00      	cmp	r6, #0
 8000c1e:	d054      	beq.n	8000cca <__udivmoddi4+0x166>
 8000c20:	2100      	movs	r1, #0
 8000c22:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c26:	4608      	mov	r0, r1
 8000c28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c2c:	fab3 f183 	clz	r1, r3
 8000c30:	2900      	cmp	r1, #0
 8000c32:	f040 808e 	bne.w	8000d52 <__udivmoddi4+0x1ee>
 8000c36:	42ab      	cmp	r3, r5
 8000c38:	d302      	bcc.n	8000c40 <__udivmoddi4+0xdc>
 8000c3a:	4282      	cmp	r2, r0
 8000c3c:	f200 80fa 	bhi.w	8000e34 <__udivmoddi4+0x2d0>
 8000c40:	1a84      	subs	r4, r0, r2
 8000c42:	eb65 0503 	sbc.w	r5, r5, r3
 8000c46:	2001      	movs	r0, #1
 8000c48:	46ac      	mov	ip, r5
 8000c4a:	2e00      	cmp	r6, #0
 8000c4c:	d03f      	beq.n	8000cce <__udivmoddi4+0x16a>
 8000c4e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	b912      	cbnz	r2, 8000c5e <__udivmoddi4+0xfa>
 8000c58:	2701      	movs	r7, #1
 8000c5a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c5e:	fab7 fe87 	clz	lr, r7
 8000c62:	f1be 0f00 	cmp.w	lr, #0
 8000c66:	d134      	bne.n	8000cd2 <__udivmoddi4+0x16e>
 8000c68:	1beb      	subs	r3, r5, r7
 8000c6a:	0c3a      	lsrs	r2, r7, #16
 8000c6c:	fa1f fc87 	uxth.w	ip, r7
 8000c70:	2101      	movs	r1, #1
 8000c72:	fbb3 f8f2 	udiv	r8, r3, r2
 8000c76:	0c25      	lsrs	r5, r4, #16
 8000c78:	fb02 3318 	mls	r3, r2, r8, r3
 8000c7c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c80:	fb0c f308 	mul.w	r3, ip, r8
 8000c84:	42ab      	cmp	r3, r5
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x134>
 8000c88:	19ed      	adds	r5, r5, r7
 8000c8a:	f108 30ff 	add.w	r0, r8, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x132>
 8000c90:	42ab      	cmp	r3, r5
 8000c92:	f200 80d1 	bhi.w	8000e38 <__udivmoddi4+0x2d4>
 8000c96:	4680      	mov	r8, r0
 8000c98:	1aed      	subs	r5, r5, r3
 8000c9a:	b2a3      	uxth	r3, r4
 8000c9c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000ca0:	fb02 5510 	mls	r5, r2, r0, r5
 8000ca4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000ca8:	fb0c fc00 	mul.w	ip, ip, r0
 8000cac:	45a4      	cmp	ip, r4
 8000cae:	d907      	bls.n	8000cc0 <__udivmoddi4+0x15c>
 8000cb0:	19e4      	adds	r4, r4, r7
 8000cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cb6:	d202      	bcs.n	8000cbe <__udivmoddi4+0x15a>
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	f200 80b8 	bhi.w	8000e2e <__udivmoddi4+0x2ca>
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	eba4 040c 	sub.w	r4, r4, ip
 8000cc4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cc8:	e79d      	b.n	8000c06 <__udivmoddi4+0xa2>
 8000cca:	4631      	mov	r1, r6
 8000ccc:	4630      	mov	r0, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	f1ce 0420 	rsb	r4, lr, #32
 8000cd6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000cda:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cde:	fa20 f804 	lsr.w	r8, r0, r4
 8000ce2:	0c3a      	lsrs	r2, r7, #16
 8000ce4:	fa25 f404 	lsr.w	r4, r5, r4
 8000ce8:	ea48 0803 	orr.w	r8, r8, r3
 8000cec:	fbb4 f1f2 	udiv	r1, r4, r2
 8000cf0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000cf4:	fb02 4411 	mls	r4, r2, r1, r4
 8000cf8:	fa1f fc87 	uxth.w	ip, r7
 8000cfc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d00:	fb01 f30c 	mul.w	r3, r1, ip
 8000d04:	42ab      	cmp	r3, r5
 8000d06:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x1bc>
 8000d0c:	19ed      	adds	r5, r5, r7
 8000d0e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d12:	f080 808a 	bcs.w	8000e2a <__udivmoddi4+0x2c6>
 8000d16:	42ab      	cmp	r3, r5
 8000d18:	f240 8087 	bls.w	8000e2a <__udivmoddi4+0x2c6>
 8000d1c:	3902      	subs	r1, #2
 8000d1e:	443d      	add	r5, r7
 8000d20:	1aeb      	subs	r3, r5, r3
 8000d22:	fa1f f588 	uxth.w	r5, r8
 8000d26:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d2a:	fb02 3310 	mls	r3, r2, r0, r3
 8000d2e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d32:	fb00 f30c 	mul.w	r3, r0, ip
 8000d36:	42ab      	cmp	r3, r5
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x1e6>
 8000d3a:	19ed      	adds	r5, r5, r7
 8000d3c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d40:	d26f      	bcs.n	8000e22 <__udivmoddi4+0x2be>
 8000d42:	42ab      	cmp	r3, r5
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0x2be>
 8000d46:	3802      	subs	r0, #2
 8000d48:	443d      	add	r5, r7
 8000d4a:	1aeb      	subs	r3, r5, r3
 8000d4c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d50:	e78f      	b.n	8000c72 <__udivmoddi4+0x10e>
 8000d52:	f1c1 0720 	rsb	r7, r1, #32
 8000d56:	fa22 f807 	lsr.w	r8, r2, r7
 8000d5a:	408b      	lsls	r3, r1
 8000d5c:	fa05 f401 	lsl.w	r4, r5, r1
 8000d60:	ea48 0303 	orr.w	r3, r8, r3
 8000d64:	fa20 fe07 	lsr.w	lr, r0, r7
 8000d68:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000d6c:	40fd      	lsrs	r5, r7
 8000d6e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000d72:	fbb5 f9fc 	udiv	r9, r5, ip
 8000d76:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000d7a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000d7e:	fa1f f883 	uxth.w	r8, r3
 8000d82:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000d86:	fb09 f408 	mul.w	r4, r9, r8
 8000d8a:	42ac      	cmp	r4, r5
 8000d8c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d90:	fa00 fa01 	lsl.w	sl, r0, r1
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x244>
 8000d96:	18ed      	adds	r5, r5, r3
 8000d98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9c:	d243      	bcs.n	8000e26 <__udivmoddi4+0x2c2>
 8000d9e:	42ac      	cmp	r4, r5
 8000da0:	d941      	bls.n	8000e26 <__udivmoddi4+0x2c2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	441d      	add	r5, r3
 8000da8:	1b2d      	subs	r5, r5, r4
 8000daa:	fa1f fe8e 	uxth.w	lr, lr
 8000dae:	fbb5 f0fc 	udiv	r0, r5, ip
 8000db2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000db6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000dba:	fb00 f808 	mul.w	r8, r0, r8
 8000dbe:	45a0      	cmp	r8, r4
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x26e>
 8000dc2:	18e4      	adds	r4, r4, r3
 8000dc4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dc8:	d229      	bcs.n	8000e1e <__udivmoddi4+0x2ba>
 8000dca:	45a0      	cmp	r8, r4
 8000dcc:	d927      	bls.n	8000e1e <__udivmoddi4+0x2ba>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	441c      	add	r4, r3
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	eba4 0408 	sub.w	r4, r4, r8
 8000dda:	fba0 8902 	umull	r8, r9, r0, r2
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c6      	mov	lr, r8
 8000de2:	464d      	mov	r5, r9
 8000de4:	d315      	bcc.n	8000e12 <__udivmoddi4+0x2ae>
 8000de6:	d012      	beq.n	8000e0e <__udivmoddi4+0x2aa>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x29c>
 8000dea:	ebba 030e 	subs.w	r3, sl, lr
 8000dee:	eb64 0405 	sbc.w	r4, r4, r5
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40cb      	lsrs	r3, r1
 8000df8:	431f      	orrs	r7, r3
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	6037      	str	r7, [r6, #0]
 8000dfe:	6074      	str	r4, [r6, #4]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	4618      	mov	r0, r3
 8000e08:	e6f8      	b.n	8000bfc <__udivmoddi4+0x98>
 8000e0a:	4690      	mov	r8, r2
 8000e0c:	e6e0      	b.n	8000bd0 <__udivmoddi4+0x6c>
 8000e0e:	45c2      	cmp	sl, r8
 8000e10:	d2ea      	bcs.n	8000de8 <__udivmoddi4+0x284>
 8000e12:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e16:	eb69 0503 	sbc.w	r5, r9, r3
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7e4      	b.n	8000de8 <__udivmoddi4+0x284>
 8000e1e:	4628      	mov	r0, r5
 8000e20:	e7d7      	b.n	8000dd2 <__udivmoddi4+0x26e>
 8000e22:	4640      	mov	r0, r8
 8000e24:	e791      	b.n	8000d4a <__udivmoddi4+0x1e6>
 8000e26:	4681      	mov	r9, r0
 8000e28:	e7be      	b.n	8000da8 <__udivmoddi4+0x244>
 8000e2a:	4601      	mov	r1, r0
 8000e2c:	e778      	b.n	8000d20 <__udivmoddi4+0x1bc>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	443c      	add	r4, r7
 8000e32:	e745      	b.n	8000cc0 <__udivmoddi4+0x15c>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e708      	b.n	8000c4a <__udivmoddi4+0xe6>
 8000e38:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3c:	443d      	add	r5, r7
 8000e3e:	e72b      	b.n	8000c98 <__udivmoddi4+0x134>

08000e40 <__aeabi_idiv0>:
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop

08000e44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e48:	4a0e      	ldr	r2, [pc, #56]	; (8000e84 <HAL_Init+0x40>)
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <HAL_Init+0x40>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e54:	4a0b      	ldr	r2, [pc, #44]	; (8000e84 <HAL_Init+0x40>)
 8000e56:	4b0b      	ldr	r3, [pc, #44]	; (8000e84 <HAL_Init+0x40>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e60:	4a08      	ldr	r2, [pc, #32]	; (8000e84 <HAL_Init+0x40>)
 8000e62:	4b08      	ldr	r3, [pc, #32]	; (8000e84 <HAL_Init+0x40>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e6c:	2003      	movs	r0, #3
 8000e6e:	f000 fbad 	bl	80015cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e72:	2000      	movs	r0, #0
 8000e74:	f000 f808 	bl	8000e88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e78:	f006 f960 	bl	800713c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40023c00 	.word	0x40023c00

08000e88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e90:	4b12      	ldr	r3, [pc, #72]	; (8000edc <HAL_InitTick+0x54>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <HAL_InitTick+0x58>)
 8000e96:	781b      	ldrb	r3, [r3, #0]
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 fbc5 	bl	8001636 <HAL_SYSTICK_Config>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00e      	b.n	8000ed4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	2b0f      	cmp	r3, #15
 8000eba:	d80a      	bhi.n	8000ed2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	6879      	ldr	r1, [r7, #4]
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec4:	f000 fb8d 	bl	80015e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec8:	4a06      	ldr	r2, [pc, #24]	; (8000ee4 <HAL_InitTick+0x5c>)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	e000      	b.n	8000ed4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ed2:	2301      	movs	r3, #1
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	3708      	adds	r7, #8
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	2000001c 	.word	0x2000001c
 8000ee0:	20000004 	.word	0x20000004
 8000ee4:	20000000 	.word	0x20000000

08000ee8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eec:	4b06      	ldr	r3, [pc, #24]	; (8000f08 <HAL_IncTick+0x20>)
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b06      	ldr	r3, [pc, #24]	; (8000f0c <HAL_IncTick+0x24>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <HAL_IncTick+0x24>)
 8000efa:	6013      	str	r3, [r2, #0]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000004 	.word	0x20000004
 8000f0c:	20000280 	.word	0x20000280

08000f10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  return uwTick;
 8000f14:	4b03      	ldr	r3, [pc, #12]	; (8000f24 <HAL_GetTick+0x14>)
 8000f16:	681b      	ldr	r3, [r3, #0]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	20000280 	.word	0x20000280

08000f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f30:	f7ff ffee 	bl	8000f10 <HAL_GetTick>
 8000f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f40:	d005      	beq.n	8000f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <HAL_Delay+0x40>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	461a      	mov	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f4e:	bf00      	nop
 8000f50:	f7ff ffde 	bl	8000f10 <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	1ad2      	subs	r2, r2, r3
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d3f7      	bcc.n	8000f50 <HAL_Delay+0x28>
  {
  }
}
 8000f60:	bf00      	nop
 8000f62:	3710      	adds	r7, #16
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000004 	.word	0x20000004

08000f6c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d101      	bne.n	8000f82 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e033      	b.n	8000fea <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d109      	bne.n	8000f9e <HAL_ADC_Init+0x32>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f006 f921 	bl	80071e0 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	f003 0310 	and.w	r3, r3, #16
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d118      	bne.n	8000fdc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fae:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000fb2:	f023 0302 	bic.w	r3, r3, #2
 8000fb6:	f043 0202 	orr.w	r2, r3, #2
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f000 f940 	bl	8001244 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fce:	f023 0303 	bic.w	r3, r3, #3
 8000fd2:	f043 0201 	orr.w	r2, r3, #1
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	641a      	str	r2, [r3, #64]	; 0x40
 8000fda:	e001      	b.n	8000fe0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000fe8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3710      	adds	r7, #16
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
	...

08000ff4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000ff4:	b490      	push	{r4, r7}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8000ffe:	2300      	movs	r3, #0
 8001000:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001008:	2b01      	cmp	r3, #1
 800100a:	d101      	bne.n	8001010 <HAL_ADC_ConfigChannel+0x1c>
 800100c:	2302      	movs	r3, #2
 800100e:	e109      	b.n	8001224 <HAL_ADC_ConfigChannel+0x230>
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2201      	movs	r2, #1
 8001014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b09      	cmp	r3, #9
 800101e:	d926      	bls.n	800106e <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	68d9      	ldr	r1, [r3, #12]
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	b29b      	uxth	r3, r3
 8001030:	4618      	mov	r0, r3
 8001032:	4603      	mov	r3, r0
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	4403      	add	r3, r0
 8001038:	3b1e      	subs	r3, #30
 800103a:	2007      	movs	r0, #7
 800103c:	fa00 f303 	lsl.w	r3, r0, r3
 8001040:	43db      	mvns	r3, r3
 8001042:	400b      	ands	r3, r1
 8001044:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681a      	ldr	r2, [r3, #0]
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	68d9      	ldr	r1, [r3, #12]
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	6898      	ldr	r0, [r3, #8]
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	b29b      	uxth	r3, r3
 800105a:	461c      	mov	r4, r3
 800105c:	4623      	mov	r3, r4
 800105e:	005b      	lsls	r3, r3, #1
 8001060:	4423      	add	r3, r4
 8001062:	3b1e      	subs	r3, #30
 8001064:	fa00 f303 	lsl.w	r3, r0, r3
 8001068:	430b      	orrs	r3, r1
 800106a:	60d3      	str	r3, [r2, #12]
 800106c:	e023      	b.n	80010b6 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	6919      	ldr	r1, [r3, #16]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	b29b      	uxth	r3, r3
 800107e:	4618      	mov	r0, r3
 8001080:	4603      	mov	r3, r0
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4403      	add	r3, r0
 8001086:	2007      	movs	r0, #7
 8001088:	fa00 f303 	lsl.w	r3, r0, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	400b      	ands	r3, r1
 8001090:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	6919      	ldr	r1, [r3, #16]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	6898      	ldr	r0, [r3, #8]
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	461c      	mov	r4, r3
 80010a8:	4623      	mov	r3, r4
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	4423      	add	r3, r4
 80010ae:	fa00 f303 	lsl.w	r3, r0, r3
 80010b2:	430b      	orrs	r3, r1
 80010b4:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b06      	cmp	r3, #6
 80010bc:	d824      	bhi.n	8001108 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6819      	ldr	r1, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685a      	ldr	r2, [r3, #4]
 80010cc:	4613      	mov	r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	4413      	add	r3, r2
 80010d2:	3b05      	subs	r3, #5
 80010d4:	221f      	movs	r2, #31
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	4003      	ands	r3, r0
 80010de:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6819      	ldr	r1, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	461c      	mov	r4, r3
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	4613      	mov	r3, r2
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	4413      	add	r3, r2
 80010fc:	3b05      	subs	r3, #5
 80010fe:	fa04 f303 	lsl.w	r3, r4, r3
 8001102:	4303      	orrs	r3, r0
 8001104:	634b      	str	r3, [r1, #52]	; 0x34
 8001106:	e04c      	b.n	80011a2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2b0c      	cmp	r3, #12
 800110e:	d824      	bhi.n	800115a <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6819      	ldr	r1, [r3, #0]
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685a      	ldr	r2, [r3, #4]
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	3b23      	subs	r3, #35	; 0x23
 8001126:	221f      	movs	r2, #31
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	43db      	mvns	r3, r3
 800112e:	4003      	ands	r3, r0
 8001130:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6819      	ldr	r1, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	b29b      	uxth	r3, r3
 8001142:	461c      	mov	r4, r3
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	4613      	mov	r3, r2
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	4413      	add	r3, r2
 800114e:	3b23      	subs	r3, #35	; 0x23
 8001150:	fa04 f303 	lsl.w	r3, r4, r3
 8001154:	4303      	orrs	r3, r0
 8001156:	630b      	str	r3, [r1, #48]	; 0x30
 8001158:	e023      	b.n	80011a2 <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6819      	ldr	r1, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685a      	ldr	r2, [r3, #4]
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	3b41      	subs	r3, #65	; 0x41
 8001170:	221f      	movs	r2, #31
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	4003      	ands	r3, r0
 800117a:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6819      	ldr	r1, [r3, #0]
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	b29b      	uxth	r3, r3
 800118c:	461c      	mov	r4, r3
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	4613      	mov	r3, r2
 8001194:	009b      	lsls	r3, r3, #2
 8001196:	4413      	add	r3, r2
 8001198:	3b41      	subs	r3, #65	; 0x41
 800119a:	fa04 f303 	lsl.w	r3, r4, r3
 800119e:	4303      	orrs	r3, r0
 80011a0:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80011a2:	4b23      	ldr	r3, [pc, #140]	; (8001230 <HAL_ADC_ConfigChannel+0x23c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a22      	ldr	r2, [pc, #136]	; (8001234 <HAL_ADC_ConfigChannel+0x240>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d109      	bne.n	80011c4 <HAL_ADC_ConfigChannel+0x1d0>
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	2b12      	cmp	r3, #18
 80011b6:	d105      	bne.n	80011c4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a1a      	ldr	r2, [pc, #104]	; (8001234 <HAL_ADC_ConfigChannel+0x240>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d125      	bne.n	800121a <HAL_ADC_ConfigChannel+0x226>
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a19      	ldr	r2, [pc, #100]	; (8001238 <HAL_ADC_ConfigChannel+0x244>)
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d003      	beq.n	80011e0 <HAL_ADC_ConfigChannel+0x1ec>
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b11      	cmp	r3, #17
 80011de:	d11c      	bne.n	800121a <HAL_ADC_ConfigChannel+0x226>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a11      	ldr	r2, [pc, #68]	; (8001238 <HAL_ADC_ConfigChannel+0x244>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d111      	bne.n	800121a <HAL_ADC_ConfigChannel+0x226>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80011f6:	4b11      	ldr	r3, [pc, #68]	; (800123c <HAL_ADC_ConfigChannel+0x248>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a11      	ldr	r2, [pc, #68]	; (8001240 <HAL_ADC_ConfigChannel+0x24c>)
 80011fc:	fba2 2303 	umull	r2, r3, r2, r3
 8001200:	0c9a      	lsrs	r2, r3, #18
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800120c:	e002      	b.n	8001214 <HAL_ADC_ConfigChannel+0x220>
      {
        counter--;
 800120e:	68bb      	ldr	r3, [r7, #8]
 8001210:	3b01      	subs	r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001214:	68bb      	ldr	r3, [r7, #8]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1f9      	bne.n	800120e <HAL_ADC_ConfigChannel+0x21a>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	3710      	adds	r7, #16
 8001228:	46bd      	mov	sp, r7
 800122a:	bc90      	pop	{r4, r7}
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40012300 	.word	0x40012300
 8001234:	40012000 	.word	0x40012000
 8001238:	10000012 	.word	0x10000012
 800123c:	2000001c 	.word	0x2000001c
 8001240:	431bde83 	.word	0x431bde83

08001244 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800124c:	4b78      	ldr	r3, [pc, #480]	; (8001430 <ADC_Init+0x1ec>)
 800124e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	431a      	orrs	r2, r3
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	687a      	ldr	r2, [r7, #4]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	6852      	ldr	r2, [r2, #4]
 8001274:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001278:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	687a      	ldr	r2, [r7, #4]
 8001280:	6812      	ldr	r2, [r2, #0]
 8001282:	6851      	ldr	r1, [r2, #4]
 8001284:	687a      	ldr	r2, [r7, #4]
 8001286:	6912      	ldr	r2, [r2, #16]
 8001288:	0212      	lsls	r2, r2, #8
 800128a:	430a      	orrs	r2, r1
 800128c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	687a      	ldr	r2, [r7, #4]
 8001294:	6812      	ldr	r2, [r2, #0]
 8001296:	6852      	ldr	r2, [r2, #4]
 8001298:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800129c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	6812      	ldr	r2, [r2, #0]
 80012a6:	6851      	ldr	r1, [r2, #4]
 80012a8:	687a      	ldr	r2, [r7, #4]
 80012aa:	6892      	ldr	r2, [r2, #8]
 80012ac:	430a      	orrs	r2, r1
 80012ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	6812      	ldr	r2, [r2, #0]
 80012b8:	6892      	ldr	r2, [r2, #8]
 80012ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80012be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	6891      	ldr	r1, [r2, #8]
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	68d2      	ldr	r2, [r2, #12]
 80012ce:	430a      	orrs	r2, r1
 80012d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012d6:	4a57      	ldr	r2, [pc, #348]	; (8001434 <ADC_Init+0x1f0>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d022      	beq.n	8001322 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	687a      	ldr	r2, [r7, #4]
 80012e2:	6812      	ldr	r2, [r2, #0]
 80012e4:	6892      	ldr	r2, [r2, #8]
 80012e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80012ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	6812      	ldr	r2, [r2, #0]
 80012f4:	6891      	ldr	r1, [r2, #8]
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80012fa:	430a      	orrs	r2, r1
 80012fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	6812      	ldr	r2, [r2, #0]
 8001306:	6892      	ldr	r2, [r2, #8]
 8001308:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800130c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	687a      	ldr	r2, [r7, #4]
 8001314:	6812      	ldr	r2, [r2, #0]
 8001316:	6891      	ldr	r1, [r2, #8]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800131c:	430a      	orrs	r2, r1
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	e00f      	b.n	8001342 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	6812      	ldr	r2, [r2, #0]
 800132a:	6892      	ldr	r2, [r2, #8]
 800132c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001330:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	6812      	ldr	r2, [r2, #0]
 800133a:	6892      	ldr	r2, [r2, #8]
 800133c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001340:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	6812      	ldr	r2, [r2, #0]
 800134a:	6892      	ldr	r2, [r2, #8]
 800134c:	f022 0202 	bic.w	r2, r2, #2
 8001350:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	687a      	ldr	r2, [r7, #4]
 8001358:	6812      	ldr	r2, [r2, #0]
 800135a:	6891      	ldr	r1, [r2, #8]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	6992      	ldr	r2, [r2, #24]
 8001360:	0052      	lsls	r2, r2, #1
 8001362:	430a      	orrs	r2, r1
 8001364:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a1b      	ldr	r3, [r3, #32]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d01b      	beq.n	80013a6 <ADC_Init+0x162>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	6852      	ldr	r2, [r2, #4]
 8001378:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800137c:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6812      	ldr	r2, [r2, #0]
 8001386:	6852      	ldr	r2, [r2, #4]
 8001388:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800138c:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	687a      	ldr	r2, [r7, #4]
 8001394:	6812      	ldr	r2, [r2, #0]
 8001396:	6851      	ldr	r1, [r2, #4]
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800139c:	3a01      	subs	r2, #1
 800139e:	0352      	lsls	r2, r2, #13
 80013a0:	430a      	orrs	r2, r1
 80013a2:	605a      	str	r2, [r3, #4]
 80013a4:	e007      	b.n	80013b6 <ADC_Init+0x172>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	687a      	ldr	r2, [r7, #4]
 80013ac:	6812      	ldr	r2, [r2, #0]
 80013ae:	6852      	ldr	r2, [r2, #4]
 80013b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80013b4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	6812      	ldr	r2, [r2, #0]
 80013be:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80013c0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80013c4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	6812      	ldr	r2, [r2, #0]
 80013ce:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80013d0:	687a      	ldr	r2, [r7, #4]
 80013d2:	69d2      	ldr	r2, [r2, #28]
 80013d4:	3a01      	subs	r2, #1
 80013d6:	0512      	lsls	r2, r2, #20
 80013d8:	430a      	orrs	r2, r1
 80013da:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	6812      	ldr	r2, [r2, #0]
 80013e4:	6892      	ldr	r2, [r2, #8]
 80013e6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80013ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	6812      	ldr	r2, [r2, #0]
 80013f4:	6891      	ldr	r1, [r2, #8]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80013fa:	0252      	lsls	r2, r2, #9
 80013fc:	430a      	orrs	r2, r1
 80013fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	6812      	ldr	r2, [r2, #0]
 8001408:	6892      	ldr	r2, [r2, #8]
 800140a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800140e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	6812      	ldr	r2, [r2, #0]
 8001418:	6891      	ldr	r1, [r2, #8]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	6952      	ldr	r2, [r2, #20]
 800141e:	0292      	lsls	r2, r2, #10
 8001420:	430a      	orrs	r2, r1
 8001422:	609a      	str	r2, [r3, #8]
}
 8001424:	bf00      	nop
 8001426:	3714      	adds	r7, #20
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	40012300 	.word	0x40012300
 8001434:	0f000001 	.word	0x0f000001

08001438 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f003 0307 	and.w	r3, r3, #7
 8001446:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001448:	4b0c      	ldr	r3, [pc, #48]	; (800147c <NVIC_SetPriorityGrouping+0x44>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001454:	4013      	ands	r3, r2
 8001456:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001460:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001464:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001468:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800146a:	4a04      	ldr	r2, [pc, #16]	; (800147c <NVIC_SetPriorityGrouping+0x44>)
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	60d3      	str	r3, [r2, #12]
}
 8001470:	bf00      	nop
 8001472:	3714      	adds	r7, #20
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	e000ed00 	.word	0xe000ed00

08001480 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001484:	4b04      	ldr	r3, [pc, #16]	; (8001498 <NVIC_GetPriorityGrouping+0x18>)
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	f003 0307 	and.w	r3, r3, #7
}
 800148e:	4618      	mov	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	e000ed00 	.word	0xe000ed00

0800149c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80014a6:	4909      	ldr	r1, [pc, #36]	; (80014cc <NVIC_EnableIRQ+0x30>)
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	095b      	lsrs	r3, r3, #5
 80014ae:	79fa      	ldrb	r2, [r7, #7]
 80014b0:	f002 021f 	and.w	r2, r2, #31
 80014b4:	2001      	movs	r0, #1
 80014b6:	fa00 f202 	lsl.w	r2, r0, r2
 80014ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	e000e100 	.word	0xe000e100

080014d0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80014dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	da0b      	bge.n	80014fc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e4:	490d      	ldr	r1, [pc, #52]	; (800151c <NVIC_SetPriority+0x4c>)
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	f003 030f 	and.w	r3, r3, #15
 80014ec:	3b04      	subs	r3, #4
 80014ee:	683a      	ldr	r2, [r7, #0]
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	0112      	lsls	r2, r2, #4
 80014f4:	b2d2      	uxtb	r2, r2
 80014f6:	440b      	add	r3, r1
 80014f8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014fa:	e009      	b.n	8001510 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fc:	4908      	ldr	r1, [pc, #32]	; (8001520 <NVIC_SetPriority+0x50>)
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	683a      	ldr	r2, [r7, #0]
 8001504:	b2d2      	uxtb	r2, r2
 8001506:	0112      	lsls	r2, r2, #4
 8001508:	b2d2      	uxtb	r2, r2
 800150a:	440b      	add	r3, r1
 800150c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	e000ed00 	.word	0xe000ed00
 8001520:	e000e100 	.word	0xe000e100

08001524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001524:	b480      	push	{r7}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f1c3 0307 	rsb	r3, r3, #7
 800153e:	2b04      	cmp	r3, #4
 8001540:	bf28      	it	cs
 8001542:	2304      	movcs	r3, #4
 8001544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3304      	adds	r3, #4
 800154a:	2b06      	cmp	r3, #6
 800154c:	d902      	bls.n	8001554 <NVIC_EncodePriority+0x30>
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3b03      	subs	r3, #3
 8001552:	e000      	b.n	8001556 <NVIC_EncodePriority+0x32>
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	2201      	movs	r2, #1
 800155a:	69bb      	ldr	r3, [r7, #24]
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	1e5a      	subs	r2, r3, #1
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	401a      	ands	r2, r3
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800156a:	2101      	movs	r1, #1
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	fa01 f303 	lsl.w	r3, r1, r3
 8001572:	1e59      	subs	r1, r3, #1
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001578:	4313      	orrs	r3, r2
         );
}
 800157a:	4618      	mov	r0, r3
 800157c:	3724      	adds	r7, #36	; 0x24
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
	...

08001588 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b082      	sub	sp, #8
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3b01      	subs	r3, #1
 8001594:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001598:	d301      	bcc.n	800159e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800159a:	2301      	movs	r3, #1
 800159c:	e00f      	b.n	80015be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800159e:	4a0a      	ldr	r2, [pc, #40]	; (80015c8 <SysTick_Config+0x40>)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	3b01      	subs	r3, #1
 80015a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015a6:	210f      	movs	r1, #15
 80015a8:	f04f 30ff 	mov.w	r0, #4294967295
 80015ac:	f7ff ff90 	bl	80014d0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b0:	4b05      	ldr	r3, [pc, #20]	; (80015c8 <SysTick_Config+0x40>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015b6:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <SysTick_Config+0x40>)
 80015b8:	2207      	movs	r2, #7
 80015ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	e000e010 	.word	0xe000e010

080015cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	f7ff ff2f 	bl	8001438 <NVIC_SetPriorityGrouping>
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}

080015e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b086      	sub	sp, #24
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	4603      	mov	r3, r0
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	607a      	str	r2, [r7, #4]
 80015ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015f0:	2300      	movs	r3, #0
 80015f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f4:	f7ff ff44 	bl	8001480 <NVIC_GetPriorityGrouping>
 80015f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	68b9      	ldr	r1, [r7, #8]
 80015fe:	6978      	ldr	r0, [r7, #20]
 8001600:	f7ff ff90 	bl	8001524 <NVIC_EncodePriority>
 8001604:	4602      	mov	r2, r0
 8001606:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160a:	4611      	mov	r1, r2
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff ff5f 	bl	80014d0 <NVIC_SetPriority>
}
 8001612:	bf00      	nop
 8001614:	3718      	adds	r7, #24
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}

0800161a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	4603      	mov	r3, r0
 8001622:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001624:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001628:	4618      	mov	r0, r3
 800162a:	f7ff ff37 	bl	800149c <NVIC_EnableIRQ>
}
 800162e:	bf00      	nop
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001636:	b580      	push	{r7, lr}
 8001638:	b082      	sub	sp, #8
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ffa2 	bl	8001588 <SysTick_Config>
 8001644:	4603      	mov	r3, r0
}
 8001646:	4618      	mov	r0, r3
 8001648:	3708      	adds	r7, #8
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b04      	cmp	r3, #4
 800165c:	d106      	bne.n	800166c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800165e:	4a09      	ldr	r2, [pc, #36]	; (8001684 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001660:	4b08      	ldr	r3, [pc, #32]	; (8001684 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f043 0304 	orr.w	r3, r3, #4
 8001668:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800166a:	e005      	b.n	8001678 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800166c:	4a05      	ldr	r2, [pc, #20]	; (8001684 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800166e:	4b05      	ldr	r3, [pc, #20]	; (8001684 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f023 0304 	bic.w	r3, r3, #4
 8001676:	6013      	str	r3, [r2, #0]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000e010 	.word	0xe000e010

08001688 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800168c:	f000 f802 	bl	8001694 <HAL_SYSTICK_Callback>
}
 8001690:	bf00      	nop
 8001692:	bd80      	pop	{r7, pc}

08001694 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001698:	bf00      	nop
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d004      	beq.n	80016c0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2280      	movs	r2, #128	; 0x80
 80016ba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e00c      	b.n	80016da <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2205      	movs	r2, #5
 80016c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6812      	ldr	r2, [r2, #0]
 80016d0:	6812      	ldr	r2, [r2, #0]
 80016d2:	f022 0201 	bic.w	r2, r2, #1
 80016d6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
	...

080016e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	; 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016f6:	2300      	movs	r3, #0
 80016f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016fe:	2300      	movs	r3, #0
 8001700:	61fb      	str	r3, [r7, #28]
 8001702:	e165      	b.n	80019d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001704:	2201      	movs	r2, #1
 8001706:	69fb      	ldr	r3, [r7, #28]
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	4013      	ands	r3, r2
 8001716:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001718:	693a      	ldr	r2, [r7, #16]
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	429a      	cmp	r2, r3
 800171e:	f040 8154 	bne.w	80019ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b02      	cmp	r3, #2
 8001728:	d003      	beq.n	8001732 <HAL_GPIO_Init+0x4a>
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b12      	cmp	r3, #18
 8001730:	d123      	bne.n	800177a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	08da      	lsrs	r2, r3, #3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	3208      	adds	r2, #8
 800173a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800173e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	220f      	movs	r2, #15
 800174a:	fa02 f303 	lsl.w	r3, r2, r3
 800174e:	43db      	mvns	r3, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4013      	ands	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	691a      	ldr	r2, [r3, #16]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	fa02 f303 	lsl.w	r3, r2, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	08da      	lsrs	r2, r3, #3
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3208      	adds	r2, #8
 8001774:	69b9      	ldr	r1, [r7, #24]
 8001776:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	2203      	movs	r2, #3
 8001786:	fa02 f303 	lsl.w	r3, r2, r3
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 0203 	and.w	r2, r3, #3
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	005b      	lsls	r3, r3, #1
 800179e:	fa02 f303 	lsl.w	r3, r2, r3
 80017a2:	69ba      	ldr	r2, [r7, #24]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d00b      	beq.n	80017ce <HAL_GPIO_Init+0xe6>
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d007      	beq.n	80017ce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80017c2:	2b11      	cmp	r3, #17
 80017c4:	d003      	beq.n	80017ce <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2b12      	cmp	r3, #18
 80017cc:	d130      	bne.n	8001830 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	2203      	movs	r2, #3
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	68da      	ldr	r2, [r3, #12]
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	4313      	orrs	r3, r2
 80017f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001804:	2201      	movs	r2, #1
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	43db      	mvns	r3, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4013      	ands	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	091b      	lsrs	r3, r3, #4
 800181a:	f003 0201 	and.w	r2, r3, #1
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4313      	orrs	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	2203      	movs	r2, #3
 800183c:	fa02 f303 	lsl.w	r3, r2, r3
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	4313      	orrs	r3, r2
 8001858:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80ae 	beq.w	80019ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]
 8001872:	4a5c      	ldr	r2, [pc, #368]	; (80019e4 <HAL_GPIO_Init+0x2fc>)
 8001874:	4b5b      	ldr	r3, [pc, #364]	; (80019e4 <HAL_GPIO_Init+0x2fc>)
 8001876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001878:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800187c:	6453      	str	r3, [r2, #68]	; 0x44
 800187e:	4b59      	ldr	r3, [pc, #356]	; (80019e4 <HAL_GPIO_Init+0x2fc>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001886:	60fb      	str	r3, [r7, #12]
 8001888:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800188a:	4a57      	ldr	r2, [pc, #348]	; (80019e8 <HAL_GPIO_Init+0x300>)
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	089b      	lsrs	r3, r3, #2
 8001890:	3302      	adds	r3, #2
 8001892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001896:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0303 	and.w	r3, r3, #3
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	220f      	movs	r2, #15
 80018a2:	fa02 f303 	lsl.w	r3, r2, r3
 80018a6:	43db      	mvns	r3, r3
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	4013      	ands	r3, r2
 80018ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a4e      	ldr	r2, [pc, #312]	; (80019ec <HAL_GPIO_Init+0x304>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d025      	beq.n	8001902 <HAL_GPIO_Init+0x21a>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4a4d      	ldr	r2, [pc, #308]	; (80019f0 <HAL_GPIO_Init+0x308>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d01f      	beq.n	80018fe <HAL_GPIO_Init+0x216>
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a4c      	ldr	r2, [pc, #304]	; (80019f4 <HAL_GPIO_Init+0x30c>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d019      	beq.n	80018fa <HAL_GPIO_Init+0x212>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a4b      	ldr	r2, [pc, #300]	; (80019f8 <HAL_GPIO_Init+0x310>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d013      	beq.n	80018f6 <HAL_GPIO_Init+0x20e>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a4a      	ldr	r2, [pc, #296]	; (80019fc <HAL_GPIO_Init+0x314>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d00d      	beq.n	80018f2 <HAL_GPIO_Init+0x20a>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a49      	ldr	r2, [pc, #292]	; (8001a00 <HAL_GPIO_Init+0x318>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d007      	beq.n	80018ee <HAL_GPIO_Init+0x206>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4a48      	ldr	r2, [pc, #288]	; (8001a04 <HAL_GPIO_Init+0x31c>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d101      	bne.n	80018ea <HAL_GPIO_Init+0x202>
 80018e6:	2306      	movs	r3, #6
 80018e8:	e00c      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018ea:	2307      	movs	r3, #7
 80018ec:	e00a      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018ee:	2305      	movs	r3, #5
 80018f0:	e008      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018f2:	2304      	movs	r3, #4
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018f6:	2303      	movs	r3, #3
 80018f8:	e004      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e002      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <HAL_GPIO_Init+0x21c>
 8001902:	2300      	movs	r3, #0
 8001904:	69fa      	ldr	r2, [r7, #28]
 8001906:	f002 0203 	and.w	r2, r2, #3
 800190a:	0092      	lsls	r2, r2, #2
 800190c:	4093      	lsls	r3, r2
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001914:	4934      	ldr	r1, [pc, #208]	; (80019e8 <HAL_GPIO_Init+0x300>)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3302      	adds	r3, #2
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001922:	4b39      	ldr	r3, [pc, #228]	; (8001a08 <HAL_GPIO_Init+0x320>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	43db      	mvns	r3, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4013      	ands	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001946:	4a30      	ldr	r2, [pc, #192]	; (8001a08 <HAL_GPIO_Init+0x320>)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800194c:	4b2e      	ldr	r3, [pc, #184]	; (8001a08 <HAL_GPIO_Init+0x320>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001970:	4a25      	ldr	r2, [pc, #148]	; (8001a08 <HAL_GPIO_Init+0x320>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001976:	4b24      	ldr	r3, [pc, #144]	; (8001a08 <HAL_GPIO_Init+0x320>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800199a:	4a1b      	ldr	r2, [pc, #108]	; (8001a08 <HAL_GPIO_Init+0x320>)
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <HAL_GPIO_Init+0x320>)
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019c4:	4a10      	ldr	r2, [pc, #64]	; (8001a08 <HAL_GPIO_Init+0x320>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3301      	adds	r3, #1
 80019ce:	61fb      	str	r3, [r7, #28]
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b0f      	cmp	r3, #15
 80019d4:	f67f ae96 	bls.w	8001704 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019d8:	bf00      	nop
 80019da:	3724      	adds	r7, #36	; 0x24
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr
 80019e4:	40023800 	.word	0x40023800
 80019e8:	40013800 	.word	0x40013800
 80019ec:	40020000 	.word	0x40020000
 80019f0:	40020400 	.word	0x40020400
 80019f4:	40020800 	.word	0x40020800
 80019f8:	40020c00 	.word	0x40020c00
 80019fc:	40021000 	.word	0x40021000
 8001a00:	40021400 	.word	0x40021400
 8001a04:	40021800 	.word	0x40021800
 8001a08:	40013c00 	.word	0x40013c00

08001a0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	460b      	mov	r3, r1
 8001a16:	807b      	strh	r3, [r7, #2]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a1c:	787b      	ldrb	r3, [r7, #1]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d003      	beq.n	8001a2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a22:	887a      	ldrh	r2, [r7, #2]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a28:	e003      	b.n	8001a32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a2a:	887b      	ldrh	r3, [r7, #2]
 8001a2c:	041a      	lsls	r2, r3, #16
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	619a      	str	r2, [r3, #24]
}
 8001a32:	bf00      	nop
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b083      	sub	sp, #12
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695a      	ldr	r2, [r3, #20]
 8001a4e:	887b      	ldrh	r3, [r7, #2]
 8001a50:	405a      	eors	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	615a      	str	r2, [r3, #20]
}
 8001a56:	bf00      	nop
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr
	...

08001a64 <HAL_I2C_Init>:
  * @param  hi2c pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001a70:	2300      	movs	r3, #0
 8001a72:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d101      	bne.n	8001a7e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e0c8      	b.n	8001c10 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d106      	bne.n	8001a98 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f005 fbd2 	bl	800723c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2224      	movs	r2, #36	; 0x24
 8001a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6812      	ldr	r2, [r2, #0]
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	f022 0201 	bic.w	r2, r2, #1
 8001aae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001ab0:	f001 ff92 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8001ab4:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	4a57      	ldr	r2, [pc, #348]	; (8001c18 <HAL_I2C_Init+0x1b4>)
 8001aba:	fba2 2303 	umull	r2, r3, r2, r3
 8001abe:	0c9b      	lsrs	r3, r3, #18
 8001ac0:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681a      	ldr	r2, [r3, #0]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	4952      	ldr	r1, [pc, #328]	; (8001c1c <HAL_I2C_Init+0x1b8>)
 8001ad4:	428b      	cmp	r3, r1
 8001ad6:	d802      	bhi.n	8001ade <HAL_I2C_Init+0x7a>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	3301      	adds	r3, #1
 8001adc:	e009      	b.n	8001af2 <HAL_I2C_Init+0x8e>
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001ae4:	fb01 f303 	mul.w	r3, r1, r3
 8001ae8:	494d      	ldr	r1, [pc, #308]	; (8001c20 <HAL_I2C_Init+0x1bc>)
 8001aea:	fba1 1303 	umull	r1, r3, r1, r3
 8001aee:	099b      	lsrs	r3, r3, #6
 8001af0:	3301      	adds	r3, #1
 8001af2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6819      	ldr	r1, [r3, #0]
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	4a47      	ldr	r2, [pc, #284]	; (8001c1c <HAL_I2C_Init+0x1b8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d812      	bhi.n	8001b28 <HAL_I2C_Init+0xc4>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	005b      	lsls	r3, r3, #1
 8001b08:	68ba      	ldr	r2, [r7, #8]
 8001b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b12:	2b03      	cmp	r3, #3
 8001b14:	d906      	bls.n	8001b24 <HAL_I2C_Init+0xc0>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	68ba      	ldr	r2, [r7, #8]
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	e045      	b.n	8001bb0 <HAL_I2C_Init+0x14c>
 8001b24:	2304      	movs	r3, #4
 8001b26:	e043      	b.n	8001bb0 <HAL_I2C_Init+0x14c>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d10f      	bne.n	8001b50 <HAL_I2C_Init+0xec>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	bf0c      	ite	eq
 8001b48:	2301      	moveq	r3, #1
 8001b4a:	2300      	movne	r3, #0
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	e010      	b.n	8001b72 <HAL_I2C_Init+0x10e>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685a      	ldr	r2, [r3, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4413      	add	r3, r2
 8001b5a:	009a      	lsls	r2, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	68ba      	ldr	r2, [r7, #8]
 8001b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	bf0c      	ite	eq
 8001b6c:	2301      	moveq	r3, #1
 8001b6e:	2300      	movne	r3, #0
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <HAL_I2C_Init+0x116>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e01a      	b.n	8001bb0 <HAL_I2C_Init+0x14c>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d10a      	bne.n	8001b98 <HAL_I2C_Init+0x134>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	4613      	mov	r3, r2
 8001b88:	005b      	lsls	r3, r3, #1
 8001b8a:	4413      	add	r3, r2
 8001b8c:	68ba      	ldr	r2, [r7, #8]
 8001b8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001b96:	e00b      	b.n	8001bb0 <HAL_I2C_Init+0x14c>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	009a      	lsls	r2, r3, #2
 8001ba4:	4413      	add	r3, r2
 8001ba6:	68ba      	ldr	r2, [r7, #8]
 8001ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001bb0:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	687a      	ldr	r2, [r7, #4]
 8001bb8:	69d1      	ldr	r1, [r2, #28]
 8001bba:	687a      	ldr	r2, [r7, #4]
 8001bbc:	6a12      	ldr	r2, [r2, #32]
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6911      	ldr	r1, [r2, #16]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	68d2      	ldr	r2, [r2, #12]
 8001bce:	430a      	orrs	r2, r1
 8001bd0:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6951      	ldr	r1, [r2, #20]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	6992      	ldr	r2, [r2, #24]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	6812      	ldr	r2, [r2, #0]
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	f042 0201 	orr.w	r2, r2, #1
 8001bf0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2220      	movs	r2, #32
 8001bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2200      	movs	r2, #0
 8001c04:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001c0e:	2300      	movs	r3, #0
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3710      	adds	r7, #16
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	431bde83 	.word	0x431bde83
 8001c1c:	000186a0 	.word	0x000186a0
 8001c20:	10624dd3 	.word	0x10624dd3

08001c24 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b088      	sub	sp, #32
 8001c28:	af02      	add	r7, sp, #8
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	461a      	mov	r2, r3
 8001c30:	460b      	mov	r3, r1
 8001c32:	817b      	strh	r3, [r7, #10]
 8001c34:	4613      	mov	r3, r2
 8001c36:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c3c:	f7ff f968 	bl	8000f10 <HAL_GetTick>
 8001c40:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c48:	b2db      	uxtb	r3, r3
 8001c4a:	2b20      	cmp	r3, #32
 8001c4c:	f040 80ee 	bne.w	8001e2c <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	2319      	movs	r3, #25
 8001c56:	2201      	movs	r2, #1
 8001c58:	4977      	ldr	r1, [pc, #476]	; (8001e38 <HAL_I2C_Master_Transmit+0x214>)
 8001c5a:	68f8      	ldr	r0, [r7, #12]
 8001c5c:	f001 fc1c 	bl	8003498 <I2C_WaitOnFlagUntilTimeout>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8001c66:	2302      	movs	r3, #2
 8001c68:	e0e1      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_I2C_Master_Transmit+0x54>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e0da      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d007      	beq.n	8001c9e <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68fa      	ldr	r2, [r7, #12]
 8001c94:	6812      	ldr	r2, [r2, #0]
 8001c96:	6812      	ldr	r2, [r2, #0]
 8001c98:	f042 0201 	orr.w	r2, r2, #1
 8001c9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	6812      	ldr	r2, [r2, #0]
 8001ca6:	6812      	ldr	r2, [r2, #0]
 8001ca8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cac:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2221      	movs	r2, #33	; 0x21
 8001cb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2210      	movs	r2, #16
 8001cba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	687a      	ldr	r2, [r7, #4]
 8001cc8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	893a      	ldrh	r2, [r7, #8]
 8001cce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4a5a      	ldr	r2, [pc, #360]	; (8001e3c <HAL_I2C_Master_Transmit+0x218>)
 8001cd4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001ce0:	8979      	ldrh	r1, [r7, #10]
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	6a3a      	ldr	r2, [r7, #32]
 8001ce6:	68f8      	ldr	r0, [r7, #12]
 8001ce8:	f001 fb06 	bl	80032f8 <I2C_MasterRequestWrite>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d00f      	beq.n	8001d12 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d105      	bne.n	8001d06 <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e093      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001d0e:	2303      	movs	r3, #3
 8001d10:	e08d      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d12:	2300      	movs	r3, #0
 8001d14:	613b      	str	r3, [r7, #16]
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	695b      	ldr	r3, [r3, #20]
 8001d1c:	613b      	str	r3, [r7, #16]
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 8001d28:	e066      	b.n	8001df8 <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d2a:	697a      	ldr	r2, [r7, #20]
 8001d2c:	6a39      	ldr	r1, [r7, #32]
 8001d2e:	68f8      	ldr	r0, [r7, #12]
 8001d30:	f001 fc71 	bl	8003616 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00f      	beq.n	8001d5a <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d3e:	2b04      	cmp	r3, #4
 8001d40:	d109      	bne.n	8001d56 <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	68fa      	ldr	r2, [r7, #12]
 8001d48:	6812      	ldr	r2, [r2, #0]
 8001d4a:	6812      	ldr	r2, [r2, #0]
 8001d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d50:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e06b      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001d56:	2303      	movs	r3, #3
 8001d58:	e069      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d62:	1c58      	adds	r0, r3, #1
 8001d64:	68f9      	ldr	r1, [r7, #12]
 8001d66:	6248      	str	r0, [r1, #36]	; 0x24
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001d70:	b29b      	uxth	r3, r3
 8001d72:	3b01      	subs	r3, #1
 8001d74:	b29a      	uxth	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	695b      	ldr	r3, [r3, #20]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d119      	bne.n	8001dc8 <HAL_I2C_Master_Transmit+0x1a4>
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d015      	beq.n	8001dc8 <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da4:	1c58      	adds	r0, r3, #1
 8001da6:	68f9      	ldr	r1, [r7, #12]
 8001da8:	6248      	str	r0, [r1, #36]	; 0x24
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	3b01      	subs	r3, #1
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	6a39      	ldr	r1, [r7, #32]
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f001 fc5f 	bl	8003690 <I2C_WaitOnBTFFlagUntilTimeout>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00f      	beq.n	8001df8 <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d109      	bne.n	8001df4 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	6812      	ldr	r2, [r2, #0]
 8001dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001dee:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001df0:	2301      	movs	r3, #1
 8001df2:	e01c      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8001df4:	2303      	movs	r3, #3
 8001df6:	e01a      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d194      	bne.n	8001d2a <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2220      	movs	r2, #32
 8001e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	2200      	movs	r2, #0
 8001e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	e000      	b.n	8001e2e <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8001e2c:	2302      	movs	r3, #2
  }
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3718      	adds	r7, #24
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	00100002 	.word	0x00100002
 8001e3c:	ffff0000 	.word	0xffff0000

08001e40 <HAL_I2C_Mem_Read_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b087      	sub	sp, #28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	4608      	mov	r0, r1
 8001e4a:	4611      	mov	r1, r2
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4603      	mov	r3, r0
 8001e50:	817b      	strh	r3, [r7, #10]
 8001e52:	460b      	mov	r3, r1
 8001e54:	813b      	strh	r3, [r7, #8]
 8001e56:	4613      	mov	r3, r2
 8001e58:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b20      	cmp	r3, #32
 8001e68:	f040 808d 	bne.w	8001f86 <HAL_I2C_Mem_Read_IT+0x146>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock /25U /1000U);
 8001e6c:	4b49      	ldr	r3, [pc, #292]	; (8001f94 <HAL_I2C_Mem_Read_IT+0x154>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	08db      	lsrs	r3, r3, #3
 8001e72:	4a49      	ldr	r2, [pc, #292]	; (8001f98 <HAL_I2C_Mem_Read_IT+0x158>)
 8001e74:	fba2 2303 	umull	r2, r3, r2, r3
 8001e78:	0a1a      	lsrs	r2, r3, #8
 8001e7a:	4613      	mov	r3, r2
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	4413      	add	r3, r2
 8001e80:	009a      	lsls	r2, r3, #2
 8001e82:	4413      	add	r3, r2
 8001e84:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	1e5a      	subs	r2, r3, #1
 8001e8a:	617a      	str	r2, [r7, #20]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10c      	bne.n	8001eaa <HAL_I2C_Mem_Read_IT+0x6a>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2200      	movs	r2, #0
 8001e94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2220      	movs	r2, #32
 8001e9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT; 
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e06e      	b.n	8001f88 <HAL_I2C_Mem_Read_IT+0x148>
      }
    }
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	699b      	ldr	r3, [r3, #24]
 8001eb0:	f003 0302 	and.w	r3, r3, #2
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d0e6      	beq.n	8001e86 <HAL_I2C_Mem_Read_IT+0x46>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d101      	bne.n	8001ec6 <HAL_I2C_Mem_Read_IT+0x86>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e060      	b.n	8001f88 <HAL_I2C_Mem_Read_IT+0x148>
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d007      	beq.n	8001eec <HAL_I2C_Mem_Read_IT+0xac>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	68fa      	ldr	r2, [r7, #12]
 8001ee2:	6812      	ldr	r2, [r2, #0]
 8001ee4:	6812      	ldr	r2, [r2, #0]
 8001ee6:	f042 0201 	orr.w	r2, r2, #1
 8001eea:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	68fa      	ldr	r2, [r7, #12]
 8001ef2:	6812      	ldr	r2, [r2, #0]
 8001ef4:	6812      	ldr	r2, [r2, #0]
 8001ef6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001efa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2222      	movs	r2, #34	; 0x22
 8001f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2240      	movs	r2, #64	; 0x40
 8001f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr = pData;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a3a      	ldr	r2, [r7, #32]
 8001f16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferSize = Size;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f1c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount = Size;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001f22:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	4a1d      	ldr	r2, [pc, #116]	; (8001f9c <HAL_I2C_Mem_Read_IT+0x15c>)
 8001f28:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress = DevAddress;
 8001f2a:	897a      	ldrh	r2, [r7, #10]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->Memaddress = MemAddress;
 8001f30:	893a      	ldrh	r2, [r7, #8]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	649a      	str	r2, [r3, #72]	; 0x48
    hi2c->MemaddSize = MemAddSize;
 8001f36:	88fa      	ldrh	r2, [r7, #6]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->EventCount = 0U;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	6812      	ldr	r2, [r2, #0]
 8001f4c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f50:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68fa      	ldr	r2, [r7, #12]
 8001f58:	6812      	ldr	r2, [r2, #0]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f60:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    if(hi2c->XferSize > 0U)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d007      	beq.n	8001f82 <HAL_I2C_Mem_Read_IT+0x142>
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */
      
      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	6852      	ldr	r2, [r2, #4]
 8001f7c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8001f80:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	e000      	b.n	8001f88 <HAL_I2C_Mem_Read_IT+0x148>
  }
  else
  {
    return HAL_BUSY;
 8001f86:	2302      	movs	r3, #2
  }
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	371c      	adds	r7, #28
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	2000001c 	.word	0x2000001c
 8001f98:	14f8b589 	.word	0x14f8b589
 8001f9c:	ffff0000 	.word	0xffff0000

08001fa0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	699b      	ldr	r3, [r3, #24]
 8001fae:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	2b10      	cmp	r3, #16
 8001fce:	d002      	beq.n	8001fd6 <HAL_I2C_EV_IRQHandler+0x36>
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	2b40      	cmp	r3, #64	; 0x40
 8001fd4:	d172      	bne.n	80020bc <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d008      	beq.n	8001ff2 <HAL_I2C_EV_IRQHandler+0x52>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d003      	beq.n	8001ff2 <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 fc82 	bl	80028f4 <I2C_Master_SB>
 8001ff0:	e01a      	b.n	8002028 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8001ff2:	693a      	ldr	r2, [r7, #16]
 8001ff4:	4b65      	ldr	r3, [pc, #404]	; (800218c <HAL_I2C_EV_IRQHandler+0x1ec>)
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d008      	beq.n	800200e <HAL_I2C_EV_IRQHandler+0x6e>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002002:	2b00      	cmp	r3, #0
 8002004:	d003      	beq.n	800200e <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 fcdf 	bl	80029ca <I2C_Master_ADD10>
 800200c:	e00c      	b.n	8002028 <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800200e:	693a      	ldr	r2, [r7, #16]
 8002010:	4b5f      	ldr	r3, [pc, #380]	; (8002190 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002012:	4013      	ands	r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d007      	beq.n	8002028 <HAL_I2C_EV_IRQHandler+0x88>
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800201e:	2b00      	cmp	r3, #0
 8002020:	d002      	beq.n	8002028 <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 fce2 	bl	80029ec <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	4b5a      	ldr	r3, [pc, #360]	; (8002194 <HAL_I2C_EV_IRQHandler+0x1f4>)
 800202c:	4013      	ands	r3, r2
 800202e:	2b00      	cmp	r3, #0
 8002030:	d022      	beq.n	8002078 <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	4b58      	ldr	r3, [pc, #352]	; (8002198 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002036:	4013      	ands	r3, r2
 8002038:	2b00      	cmp	r3, #0
 800203a:	d00d      	beq.n	8002058 <HAL_I2C_EV_IRQHandler+0xb8>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002042:	2b00      	cmp	r3, #0
 8002044:	d008      	beq.n	8002058 <HAL_I2C_EV_IRQHandler+0xb8>
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	4b54      	ldr	r3, [pc, #336]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800204a:	4013      	ands	r3, r2
 800204c:	2b00      	cmp	r3, #0
 800204e:	d103      	bne.n	8002058 <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8002050:	6878      	ldr	r0, [r7, #4]
 8002052:	f000 f99d 	bl	8002390 <I2C_MasterTransmit_TXE>
 8002056:	e030      	b.n	80020ba <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002058:	693a      	ldr	r2, [r7, #16]
 800205a:	4b50      	ldr	r3, [pc, #320]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800205c:	4013      	ands	r3, r2
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 808f 	beq.w	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 8089 	beq.w	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f000 fa82 	bl	800257a <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002076:	e084      	b.n	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4b49      	ldr	r3, [pc, #292]	; (80021a0 <HAL_I2C_EV_IRQHandler+0x200>)
 800207c:	4013      	ands	r3, r2
 800207e:	2b00      	cmp	r3, #0
 8002080:	d00d      	beq.n	800209e <HAL_I2C_EV_IRQHandler+0xfe>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002088:	2b00      	cmp	r3, #0
 800208a:	d008      	beq.n	800209e <HAL_I2C_EV_IRQHandler+0xfe>
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	4b43      	ldr	r3, [pc, #268]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002090:	4013      	ands	r3, r2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d103      	bne.n	800209e <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 fae4 	bl	8002664 <I2C_MasterReceive_RXNE>
 800209c:	e00d      	b.n	80020ba <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	4b3e      	ldr	r3, [pc, #248]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d06c      	beq.n	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d067      	beq.n	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f000 fb50 	bl	8002758 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80020b8:	e063      	b.n	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
 80020ba:	e062      	b.n	8002182 <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80020bc:	693a      	ldr	r2, [r7, #16]
 80020be:	4b34      	ldr	r3, [pc, #208]	; (8002190 <HAL_I2C_EV_IRQHandler+0x1f0>)
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d008      	beq.n	80020d8 <HAL_I2C_EV_IRQHandler+0x138>
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d003      	beq.n	80020d8 <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 feaa 	bl	8002e2a <I2C_Slave_ADDR>
 80020d6:	e055      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4b32      	ldr	r3, [pc, #200]	; (80021a4 <HAL_I2C_EV_IRQHandler+0x204>)
 80020dc:	4013      	ands	r3, r2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d008      	beq.n	80020f4 <HAL_I2C_EV_IRQHandler+0x154>
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d003      	beq.n	80020f4 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f000 fec7 	bl	8002e80 <I2C_Slave_STOPF>
 80020f2:	e047      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	4b27      	ldr	r3, [pc, #156]	; (8002194 <HAL_I2C_EV_IRQHandler+0x1f4>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d020      	beq.n	8002140 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4b25      	ldr	r3, [pc, #148]	; (8002198 <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002102:	4013      	ands	r3, r2
 8002104:	2b00      	cmp	r3, #0
 8002106:	d00d      	beq.n	8002124 <HAL_I2C_EV_IRQHandler+0x184>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800210e:	2b00      	cmp	r3, #0
 8002110:	d008      	beq.n	8002124 <HAL_I2C_EV_IRQHandler+0x184>
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	4b21      	ldr	r3, [pc, #132]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002116:	4013      	ands	r3, r2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d103      	bne.n	8002124 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 fdc8 	bl	8002cb2 <I2C_SlaveTransmit_TXE>
 8002122:	e02f      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002124:	693a      	ldr	r2, [r7, #16]
 8002126:	4b1d      	ldr	r3, [pc, #116]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002128:	4013      	ands	r3, r2
 800212a:	2b00      	cmp	r3, #0
 800212c:	d02a      	beq.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002134:	2b00      	cmp	r3, #0
 8002136:	d025      	beq.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002138:	6878      	ldr	r0, [r7, #4]
 800213a:	f000 fdf7 	bl	8002d2c <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 800213e:	e021      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <HAL_I2C_EV_IRQHandler+0x200>)
 8002144:	4013      	ands	r3, r2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00d      	beq.n	8002166 <HAL_I2C_EV_IRQHandler+0x1c6>
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002150:	2b00      	cmp	r3, #0
 8002152:	d008      	beq.n	8002166 <HAL_I2C_EV_IRQHandler+0x1c6>
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	4b11      	ldr	r3, [pc, #68]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002158:	4013      	ands	r3, r2
 800215a:	2b00      	cmp	r3, #0
 800215c:	d103      	bne.n	8002166 <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 fe04 	bl	8002d6c <I2C_SlaveReceive_RXNE>
 8002164:	e00e      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002166:	693a      	ldr	r2, [r7, #16]
 8002168:	4b0c      	ldr	r3, [pc, #48]	; (800219c <HAL_I2C_EV_IRQHandler+0x1fc>)
 800216a:	4013      	ands	r3, r2
 800216c:	2b00      	cmp	r3, #0
 800216e:	d009      	beq.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002176:	2b00      	cmp	r3, #0
 8002178:	d004      	beq.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 fe34 	bl	8002de8 <I2C_SlaveReceive_BTF>
}
 8002180:	e000      	b.n	8002184 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002182:	bf00      	nop
}
 8002184:	bf00      	nop
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	00010008 	.word	0x00010008
 8002190:	00010002 	.word	0x00010002
 8002194:	00100004 	.word	0x00100004
 8002198:	00010080 	.word	0x00010080
 800219c:	00010004 	.word	0x00010004
 80021a0:	00010040 	.word	0x00010040
 80021a4:	00010010 	.word	0x00010010

080021a8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b088      	sub	sp, #32
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
 80021b4:	2300      	movs	r3, #0
 80021b6:	61bb      	str	r3, [r7, #24]
 80021b8:	2300      	movs	r3, #0
 80021ba:	617b      	str	r3, [r7, #20]
 80021bc:	2300      	movs	r3, #0
 80021be:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80021d0:	68fa      	ldr	r2, [r7, #12]
 80021d2:	4b49      	ldr	r3, [pc, #292]	; (80022f8 <HAL_I2C_ER_IRQHandler+0x150>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d00f      	beq.n	80021fa <HAL_I2C_ER_IRQHandler+0x52>
 80021da:	68bb      	ldr	r3, [r7, #8]
 80021dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d00a      	beq.n	80021fa <HAL_I2C_ER_IRQHandler+0x52>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	f043 0201 	orr.w	r2, r3, #1
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80021f8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8002200:	2b00      	cmp	r3, #0
 8002202:	d00f      	beq.n	8002224 <HAL_I2C_ER_IRQHandler+0x7c>
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00a      	beq.n	8002224 <HAL_I2C_ER_IRQHandler+0x7c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	f043 0202 	orr.w	r2, r3, #2
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002222:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 800222a:	2b00      	cmp	r3, #0
 800222c:	d044      	beq.n	80022b8 <HAL_I2C_ER_IRQHandler+0x110>
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002234:	2b00      	cmp	r3, #0
 8002236:	d03f      	beq.n	80022b8 <HAL_I2C_ER_IRQHandler+0x110>
  {
    tmp1 = hi2c->Mode;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800223e:	b2db      	uxtb	r3, r3
 8002240:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002246:	b29b      	uxth	r3, r3
 8002248:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002250:	b2db      	uxtb	r3, r3
 8002252:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002258:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	2b20      	cmp	r3, #32
 800225e:	d112      	bne.n	8002286 <HAL_I2C_ER_IRQHandler+0xde>
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d10f      	bne.n	8002286 <HAL_I2C_ER_IRQHandler+0xde>
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	2b21      	cmp	r3, #33	; 0x21
 800226a:	d008      	beq.n	800227e <HAL_I2C_ER_IRQHandler+0xd6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	2b29      	cmp	r3, #41	; 0x29
 8002270:	d005      	beq.n	800227e <HAL_I2C_ER_IRQHandler+0xd6>
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	2b28      	cmp	r3, #40	; 0x28
 8002276:	d106      	bne.n	8002286 <HAL_I2C_ER_IRQHandler+0xde>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	2b21      	cmp	r3, #33	; 0x21
 800227c:	d103      	bne.n	8002286 <HAL_I2C_ER_IRQHandler+0xde>
    {
      I2C_Slave_AF(hi2c);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 fec4 	bl	800300c <I2C_Slave_AF>
 8002284:	e018      	b.n	80022b8 <HAL_I2C_ER_IRQHandler+0x110>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	f043 0204 	orr.w	r2, r3, #4
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b10      	cmp	r3, #16
 800229c:	d107      	bne.n	80022ae <HAL_I2C_ER_IRQHandler+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6812      	ldr	r2, [r2, #0]
 80022a6:	6812      	ldr	r2, [r2, #0]
 80022a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ac:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80022b6:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d00f      	beq.n	80022e2 <HAL_I2C_ER_IRQHandler+0x13a>
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d00a      	beq.n	80022e2 <HAL_I2C_ER_IRQHandler+0x13a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d0:	f043 0208 	orr.w	r2, r3, #8
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80022e0:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d002      	beq.n	80022f0 <HAL_I2C_ER_IRQHandler+0x148>
  {
    I2C_ITError(hi2c);
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 ff00 	bl	80030f0 <I2C_ITError>
  }
}
 80022f0:	bf00      	nop
 80022f2:	3720      	adds	r7, #32
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}
 80022f8:	00010100 	.word	0x00010100

080022fc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002324:	b480      	push	{r7}
 8002326:	b083      	sub	sp, #12
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	70fb      	strb	r3, [r7, #3]
 8002344:	4613      	mov	r3, r2
 8002346:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b086      	sub	sp, #24
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b0:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d150      	bne.n	800245c <I2C_MasterTransmit_TXE+0xcc>
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2b21      	cmp	r3, #33	; 0x21
 80023be:	d14d      	bne.n	800245c <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d01d      	beq.n	8002402 <I2C_MasterTransmit_TXE+0x72>
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2b08      	cmp	r3, #8
 80023ca:	d01a      	beq.n	8002402 <I2C_MasterTransmit_TXE+0x72>
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80023d2:	d016      	beq.n	8002402 <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6812      	ldr	r2, [r2, #0]
 80023dc:	6852      	ldr	r2, [r2, #4]
 80023de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80023e2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2211      	movs	r2, #17
 80023e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2220      	movs	r2, #32
 80023f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7ff ff7e 	bl	80022fc <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002400:	e0b6      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	6812      	ldr	r2, [r2, #0]
 800240a:	6852      	ldr	r2, [r2, #4]
 800240c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002410:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	6812      	ldr	r2, [r2, #0]
 800241a:	6812      	ldr	r2, [r2, #0]
 800241c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002420:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2200      	movs	r2, #0
 8002426:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2220      	movs	r2, #32
 800242c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002436:	b2db      	uxtb	r3, r3
 8002438:	2b40      	cmp	r3, #64	; 0x40
 800243a:	d107      	bne.n	800244c <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f7ff ff8f 	bl	8002368 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800244a:	e091      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff ff51 	bl	80022fc <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800245a:	e089      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2b21      	cmp	r3, #33	; 0x21
 8002460:	d006      	beq.n	8002470 <I2C_MasterTransmit_TXE+0xe0>
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	2b40      	cmp	r3, #64	; 0x40
 8002466:	f040 8083 	bne.w	8002570 <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	2b22      	cmp	r3, #34	; 0x22
 800246e:	d17f      	bne.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002474:	b29b      	uxth	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d108      	bne.n	800248c <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	6812      	ldr	r2, [r2, #0]
 8002482:	6852      	ldr	r2, [r2, #4]
 8002484:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002488:	605a      	str	r2, [r3, #4]
 800248a:	e071      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b40      	cmp	r3, #64	; 0x40
 8002496:	d15b      	bne.n	8002550 <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800249c:	2b00      	cmp	r3, #0
 800249e:	d11d      	bne.n	80024dc <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d10b      	bne.n	80024c0 <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024b0:	b2d2      	uxtb	r2, r2
 80024b2:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024b8:	1c9a      	adds	r2, r3, #2
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	651a      	str	r2, [r3, #80]	; 0x50
 80024be:	e057      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024c8:	b292      	uxth	r2, r2
 80024ca:	1212      	asrs	r2, r2, #8
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024d4:	1c5a      	adds	r2, r3, #1
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	651a      	str	r2, [r3, #80]	; 0x50
 80024da:	e049      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d10b      	bne.n	80024fc <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80024ec:	b2d2      	uxtb	r2, r2
 80024ee:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024f4:	1c5a      	adds	r2, r3, #1
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	651a      	str	r2, [r3, #80]	; 0x50
 80024fa:	e039      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002500:	2b02      	cmp	r3, #2
 8002502:	d135      	bne.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b22      	cmp	r3, #34	; 0x22
 800250e:	d108      	bne.n	8002522 <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6812      	ldr	r2, [r2, #0]
 8002518:	6812      	ldr	r2, [r2, #0]
 800251a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800251e:	601a      	str	r2, [r3, #0]
 8002520:	e026      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002528:	b2db      	uxtb	r3, r3
 800252a:	2b21      	cmp	r3, #33	; 0x21
 800252c:	d120      	bne.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002536:	1c58      	adds	r0, r3, #1
 8002538:	6879      	ldr	r1, [r7, #4]
 800253a:	6248      	str	r0, [r1, #36]	; 0x24
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	6113      	str	r3, [r2, #16]
            hi2c->XferCount--;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002544:	b29b      	uxth	r3, r3
 8002546:	3b01      	subs	r3, #1
 8002548:	b29a      	uxth	r2, r3
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800254e:	e00f      	b.n	8002570 <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	1c58      	adds	r0, r3, #1
 800255a:	6879      	ldr	r1, [r7, #4]
 800255c:	6248      	str	r0, [r1, #36]	; 0x24
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	6113      	str	r3, [r2, #16]
        hi2c->XferCount--;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002566:	b29b      	uxth	r3, r3
 8002568:	3b01      	subs	r3, #1
 800256a:	b29a      	uxth	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3718      	adds	r7, #24
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b21      	cmp	r3, #33	; 0x21
 8002592:	d162      	bne.n	800265a <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002598:	b29b      	uxth	r3, r3
 800259a:	2b00      	cmp	r3, #0
 800259c:	d010      	beq.n	80025c0 <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025a6:	1c58      	adds	r0, r3, #1
 80025a8:	6879      	ldr	r1, [r7, #4]
 80025aa:	6248      	str	r0, [r1, #36]	; 0x24
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	6113      	str	r3, [r2, #16]
      hi2c->XferCount--;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	3b01      	subs	r3, #1
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80025be:	e04c      	b.n	800265a <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2b04      	cmp	r3, #4
 80025c4:	d01d      	beq.n	8002602 <I2C_MasterTransmit_BTF+0x88>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2b08      	cmp	r3, #8
 80025ca:	d01a      	beq.n	8002602 <I2C_MasterTransmit_BTF+0x88>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80025d2:	d016      	beq.n	8002602 <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	6812      	ldr	r2, [r2, #0]
 80025dc:	6852      	ldr	r2, [r2, #4]
 80025de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80025e2:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2211      	movs	r2, #17
 80025e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2220      	movs	r2, #32
 80025f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff fe7e 	bl	80022fc <HAL_I2C_MasterTxCpltCallback>
 8002600:	e02b      	b.n	800265a <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	6812      	ldr	r2, [r2, #0]
 800260a:	6852      	ldr	r2, [r2, #4]
 800260c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002610:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002620:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2220      	movs	r2, #32
 800262c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b40      	cmp	r3, #64	; 0x40
 800263a:	d107      	bne.n	800264c <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff fe8f 	bl	8002368 <HAL_I2C_MemTxCpltCallback>
 800264a:	e006      	b.n	800265a <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2200      	movs	r2, #0
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f7ff fe51 	bl	80022fc <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 800265a:	2300      	movs	r3, #0
}
 800265c:	4618      	mov	r0, r3
 800265e:	3710      	adds	r7, #16
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}

08002664 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b084      	sub	sp, #16
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b22      	cmp	r3, #34	; 0x22
 8002676:	d16a      	bne.n	800274e <I2C_MasterReceive_RXNE+0xea>
  {
    uint32_t tmp = 0U;
 8002678:	2300      	movs	r3, #0
 800267a:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002680:	b29b      	uxth	r3, r3
 8002682:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2b03      	cmp	r3, #3
 8002688:	d91e      	bls.n	80026c8 <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268e:	1c59      	adds	r1, r3, #1
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	6251      	str	r1, [r2, #36]	; 0x24
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	6912      	ldr	r2, [r2, #16]
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a2:	b29b      	uxth	r3, r3
 80026a4:	3b01      	subs	r3, #1
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      
      if(hi2c->XferCount == 3)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026b0:	b29b      	uxth	r3, r3
 80026b2:	2b03      	cmp	r3, #3
 80026b4:	d14b      	bne.n	800274e <I2C_MasterReceive_RXNE+0xea>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6812      	ldr	r2, [r2, #0]
 80026be:	6852      	ldr	r2, [r2, #4]
 80026c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026c4:	605a      	str	r2, [r3, #4]
 80026c6:	e042      	b.n	800274e <I2C_MasterReceive_RXNE+0xea>
      }
    }
    else if((tmp == 1U) || (tmp == 0U))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d002      	beq.n	80026d4 <I2C_MasterReceive_RXNE+0x70>
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d13c      	bne.n	800274e <I2C_MasterReceive_RXNE+0xea>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	687a      	ldr	r2, [r7, #4]
 80026da:	6812      	ldr	r2, [r2, #0]
 80026dc:	6812      	ldr	r2, [r2, #0]
 80026de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026e2:	601a      	str	r2, [r3, #0]

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	6812      	ldr	r2, [r2, #0]
 80026ec:	6852      	ldr	r2, [r2, #4]
 80026ee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80026f2:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f8:	1c59      	adds	r1, r3, #1
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6251      	str	r1, [r2, #36]	; 0x24
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	6912      	ldr	r2, [r2, #16]
 8002704:	b2d2      	uxtb	r2, r2
 8002706:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800270c:	b29b      	uxth	r3, r3
 800270e:	3b01      	subs	r3, #1
 8002710:	b29a      	uxth	r2, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2220      	movs	r2, #32
 800271a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b40      	cmp	r3, #64	; 0x40
 800272e:	d107      	bne.n	8002740 <I2C_MasterReceive_RXNE+0xdc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f004 f977 	bl	8006a2c <HAL_I2C_MemRxCpltCallback>
 800273e:	e006      	b.n	800274e <I2C_MasterReceive_RXNE+0xea>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2200      	movs	r2, #0
 8002744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	f004 f95f 	bl	8006a0c <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3710      	adds	r7, #16
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}

08002758 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002764:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 4U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800276a:	b29b      	uxth	r3, r3
 800276c:	2b04      	cmp	r3, #4
 800276e:	d119      	bne.n	80027a4 <I2C_MasterReceive_BTF+0x4c>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	6852      	ldr	r2, [r2, #4]
 800277a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800277e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002784:	1c59      	adds	r1, r3, #1
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6251      	str	r1, [r2, #36]	; 0x24
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6812      	ldr	r2, [r2, #0]
 800278e:	6912      	ldr	r2, [r2, #16]
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002798:	b29b      	uxth	r3, r3
 800279a:	3b01      	subs	r3, #1
 800279c:	b29a      	uxth	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027a2:	e0a2      	b.n	80028ea <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 3U)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	2b03      	cmp	r3, #3
 80027ac:	d121      	bne.n	80027f2 <I2C_MasterReceive_BTF+0x9a>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	6812      	ldr	r2, [r2, #0]
 80027b6:	6852      	ldr	r2, [r2, #4]
 80027b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027bc:	605a      	str	r2, [r3, #4]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6812      	ldr	r2, [r2, #0]
 80027c6:	6812      	ldr	r2, [r2, #0]
 80027c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027cc:	601a      	str	r2, [r3, #0]

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d2:	1c59      	adds	r1, r3, #1
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6251      	str	r1, [r2, #36]	; 0x24
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	6812      	ldr	r2, [r2, #0]
 80027dc:	6912      	ldr	r2, [r2, #16]
 80027de:	b2d2      	uxtb	r2, r2
 80027e0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80027f0:	e07b      	b.n	80028ea <I2C_MasterReceive_BTF+0x192>
  }
  else if(hi2c->XferCount == 2U)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d165      	bne.n	80028c8 <I2C_MasterReceive_BTF+0x170>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d002      	beq.n	8002808 <I2C_MasterReceive_BTF+0xb0>
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d110      	bne.n	800282a <I2C_MasterReceive_BTF+0xd2>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	6812      	ldr	r2, [r2, #0]
 8002812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002816:	601a      	str	r2, [r3, #0]

      /* Generate ReStart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	6812      	ldr	r2, [r2, #0]
 8002822:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	e007      	b.n	800283a <I2C_MasterReceive_BTF+0xe2>
    }
    else
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	687a      	ldr	r2, [r7, #4]
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	6812      	ldr	r2, [r2, #0]
 8002834:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002838:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800283e:	1c59      	adds	r1, r3, #1
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6251      	str	r1, [r2, #36]	; 0x24
 8002844:	687a      	ldr	r2, [r7, #4]
 8002846:	6812      	ldr	r2, [r2, #0]
 8002848:	6912      	ldr	r2, [r2, #16]
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002852:	b29b      	uxth	r3, r3
 8002854:	3b01      	subs	r3, #1
 8002856:	b29a      	uxth	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002860:	1c59      	adds	r1, r3, #1
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6251      	str	r1, [r2, #36]	; 0x24
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6812      	ldr	r2, [r2, #0]
 800286a:	6912      	ldr	r2, [r2, #16]
 800286c:	b2d2      	uxtb	r2, r2
 800286e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002874:	b29b      	uxth	r3, r3
 8002876:	3b01      	subs	r3, #1
 8002878:	b29a      	uxth	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Disable EVT and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6812      	ldr	r2, [r2, #0]
 8002886:	6852      	ldr	r2, [r2, #4]
 8002888:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800288c:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2220      	movs	r2, #32
 8002892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	2b40      	cmp	r3, #64	; 0x40
 80028a6:	d107      	bne.n	80028b8 <I2C_MasterReceive_BTF+0x160>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f004 f8bb 	bl	8006a2c <HAL_I2C_MemRxCpltCallback>
 80028b6:	e018      	b.n	80028ea <I2C_MasterReceive_BTF+0x192>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f004 f8a3 	bl	8006a0c <HAL_I2C_MasterRxCpltCallback>
 80028c6:	e010      	b.n	80028ea <I2C_MasterReceive_BTF+0x192>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	1c59      	adds	r1, r3, #1
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6251      	str	r1, [r2, #36]	; 0x24
 80028d2:	687a      	ldr	r2, [r7, #4]
 80028d4:	6812      	ldr	r2, [r2, #0]
 80028d6:	6912      	ldr	r2, [r2, #16]
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 80028ea:	2300      	movs	r3, #0
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3710      	adds	r7, #16
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b40      	cmp	r3, #64	; 0x40
 8002906:	d116      	bne.n	8002936 <I2C_Master_SB+0x42>
  {
    if(hi2c->EventCount == 0U)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800290c:	2b00      	cmp	r3, #0
 800290e:	d108      	bne.n	8002922 <I2C_Master_SB+0x2e>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002918:	b2d2      	uxtb	r2, r2
 800291a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800291e:	611a      	str	r2, [r3, #16]
 8002920:	e04c      	b.n	80029bc <I2C_Master_SB+0xc8>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	687a      	ldr	r2, [r7, #4]
 8002928:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800292a:	b2d2      	uxtb	r2, r2
 800292c:	f042 0201 	orr.w	r2, r2, #1
 8002930:	b2d2      	uxtb	r2, r2
 8002932:	611a      	str	r2, [r3, #16]
 8002934:	e042      	b.n	80029bc <I2C_Master_SB+0xc8>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800293e:	d118      	bne.n	8002972 <I2C_Master_SB+0x7e>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002946:	b2db      	uxtb	r3, r3
 8002948:	2b21      	cmp	r3, #33	; 0x21
 800294a:	d108      	bne.n	800295e <I2C_Master_SB+0x6a>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	687a      	ldr	r2, [r7, #4]
 8002952:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002954:	b2d2      	uxtb	r2, r2
 8002956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800295a:	611a      	str	r2, [r3, #16]
 800295c:	e02e      	b.n	80029bc <I2C_Master_SB+0xc8>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002966:	b2d2      	uxtb	r2, r2
 8002968:	f042 0201 	orr.w	r2, r2, #1
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	611a      	str	r2, [r3, #16]
 8002970:	e024      	b.n	80029bc <I2C_Master_SB+0xc8>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002976:	2b00      	cmp	r3, #0
 8002978:	d10e      	bne.n	8002998 <I2C_Master_SB+0xa4>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	687a      	ldr	r2, [r7, #4]
 8002980:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002982:	b292      	uxth	r2, r2
 8002984:	11d2      	asrs	r2, r2, #7
 8002986:	b2d2      	uxtb	r2, r2
 8002988:	f002 0206 	and.w	r2, r2, #6
 800298c:	b2d2      	uxtb	r2, r2
 800298e:	f062 020f 	orn	r2, r2, #15
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	611a      	str	r2, [r3, #16]
 8002996:	e011      	b.n	80029bc <I2C_Master_SB+0xc8>
      }
      else if(hi2c->EventCount == 1U)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800299c:	2b01      	cmp	r3, #1
 800299e:	d10d      	bne.n	80029bc <I2C_Master_SB+0xc8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029a8:	b292      	uxth	r2, r2
 80029aa:	11d2      	asrs	r2, r2, #7
 80029ac:	b2d2      	uxtb	r2, r2
 80029ae:	f002 0206 	and.w	r2, r2, #6
 80029b2:	b2d2      	uxtb	r2, r2
 80029b4:	f062 020e 	orn	r2, r2, #14
 80029b8:	b2d2      	uxtb	r2, r2
 80029ba:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 80029bc:	2300      	movs	r3, #0
}
 80029be:	4618      	mov	r0, r3
 80029c0:	370c      	adds	r7, #12
 80029c2:	46bd      	mov	sp, r7
 80029c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c8:	4770      	bx	lr

080029ca <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80029ca:	b480      	push	{r7}
 80029cc:	b083      	sub	sp, #12
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80029da:	b2d2      	uxtb	r2, r2
 80029dc:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	370c      	adds	r7, #12
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b091      	sub	sp, #68	; 0x44
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a02:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a08:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b22      	cmp	r3, #34	; 0x22
 8002a14:	f040 813b 	bne.w	8002c8e <I2C_Master_ADDR+0x2a2>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d10e      	bne.n	8002a3e <I2C_Master_ADDR+0x52>
 8002a20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a22:	2b40      	cmp	r3, #64	; 0x40
 8002a24:	d10b      	bne.n	8002a3e <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a26:	2300      	movs	r3, #0
 8002a28:	633b      	str	r3, [r7, #48]	; 0x30
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	633b      	str	r3, [r7, #48]	; 0x30
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	633b      	str	r3, [r7, #48]	; 0x30
 8002a3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a3c:	e132      	b.n	8002ca4 <I2C_Master_ADDR+0x2b8>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d11d      	bne.n	8002a82 <I2C_Master_ADDR+0x96>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002a4e:	d118      	bne.n	8002a82 <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a50:	2300      	movs	r3, #0
 8002a52:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	699b      	ldr	r3, [r3, #24]
 8002a62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	687a      	ldr	r2, [r7, #4]
 8002a6c:	6812      	ldr	r2, [r2, #0]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a74:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a7a:	1c5a      	adds	r2, r3, #1
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	651a      	str	r2, [r3, #80]	; 0x50
 8002a80:	e110      	b.n	8002ca4 <I2C_Master_ADDR+0x2b8>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d113      	bne.n	8002ab4 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	695b      	ldr	r3, [r3, #20]
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	687a      	ldr	r2, [r7, #4]
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	e0e8      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
      }
      else if(hi2c->XferCount == 1U)   
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	f040 8082 	bne.w	8002bc4 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8002ac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ac2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ac6:	d137      	bne.n	8002b38 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	687a      	ldr	r2, [r7, #4]
 8002ace:	6812      	ldr	r2, [r2, #0]
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ad6:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ae2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ae6:	d113      	bne.n	8002b10 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	6812      	ldr	r2, [r2, #0]
 8002af0:	6812      	ldr	r2, [r2, #0]
 8002af2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002af6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002af8:	2300      	movs	r3, #0
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	627b      	str	r3, [r7, #36]	; 0x24
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	699b      	ldr	r3, [r3, #24]
 8002b0a:	627b      	str	r3, [r7, #36]	; 0x24
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	e0ba      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b10:	2300      	movs	r3, #0
 8002b12:	623b      	str	r3, [r7, #32]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	623b      	str	r3, [r7, #32]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	699b      	ldr	r3, [r3, #24]
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	687a      	ldr	r2, [r7, #4]
 8002b2c:	6812      	ldr	r2, [r2, #0]
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b34:	601a      	str	r2, [r3, #0]
 8002b36:	e0a6      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002b38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d026      	beq.n	8002b8c <I2C_Master_ADDR+0x1a0>
 8002b3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b40:	2b08      	cmp	r3, #8
 8002b42:	d023      	beq.n	8002b8c <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8002b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b46:	2b12      	cmp	r3, #18
 8002b48:	d020      	beq.n	8002b8c <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d008      	beq.n	8002b64 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	687a      	ldr	r2, [r7, #4]
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	e007      	b.n	8002b74 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	6812      	ldr	r2, [r2, #0]
 8002b6e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b72:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b74:	2300      	movs	r3, #0
 8002b76:	61fb      	str	r3, [r7, #28]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	695b      	ldr	r3, [r3, #20]
 8002b7e:	61fb      	str	r3, [r7, #28]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	69fb      	ldr	r3, [r7, #28]
 8002b8a:	e07c      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	6812      	ldr	r2, [r2, #0]
 8002b94:	6812      	ldr	r2, [r2, #0]
 8002b96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b9a:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	61bb      	str	r3, [r7, #24]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	695b      	ldr	r3, [r3, #20]
 8002ba6:	61bb      	str	r3, [r7, #24]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	61bb      	str	r3, [r7, #24]
 8002bb0:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	e060      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
        }
      }
      else if(hi2c->XferCount == 2U)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bc8:	b29b      	uxth	r3, r3
 8002bca:	2b02      	cmp	r3, #2
 8002bcc:	d138      	bne.n	8002c40 <I2C_Master_ADDR+0x254>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd2:	2b02      	cmp	r3, #2
 8002bd4:	d010      	beq.n	8002bf8 <I2C_Master_ADDR+0x20c>
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	6812      	ldr	r2, [r2, #0]
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002be4:	601a      	str	r2, [r3, #0]
          
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	6812      	ldr	r2, [r2, #0]
 8002bf0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bf4:	601a      	str	r2, [r3, #0]
 8002bf6:	e007      	b.n	8002c08 <I2C_Master_ADDR+0x21c>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	687a      	ldr	r2, [r7, #4]
 8002bfe:	6812      	ldr	r2, [r2, #0]
 8002c00:	6812      	ldr	r2, [r2, #0]
 8002c02:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c06:	601a      	str	r2, [r3, #0]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c16:	d107      	bne.n	8002c28 <I2C_Master_ADDR+0x23c>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	6852      	ldr	r2, [r2, #4]
 8002c22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c26:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	617b      	str	r3, [r7, #20]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	617b      	str	r3, [r7, #20]
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	e022      	b.n	8002c86 <I2C_Master_ADDR+0x29a>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	6812      	ldr	r2, [r2, #0]
 8002c4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002c4e:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	685b      	ldr	r3, [r3, #4]
 8002c56:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002c5a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002c5e:	d107      	bne.n	8002c70 <I2C_Master_ADDR+0x284>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	6852      	ldr	r2, [r2, #4]
 8002c6a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002c6e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c70:	2300      	movs	r3, #0
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	651a      	str	r2, [r3, #80]	; 0x50
 8002c8c:	e00a      	b.n	8002ca4 <I2C_Master_ADDR+0x2b8>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c8e:	2300      	movs	r3, #0
 8002c90:	60fb      	str	r3, [r7, #12]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	695b      	ldr	r3, [r3, #20]
 8002c98:	60fb      	str	r3, [r7, #12]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
  }

  return HAL_OK;
 8002ca4:	2300      	movs	r3, #0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3744      	adds	r7, #68	; 0x44
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr

08002cb2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002cb2:	b580      	push	{r7, lr}
 8002cb4:	b084      	sub	sp, #16
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cc8:	b29b      	uxth	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d029      	beq.n	8002d22 <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd6:	1c58      	adds	r0, r3, #1
 8002cd8:	6879      	ldr	r1, [r7, #4]
 8002cda:	6248      	str	r0, [r1, #36]	; 0x24
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b29a      	uxth	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d114      	bne.n	8002d22 <I2C_SlaveTransmit_TXE+0x70>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2b29      	cmp	r3, #41	; 0x29
 8002cfc:	d111      	bne.n	8002d22 <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	6812      	ldr	r2, [r2, #0]
 8002d06:	6852      	ldr	r2, [r2, #4]
 8002d08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d0c:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2221      	movs	r2, #33	; 0x21
 8002d12:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2228      	movs	r2, #40	; 0x28
 8002d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff faf7 	bl	8002310 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3710      	adds	r7, #16
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00f      	beq.n	8002d5e <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d46:	1c58      	adds	r0, r3, #1
 8002d48:	6879      	ldr	r1, [r7, #4]
 8002d4a:	6248      	str	r0, [r1, #36]	; 0x24
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	6113      	str	r3, [r2, #16]
    hi2c->XferCount--;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	3b01      	subs	r3, #1
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d02a      	beq.n	8002dde <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8c:	1c59      	adds	r1, r3, #1
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6251      	str	r1, [r2, #36]	; 0x24
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	6812      	ldr	r2, [r2, #0]
 8002d96:	6912      	ldr	r2, [r2, #16]
 8002d98:	b2d2      	uxtb	r2, r2
 8002d9a:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da0:	b29b      	uxth	r3, r3
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d114      	bne.n	8002dde <I2C_SlaveReceive_RXNE+0x72>
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2b2a      	cmp	r3, #42	; 0x2a
 8002db8:	d111      	bne.n	8002dde <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	6852      	ldr	r2, [r2, #4]
 8002dc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dc8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2222      	movs	r2, #34	; 0x22
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2228      	movs	r2, #40	; 0x28
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	f7ff faa3 	bl	8002324 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3710      	adds	r7, #16
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d010      	beq.n	8002e1c <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	1c59      	adds	r1, r3, #1
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6251      	str	r1, [r2, #36]	; 0x24
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	6812      	ldr	r2, [r2, #0]
 8002e08:	6912      	ldr	r2, [r2, #16]
 8002e0a:	b2d2      	uxtb	r2, r2
 8002e0c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e12:	b29b      	uxth	r3, r3
 8002e14:	3b01      	subs	r3, #1
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	b084      	sub	sp, #16
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002e32:	2300      	movs	r3, #0
 8002e34:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 8002e36:	2300      	movs	r3, #0
 8002e38:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b04      	cmp	r3, #4
 8002e46:	d001      	beq.n	8002e4c <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	699b      	ldr	r3, [r3, #24]
 8002e52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e56:	2b80      	cmp	r3, #128	; 0x80
 8002e58:	d003      	beq.n	8002e62 <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	81bb      	strh	r3, [r7, #12]
 8002e60:	e002      	b.n	8002e68 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	699b      	ldr	r3, [r3, #24]
 8002e66:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002e68:	89ba      	ldrh	r2, [r7, #12]
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	6878      	ldr	r0, [r7, #4]
 8002e70:	f7ff fa62 	bl	8002338 <HAL_I2C_AddrCallback>

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	687a      	ldr	r2, [r7, #4]
 8002e98:	6812      	ldr	r2, [r2, #0]
 8002e9a:	6852      	ldr	r2, [r2, #4]
 8002e9c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ea0:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60bb      	str	r3, [r7, #8]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	695b      	ldr	r3, [r3, #20]
 8002eac:	60bb      	str	r3, [r7, #8]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6812      	ldr	r2, [r2, #0]
 8002eb6:	6812      	ldr	r2, [r2, #0]
 8002eb8:	f042 0201 	orr.w	r2, r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	6812      	ldr	r2, [r2, #0]
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ece:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002eda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ede:	d11a      	bne.n	8002f16 <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	2b22      	cmp	r3, #34	; 0x22
 8002eea:	d005      	beq.n	8002ef8 <I2C_Slave_STOPF+0x78>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	2b2a      	cmp	r3, #42	; 0x2a
 8002ef6:	d107      	bne.n	8002f08 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f06:	e006      	b.n	8002f16 <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	b29a      	uxth	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1a:	b29b      	uxth	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d035      	beq.n	8002f8c <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	695b      	ldr	r3, [r3, #20]
 8002f26:	f003 0304 	and.w	r3, r3, #4
 8002f2a:	2b04      	cmp	r3, #4
 8002f2c:	d110      	bne.n	8002f50 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f32:	1c59      	adds	r1, r3, #1
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6251      	str	r1, [r2, #36]	; 0x24
 8002f38:	687a      	ldr	r2, [r7, #4]
 8002f3a:	6812      	ldr	r2, [r2, #0]
 8002f3c:	6912      	ldr	r2, [r2, #16]
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f46:	b29b      	uxth	r3, r3
 8002f48:	3b01      	subs	r3, #1
 8002f4a:	b29a      	uxth	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	695b      	ldr	r3, [r3, #20]
 8002f56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5a:	2b40      	cmp	r3, #64	; 0x40
 8002f5c:	d110      	bne.n	8002f80 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f62:	1c59      	adds	r1, r3, #1
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	6251      	str	r1, [r2, #36]	; 0x24
 8002f68:	687a      	ldr	r2, [r7, #4]
 8002f6a:	6812      	ldr	r2, [r2, #0]
 8002f6c:	6912      	ldr	r2, [r2, #16]
 8002f6e:	b2d2      	uxtb	r2, r2
 8002f70:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	3b01      	subs	r3, #1
 8002f7a:	b29a      	uxth	r2, r3
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f043 0204 	orr.w	r2, r3, #4
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f000 f8ab 	bl	80030f0 <I2C_ITError>
 8002f9a:	e02f      	b.n	8002ffc <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2b28      	cmp	r3, #40	; 0x28
 8002fa0:	d005      	beq.n	8002fae <I2C_Slave_STOPF+0x12e>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	2b2a      	cmp	r3, #42	; 0x2a
 8002fa6:	d002      	beq.n	8002fae <I2C_Slave_STOPF+0x12e>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2b29      	cmp	r3, #41	; 0x29
 8002fac:	d111      	bne.n	8002fd2 <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a15      	ldr	r2, [pc, #84]	; (8003008 <I2C_Slave_STOPF+0x188>)
 8002fb2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2220      	movs	r2, #32
 8002fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	f7ff f9c2 	bl	8002354 <HAL_I2C_ListenCpltCallback>
 8002fd0:	e014      	b.n	8002ffc <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	2b22      	cmp	r3, #34	; 0x22
 8002fd8:	d002      	beq.n	8002fe0 <I2C_Slave_STOPF+0x160>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	2b22      	cmp	r3, #34	; 0x22
 8002fde:	d10d      	bne.n	8002ffc <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2220      	movs	r2, #32
 8002fea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f7ff f994 	bl	8002324 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3710      	adds	r7, #16
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	ffff0000 	.word	0xffff0000

0800300c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301a:	b2db      	uxtb	r3, r3
 800301c:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b04      	cmp	r3, #4
 8003028:	d002      	beq.n	8003030 <I2C_Slave_AF+0x24>
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	2b08      	cmp	r3, #8
 800302e:	d129      	bne.n	8003084 <I2C_Slave_AF+0x78>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	2b28      	cmp	r3, #40	; 0x28
 8003034:	d126      	bne.n	8003084 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a2c      	ldr	r2, [pc, #176]	; (80030ec <I2C_Slave_AF+0xe0>)
 800303a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	687a      	ldr	r2, [r7, #4]
 8003042:	6812      	ldr	r2, [r2, #0]
 8003044:	6852      	ldr	r2, [r2, #4]
 8003046:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800304a:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003054:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	6812      	ldr	r2, [r2, #0]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003064:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f7ff f969 	bl	8002354 <HAL_I2C_ListenCpltCallback>
 8003082:	e02e      	b.n	80030e2 <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2b21      	cmp	r3, #33	; 0x21
 8003088:	d126      	bne.n	80030d8 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a17      	ldr	r2, [pc, #92]	; (80030ec <I2C_Slave_AF+0xe0>)
 800308e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2221      	movs	r2, #33	; 0x21
 8003094:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	6812      	ldr	r2, [r2, #0]
 80030ae:	6852      	ldr	r2, [r2, #4]
 80030b0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80030b4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030be:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	6812      	ldr	r2, [r2, #0]
 80030ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ce:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f7ff f91d 	bl	8002310 <HAL_I2C_SlaveTxCpltCallback>
 80030d6:	e004      	b.n	80030e2 <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80030e0:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	ffff0000 	.word	0xffff0000

080030f0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b29      	cmp	r3, #41	; 0x29
 8003106:	d002      	beq.n	800310e <I2C_ITError+0x1e>
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	2b2a      	cmp	r3, #42	; 0x2a
 800310c:	d107      	bne.n	800311e <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2228      	movs	r2, #40	; 0x28
 8003118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800311c:	e018      	b.n	8003150 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b60      	cmp	r3, #96	; 0x60
 8003128:	d00b      	beq.n	8003142 <I2C_ITError+0x52>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003138:	d003      	beq.n	8003142 <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2220      	movs	r2, #32
 800313e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6812      	ldr	r2, [r2, #0]
 8003158:	6812      	ldr	r2, [r2, #0]
 800315a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800315e:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800316a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800316e:	d160      	bne.n	8003232 <I2C_ITError+0x142>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	6812      	ldr	r2, [r2, #0]
 8003178:	6852      	ldr	r2, [r2, #4]
 800317a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317e:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003184:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003188:	b2db      	uxtb	r3, r3
 800318a:	2b01      	cmp	r3, #1
 800318c:	d020      	beq.n	80031d0 <I2C_ITError+0xe0>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003192:	4a57      	ldr	r2, [pc, #348]	; (80032f0 <I2C_ITError+0x200>)
 8003194:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe fa81 	bl	80016a2 <HAL_DMA_Abort_IT>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 8083 	beq.w	80032ae <I2C_ITError+0x1be>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	f022 0201 	bic.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031ca:	4610      	mov	r0, r2
 80031cc:	4798      	blx	r3
 80031ce:	e06e      	b.n	80032ae <I2C_ITError+0x1be>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d4:	4a46      	ldr	r2, [pc, #280]	; (80032f0 <I2C_ITError+0x200>)
 80031d6:	651a      	str	r2, [r3, #80]	; 0x50

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031dc:	4618      	mov	r0, r3
 80031de:	f7fe fa60 	bl	80016a2 <HAL_DMA_Abort_IT>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d062      	beq.n	80032ae <I2C_ITError+0x1be>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031f2:	2b40      	cmp	r3, #64	; 0x40
 80031f4:	d109      	bne.n	800320a <I2C_ITError+0x11a>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fa:	1c59      	adds	r1, r3, #1
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6251      	str	r1, [r2, #36]	; 0x24
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6812      	ldr	r2, [r2, #0]
 8003204:	6912      	ldr	r2, [r2, #16]
 8003206:	b2d2      	uxtb	r2, r2
 8003208:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	6812      	ldr	r2, [r2, #0]
 8003214:	f022 0201 	bic.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2220      	movs	r2, #32
 800321e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003226:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800322c:	4610      	mov	r0, r2
 800322e:	4798      	blx	r3
 8003230:	e03d      	b.n	80032ae <I2C_ITError+0x1be>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b60      	cmp	r3, #96	; 0x60
 800323c:	d123      	bne.n	8003286 <I2C_ITError+0x196>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2220      	movs	r2, #32
 8003242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2200      	movs	r2, #0
 800324a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003256:	2b40      	cmp	r3, #64	; 0x40
 8003258:	d109      	bne.n	800326e <I2C_ITError+0x17e>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	1c59      	adds	r1, r3, #1
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	6251      	str	r1, [r2, #36]	; 0x24
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	6912      	ldr	r2, [r2, #16]
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	6812      	ldr	r2, [r2, #0]
 8003276:	6812      	ldr	r2, [r2, #0]
 8003278:	f022 0201 	bic.w	r2, r2, #1
 800327c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff f87c 	bl	800237c <HAL_I2C_AbortCpltCallback>
 8003284:	e013      	b.n	80032ae <I2C_ITError+0x1be>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	695b      	ldr	r3, [r3, #20]
 800328c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003290:	2b40      	cmp	r3, #64	; 0x40
 8003292:	d109      	bne.n	80032a8 <I2C_ITError+0x1b8>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	1c59      	adds	r1, r3, #1
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	6251      	str	r1, [r2, #36]	; 0x24
 800329e:	687a      	ldr	r2, [r7, #4]
 80032a0:	6812      	ldr	r2, [r2, #0]
 80032a2:	6912      	ldr	r2, [r2, #16]
 80032a4:	b2d2      	uxtb	r2, r2
 80032a6:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f003 fbcf 	bl	8006a4c <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	2b28      	cmp	r3, #40	; 0x28
 80032b8:	d116      	bne.n	80032e8 <I2C_ITError+0x1f8>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032be:	f003 0304 	and.w	r3, r3, #4
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d110      	bne.n	80032e8 <I2C_ITError+0x1f8>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a0a      	ldr	r2, [pc, #40]	; (80032f4 <I2C_ITError+0x204>)
 80032ca:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2220      	movs	r2, #32
 80032d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2200      	movs	r2, #0
 80032de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff f836 	bl	8002354 <HAL_I2C_ListenCpltCallback>
  }
}
 80032e8:	bf00      	nop
 80032ea:	3710      	adds	r7, #16
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	080033fd 	.word	0x080033fd
 80032f4:	ffff0000 	.word	0xffff0000

080032f8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b088      	sub	sp, #32
 80032fc:	af02      	add	r7, sp, #8
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	607a      	str	r2, [r7, #4]
 8003302:	603b      	str	r3, [r7, #0]
 8003304:	460b      	mov	r3, r1
 8003306:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800330c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2b04      	cmp	r3, #4
 8003312:	d006      	beq.n	8003322 <I2C_MasterRequestWrite+0x2a>
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d003      	beq.n	8003322 <I2C_MasterRequestWrite+0x2a>
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003320:	d108      	bne.n	8003334 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	6812      	ldr	r2, [r2, #0]
 800332a:	6812      	ldr	r2, [r2, #0]
 800332c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003330:	601a      	str	r2, [r3, #0]
 8003332:	e00b      	b.n	800334c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003338:	2b12      	cmp	r3, #18
 800333a:	d107      	bne.n	800334c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68fa      	ldr	r2, [r7, #12]
 8003342:	6812      	ldr	r2, [r2, #0]
 8003344:	6812      	ldr	r2, [r2, #0]
 8003346:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800334a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2200      	movs	r2, #0
 8003354:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003358:	68f8      	ldr	r0, [r7, #12]
 800335a:	f000 f89d 	bl	8003498 <I2C_WaitOnFlagUntilTimeout>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8003364:	2303      	movs	r3, #3
 8003366:	e040      	b.n	80033ea <I2C_MasterRequestWrite+0xf2>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003370:	d107      	bne.n	8003382 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	897a      	ldrh	r2, [r7, #10]
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800337e:	611a      	str	r2, [r3, #16]
 8003380:	e021      	b.n	80033c6 <I2C_MasterRequestWrite+0xce>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	897a      	ldrh	r2, [r7, #10]
 8003388:	11d2      	asrs	r2, r2, #7
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	f002 0206 	and.w	r2, r2, #6
 8003390:	b2d2      	uxtb	r2, r2
 8003392:	f062 020f 	orn	r2, r2, #15
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	4915      	ldr	r1, [pc, #84]	; (80033f4 <I2C_MasterRequestWrite+0xfc>)
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 f8ca 	bl	800353a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <I2C_MasterRequestWrite+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	2b04      	cmp	r3, #4
 80033b2:	d101      	bne.n	80033b8 <I2C_MasterRequestWrite+0xc0>
      {
        return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e018      	b.n	80033ea <I2C_MasterRequestWrite+0xf2>
      }
      else
      {
        return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e016      	b.n	80033ea <I2C_MasterRequestWrite+0xf2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	897a      	ldrh	r2, [r7, #10]
 80033c2:	b2d2      	uxtb	r2, r2
 80033c4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	490b      	ldr	r1, [pc, #44]	; (80033f8 <I2C_MasterRequestWrite+0x100>)
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f000 f8b4 	bl	800353a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d007      	beq.n	80033e8 <I2C_MasterRequestWrite+0xf0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033dc:	2b04      	cmp	r3, #4
 80033de:	d101      	bne.n	80033e4 <I2C_MasterRequestWrite+0xec>
    {
      return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e002      	b.n	80033ea <I2C_MasterRequestWrite+0xf2>
    }
    else
    {
      return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e000      	b.n	80033ea <I2C_MasterRequestWrite+0xf2>
    }
  }

  return HAL_OK;
 80033e8:	2300      	movs	r3, #0
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3718      	adds	r7, #24
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	00010008 	.word	0x00010008
 80033f8:	00010002 	.word	0x00010002

080033fc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003408:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	6812      	ldr	r2, [r2, #0]
 8003412:	6812      	ldr	r2, [r2, #0]
 8003414:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003418:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003424:	2200      	movs	r2, #0
 8003426:	651a      	str	r2, [r3, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800342c:	2200      	movs	r2, #0
 800342e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003436:	b2db      	uxtb	r3, r3
 8003438:	2b60      	cmp	r3, #96	; 0x60
 800343a:	d116      	bne.n	800346a <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2220      	movs	r2, #32
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2200      	movs	r2, #0
 8003448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	6812      	ldr	r2, [r2, #0]
 800345a:	6812      	ldr	r2, [r2, #0]
 800345c:	f022 0201 	bic.w	r2, r2, #1
 8003460:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f7fe ff8a 	bl	800237c <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8003468:	e012      	b.n	8003490 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2220      	movs	r2, #32
 800346e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	2200      	movs	r2, #0
 8003476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	6812      	ldr	r2, [r2, #0]
 8003482:	6812      	ldr	r2, [r2, #0]
 8003484:	f022 0201 	bic.w	r2, r2, #1
 8003488:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800348a:	68f8      	ldr	r0, [r7, #12]
 800348c:	f003 fade 	bl	8006a4c <HAL_I2C_ErrorCallback>
}
 8003490:	bf00      	nop
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	4613      	mov	r3, r2
 80034a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80034a8:	e01f      	b.n	80034ea <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b0:	d01b      	beq.n	80034ea <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80034b8:	f7fd fd2a 	bl	8000f10 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	1ad2      	subs	r2, r2, r3
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d910      	bls.n	80034ea <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	2200      	movs	r2, #0
 80034cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2220      	movs	r2, #32
 80034d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	2200      	movs	r2, #0
 80034da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80034e6:	2303      	movs	r3, #3
 80034e8:	e023      	b.n	8003532 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	0c1b      	lsrs	r3, r3, #16
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d10d      	bne.n	8003510 <I2C_WaitOnFlagUntilTimeout+0x78>
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	695b      	ldr	r3, [r3, #20]
 80034fa:	43da      	mvns	r2, r3
 80034fc:	68bb      	ldr	r3, [r7, #8]
 80034fe:	4013      	ands	r3, r2
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	bf0c      	ite	eq
 8003506:	2301      	moveq	r3, #1
 8003508:	2300      	movne	r3, #0
 800350a:	b2db      	uxtb	r3, r3
 800350c:	461a      	mov	r2, r3
 800350e:	e00c      	b.n	800352a <I2C_WaitOnFlagUntilTimeout+0x92>
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	699b      	ldr	r3, [r3, #24]
 8003516:	43da      	mvns	r2, r3
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	4013      	ands	r3, r2
 800351c:	b29b      	uxth	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	bf0c      	ite	eq
 8003522:	2301      	moveq	r3, #1
 8003524:	2300      	movne	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461a      	mov	r2, r3
 800352a:	79fb      	ldrb	r3, [r7, #7]
 800352c:	429a      	cmp	r2, r3
 800352e:	d0bc      	beq.n	80034aa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8003530:	2300      	movs	r3, #0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}

0800353a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800353a:	b580      	push	{r7, lr}
 800353c:	b084      	sub	sp, #16
 800353e:	af00      	add	r7, sp, #0
 8003540:	60f8      	str	r0, [r7, #12]
 8003542:	60b9      	str	r1, [r7, #8]
 8003544:	607a      	str	r2, [r7, #4]
 8003546:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003548:	e040      	b.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003558:	d11c      	bne.n	8003594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68fa      	ldr	r2, [r7, #12]
 8003560:	6812      	ldr	r2, [r2, #0]
 8003562:	6812      	ldr	r2, [r2, #0]
 8003564:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003568:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003572:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2204      	movs	r2, #4
 8003578:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	2200      	movs	r2, #0
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2220      	movs	r2, #32
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2200      	movs	r2, #0
 800358c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e03c      	b.n	800360e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800359a:	d017      	beq.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 80035a2:	f7fd fcb5 	bl	8000f10 <HAL_GetTick>
 80035a6:	4602      	mov	r2, r0
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	1ad2      	subs	r2, r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d90c      	bls.n	80035cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	2200      	movs	r2, #0
 80035b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2220      	movs	r2, #32
 80035bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e020      	b.n	800360e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	0c1b      	lsrs	r3, r3, #16
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d10c      	bne.n	80035f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	43da      	mvns	r2, r3
 80035de:	68bb      	ldr	r3, [r7, #8]
 80035e0:	4013      	ands	r3, r2
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	bf14      	ite	ne
 80035e8:	2301      	movne	r3, #1
 80035ea:	2300      	moveq	r3, #0
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	e00b      	b.n	8003608 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	43da      	mvns	r2, r3
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	4013      	ands	r3, r2
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	bf14      	ite	ne
 8003602:	2301      	movne	r3, #1
 8003604:	2300      	moveq	r3, #0
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d19e      	bne.n	800354a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 8003616:	b580      	push	{r7, lr}
 8003618:	b084      	sub	sp, #16
 800361a:	af00      	add	r7, sp, #0
 800361c:	60f8      	str	r0, [r7, #12]
 800361e:	60b9      	str	r1, [r7, #8]
 8003620:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003622:	e029      	b.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003624:	68f8      	ldr	r0, [r7, #12]
 8003626:	f000 f870 	bl	800370a <I2C_IsAcknowledgeFailed>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d001      	beq.n	8003634 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	e029      	b.n	8003688 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363a:	d01d      	beq.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d007      	beq.n	8003652 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003642:	f7fd fc65 	bl	8000f10 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	1ad2      	subs	r2, r2, r3
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	429a      	cmp	r2, r3
 8003650:	d912      	bls.n	8003678 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003656:	f043 0220 	orr.w	r2, r3, #32
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003674:	2303      	movs	r3, #3
 8003676:	e007      	b.n	8003688 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003682:	2b80      	cmp	r3, #128	; 0x80
 8003684:	d1ce      	bne.n	8003624 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800369c:	e029      	b.n	80036f2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800369e:	68f8      	ldr	r0, [r7, #12]
 80036a0:	f000 f833 	bl	800370a <I2C_IsAcknowledgeFailed>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e029      	b.n	8003702 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b4:	d01d      	beq.n	80036f2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d007      	beq.n	80036cc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036bc:	f7fd fc28 	bl	8000f10 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	1ad2      	subs	r2, r2, r3
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d912      	bls.n	80036f2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036d0:	f043 0220 	orr.w	r2, r3, #32
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e007      	b.n	8003702 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d1ce      	bne.n	800369e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800370a:	b480      	push	{r7}
 800370c:	b083      	sub	sp, #12
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800371c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003720:	d114      	bne.n	800374c <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800372a:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2204      	movs	r2, #4
 8003730:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e000      	b.n	800374e <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	370c      	adds	r7, #12
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
	...

0800375c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	603b      	str	r3, [r7, #0]
 800376a:	4a20      	ldr	r2, [pc, #128]	; (80037ec <HAL_PWREx_EnableOverDrive+0x90>)
 800376c:	4b1f      	ldr	r3, [pc, #124]	; (80037ec <HAL_PWREx_EnableOverDrive+0x90>)
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003774:	6413      	str	r3, [r2, #64]	; 0x40
 8003776:	4b1d      	ldr	r3, [pc, #116]	; (80037ec <HAL_PWREx_EnableOverDrive+0x90>)
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003782:	4b1b      	ldr	r3, [pc, #108]	; (80037f0 <HAL_PWREx_EnableOverDrive+0x94>)
 8003784:	2201      	movs	r2, #1
 8003786:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003788:	f7fd fbc2 	bl	8000f10 <HAL_GetTick>
 800378c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800378e:	e009      	b.n	80037a4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003790:	f7fd fbbe 	bl	8000f10 <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800379e:	d901      	bls.n	80037a4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e01f      	b.n	80037e4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80037a4:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_PWREx_EnableOverDrive+0x98>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b0:	d1ee      	bne.n	8003790 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80037b2:	4b11      	ldr	r3, [pc, #68]	; (80037f8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037b8:	f7fd fbaa 	bl	8000f10 <HAL_GetTick>
 80037bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037be:	e009      	b.n	80037d4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80037c0:	f7fd fba6 	bl	8000f10 <HAL_GetTick>
 80037c4:	4602      	mov	r2, r0
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	1ad3      	subs	r3, r2, r3
 80037ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037ce:	d901      	bls.n	80037d4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e007      	b.n	80037e4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037d4:	4b07      	ldr	r3, [pc, #28]	; (80037f4 <HAL_PWREx_EnableOverDrive+0x98>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80037e0:	d1ee      	bne.n	80037c0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	40023800 	.word	0x40023800
 80037f0:	420e0040 	.word	0x420e0040
 80037f4:	40007000 	.word	0x40007000
 80037f8:	420e0044 	.word	0x420e0044

080037fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0ca      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003810:	4b67      	ldr	r3, [pc, #412]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 020f 	and.w	r2, r3, #15
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d20c      	bcs.n	8003838 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b64      	ldr	r3, [pc, #400]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003820:	683a      	ldr	r2, [r7, #0]
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b62      	ldr	r3, [pc, #392]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 020f 	and.w	r2, r3, #15
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d001      	beq.n	8003838 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0b6      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d020      	beq.n	8003886 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f003 0304 	and.w	r3, r3, #4
 800384c:	2b00      	cmp	r3, #0
 800384e:	d005      	beq.n	800385c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003850:	4a58      	ldr	r2, [pc, #352]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003852:	4b58      	ldr	r3, [pc, #352]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800385a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 0308 	and.w	r3, r3, #8
 8003864:	2b00      	cmp	r3, #0
 8003866:	d005      	beq.n	8003874 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003868:	4a52      	ldr	r2, [pc, #328]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 800386a:	4b52      	ldr	r3, [pc, #328]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 800386c:	689b      	ldr	r3, [r3, #8]
 800386e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003872:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003874:	494f      	ldr	r1, [pc, #316]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003876:	4b4f      	ldr	r3, [pc, #316]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	4313      	orrs	r3, r2
 8003884:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d044      	beq.n	800391c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	2b01      	cmp	r3, #1
 8003898:	d107      	bne.n	80038aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800389a:	4b46      	ldr	r3, [pc, #280]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d119      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e07d      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d003      	beq.n	80038ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038b6:	2b03      	cmp	r3, #3
 80038b8:	d107      	bne.n	80038ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ba:	4b3e      	ldr	r3, [pc, #248]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e06d      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ca:	4b3a      	ldr	r3, [pc, #232]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e065      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038da:	4936      	ldr	r1, [pc, #216]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 80038dc:	4b35      	ldr	r3, [pc, #212]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f023 0203 	bic.w	r2, r3, #3
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038ec:	f7fd fb10 	bl	8000f10 <HAL_GetTick>
 80038f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	e00a      	b.n	800390a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f4:	f7fd fb0c 	bl	8000f10 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e04d      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	4b2a      	ldr	r3, [pc, #168]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 020c 	and.w	r2, r3, #12
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	429a      	cmp	r2, r3
 800391a:	d1eb      	bne.n	80038f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800391c:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 020f 	and.w	r2, r3, #15
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d90c      	bls.n	8003944 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392a:	4b21      	ldr	r3, [pc, #132]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	b2d2      	uxtb	r2, r2
 8003930:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003932:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <HAL_RCC_ClockConfig+0x1b4>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 020f 	and.w	r2, r3, #15
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	429a      	cmp	r2, r3
 800393e:	d001      	beq.n	8003944 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e030      	b.n	80039a6 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0304 	and.w	r3, r3, #4
 800394c:	2b00      	cmp	r3, #0
 800394e:	d008      	beq.n	8003962 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003950:	4918      	ldr	r1, [pc, #96]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003952:	4b18      	ldr	r3, [pc, #96]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d009      	beq.n	8003982 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800396e:	4911      	ldr	r1, [pc, #68]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003970:	4b10      	ldr	r3, [pc, #64]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	00db      	lsls	r3, r3, #3
 800397e:	4313      	orrs	r3, r2
 8003980:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003982:	f000 f851 	bl	8003a28 <HAL_RCC_GetSysClockFreq>
 8003986:	4601      	mov	r1, r0
 8003988:	4b0a      	ldr	r3, [pc, #40]	; (80039b4 <HAL_RCC_ClockConfig+0x1b8>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	091b      	lsrs	r3, r3, #4
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	4a09      	ldr	r2, [pc, #36]	; (80039b8 <HAL_RCC_ClockConfig+0x1bc>)
 8003994:	5cd3      	ldrb	r3, [r2, r3]
 8003996:	fa21 f303 	lsr.w	r3, r1, r3
 800399a:	4a08      	ldr	r2, [pc, #32]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 800399c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800399e:	2000      	movs	r0, #0
 80039a0:	f7fd fa72 	bl	8000e88 <HAL_InitTick>

  return HAL_OK;
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3710      	adds	r7, #16
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	40023c00 	.word	0x40023c00
 80039b4:	40023800 	.word	0x40023800
 80039b8:	080080b8 	.word	0x080080b8
 80039bc:	2000001c 	.word	0x2000001c

080039c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c0:	b480      	push	{r7}
 80039c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c4:	4b03      	ldr	r3, [pc, #12]	; (80039d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039c6:	681b      	ldr	r3, [r3, #0]
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	2000001c 	.word	0x2000001c

080039d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039dc:	f7ff fff0 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 80039e0:	4601      	mov	r1, r0
 80039e2:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	0a9b      	lsrs	r3, r3, #10
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	4a03      	ldr	r2, [pc, #12]	; (80039fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039ee:	5cd3      	ldrb	r3, [r2, r3]
 80039f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40023800 	.word	0x40023800
 80039fc:	080080c8 	.word	0x080080c8

08003a00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a04:	f7ff ffdc 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 8003a08:	4601      	mov	r1, r0
 8003a0a:	4b05      	ldr	r3, [pc, #20]	; (8003a20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	0b5b      	lsrs	r3, r3, #13
 8003a10:	f003 0307 	and.w	r3, r3, #7
 8003a14:	4a03      	ldr	r2, [pc, #12]	; (8003a24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a16:	5cd3      	ldrb	r3, [r2, r3]
 8003a18:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	40023800 	.word	0x40023800
 8003a24:	080080c8 	.word	0x080080c8

08003a28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a2c:	b0a1      	sub	sp, #132	; 0x84
 8003a2e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8003a40:	2300      	movs	r3, #0
 8003a42:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a44:	4ba0      	ldr	r3, [pc, #640]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	f003 030c 	and.w	r3, r3, #12
 8003a4c:	2b0c      	cmp	r3, #12
 8003a4e:	f200 8193 	bhi.w	8003d78 <HAL_RCC_GetSysClockFreq+0x350>
 8003a52:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <HAL_RCC_GetSysClockFreq+0x30>)
 8003a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a58:	08003a8d 	.word	0x08003a8d
 8003a5c:	08003d79 	.word	0x08003d79
 8003a60:	08003d79 	.word	0x08003d79
 8003a64:	08003d79 	.word	0x08003d79
 8003a68:	08003a93 	.word	0x08003a93
 8003a6c:	08003d79 	.word	0x08003d79
 8003a70:	08003d79 	.word	0x08003d79
 8003a74:	08003d79 	.word	0x08003d79
 8003a78:	08003a99 	.word	0x08003a99
 8003a7c:	08003d79 	.word	0x08003d79
 8003a80:	08003d79 	.word	0x08003d79
 8003a84:	08003d79 	.word	0x08003d79
 8003a88:	08003c15 	.word	0x08003c15
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a8c:	4b8f      	ldr	r3, [pc, #572]	; (8003ccc <HAL_RCC_GetSysClockFreq+0x2a4>)
 8003a8e:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8003a90:	e175      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a92:	4b8f      	ldr	r3, [pc, #572]	; (8003cd0 <HAL_RCC_GetSysClockFreq+0x2a8>)
 8003a94:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8003a96:	e172      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a98:	4b8b      	ldr	r3, [pc, #556]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003aa0:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003aa2:	4b89      	ldr	r3, [pc, #548]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d056      	beq.n	8003b5c <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aae:	4b86      	ldr	r3, [pc, #536]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	099b      	lsrs	r3, r3, #6
 8003ab4:	f04f 0400 	mov.w	r4, #0
 8003ab8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003abc:	f04f 0200 	mov.w	r2, #0
 8003ac0:	ea01 0103 	and.w	r1, r1, r3
 8003ac4:	ea02 0204 	and.w	r2, r2, r4
 8003ac8:	460b      	mov	r3, r1
 8003aca:	4614      	mov	r4, r2
 8003acc:	0160      	lsls	r0, r4, #5
 8003ace:	6678      	str	r0, [r7, #100]	; 0x64
 8003ad0:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003ad2:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003ad6:	6678      	str	r0, [r7, #100]	; 0x64
 8003ad8:	015b      	lsls	r3, r3, #5
 8003ada:	663b      	str	r3, [r7, #96]	; 0x60
 8003adc:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8003ae0:	1a5b      	subs	r3, r3, r1
 8003ae2:	eb64 0402 	sbc.w	r4, r4, r2
 8003ae6:	01a0      	lsls	r0, r4, #6
 8003ae8:	65f8      	str	r0, [r7, #92]	; 0x5c
 8003aea:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 8003aec:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 8003af0:	65f8      	str	r0, [r7, #92]	; 0x5c
 8003af2:	0198      	lsls	r0, r3, #6
 8003af4:	65b8      	str	r0, [r7, #88]	; 0x58
 8003af6:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 8003afa:	1aed      	subs	r5, r5, r3
 8003afc:	eb66 0604 	sbc.w	r6, r6, r4
 8003b00:	4633      	mov	r3, r6
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	657b      	str	r3, [r7, #84]	; 0x54
 8003b06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b08:	4628      	mov	r0, r5
 8003b0a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003b0e:	657b      	str	r3, [r7, #84]	; 0x54
 8003b10:	462b      	mov	r3, r5
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	653b      	str	r3, [r7, #80]	; 0x50
 8003b16:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 8003b1a:	461d      	mov	r5, r3
 8003b1c:	4626      	mov	r6, r4
 8003b1e:	186b      	adds	r3, r5, r1
 8003b20:	eb46 0402 	adc.w	r4, r6, r2
 8003b24:	4618      	mov	r0, r3
 8003b26:	4621      	mov	r1, r4
 8003b28:	460b      	mov	r3, r1
 8003b2a:	025b      	lsls	r3, r3, #9
 8003b2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003b30:	4602      	mov	r2, r0
 8003b32:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 8003b36:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b38:	4603      	mov	r3, r0
 8003b3a:	025b      	lsls	r3, r3, #9
 8003b3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b3e:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8003b42:	4618      	mov	r0, r3
 8003b44:	4621      	mov	r1, r4
 8003b46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b48:	f04f 0400 	mov.w	r4, #0
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4623      	mov	r3, r4
 8003b50:	f7fc fff0 	bl	8000b34 <__aeabi_uldivmod>
 8003b54:	4603      	mov	r3, r0
 8003b56:	460c      	mov	r4, r1
 8003b58:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003b5a:	e04d      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b5c:	4b5a      	ldr	r3, [pc, #360]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	099b      	lsrs	r3, r3, #6
 8003b62:	f04f 0400 	mov.w	r4, #0
 8003b66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	ea01 0103 	and.w	r1, r1, r3
 8003b72:	ea02 0204 	and.w	r2, r2, r4
 8003b76:	460b      	mov	r3, r1
 8003b78:	4614      	mov	r4, r2
 8003b7a:	0160      	lsls	r0, r4, #5
 8003b7c:	6478      	str	r0, [r7, #68]	; 0x44
 8003b7e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8003b80:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003b84:	6478      	str	r0, [r7, #68]	; 0x44
 8003b86:	015b      	lsls	r3, r3, #5
 8003b88:	643b      	str	r3, [r7, #64]	; 0x40
 8003b8a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8003b8e:	1a5b      	subs	r3, r3, r1
 8003b90:	eb64 0402 	sbc.w	r4, r4, r2
 8003b94:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 8003b98:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8003b9c:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8003ba0:	ebba 0a03 	subs.w	sl, sl, r3
 8003ba4:	eb6b 0b04 	sbc.w	fp, fp, r4
 8003ba8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bac:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bb4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bb6:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8003bba:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bbc:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 8003bc0:	eb1a 0a01 	adds.w	sl, sl, r1
 8003bc4:	eb4b 0b02 	adc.w	fp, fp, r2
 8003bc8:	ea4f 238b 	mov.w	r3, fp, lsl #10
 8003bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8003bce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bd0:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 8003bd4:	637b      	str	r3, [r7, #52]	; 0x34
 8003bd6:	ea4f 238a 	mov.w	r3, sl, lsl #10
 8003bda:	633b      	str	r3, [r7, #48]	; 0x30
 8003bdc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003be0:	4650      	mov	r0, sl
 8003be2:	4659      	mov	r1, fp
 8003be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003be6:	f04f 0400 	mov.w	r4, #0
 8003bea:	461a      	mov	r2, r3
 8003bec:	4623      	mov	r3, r4
 8003bee:	f7fc ffa1 	bl	8000b34 <__aeabi_uldivmod>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	460c      	mov	r4, r1
 8003bf6:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bf8:	4b33      	ldr	r3, [pc, #204]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	0c1b      	lsrs	r3, r3, #16
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	3301      	adds	r3, #1
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 8003c08:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003c0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c10:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8003c12:	e0b4      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c14:	4b2c      	ldr	r3, [pc, #176]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c1c:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c1e:	4b2a      	ldr	r3, [pc, #168]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d054      	beq.n	8003cd4 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c2a:	4b27      	ldr	r3, [pc, #156]	; (8003cc8 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	099b      	lsrs	r3, r3, #6
 8003c30:	f04f 0400 	mov.w	r4, #0
 8003c34:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003c38:	f04f 0200 	mov.w	r2, #0
 8003c3c:	ea01 0103 	and.w	r1, r1, r3
 8003c40:	ea02 0204 	and.w	r2, r2, r4
 8003c44:	460b      	mov	r3, r1
 8003c46:	4614      	mov	r4, r2
 8003c48:	0160      	lsls	r0, r4, #5
 8003c4a:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003c4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c4e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003c52:	62f8      	str	r0, [r7, #44]	; 0x2c
 8003c54:	015b      	lsls	r3, r3, #5
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c58:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8003c5c:	1a5b      	subs	r3, r3, r1
 8003c5e:	eb64 0402 	sbc.w	r4, r4, r2
 8003c62:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8003c66:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8003c6a:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8003c6e:	ebb8 0803 	subs.w	r8, r8, r3
 8003c72:	eb69 0904 	sbc.w	r9, r9, r4
 8003c76:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8003c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003c82:	627b      	str	r3, [r7, #36]	; 0x24
 8003c84:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003c88:	623b      	str	r3, [r7, #32]
 8003c8a:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c8e:	eb18 0801 	adds.w	r8, r8, r1
 8003c92:	eb49 0902 	adc.w	r9, r9, r2
 8003c96:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8003c9a:	61fb      	str	r3, [r7, #28]
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8003ca2:	61fb      	str	r3, [r7, #28]
 8003ca4:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8003ca8:	61bb      	str	r3, [r7, #24]
 8003caa:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8003cae:	4640      	mov	r0, r8
 8003cb0:	4649      	mov	r1, r9
 8003cb2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cb4:	f04f 0400 	mov.w	r4, #0
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4623      	mov	r3, r4
 8003cbc:	f7fc ff3a 	bl	8000b34 <__aeabi_uldivmod>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003cc6:	e04b      	b.n	8003d60 <HAL_RCC_GetSysClockFreq+0x338>
 8003cc8:	40023800 	.word	0x40023800
 8003ccc:	00f42400 	.word	0x00f42400
 8003cd0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x364>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	099b      	lsrs	r3, r3, #6
 8003cda:	f04f 0400 	mov.w	r4, #0
 8003cde:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ce2:	f04f 0200 	mov.w	r2, #0
 8003ce6:	ea01 0103 	and.w	r1, r1, r3
 8003cea:	ea02 0204 	and.w	r2, r2, r4
 8003cee:	460b      	mov	r3, r1
 8003cf0:	4614      	mov	r4, r2
 8003cf2:	0160      	lsls	r0, r4, #5
 8003cf4:	6178      	str	r0, [r7, #20]
 8003cf6:	6978      	ldr	r0, [r7, #20]
 8003cf8:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8003cfc:	6178      	str	r0, [r7, #20]
 8003cfe:	015b      	lsls	r3, r3, #5
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8003d06:	1a5b      	subs	r3, r3, r1
 8003d08:	eb64 0402 	sbc.w	r4, r4, r2
 8003d0c:	01a6      	lsls	r6, r4, #6
 8003d0e:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 8003d12:	019d      	lsls	r5, r3, #6
 8003d14:	1aed      	subs	r5, r5, r3
 8003d16:	eb66 0604 	sbc.w	r6, r6, r4
 8003d1a:	00f3      	lsls	r3, r6, #3
 8003d1c:	60fb      	str	r3, [r7, #12]
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	00eb      	lsls	r3, r5, #3
 8003d28:	60bb      	str	r3, [r7, #8]
 8003d2a:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8003d2e:	186d      	adds	r5, r5, r1
 8003d30:	eb46 0602 	adc.w	r6, r6, r2
 8003d34:	02b3      	lsls	r3, r6, #10
 8003d36:	607b      	str	r3, [r7, #4]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8003d3e:	607b      	str	r3, [r7, #4]
 8003d40:	02ab      	lsls	r3, r5, #10
 8003d42:	603b      	str	r3, [r7, #0]
 8003d44:	e897 0060 	ldmia.w	r7, {r5, r6}
 8003d48:	4628      	mov	r0, r5
 8003d4a:	4631      	mov	r1, r6
 8003d4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d4e:	f04f 0400 	mov.w	r4, #0
 8003d52:	461a      	mov	r2, r3
 8003d54:	4623      	mov	r3, r4
 8003d56:	f7fc feed 	bl	8000b34 <__aeabi_uldivmod>
 8003d5a:	4603      	mov	r3, r0
 8003d5c:	460c      	mov	r4, r1
 8003d5e:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <HAL_RCC_GetSysClockFreq+0x364>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	0f1b      	lsrs	r3, r3, #28
 8003d66:	f003 0307 	and.w	r3, r3, #7
 8003d6a:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8003d6c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003d6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d74:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8003d76:	e002      	b.n	8003d7e <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <HAL_RCC_GetSysClockFreq+0x368>)
 8003d7a:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8003d7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3784      	adds	r7, #132	; 0x84
 8003d84:	46bd      	mov	sp, r7
 8003d86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	00f42400 	.word	0x00f42400

08003d94 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f000 8083 	beq.w	8003eb4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003dae:	4b95      	ldr	r3, [pc, #596]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f003 030c 	and.w	r3, r3, #12
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d019      	beq.n	8003dee <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003dba:	4b92      	ldr	r3, [pc, #584]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003dc2:	2b08      	cmp	r3, #8
 8003dc4:	d106      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003dc6:	4b8f      	ldr	r3, [pc, #572]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dd2:	d00c      	beq.n	8003dee <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003dd4:	4b8b      	ldr	r3, [pc, #556]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003dd6:	689b      	ldr	r3, [r3, #8]
 8003dd8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ddc:	2b0c      	cmp	r3, #12
 8003dde:	d112      	bne.n	8003e06 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003de0:	4b88      	ldr	r3, [pc, #544]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003de8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dec:	d10b      	bne.n	8003e06 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dee:	4b85      	ldr	r3, [pc, #532]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d05b      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x11e>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d157      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e216      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0e:	d106      	bne.n	8003e1e <HAL_RCC_OscConfig+0x8a>
 8003e10:	4a7c      	ldr	r2, [pc, #496]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e12:	4b7c      	ldr	r3, [pc, #496]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e1a:	6013      	str	r3, [r2, #0]
 8003e1c:	e01d      	b.n	8003e5a <HAL_RCC_OscConfig+0xc6>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e26:	d10c      	bne.n	8003e42 <HAL_RCC_OscConfig+0xae>
 8003e28:	4a76      	ldr	r2, [pc, #472]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e2a:	4b76      	ldr	r3, [pc, #472]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e32:	6013      	str	r3, [r2, #0]
 8003e34:	4a73      	ldr	r2, [pc, #460]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e36:	4b73      	ldr	r3, [pc, #460]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e3e:	6013      	str	r3, [r2, #0]
 8003e40:	e00b      	b.n	8003e5a <HAL_RCC_OscConfig+0xc6>
 8003e42:	4a70      	ldr	r2, [pc, #448]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e44:	4b6f      	ldr	r3, [pc, #444]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e4c:	6013      	str	r3, [r2, #0]
 8003e4e:	4a6d      	ldr	r2, [pc, #436]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e50:	4b6c      	ldr	r3, [pc, #432]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e58:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d013      	beq.n	8003e8a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e62:	f7fd f855 	bl	8000f10 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e6a:	f7fd f851 	bl	8000f10 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b64      	cmp	r3, #100	; 0x64
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e1db      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7c:	4b61      	ldr	r3, [pc, #388]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0xd6>
 8003e88:	e014      	b.n	8003eb4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fd f841 	bl	8000f10 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e92:	f7fd f83d 	bl	8000f10 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b64      	cmp	r3, #100	; 0x64
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e1c7      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ea4:	4b57      	ldr	r3, [pc, #348]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1f0      	bne.n	8003e92 <HAL_RCC_OscConfig+0xfe>
 8003eb0:	e000      	b.n	8003eb4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003eb2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d06f      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ec0:	4b50      	ldr	r3, [pc, #320]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d017      	beq.n	8003efc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ecc:	4b4d      	ldr	r3, [pc, #308]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d105      	bne.n	8003ee4 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ed8:	4b4a      	ldr	r3, [pc, #296]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d00b      	beq.n	8003efc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ee4:	4b47      	ldr	r3, [pc, #284]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ee6:	689b      	ldr	r3, [r3, #8]
 8003ee8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003eec:	2b0c      	cmp	r3, #12
 8003eee:	d11c      	bne.n	8003f2a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ef0:	4b44      	ldr	r3, [pc, #272]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d116      	bne.n	8003f2a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003efc:	4b41      	ldr	r3, [pc, #260]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d005      	beq.n	8003f14 <HAL_RCC_OscConfig+0x180>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e18f      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f14:	493b      	ldr	r1, [pc, #236]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f16:	4b3b      	ldr	r3, [pc, #236]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	4313      	orrs	r3, r2
 8003f26:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f28:	e03a      	b.n	8003fa0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d020      	beq.n	8003f74 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f32:	4b35      	ldr	r3, [pc, #212]	; (8004008 <HAL_RCC_OscConfig+0x274>)
 8003f34:	2201      	movs	r2, #1
 8003f36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f38:	f7fc ffea 	bl	8000f10 <HAL_GetTick>
 8003f3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3e:	e008      	b.n	8003f52 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f40:	f7fc ffe6 	bl	8000f10 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e170      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f52:	4b2c      	ldr	r3, [pc, #176]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0f0      	beq.n	8003f40 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f5e:	4929      	ldr	r1, [pc, #164]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f60:	4b28      	ldr	r3, [pc, #160]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	00db      	lsls	r3, r3, #3
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	600b      	str	r3, [r1, #0]
 8003f72:	e015      	b.n	8003fa0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f74:	4b24      	ldr	r3, [pc, #144]	; (8004008 <HAL_RCC_OscConfig+0x274>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7a:	f7fc ffc9 	bl	8000f10 <HAL_GetTick>
 8003f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f80:	e008      	b.n	8003f94 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f82:	f7fc ffc5 	bl	8000f10 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d901      	bls.n	8003f94 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003f90:	2303      	movs	r3, #3
 8003f92:	e14f      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f94:	4b1b      	ldr	r3, [pc, #108]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1f0      	bne.n	8003f82 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d037      	beq.n	800401c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	695b      	ldr	r3, [r3, #20]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d016      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fb4:	4b15      	ldr	r3, [pc, #84]	; (800400c <HAL_RCC_OscConfig+0x278>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fba:	f7fc ffa9 	bl	8000f10 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fc2:	f7fc ffa5 	bl	8000f10 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e12f      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fd4:	4b0b      	ldr	r3, [pc, #44]	; (8004004 <HAL_RCC_OscConfig+0x270>)
 8003fd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x22e>
 8003fe0:	e01c      	b.n	800401c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fe2:	4b0a      	ldr	r3, [pc, #40]	; (800400c <HAL_RCC_OscConfig+0x278>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe8:	f7fc ff92 	bl	8000f10 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fee:	e00f      	b.n	8004010 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ff0:	f7fc ff8e 	bl	8000f10 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d908      	bls.n	8004010 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e118      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
 8004002:	bf00      	nop
 8004004:	40023800 	.word	0x40023800
 8004008:	42470000 	.word	0x42470000
 800400c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004010:	4b8a      	ldr	r3, [pc, #552]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004012:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d1e9      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0304 	and.w	r3, r3, #4
 8004024:	2b00      	cmp	r3, #0
 8004026:	f000 8097 	beq.w	8004158 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800402a:	2300      	movs	r3, #0
 800402c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800402e:	4b83      	ldr	r3, [pc, #524]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004032:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10f      	bne.n	800405a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800403a:	2300      	movs	r3, #0
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	4a7f      	ldr	r2, [pc, #508]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004040:	4b7e      	ldr	r3, [pc, #504]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004044:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004048:	6413      	str	r3, [r2, #64]	; 0x40
 800404a:	4b7c      	ldr	r3, [pc, #496]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 800404c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004052:	60fb      	str	r3, [r7, #12]
 8004054:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004056:	2301      	movs	r3, #1
 8004058:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800405a:	4b79      	ldr	r3, [pc, #484]	; (8004240 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004062:	2b00      	cmp	r3, #0
 8004064:	d118      	bne.n	8004098 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004066:	4a76      	ldr	r2, [pc, #472]	; (8004240 <HAL_RCC_OscConfig+0x4ac>)
 8004068:	4b75      	ldr	r3, [pc, #468]	; (8004240 <HAL_RCC_OscConfig+0x4ac>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004070:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004072:	f7fc ff4d 	bl	8000f10 <HAL_GetTick>
 8004076:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004078:	e008      	b.n	800408c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407a:	f7fc ff49 	bl	8000f10 <HAL_GetTick>
 800407e:	4602      	mov	r2, r0
 8004080:	693b      	ldr	r3, [r7, #16]
 8004082:	1ad3      	subs	r3, r2, r3
 8004084:	2b02      	cmp	r3, #2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e0d3      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800408c:	4b6c      	ldr	r3, [pc, #432]	; (8004240 <HAL_RCC_OscConfig+0x4ac>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0f0      	beq.n	800407a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d106      	bne.n	80040ae <HAL_RCC_OscConfig+0x31a>
 80040a0:	4a66      	ldr	r2, [pc, #408]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040a2:	4b66      	ldr	r3, [pc, #408]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	6713      	str	r3, [r2, #112]	; 0x70
 80040ac:	e01c      	b.n	80040e8 <HAL_RCC_OscConfig+0x354>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	2b05      	cmp	r3, #5
 80040b4:	d10c      	bne.n	80040d0 <HAL_RCC_OscConfig+0x33c>
 80040b6:	4a61      	ldr	r2, [pc, #388]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040b8:	4b60      	ldr	r3, [pc, #384]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040bc:	f043 0304 	orr.w	r3, r3, #4
 80040c0:	6713      	str	r3, [r2, #112]	; 0x70
 80040c2:	4a5e      	ldr	r2, [pc, #376]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040c4:	4b5d      	ldr	r3, [pc, #372]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040c8:	f043 0301 	orr.w	r3, r3, #1
 80040cc:	6713      	str	r3, [r2, #112]	; 0x70
 80040ce:	e00b      	b.n	80040e8 <HAL_RCC_OscConfig+0x354>
 80040d0:	4a5a      	ldr	r2, [pc, #360]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040d2:	4b5a      	ldr	r3, [pc, #360]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d6:	f023 0301 	bic.w	r3, r3, #1
 80040da:	6713      	str	r3, [r2, #112]	; 0x70
 80040dc:	4a57      	ldr	r2, [pc, #348]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040de:	4b57      	ldr	r3, [pc, #348]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80040e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e2:	f023 0304 	bic.w	r3, r3, #4
 80040e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d015      	beq.n	800411c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f0:	f7fc ff0e 	bl	8000f10 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f6:	e00a      	b.n	800410e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040f8:	f7fc ff0a 	bl	8000f10 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	f241 3288 	movw	r2, #5000	; 0x1388
 8004106:	4293      	cmp	r3, r2
 8004108:	d901      	bls.n	800410e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e092      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800410e:	4b4b      	ldr	r3, [pc, #300]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004110:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004112:	f003 0302 	and.w	r3, r3, #2
 8004116:	2b00      	cmp	r3, #0
 8004118:	d0ee      	beq.n	80040f8 <HAL_RCC_OscConfig+0x364>
 800411a:	e014      	b.n	8004146 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411c:	f7fc fef8 	bl	8000f10 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004122:	e00a      	b.n	800413a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004124:	f7fc fef4 	bl	8000f10 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e07c      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800413a:	4b40      	ldr	r3, [pc, #256]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1ee      	bne.n	8004124 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004146:	7dfb      	ldrb	r3, [r7, #23]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d105      	bne.n	8004158 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800414c:	4a3b      	ldr	r2, [pc, #236]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 800414e:	4b3b      	ldr	r3, [pc, #236]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004156:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d068      	beq.n	8004232 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004160:	4b36      	ldr	r3, [pc, #216]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 030c 	and.w	r3, r3, #12
 8004168:	2b08      	cmp	r3, #8
 800416a:	d060      	beq.n	800422e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	2b02      	cmp	r3, #2
 8004172:	d145      	bne.n	8004200 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004174:	4b33      	ldr	r3, [pc, #204]	; (8004244 <HAL_RCC_OscConfig+0x4b0>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417a:	f7fc fec9 	bl	8000f10 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004182:	f7fc fec5 	bl	8000f10 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e04f      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004194:	4b29      	ldr	r3, [pc, #164]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d1f0      	bne.n	8004182 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041a0:	4926      	ldr	r1, [pc, #152]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	69da      	ldr	r2, [r3, #28]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	431a      	orrs	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	019b      	lsls	r3, r3, #6
 80041b2:	431a      	orrs	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b8:	085b      	lsrs	r3, r3, #1
 80041ba:	3b01      	subs	r3, #1
 80041bc:	041b      	lsls	r3, r3, #16
 80041be:	431a      	orrs	r2, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c4:	061b      	lsls	r3, r3, #24
 80041c6:	431a      	orrs	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041cc:	071b      	lsls	r3, r3, #28
 80041ce:	4313      	orrs	r3, r2
 80041d0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041d2:	4b1c      	ldr	r3, [pc, #112]	; (8004244 <HAL_RCC_OscConfig+0x4b0>)
 80041d4:	2201      	movs	r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d8:	f7fc fe9a 	bl	8000f10 <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041e0:	f7fc fe96 	bl	8000f10 <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e020      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041f2:	4b12      	ldr	r3, [pc, #72]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d0f0      	beq.n	80041e0 <HAL_RCC_OscConfig+0x44c>
 80041fe:	e018      	b.n	8004232 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004200:	4b10      	ldr	r3, [pc, #64]	; (8004244 <HAL_RCC_OscConfig+0x4b0>)
 8004202:	2200      	movs	r2, #0
 8004204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fc fe83 	bl	8000f10 <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800420e:	f7fc fe7f 	bl	8000f10 <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e009      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004220:	4b06      	ldr	r3, [pc, #24]	; (800423c <HAL_RCC_OscConfig+0x4a8>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d1f0      	bne.n	800420e <HAL_RCC_OscConfig+0x47a>
 800422c:	e001      	b.n	8004232 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e000      	b.n	8004234 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3718      	adds	r7, #24
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40023800 	.word	0x40023800
 8004240:	40007000 	.word	0x40007000
 8004244:	42470060 	.word	0x42470060

08004248 <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e01d      	b.n	8004296 <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	d106      	bne.n	8004274 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2200      	movs	r2, #0
 800426a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f003 f826 	bl	80072c0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	3304      	adds	r3, #4
 8004284:	4619      	mov	r1, r3
 8004286:	4610      	mov	r0, r2
 8004288:	f000 fc7e 	bl	8004b88 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2201      	movs	r2, #1
 8004290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3708      	adds	r7, #8
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}

0800429e <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800429e:	b480      	push	{r7}
 80042a0:	b083      	sub	sp, #12
 80042a2:	af00      	add	r7, sp, #0
 80042a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	6812      	ldr	r2, [r2, #0]
 80042ae:	68d2      	ldr	r2, [r2, #12]
 80042b0:	f042 0201 	orr.w	r2, r2, #1
 80042b4:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	6812      	ldr	r2, [r2, #0]
 80042be:	6812      	ldr	r2, [r2, #0]
 80042c0:	f042 0201 	orr.w	r2, r2, #1
 80042c4:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	370c      	adds	r7, #12
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b082      	sub	sp, #8
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d101      	bne.n	80042e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e01d      	b.n	8004322 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d106      	bne.n	8004300 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f815 	bl	800432a <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2202      	movs	r2, #2
 8004304:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	3304      	adds	r3, #4
 8004310:	4619      	mov	r1, r3
 8004312:	4610      	mov	r0, r2
 8004314:	f000 fc38 	bl	8004b88 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}  
 8004322:	4618      	mov	r0, r3
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_TIM_PWM_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr
	...

08004340 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b082      	sub	sp, #8
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2201      	movs	r2, #1
 8004350:	6839      	ldr	r1, [r7, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fdb6 	bl	8004ec4 <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	4a10      	ldr	r2, [pc, #64]	; (80043a0 <HAL_TIM_PWM_Start+0x60>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d004      	beq.n	800436c <HAL_TIM_PWM_Start+0x2c>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a0f      	ldr	r2, [pc, #60]	; (80043a4 <HAL_TIM_PWM_Start+0x64>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d101      	bne.n	8004370 <HAL_TIM_PWM_Start+0x30>
 800436c:	2301      	movs	r3, #1
 800436e:	e000      	b.n	8004372 <HAL_TIM_PWM_Start+0x32>
 8004370:	2300      	movs	r3, #0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d007      	beq.n	8004386 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	687a      	ldr	r2, [r7, #4]
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004380:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004384:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	6812      	ldr	r2, [r2, #0]
 800438e:	6812      	ldr	r2, [r2, #0]
 8004390:	f042 0201 	orr.w	r2, r2, #1
 8004394:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8004396:	2300      	movs	r3, #0
} 
 8004398:	4618      	mov	r0, r3
 800439a:	3708      	adds	r7, #8
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40010000 	.word	0x40010000
 80043a4:	40010400 	.word	0x40010400

080043a8 <HAL_TIM_IC_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d101      	bne.n	80043ba <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e01d      	b.n	80043f6 <HAL_TIM_IC_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); 

  if(htim->State == HAL_TIM_STATE_RESET)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d106      	bne.n	80043d4 <HAL_TIM_IC_Init+0x2c>
  { 
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f815 	bl	80043fe <HAL_TIM_IC_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;   
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2202      	movs	r2, #2
 80043d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Init the base time for the input capture */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681a      	ldr	r2, [r3, #0]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	3304      	adds	r3, #4
 80043e4:	4619      	mov	r1, r3
 80043e6:	4610      	mov	r0, r2
 80043e8:	f000 fbce 	bl	8004b88 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}

080043fe <HAL_TIM_IC_MspInit>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
	...

08004414 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  
  switch (Channel)
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	2b0c      	cmp	r3, #12
 8004422:	d841      	bhi.n	80044a8 <HAL_TIM_IC_Start_IT+0x94>
 8004424:	a201      	add	r2, pc, #4	; (adr r2, 800442c <HAL_TIM_IC_Start_IT+0x18>)
 8004426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442a:	bf00      	nop
 800442c:	08004461 	.word	0x08004461
 8004430:	080044a9 	.word	0x080044a9
 8004434:	080044a9 	.word	0x080044a9
 8004438:	080044a9 	.word	0x080044a9
 800443c:	08004473 	.word	0x08004473
 8004440:	080044a9 	.word	0x080044a9
 8004444:	080044a9 	.word	0x080044a9
 8004448:	080044a9 	.word	0x080044a9
 800444c:	08004485 	.word	0x08004485
 8004450:	080044a9 	.word	0x080044a9
 8004454:	080044a9 	.word	0x080044a9
 8004458:	080044a9 	.word	0x080044a9
 800445c:	08004497 	.word	0x08004497
  {
    case TIM_CHANNEL_1:
    {       
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6812      	ldr	r2, [r2, #0]
 8004468:	68d2      	ldr	r2, [r2, #12]
 800446a:	f042 0202 	orr.w	r2, r2, #2
 800446e:	60da      	str	r2, [r3, #12]
    }
    break;
 8004470:	e01b      	b.n	80044aa <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6812      	ldr	r2, [r2, #0]
 800447a:	68d2      	ldr	r2, [r2, #12]
 800447c:	f042 0204 	orr.w	r2, r2, #4
 8004480:	60da      	str	r2, [r3, #12]
    }
    break;
 8004482:	e012      	b.n	80044aa <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	6812      	ldr	r2, [r2, #0]
 800448c:	68d2      	ldr	r2, [r2, #12]
 800448e:	f042 0208 	orr.w	r2, r2, #8
 8004492:	60da      	str	r2, [r3, #12]
    }
    break;
 8004494:	e009      	b.n	80044aa <HAL_TIM_IC_Start_IT+0x96>
    
    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6812      	ldr	r2, [r2, #0]
 800449e:	68d2      	ldr	r2, [r2, #12]
 80044a0:	f042 0210 	orr.w	r2, r2, #16
 80044a4:	60da      	str	r2, [r3, #12]
    }
    break;
 80044a6:	e000      	b.n	80044aa <HAL_TIM_IC_Start_IT+0x96>
    
    default:
    break;
 80044a8:	bf00      	nop
  }  
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2201      	movs	r2, #1
 80044b0:	6839      	ldr	r1, [r7, #0]
 80044b2:	4618      	mov	r0, r3
 80044b4:	f000 fd06 	bl	8004ec4 <TIM_CCxChannelCmd>
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);  
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6812      	ldr	r2, [r2, #0]
 80044c0:	6812      	ldr	r2, [r2, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;  
 80044c8:	2300      	movs	r3, #0
} 
 80044ca:	4618      	mov	r0, r3
 80044cc:	3708      	adds	r7, #8
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop

080044d4 <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b082      	sub	sp, #8
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b02      	cmp	r3, #2
 80044e8:	d122      	bne.n	8004530 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b02      	cmp	r3, #2
 80044f6:	d11b      	bne.n	8004530 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f06f 0202 	mvn.w	r2, #2
 8004500:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	f003 0303 	and.w	r3, r3, #3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d003      	beq.n	800451e <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f002 f98e 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 800451c:	e005      	b.n	800452a <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 fb1d 	bl	8004b5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f002 fa5b 	bl	80069e0 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b04      	cmp	r3, #4
 800453c:	d122      	bne.n	8004584 <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	f003 0304 	and.w	r3, r3, #4
 8004548:	2b04      	cmp	r3, #4
 800454a:	d11b      	bne.n	8004584 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0204 	mvn.w	r2, #4
 8004554:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2202      	movs	r2, #2
 800455a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	699b      	ldr	r3, [r3, #24]
 8004562:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004566:	2b00      	cmp	r3, #0
 8004568:	d003      	beq.n	8004572 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f002 f964 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 8004570:	e005      	b.n	800457e <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 faf3 	bl	8004b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f002 fa31 	bl	80069e0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	2b08      	cmp	r3, #8
 8004590:	d122      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68db      	ldr	r3, [r3, #12]
 8004598:	f003 0308 	and.w	r3, r3, #8
 800459c:	2b08      	cmp	r3, #8
 800459e:	d11b      	bne.n	80045d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0208 	mvn.w	r2, #8
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2204      	movs	r2, #4
 80045ae:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f003 0303 	and.w	r3, r3, #3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f002 f93a 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fac9 	bl	8004b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f002 fa07 	bl	80069e0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f003 0310 	and.w	r3, r3, #16
 80045e2:	2b10      	cmp	r3, #16
 80045e4:	d122      	bne.n	800462c <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	f003 0310 	and.w	r3, r3, #16
 80045f0:	2b10      	cmp	r3, #16
 80045f2:	d11b      	bne.n	800462c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f06f 0210 	mvn.w	r2, #16
 80045fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2208      	movs	r2, #8
 8004602:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800460e:	2b00      	cmp	r3, #0
 8004610:	d003      	beq.n	800461a <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f002 f910 	bl	8006838 <HAL_TIM_IC_CaptureCallback>
 8004618:	e005      	b.n	8004626 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 fa9f 	bl	8004b5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	f002 f9dd 	bl	80069e0 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10e      	bne.n	8004658 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b01      	cmp	r3, #1
 8004646:	d107      	bne.n	8004658 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f06f 0201 	mvn.w	r2, #1
 8004650:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f002 f8d0 	bl	80067f8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004662:	2b80      	cmp	r3, #128	; 0x80
 8004664:	d10e      	bne.n	8004684 <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004670:	2b80      	cmp	r3, #128	; 0x80
 8004672:	d107      	bne.n	8004684 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800467c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 ff4a 	bl	8005518 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468e:	2b40      	cmp	r3, #64	; 0x40
 8004690:	d10e      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68db      	ldr	r3, [r3, #12]
 8004698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800469c:	2b40      	cmp	r3, #64	; 0x40
 800469e:	d107      	bne.n	80046b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80046a8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fa61 	bl	8004b72 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b20      	cmp	r3, #32
 80046bc:	d10e      	bne.n	80046dc <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	68db      	ldr	r3, [r3, #12]
 80046c4:	f003 0320 	and.w	r3, r3, #32
 80046c8:	2b20      	cmp	r3, #32
 80046ca:	d107      	bne.n	80046dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f06f 0220 	mvn.w	r2, #32
 80046d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 ff14 	bl	8005504 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80046dc:	bf00      	nop
 80046de:	3708      	adds	r7, #8
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
  
  __HAL_LOCK(htim);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_IC_ConfigChannel+0x1a>
 80046fa:	2302      	movs	r3, #2
 80046fc:	e08a      	b.n	8004814 <HAL_TIM_IC_ConfigChannel+0x130>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2201      	movs	r2, #1
 8004702:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2202      	movs	r2, #2
 800470a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  if (Channel == TIM_CHANNEL_1)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d11b      	bne.n	800474c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	6818      	ldr	r0, [r3, #0]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	6819      	ldr	r1, [r3, #0]
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	685a      	ldr	r2, [r3, #4]
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	68db      	ldr	r3, [r3, #12]
 8004724:	f000 fada 	bl	8004cdc <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	6812      	ldr	r2, [r2, #0]
 8004730:	6992      	ldr	r2, [r2, #24]
 8004732:	f022 020c 	bic.w	r2, r2, #12
 8004736:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	6812      	ldr	r2, [r2, #0]
 8004740:	6991      	ldr	r1, [r2, #24]
 8004742:	68ba      	ldr	r2, [r7, #8]
 8004744:	6892      	ldr	r2, [r2, #8]
 8004746:	430a      	orrs	r2, r1
 8004748:	619a      	str	r2, [r3, #24]
 800474a:	e05a      	b.n	8004802 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2b04      	cmp	r3, #4
 8004750:	d11c      	bne.n	800478c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    
    TIM_TI2_SetConfig(htim->Instance, 
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6818      	ldr	r0, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	6819      	ldr	r1, [r3, #0]
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	685a      	ldr	r2, [r3, #4]
 800475e:	68bb      	ldr	r3, [r7, #8]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	f000 fd52 	bl	800520a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);
               
    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	6812      	ldr	r2, [r2, #0]
 800476e:	6992      	ldr	r2, [r2, #24]
 8004770:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004774:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	6812      	ldr	r2, [r2, #0]
 800477e:	6991      	ldr	r1, [r2, #24]
 8004780:	68ba      	ldr	r2, [r7, #8]
 8004782:	6892      	ldr	r2, [r2, #8]
 8004784:	0212      	lsls	r2, r2, #8
 8004786:	430a      	orrs	r2, r1
 8004788:	619a      	str	r2, [r3, #24]
 800478a:	e03a      	b.n	8004802 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2b08      	cmp	r3, #8
 8004790:	d11b      	bne.n	80047ca <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
    
    TIM_TI3_SetConfig(htim->Instance,  
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6818      	ldr	r0, [r3, #0]
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	6819      	ldr	r1, [r3, #0]
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	f000 fda7 	bl	80052f4 <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	68fa      	ldr	r2, [r7, #12]
 80047ac:	6812      	ldr	r2, [r2, #0]
 80047ae:	69d2      	ldr	r2, [r2, #28]
 80047b0:	f022 020c 	bic.w	r2, r2, #12
 80047b4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	68fa      	ldr	r2, [r7, #12]
 80047bc:	6812      	ldr	r2, [r2, #0]
 80047be:	69d1      	ldr	r1, [r2, #28]
 80047c0:	68ba      	ldr	r2, [r7, #8]
 80047c2:	6892      	ldr	r2, [r2, #8]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	61da      	str	r2, [r3, #28]
 80047c8:	e01b      	b.n	8004802 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
    
    TIM_TI4_SetConfig(htim->Instance, 
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6818      	ldr	r0, [r3, #0]
 80047ce:	68bb      	ldr	r3, [r7, #8]
 80047d0:	6819      	ldr	r1, [r3, #0]
 80047d2:	68bb      	ldr	r3, [r7, #8]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	68db      	ldr	r3, [r3, #12]
 80047da:	f000 fdcb 	bl	8005374 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);
               
    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	69d2      	ldr	r2, [r2, #28]
 80047e8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80047ec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	69d1      	ldr	r1, [r2, #28]
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	6892      	ldr	r2, [r2, #8]
 80047fc:	0212      	lsls	r2, r2, #8
 80047fe:	430a      	orrs	r2, r1
 8004800:	61da      	str	r2, [r3, #28]
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK; 
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800482e:	2b01      	cmp	r3, #1
 8004830:	d101      	bne.n	8004836 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004832:	2302      	movs	r3, #2
 8004834:	e0b4      	b.n	80049a0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel)); 
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2202      	movs	r2, #2
 8004842:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  switch (Channel)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b0c      	cmp	r3, #12
 800484a:	f200 809f 	bhi.w	800498c <HAL_TIM_PWM_ConfigChannel+0x170>
 800484e:	a201      	add	r2, pc, #4	; (adr r2, 8004854 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004850:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004854:	08004889 	.word	0x08004889
 8004858:	0800498d 	.word	0x0800498d
 800485c:	0800498d 	.word	0x0800498d
 8004860:	0800498d 	.word	0x0800498d
 8004864:	080048c9 	.word	0x080048c9
 8004868:	0800498d 	.word	0x0800498d
 800486c:	0800498d 	.word	0x0800498d
 8004870:	0800498d 	.word	0x0800498d
 8004874:	0800490b 	.word	0x0800490b
 8004878:	0800498d 	.word	0x0800498d
 800487c:	0800498d 	.word	0x0800498d
 8004880:	0800498d 	.word	0x0800498d
 8004884:	0800494b 	.word	0x0800494b
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	4618      	mov	r0, r3
 8004890:	f000 fb3c 	bl	8004f0c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	6812      	ldr	r2, [r2, #0]
 800489c:	6992      	ldr	r2, [r2, #24]
 800489e:	f042 0208 	orr.w	r2, r2, #8
 80048a2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	6992      	ldr	r2, [r2, #24]
 80048ae:	f022 0204 	bic.w	r2, r2, #4
 80048b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	6812      	ldr	r2, [r2, #0]
 80048bc:	6991      	ldr	r1, [r2, #24]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	6912      	ldr	r2, [r2, #16]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	619a      	str	r2, [r3, #24]
    }
    break;
 80048c6:	e062      	b.n	800498e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	68b9      	ldr	r1, [r7, #8]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f000 fa80 	bl	8004dd4 <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	68fa      	ldr	r2, [r7, #12]
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	6992      	ldr	r2, [r2, #24]
 80048de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80048e2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	6992      	ldr	r2, [r2, #24]
 80048ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68fa      	ldr	r2, [r7, #12]
 80048fa:	6812      	ldr	r2, [r2, #0]
 80048fc:	6991      	ldr	r1, [r2, #24]
 80048fe:	68ba      	ldr	r2, [r7, #8]
 8004900:	6912      	ldr	r2, [r2, #16]
 8004902:	0212      	lsls	r2, r2, #8
 8004904:	430a      	orrs	r2, r1
 8004906:	619a      	str	r2, [r3, #24]
    }
    break;
 8004908:	e041      	b.n	800498e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68b9      	ldr	r1, [r7, #8]
 8004910:	4618      	mov	r0, r3
 8004912:	f000 fb6f 	bl	8004ff4 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	6812      	ldr	r2, [r2, #0]
 800491e:	69d2      	ldr	r2, [r2, #28]
 8004920:	f042 0208 	orr.w	r2, r2, #8
 8004924:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68fa      	ldr	r2, [r7, #12]
 800492c:	6812      	ldr	r2, [r2, #0]
 800492e:	69d2      	ldr	r2, [r2, #28]
 8004930:	f022 0204 	bic.w	r2, r2, #4
 8004934:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	68fa      	ldr	r2, [r7, #12]
 800493c:	6812      	ldr	r2, [r2, #0]
 800493e:	69d1      	ldr	r1, [r2, #28]
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	6912      	ldr	r2, [r2, #16]
 8004944:	430a      	orrs	r2, r1
 8004946:	61da      	str	r2, [r3, #28]
    }
    break;
 8004948:	e021      	b.n	800498e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68b9      	ldr	r1, [r7, #8]
 8004950:	4618      	mov	r0, r3
 8004952:	f000 fbc7 	bl	80050e4 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	69d2      	ldr	r2, [r2, #28]
 8004960:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004964:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68fa      	ldr	r2, [r7, #12]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	69d2      	ldr	r2, [r2, #28]
 8004970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004974:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	6812      	ldr	r2, [r2, #0]
 800497e:	69d1      	ldr	r1, [r2, #28]
 8004980:	68ba      	ldr	r2, [r7, #8]
 8004982:	6912      	ldr	r2, [r2, #16]
 8004984:	0212      	lsls	r2, r2, #8
 8004986:	430a      	orrs	r2, r1
 8004988:	61da      	str	r2, [r3, #28]
    }
    break;
 800498a:	e000      	b.n	800498e <HAL_TIM_PWM_ConfigChannel+0x172>
    
    default:
    break;    
 800498c:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2201      	movs	r2, #1
 8004992:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  __HAL_UNLOCK(htim);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80049b2:	2300      	movs	r3, #0
 80049b4:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d101      	bne.n	80049c4 <HAL_TIM_ConfigClockSource+0x1c>
 80049c0:	2302      	movs	r3, #2
 80049c2:	e0c8      	b.n	8004b56 <HAL_TIM_ConfigClockSource+0x1ae>
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2201      	movs	r2, #1
 80049c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2202      	movs	r2, #2
 80049d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80049e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2b40      	cmp	r3, #64	; 0x40
 80049fa:	d077      	beq.n	8004aec <HAL_TIM_ConfigClockSource+0x144>
 80049fc:	2b40      	cmp	r3, #64	; 0x40
 80049fe:	d80e      	bhi.n	8004a1e <HAL_TIM_ConfigClockSource+0x76>
 8004a00:	2b10      	cmp	r3, #16
 8004a02:	f000 808a 	beq.w	8004b1a <HAL_TIM_ConfigClockSource+0x172>
 8004a06:	2b10      	cmp	r3, #16
 8004a08:	d802      	bhi.n	8004a10 <HAL_TIM_ConfigClockSource+0x68>
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d07e      	beq.n	8004b0c <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8004a0e:	e099      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8004a10:	2b20      	cmp	r3, #32
 8004a12:	f000 8089 	beq.w	8004b28 <HAL_TIM_ConfigClockSource+0x180>
 8004a16:	2b30      	cmp	r3, #48	; 0x30
 8004a18:	f000 808d 	beq.w	8004b36 <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8004a1c:	e092      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8004a1e:	2b70      	cmp	r3, #112	; 0x70
 8004a20:	d016      	beq.n	8004a50 <HAL_TIM_ConfigClockSource+0xa8>
 8004a22:	2b70      	cmp	r3, #112	; 0x70
 8004a24:	d804      	bhi.n	8004a30 <HAL_TIM_ConfigClockSource+0x88>
 8004a26:	2b50      	cmp	r3, #80	; 0x50
 8004a28:	d040      	beq.n	8004aac <HAL_TIM_ConfigClockSource+0x104>
 8004a2a:	2b60      	cmp	r3, #96	; 0x60
 8004a2c:	d04e      	beq.n	8004acc <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8004a2e:	e089      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8004a30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a34:	d003      	beq.n	8004a3e <HAL_TIM_ConfigClockSource+0x96>
 8004a36:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a3a:	d024      	beq.n	8004a86 <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8004a3c:	e082      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	6812      	ldr	r2, [r2, #0]
 8004a46:	6892      	ldr	r2, [r2, #8]
 8004a48:	f022 0207 	bic.w	r2, r2, #7
 8004a4c:	609a      	str	r2, [r3, #8]
    break;
 8004a4e:	e079      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6818      	ldr	r0, [r3, #0]
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	6899      	ldr	r1, [r3, #8]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	685a      	ldr	r2, [r3, #4]
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	f000 fce9 	bl	8005436 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004a7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68fa      	ldr	r2, [r7, #12]
 8004a82:	609a      	str	r2, [r3, #8]
    break;
 8004a84:	e05e      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6818      	ldr	r0, [r3, #0]
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	6899      	ldr	r1, [r3, #8]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	f000 fcce 	bl	8005436 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	6812      	ldr	r2, [r2, #0]
 8004aa2:	6892      	ldr	r2, [r2, #8]
 8004aa4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004aa8:	609a      	str	r2, [r3, #8]
    break;
 8004aaa:	e04b      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6818      	ldr	r0, [r3, #0]
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	6859      	ldr	r1, [r3, #4]
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	461a      	mov	r2, r3
 8004aba:	f000 fb73 	bl	80051a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2150      	movs	r1, #80	; 0x50
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fc96 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004aca:	e03b      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6818      	ldr	r0, [r3, #0]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	6859      	ldr	r1, [r3, #4]
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	461a      	mov	r2, r3
 8004ada:	f000 fbd7 	bl	800528c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	2160      	movs	r1, #96	; 0x60
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fc86 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004aea:	e02b      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6818      	ldr	r0, [r3, #0]
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	6859      	ldr	r1, [r3, #4]
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	461a      	mov	r2, r3
 8004afa:	f000 fb53 	bl	80051a4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	2140      	movs	r1, #64	; 0x40
 8004b04:	4618      	mov	r0, r3
 8004b06:	f000 fc76 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004b0a:	e01b      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	2100      	movs	r1, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	f000 fc6f 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004b18:	e014      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2110      	movs	r1, #16
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fc68 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004b26:	e00d      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2120      	movs	r1, #32
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f000 fc61 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004b34:	e006      	b.n	8004b44 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	2130      	movs	r1, #48	; 0x30
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f000 fc5a 	bl	80053f6 <TIM_ITRx_SetConfig>
    break;
 8004b42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8004b54:	2300      	movs	r3, #0
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	3710      	adds	r7, #16
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}

08004b5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b5e:	b480      	push	{r7}
 8004b60:	b083      	sub	sp, #12
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b70:	4770      	bx	lr

08004b72 <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b72:	b480      	push	{r7}
 8004b74:	b083      	sub	sp, #12
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b7a:	bf00      	nop
 8004b7c:	370c      	adds	r7, #12
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
	...

08004b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8004b92:	2300      	movs	r3, #0
 8004b94:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a44      	ldr	r2, [pc, #272]	; (8004cb0 <TIM_Base_SetConfig+0x128>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d013      	beq.n	8004bcc <TIM_Base_SetConfig+0x44>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004baa:	d00f      	beq.n	8004bcc <TIM_Base_SetConfig+0x44>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	4a41      	ldr	r2, [pc, #260]	; (8004cb4 <TIM_Base_SetConfig+0x12c>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d00b      	beq.n	8004bcc <TIM_Base_SetConfig+0x44>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a40      	ldr	r2, [pc, #256]	; (8004cb8 <TIM_Base_SetConfig+0x130>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d007      	beq.n	8004bcc <TIM_Base_SetConfig+0x44>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a3f      	ldr	r2, [pc, #252]	; (8004cbc <TIM_Base_SetConfig+0x134>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d003      	beq.n	8004bcc <TIM_Base_SetConfig+0x44>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	4a3e      	ldr	r2, [pc, #248]	; (8004cc0 <TIM_Base_SetConfig+0x138>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d101      	bne.n	8004bd0 <TIM_Base_SetConfig+0x48>
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e000      	b.n	8004bd2 <TIM_Base_SetConfig+0x4a>
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d008      	beq.n	8004be8 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	68fa      	ldr	r2, [r7, #12]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a31      	ldr	r2, [pc, #196]	; (8004cb0 <TIM_Base_SetConfig+0x128>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d02b      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf6:	d027      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	4a2e      	ldr	r2, [pc, #184]	; (8004cb4 <TIM_Base_SetConfig+0x12c>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d023      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a2d      	ldr	r2, [pc, #180]	; (8004cb8 <TIM_Base_SetConfig+0x130>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d01f      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a2c      	ldr	r2, [pc, #176]	; (8004cbc <TIM_Base_SetConfig+0x134>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d01b      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	4a2b      	ldr	r2, [pc, #172]	; (8004cc0 <TIM_Base_SetConfig+0x138>)
 8004c14:	4293      	cmp	r3, r2
 8004c16:	d017      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a2a      	ldr	r2, [pc, #168]	; (8004cc4 <TIM_Base_SetConfig+0x13c>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d013      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a29      	ldr	r2, [pc, #164]	; (8004cc8 <TIM_Base_SetConfig+0x140>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d00f      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	4a28      	ldr	r2, [pc, #160]	; (8004ccc <TIM_Base_SetConfig+0x144>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d00b      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	4a27      	ldr	r2, [pc, #156]	; (8004cd0 <TIM_Base_SetConfig+0x148>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d007      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	4a26      	ldr	r2, [pc, #152]	; (8004cd4 <TIM_Base_SetConfig+0x14c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d003      	beq.n	8004c48 <TIM_Base_SetConfig+0xc0>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a25      	ldr	r2, [pc, #148]	; (8004cd8 <TIM_Base_SetConfig+0x150>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d101      	bne.n	8004c4c <TIM_Base_SetConfig+0xc4>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <TIM_Base_SetConfig+0xc6>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d008      	beq.n	8004c64 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c58:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	68db      	ldr	r3, [r3, #12]
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	4313      	orrs	r3, r2
 8004c62:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	689a      	ldr	r2, [r3, #8]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	681a      	ldr	r2, [r3, #0]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a0c      	ldr	r2, [pc, #48]	; (8004cb0 <TIM_Base_SetConfig+0x128>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d003      	beq.n	8004c8a <TIM_Base_SetConfig+0x102>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	4a0e      	ldr	r2, [pc, #56]	; (8004cc0 <TIM_Base_SetConfig+0x138>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d101      	bne.n	8004c8e <TIM_Base_SetConfig+0x106>
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e000      	b.n	8004c90 <TIM_Base_SetConfig+0x108>
 8004c8e:	2300      	movs	r3, #0
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d003      	beq.n	8004c9c <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	615a      	str	r2, [r3, #20]
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	40010000 	.word	0x40010000
 8004cb4:	40000400 	.word	0x40000400
 8004cb8:	40000800 	.word	0x40000800
 8004cbc:	40000c00 	.word	0x40000c00
 8004cc0:	40010400 	.word	0x40010400
 8004cc4:	40014000 	.word	0x40014000
 8004cc8:	40014400 	.word	0x40014400
 8004ccc:	40014800 	.word	0x40014800
 8004cd0:	40001800 	.word	0x40001800
 8004cd4:	40001c00 	.word	0x40001c00
 8004cd8:	40002000 	.word	0x40002000

08004cdc <TIM_TI1_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	6a1b      	ldr	r3, [r3, #32]
 8004cf6:	f023 0201 	bic.w	r2, r3, #1
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	4a2a      	ldr	r2, [pc, #168]	; (8004db8 <TIM_TI1_SetConfig+0xdc>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d01b      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d18:	d017      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	4a27      	ldr	r2, [pc, #156]	; (8004dbc <TIM_TI1_SetConfig+0xe0>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d013      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	4a26      	ldr	r2, [pc, #152]	; (8004dc0 <TIM_TI1_SetConfig+0xe4>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d00f      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4a25      	ldr	r2, [pc, #148]	; (8004dc4 <TIM_TI1_SetConfig+0xe8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d00b      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	4a24      	ldr	r2, [pc, #144]	; (8004dc8 <TIM_TI1_SetConfig+0xec>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d007      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	4a23      	ldr	r2, [pc, #140]	; (8004dcc <TIM_TI1_SetConfig+0xf0>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d003      	beq.n	8004d4a <TIM_TI1_SetConfig+0x6e>
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	4a22      	ldr	r2, [pc, #136]	; (8004dd0 <TIM_TI1_SetConfig+0xf4>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d101      	bne.n	8004d4e <TIM_TI1_SetConfig+0x72>
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e000      	b.n	8004d50 <TIM_TI1_SetConfig+0x74>
 8004d4e:	2300      	movs	r3, #0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d008      	beq.n	8004d66 <TIM_TI1_SetConfig+0x8a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f023 0303 	bic.w	r3, r3, #3
 8004d5a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004d5c:	697a      	ldr	r2, [r7, #20]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	e007      	b.n	8004d76 <TIM_TI1_SetConfig+0x9a>
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f023 0303 	bic.w	r3, r3, #3
 8004d6c:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f023 030a 	bic.w	r3, r3, #10
 8004d90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	f003 030a 	and.w	r3, r3, #10
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	697a      	ldr	r2, [r7, #20]
 8004da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	621a      	str	r2, [r3, #32]
}
 8004daa:	bf00      	nop
 8004dac:	371c      	adds	r7, #28
 8004dae:	46bd      	mov	sp, r7
 8004db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db4:	4770      	bx	lr
 8004db6:	bf00      	nop
 8004db8:	40010000 	.word	0x40010000
 8004dbc:	40000400 	.word	0x40000400
 8004dc0:	40000800 	.word	0x40000800
 8004dc4:	40000c00 	.word	0x40000c00
 8004dc8:	40010400 	.word	0x40010400
 8004dcc:	40014000 	.word	0x40014000
 8004dd0:	40001800 	.word	0x40001800

08004dd4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b087      	sub	sp, #28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004dde:	2300      	movs	r3, #0
 8004de0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004de2:	2300      	movs	r3, #0
 8004de4:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	f023 0210 	bic.w	r2, r3, #16
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a1b      	ldr	r3, [r3, #32]
 8004dfa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
 8004e00:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e16:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	021b      	lsls	r3, r3, #8
 8004e1e:	68fa      	ldr	r2, [r7, #12]
 8004e20:	4313      	orrs	r3, r2
 8004e22:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	f023 0320 	bic.w	r3, r3, #32
 8004e2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e2c:	683b      	ldr	r3, [r7, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	011b      	lsls	r3, r3, #4
 8004e32:	697a      	ldr	r2, [r7, #20]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a20      	ldr	r2, [pc, #128]	; (8004ebc <TIM_OC2_SetConfig+0xe8>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d003      	beq.n	8004e48 <TIM_OC2_SetConfig+0x74>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	4a1f      	ldr	r2, [pc, #124]	; (8004ec0 <TIM_OC2_SetConfig+0xec>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d101      	bne.n	8004e4c <TIM_OC2_SetConfig+0x78>
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e000      	b.n	8004e4e <TIM_OC2_SetConfig+0x7a>
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d021      	beq.n	8004e96 <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e58:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	011b      	lsls	r3, r3, #4
 8004e60:	697a      	ldr	r2, [r7, #20]
 8004e62:	4313      	orrs	r3, r2
 8004e64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e66:	697b      	ldr	r3, [r7, #20]
 8004e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e6c:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	695b      	ldr	r3, [r3, #20]
 8004e82:	009b      	lsls	r3, r3, #2
 8004e84:	693a      	ldr	r2, [r7, #16]
 8004e86:	4313      	orrs	r3, r2
 8004e88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	699b      	ldr	r3, [r3, #24]
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	693a      	ldr	r2, [r7, #16]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68fa      	ldr	r2, [r7, #12]
 8004ea0:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	697a      	ldr	r2, [r7, #20]
 8004eae:	621a      	str	r2, [r3, #32]
}
 8004eb0:	bf00      	nop
 8004eb2:	371c      	adds	r7, #28
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr
 8004ebc:	40010000 	.word	0x40010000
 8004ec0:	40010400 	.word	0x40010400

08004ec4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8004ed4:	2201      	movs	r2, #1
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6a1a      	ldr	r2, [r3, #32]
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	43db      	mvns	r3, r3
 8004ee6:	401a      	ands	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6a1a      	ldr	r2, [r3, #32]
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	621a      	str	r2, [r3, #32]
}
 8004efe:	bf00      	nop
 8004f00:	371c      	adds	r7, #28
 8004f02:	46bd      	mov	sp, r7
 8004f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f08:	4770      	bx	lr
	...

08004f0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b087      	sub	sp, #28
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004f16:	2300      	movs	r3, #0
 8004f18:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;  
 8004f1e:	2300      	movs	r3, #0
 8004f20:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a1b      	ldr	r3, [r3, #32]
 8004f26:	f023 0201 	bic.w	r2, r3, #1
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a1b      	ldr	r3, [r3, #32]
 8004f32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	699b      	ldr	r3, [r3, #24]
 8004f3e:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f023 0303 	bic.w	r3, r3, #3
 8004f4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	68fa      	ldr	r2, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	f023 0302 	bic.w	r3, r3, #2
 8004f60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	697a      	ldr	r2, [r7, #20]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	4a1f      	ldr	r2, [pc, #124]	; (8004fec <TIM_OC1_SetConfig+0xe0>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d003      	beq.n	8004f7c <TIM_OC1_SetConfig+0x70>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	4a1e      	ldr	r2, [pc, #120]	; (8004ff0 <TIM_OC1_SetConfig+0xe4>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d101      	bne.n	8004f80 <TIM_OC1_SetConfig+0x74>
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e000      	b.n	8004f82 <TIM_OC1_SetConfig+0x76>
 8004f80:	2300      	movs	r3, #0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d01e      	beq.n	8004fc4 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f023 0308 	bic.w	r3, r3, #8
 8004f8c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	697a      	ldr	r2, [r7, #20]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004f98:	697b      	ldr	r3, [r7, #20]
 8004f9a:	f023 0304 	bic.w	r3, r3, #4
 8004f9e:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fa6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	693a      	ldr	r2, [r7, #16]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	699b      	ldr	r3, [r3, #24]
 8004fbe:	693a      	ldr	r2, [r7, #16]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	693a      	ldr	r2, [r7, #16]
 8004fc8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	68fa      	ldr	r2, [r7, #12]
 8004fce:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685a      	ldr	r2, [r3, #4]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	697a      	ldr	r2, [r7, #20]
 8004fdc:	621a      	str	r2, [r3, #32]
} 
 8004fde:	bf00      	nop
 8004fe0:	371c      	adds	r7, #28
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40010000 	.word	0x40010000
 8004ff0:	40010400 	.word	0x40010400

08004ff4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b087      	sub	sp, #28
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005002:	2300      	movs	r3, #0
 8005004:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;   
 8005006:	2300      	movs	r3, #0
 8005008:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800502e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f023 0303 	bic.w	r3, r3, #3
 8005036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	4313      	orrs	r3, r2
 8005040:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005048:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	021b      	lsls	r3, r3, #8
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4a20      	ldr	r2, [pc, #128]	; (80050dc <TIM_OC3_SetConfig+0xe8>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d003      	beq.n	8005066 <TIM_OC3_SetConfig+0x72>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	4a1f      	ldr	r2, [pc, #124]	; (80050e0 <TIM_OC3_SetConfig+0xec>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d101      	bne.n	800506a <TIM_OC3_SetConfig+0x76>
 8005066:	2301      	movs	r3, #1
 8005068:	e000      	b.n	800506c <TIM_OC3_SetConfig+0x78>
 800506a:	2300      	movs	r3, #0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d021      	beq.n	80050b4 <TIM_OC3_SetConfig+0xc0>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005076:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	021b      	lsls	r3, r3, #8
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800508a:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800508c:	693b      	ldr	r3, [r7, #16]
 800508e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005092:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800509a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	695b      	ldr	r3, [r3, #20]
 80050a0:	011b      	lsls	r3, r3, #4
 80050a2:	693a      	ldr	r2, [r7, #16]
 80050a4:	4313      	orrs	r3, r2
 80050a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	011b      	lsls	r3, r3, #4
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68fa      	ldr	r2, [r7, #12]
 80050be:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	621a      	str	r2, [r3, #32]
}
 80050ce:	bf00      	nop
 80050d0:	371c      	adds	r7, #28
 80050d2:	46bd      	mov	sp, r7
 80050d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d8:	4770      	bx	lr
 80050da:	bf00      	nop
 80050dc:	40010000 	.word	0x40010000
 80050e0:	40010400 	.word	0x40010400

080050e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80050ee:	2300      	movs	r3, #0
 80050f0:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80050f2:	2300      	movs	r3, #0
 80050f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 80050f6:	2300      	movs	r3, #0
 80050f8:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800511e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005126:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	021b      	lsls	r3, r3, #8
 800512e:	693a      	ldr	r2, [r7, #16]
 8005130:	4313      	orrs	r3, r2
 8005132:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800513a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	031b      	lsls	r3, r3, #12
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	4313      	orrs	r3, r2
 8005146:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a14      	ldr	r2, [pc, #80]	; (800519c <TIM_OC4_SetConfig+0xb8>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d003      	beq.n	8005158 <TIM_OC4_SetConfig+0x74>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <TIM_OC4_SetConfig+0xbc>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d101      	bne.n	800515c <TIM_OC4_SetConfig+0x78>
 8005158:	2301      	movs	r3, #1
 800515a:	e000      	b.n	800515e <TIM_OC4_SetConfig+0x7a>
 800515c:	2300      	movs	r3, #0
 800515e:	2b00      	cmp	r3, #0
 8005160:	d009      	beq.n	8005176 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005168:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	019b      	lsls	r3, r3, #6
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	4313      	orrs	r3, r2
 8005174:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	697a      	ldr	r2, [r7, #20]
 800517a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	693a      	ldr	r2, [r7, #16]
 8005180:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	68fa      	ldr	r2, [r7, #12]
 800518e:	621a      	str	r2, [r3, #32]
}
 8005190:	bf00      	nop
 8005192:	371c      	adds	r7, #28
 8005194:	46bd      	mov	sp, r7
 8005196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519a:	4770      	bx	lr
 800519c:	40010000 	.word	0x40010000
 80051a0:	40010400 	.word	0x40010400

080051a4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b087      	sub	sp, #28
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80051b4:	2300      	movs	r3, #0
 80051b6:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6a1b      	ldr	r3, [r3, #32]
 80051bc:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	f023 0201 	bic.w	r2, r3, #1
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	011b      	lsls	r3, r3, #4
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4313      	orrs	r3, r2
 80051e0:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f023 030a 	bic.w	r3, r3, #10
 80051e8:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80051ea:	693a      	ldr	r2, [r7, #16]
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	697a      	ldr	r2, [r7, #20]
 80051f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	621a      	str	r2, [r3, #32]
}
 80051fe:	bf00      	nop
 8005200:	371c      	adds	r7, #28
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr

0800520a <TIM_TI2_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800520a:	b480      	push	{r7}
 800520c:	b087      	sub	sp, #28
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	607a      	str	r2, [r7, #4]
 8005216:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005218:	2300      	movs	r3, #0
 800521a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800521c:	2300      	movs	r3, #0
 800521e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	f023 0210 	bic.w	r2, r3, #16
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6a1b      	ldr	r3, [r3, #32]
 8005236:	613b      	str	r3, [r7, #16]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800523e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	021b      	lsls	r3, r3, #8
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	4313      	orrs	r3, r2
 8005248:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800524a:	697b      	ldr	r3, [r7, #20]
 800524c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005250:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	031b      	lsls	r3, r3, #12
 8005256:	b29b      	uxth	r3, r3
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	4313      	orrs	r3, r2
 800525c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005264:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	011b      	lsls	r3, r3, #4
 800526a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800526e:	693a      	ldr	r2, [r7, #16]
 8005270:	4313      	orrs	r3, r2
 8005272:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	697a      	ldr	r2, [r7, #20]
 8005278:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	693a      	ldr	r2, [r7, #16]
 800527e:	621a      	str	r2, [r3, #32]
}
 8005280:	bf00      	nop
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800528c:	b480      	push	{r7}
 800528e:	b087      	sub	sp, #28
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8005298:	2300      	movs	r3, #0
 800529a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800529c:	2300      	movs	r3, #0
 800529e:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	6a1b      	ldr	r3, [r3, #32]
 80052a4:	f023 0210 	bic.w	r2, r3, #16
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	699b      	ldr	r3, [r3, #24]
 80052b0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6a1b      	ldr	r3, [r3, #32]
 80052b6:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80052be:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	031b      	lsls	r3, r3, #12
 80052c4:	697a      	ldr	r2, [r7, #20]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80052d0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	011b      	lsls	r3, r3, #4
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	621a      	str	r2, [r3, #32]
}
 80052e8:	bf00      	nop
 80052ea:	371c      	adds	r7, #28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <TIM_TI3_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b087      	sub	sp, #28
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	60f8      	str	r0, [r7, #12]
 80052fc:	60b9      	str	r1, [r7, #8]
 80052fe:	607a      	str	r2, [r7, #4]
 8005300:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005302:	2300      	movs	r3, #0
 8005304:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005306:	2300      	movs	r3, #0
 8005308:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6a1b      	ldr	r3, [r3, #32]
 800530e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	69db      	ldr	r3, [r3, #28]
 800531a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6a1b      	ldr	r3, [r3, #32]
 8005320:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	f023 0303 	bic.w	r3, r3, #3
 8005328:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800532a:	697a      	ldr	r2, [r7, #20]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	4313      	orrs	r3, r2
 8005330:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005338:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	011b      	lsls	r3, r3, #4
 800533e:	b2db      	uxtb	r3, r3
 8005340:	697a      	ldr	r2, [r7, #20]
 8005342:	4313      	orrs	r3, r2
 8005344:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800534c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	021b      	lsls	r3, r3, #8
 8005352:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005356:	693a      	ldr	r2, [r7, #16]
 8005358:	4313      	orrs	r3, r2
 800535a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	697a      	ldr	r2, [r7, #20]
 8005360:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	693a      	ldr	r2, [r7, #16]
 8005366:	621a      	str	r2, [r3, #32]
}
 8005368:	bf00      	nop
 800536a:	371c      	adds	r7, #28
 800536c:	46bd      	mov	sp, r7
 800536e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005372:	4770      	bx	lr

08005374 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
 8005380:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005382:	2300      	movs	r3, #0
 8005384:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005386:	2300      	movs	r3, #0
 8005388:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	6a1b      	ldr	r3, [r3, #32]
 80053a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	031b      	lsls	r3, r3, #12
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80053ce:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	031b      	lsls	r3, r3, #12
 80053d4:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	4313      	orrs	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	697a      	ldr	r2, [r7, #20]
 80053e2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	693a      	ldr	r2, [r7, #16]
 80053e8:	621a      	str	r2, [r3, #32]
}
 80053ea:	bf00      	nop
 80053ec:	371c      	adds	r7, #28
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b085      	sub	sp, #20
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
 80053fe:	460b      	mov	r3, r1
 8005400:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8005402:	2300      	movs	r3, #0
 8005404:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	689b      	ldr	r3, [r3, #8]
 800540a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8005414:	887b      	ldrh	r3, [r7, #2]
 8005416:	f043 0307 	orr.w	r3, r3, #7
 800541a:	b29b      	uxth	r3, r3
 800541c:	461a      	mov	r2, r3
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	4313      	orrs	r3, r2
 8005422:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	68fa      	ldr	r2, [r7, #12]
 8005428:	609a      	str	r2, [r3, #8]
}
 800542a:	bf00      	nop
 800542c:	3714      	adds	r7, #20
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr

08005436 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005436:	b480      	push	{r7}
 8005438:	b087      	sub	sp, #28
 800543a:	af00      	add	r7, sp, #0
 800543c:	60f8      	str	r0, [r7, #12]
 800543e:	60b9      	str	r1, [r7, #8]
 8005440:	607a      	str	r2, [r7, #4]
 8005442:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005444:	2300      	movs	r3, #0
 8005446:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005454:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	021a      	lsls	r2, r3, #8
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	431a      	orrs	r2, r3
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	4313      	orrs	r3, r2
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	4313      	orrs	r3, r2
 8005466:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	609a      	str	r2, [r3, #8]
} 
 800546e:	bf00      	nop
 8005470:	371c      	adds	r7, #28
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800547a:	b480      	push	{r7}
 800547c:	b083      	sub	sp, #12
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
 8005482:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800548e:	2302      	movs	r3, #2
 8005490:	e032      	b.n	80054f8 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2202      	movs	r2, #2
 800549e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	6812      	ldr	r2, [r2, #0]
 80054aa:	6852      	ldr	r2, [r2, #4]
 80054ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80054b0:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6812      	ldr	r2, [r2, #0]
 80054ba:	6851      	ldr	r1, [r2, #4]
 80054bc:	683a      	ldr	r2, [r7, #0]
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	430a      	orrs	r2, r1
 80054c2:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6812      	ldr	r2, [r2, #0]
 80054cc:	6892      	ldr	r2, [r2, #8]
 80054ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054d2:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6812      	ldr	r2, [r2, #0]
 80054dc:	6891      	ldr	r1, [r2, #8]
 80054de:	683a      	ldr	r2, [r7, #0]
 80054e0:	6852      	ldr	r2, [r2, #4]
 80054e2:	430a      	orrs	r2, r1
 80054e4:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80054f6:	2300      	movs	r3, #0
} 
 80054f8:	4618      	mov	r0, r3
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b082      	sub	sp, #8
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e03f      	b.n	80055be <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005544:	b2db      	uxtb	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	d106      	bne.n	8005558 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2200      	movs	r2, #0
 800554e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f001 ff7a 	bl	800744c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2224      	movs	r2, #36	; 0x24
 800555c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	6812      	ldr	r2, [r2, #0]
 8005568:	68d2      	ldr	r2, [r2, #12]
 800556a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800556e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005570:	6878      	ldr	r0, [r7, #4]
 8005572:	f000 facf 	bl	8005b14 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	6812      	ldr	r2, [r2, #0]
 800557e:	6912      	ldr	r2, [r2, #16]
 8005580:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005584:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6812      	ldr	r2, [r2, #0]
 800558e:	6952      	ldr	r2, [r2, #20]
 8005590:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005594:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	6812      	ldr	r2, [r2, #0]
 800559e:	68d2      	ldr	r2, [r2, #12]
 80055a0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055a4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2220      	movs	r2, #32
 80055b8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3708      	adds	r7, #8
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b085      	sub	sp, #20
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	60f8      	str	r0, [r7, #12]
 80055ce:	60b9      	str	r1, [r7, #8]
 80055d0:	4613      	mov	r3, r2
 80055d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	2b20      	cmp	r3, #32
 80055de:	d130      	bne.n	8005642 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL ) || (Size == 0)) 
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d002      	beq.n	80055ec <HAL_UART_Transmit_IT+0x26>
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d101      	bne.n	80055f0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e029      	b.n	8005644 <HAL_UART_Transmit_IT+0x7e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d101      	bne.n	80055fe <HAL_UART_Transmit_IT+0x38>
 80055fa:	2302      	movs	r3, #2
 80055fc:	e022      	b.n	8005644 <HAL_UART_Transmit_IT+0x7e>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pTxBuffPtr = pData;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	88fa      	ldrh	r2, [r7, #6]
 8005610:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	88fa      	ldrh	r2, [r7, #6]
 8005616:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2200      	movs	r2, #0
 800561c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2221      	movs	r2, #33	; 0x21
 8005622:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	6812      	ldr	r2, [r2, #0]
 8005636:	68d2      	ldr	r2, [r2, #12]
 8005638:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800563c:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 800563e:	2300      	movs	r3, #0
 8005640:	e000      	b.n	8005644 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;   
 8005642:	2302      	movs	r3, #2
  }
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	4613      	mov	r3, r2
 800565c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b20      	cmp	r3, #32
 8005668:	d138      	bne.n	80056dc <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0)) 
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d002      	beq.n	8005676 <HAL_UART_Receive_IT+0x26>
 8005670:	88fb      	ldrh	r3, [r7, #6]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e031      	b.n	80056de <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005680:	2b01      	cmp	r3, #1
 8005682:	d101      	bne.n	8005688 <HAL_UART_Receive_IT+0x38>
 8005684:	2302      	movs	r3, #2
 8005686:	e02a      	b.n	80056de <HAL_UART_Receive_IT+0x8e>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2201      	movs	r2, #1
 800568c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	88fa      	ldrh	r2, [r7, #6]
 800569a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	88fa      	ldrh	r2, [r7, #6]
 80056a0:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2200      	movs	r2, #0
 80056a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2222      	movs	r2, #34	; 0x22
 80056ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	6812      	ldr	r2, [r2, #0]
 80056c0:	6952      	ldr	r2, [r2, #20]
 80056c2:	f042 0201 	orr.w	r2, r2, #1
 80056c6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	6812      	ldr	r2, [r2, #0]
 80056d0:	68d2      	ldr	r2, [r2, #12]
 80056d2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80056d6:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	e000      	b.n	80056de <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 80056dc:	2302      	movs	r3, #2
  }
}
 80056de:	4618      	mov	r0, r3
 80056e0:	3714      	adds	r7, #20
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr
	...

080056ec <HAL_UART_IRQHandler>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b088      	sub	sp, #32
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	695b      	ldr	r3, [r3, #20]
 800570a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800570c:	2300      	movs	r3, #0
 800570e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005710:	2300      	movs	r3, #0
 8005712:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f003 030f 	and.w	r3, r3, #15
 800571a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10d      	bne.n	800573e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	f003 0320 	and.w	r3, r3, #32
 8005728:	2b00      	cmp	r3, #0
 800572a:	d008      	beq.n	800573e <HAL_UART_IRQHandler+0x52>
 800572c:	69bb      	ldr	r3, [r7, #24]
 800572e:	f003 0320 	and.w	r3, r3, #32
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f973 	bl	8005a22 <UART_Receive_IT>
      return;
 800573c:	e0cc      	b.n	80058d8 <HAL_UART_IRQHandler+0x1ec>
    }
  }  

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 80ab 	beq.w	800589c <HAL_UART_IRQHandler+0x1b0>
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 0301 	and.w	r3, r3, #1
 800574c:	2b00      	cmp	r3, #0
 800574e:	d105      	bne.n	800575c <HAL_UART_IRQHandler+0x70>
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005756:	2b00      	cmp	r3, #0
 8005758:	f000 80a0 	beq.w	800589c <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800575c:	69fb      	ldr	r3, [r7, #28]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00a      	beq.n	800577c <HAL_UART_IRQHandler+0x90>
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576c:	2b00      	cmp	r3, #0
 800576e:	d005      	beq.n	800577c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005774:	f043 0201 	orr.w	r2, r3, #1
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f003 0304 	and.w	r3, r3, #4
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00a      	beq.n	800579c <HAL_UART_IRQHandler+0xb0>
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	2b00      	cmp	r3, #0
 800578e:	d005      	beq.n	800579c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005794:	f043 0202 	orr.w	r2, r3, #2
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d00a      	beq.n	80057bc <HAL_UART_IRQHandler+0xd0>
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	f003 0301 	and.w	r3, r3, #1
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d005      	beq.n	80057bc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b4:	f043 0204 	orr.w	r2, r3, #4
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f003 0308 	and.w	r3, r3, #8
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d00a      	beq.n	80057dc <HAL_UART_IRQHandler+0xf0>
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d005      	beq.n	80057dc <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d4:	f043 0208 	orr.w	r2, r3, #8
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d078      	beq.n	80058d6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80057e4:	69fb      	ldr	r3, [r7, #28]
 80057e6:	f003 0320 	and.w	r3, r3, #32
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d007      	beq.n	80057fe <HAL_UART_IRQHandler+0x112>
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f003 0320 	and.w	r3, r3, #32
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d002      	beq.n	80057fe <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 f912 	bl	8005a22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005808:	2b00      	cmp	r3, #0
 800580a:	bf14      	ite	ne
 800580c:	2301      	movne	r3, #1
 800580e:	2300      	moveq	r3, #0
 8005810:	b2db      	uxtb	r3, r3
 8005812:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005818:	f003 0308 	and.w	r3, r3, #8
 800581c:	2b00      	cmp	r3, #0
 800581e:	d102      	bne.n	8005826 <HAL_UART_IRQHandler+0x13a>
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2b00      	cmp	r3, #0
 8005824:	d031      	beq.n	800588a <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 f85c 	bl	80058e4 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005836:	2b00      	cmp	r3, #0
 8005838:	d023      	beq.n	8005882 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	6812      	ldr	r2, [r2, #0]
 8005842:	6952      	ldr	r2, [r2, #20]
 8005844:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005848:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800584e:	2b00      	cmp	r3, #0
 8005850:	d013      	beq.n	800587a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005856:	4a22      	ldr	r2, [pc, #136]	; (80058e0 <HAL_UART_IRQHandler+0x1f4>)
 8005858:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800585e:	4618      	mov	r0, r3
 8005860:	f7fb ff1f 	bl	80016a2 <HAL_DMA_Abort_IT>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d016      	beq.n	8005898 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800586e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005870:	687a      	ldr	r2, [r7, #4]
 8005872:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005874:	4610      	mov	r0, r2
 8005876:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005878:	e00e      	b.n	8005898 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 ffa8 	bl	80067d0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005880:	e00a      	b.n	8005898 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 ffa4 	bl	80067d0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005888:	e006      	b.n	8005898 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 ffa0 	bl	80067d0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005896:	e01e      	b.n	80058d6 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005898:	bf00      	nop
    return;
 800589a:	e01c      	b.n	80058d6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_UART_IRQHandler+0x1cc>
 80058a6:	69bb      	ldr	r3, [r7, #24]
 80058a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d003      	beq.n	80058b8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f849 	bl	8005948 <UART_Transmit_IT>
    return;
 80058b6:	e00f      	b.n	80058d8 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <HAL_UART_IRQHandler+0x1ec>
 80058c2:	69bb      	ldr	r3, [r7, #24]
 80058c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d005      	beq.n	80058d8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 f890 	bl	80059f2 <UART_EndTransmit_IT>
    return;
 80058d2:	bf00      	nop
 80058d4:	e000      	b.n	80058d8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80058d6:	bf00      	nop
  }
}
 80058d8:	3720      	adds	r7, #32
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	bf00      	nop
 80058e0:	08005921 	.word	0x08005921

080058e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	687a      	ldr	r2, [r7, #4]
 80058f2:	6812      	ldr	r2, [r2, #0]
 80058f4:	68d2      	ldr	r2, [r2, #12]
 80058f6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80058fa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	687a      	ldr	r2, [r7, #4]
 8005902:	6812      	ldr	r2, [r2, #0]
 8005904:	6952      	ldr	r2, [r2, #20]
 8005906:	f022 0201 	bic.w	r2, r2, #1
 800590a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2220      	movs	r2, #32
 8005910:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	2200      	movs	r2, #0
 8005938:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800593a:	68f8      	ldr	r0, [r7, #12]
 800593c:	f000 ff48 	bl	80067d0 <HAL_UART_ErrorCallback>
}
 8005940:	bf00      	nop
 8005942:	3710      	adds	r7, #16
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}

08005948 <UART_Transmit_IT>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005956:	b2db      	uxtb	r3, r3
 8005958:	2b21      	cmp	r3, #33	; 0x21
 800595a:	d143      	bne.n	80059e4 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005964:	d119      	bne.n	800599a <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6a1b      	ldr	r3, [r3, #32]
 800596a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68fa      	ldr	r2, [r7, #12]
 8005972:	8812      	ldrh	r2, [r2, #0]
 8005974:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005978:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	691b      	ldr	r3, [r3, #16]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d105      	bne.n	800598e <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	1c9a      	adds	r2, r3, #2
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	621a      	str	r2, [r3, #32]
 800598c:	e00e      	b.n	80059ac <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6a1b      	ldr	r3, [r3, #32]
 8005992:	1c5a      	adds	r2, r3, #1
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	621a      	str	r2, [r3, #32]
 8005998:	e008      	b.n	80059ac <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	1c58      	adds	r0, r3, #1
 80059a4:	6879      	ldr	r1, [r7, #4]
 80059a6:	6208      	str	r0, [r1, #32]
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	3b01      	subs	r3, #1
 80059b4:	b29b      	uxth	r3, r3
 80059b6:	687a      	ldr	r2, [r7, #4]
 80059b8:	4619      	mov	r1, r3
 80059ba:	84d1      	strh	r1, [r2, #38]	; 0x26
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d10f      	bne.n	80059e0 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	6812      	ldr	r2, [r2, #0]
 80059c8:	68d2      	ldr	r2, [r2, #12]
 80059ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80059ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	6812      	ldr	r2, [r2, #0]
 80059d8:	68d2      	ldr	r2, [r2, #12]
 80059da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	e000      	b.n	80059e6 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80059e4:	2302      	movs	r3, #2
  }
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3714      	adds	r7, #20
 80059ea:	46bd      	mov	sp, r7
 80059ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f0:	4770      	bx	lr

080059f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b082      	sub	sp, #8
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	687a      	ldr	r2, [r7, #4]
 8005a00:	6812      	ldr	r2, [r2, #0]
 8005a02:	68d2      	ldr	r2, [r2, #12]
 8005a04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a08:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f000 fecc 	bl	80067b0 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <UART_Receive_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005a22:	b580      	push	{r7, lr}
 8005a24:	b084      	sub	sp, #16
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b22      	cmp	r3, #34	; 0x22
 8005a34:	d169      	bne.n	8005b0a <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a3e:	d123      	bne.n	8005a88 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a44:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	691b      	ldr	r3, [r3, #16]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d10e      	bne.n	8005a6c <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a64:	1c9a      	adds	r2, r3, #2
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	629a      	str	r2, [r3, #40]	; 0x28
 8005a6a:	e029      	b.n	8005ac0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	b29b      	uxth	r3, r3
 8005a74:	b2db      	uxtb	r3, r3
 8005a76:	b29a      	uxth	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a80:	1c5a      	adds	r2, r3, #1
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	629a      	str	r2, [r3, #40]	; 0x28
 8005a86:	e01b      	b.n	8005ac0 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d10a      	bne.n	8005aa6 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a94:	1c59      	adds	r1, r3, #1
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	6291      	str	r1, [r2, #40]	; 0x28
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	6812      	ldr	r2, [r2, #0]
 8005a9e:	6852      	ldr	r2, [r2, #4]
 8005aa0:	b2d2      	uxtb	r2, r2
 8005aa2:	701a      	strb	r2, [r3, #0]
 8005aa4:	e00c      	b.n	8005ac0 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aaa:	1c59      	adds	r1, r3, #1
 8005aac:	687a      	ldr	r2, [r7, #4]
 8005aae:	6291      	str	r1, [r2, #40]	; 0x28
 8005ab0:	687a      	ldr	r2, [r7, #4]
 8005ab2:	6812      	ldr	r2, [r2, #0]
 8005ab4:	6852      	ldr	r2, [r2, #4]
 8005ab6:	b2d2      	uxtb	r2, r2
 8005ab8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005abc:	b2d2      	uxtb	r2, r2
 8005abe:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	4619      	mov	r1, r3
 8005ace:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d118      	bne.n	8005b06 <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6812      	ldr	r2, [r2, #0]
 8005adc:	68d2      	ldr	r2, [r2, #12]
 8005ade:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	6812      	ldr	r2, [r2, #0]
 8005aec:	6952      	ldr	r2, [r2, #20]
 8005aee:	f022 0201 	bic.w	r2, r2, #1
 8005af2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2220      	movs	r2, #32
 8005af8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 fe47 	bl	8006790 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8005b02:	2300      	movs	r3, #0
 8005b04:	e002      	b.n	8005b0c <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 8005b06:	2300      	movs	r3, #0
 8005b08:	e000      	b.n	8005b0c <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 8005b0a:	2302      	movs	r3, #2
  }
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	3710      	adds	r7, #16
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bd80      	pop	{r7, pc}

08005b14 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	691b      	ldr	r3, [r3, #16]
 8005b26:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	68fa      	ldr	r2, [r7, #12]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	68db      	ldr	r3, [r3, #12]
 8005b48:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005b50:	f023 030c 	bic.w	r3, r3, #12
 8005b54:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	689a      	ldr	r2, [r3, #8]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	691b      	ldr	r3, [r3, #16]
 8005b5e:	431a      	orrs	r2, r3
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	695b      	ldr	r3, [r3, #20]
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b88:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	699b      	ldr	r3, [r3, #24]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	4313      	orrs	r3, r2
 8005b92:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	69db      	ldr	r3, [r3, #28]
 8005ba0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ba4:	f040 80e4 	bne.w	8005d70 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4aab      	ldr	r2, [pc, #684]	; (8005e5c <UART_SetConfig+0x348>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d004      	beq.n	8005bbc <UART_SetConfig+0xa8>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4aaa      	ldr	r2, [pc, #680]	; (8005e60 <UART_SetConfig+0x34c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d16c      	bne.n	8005c96 <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681c      	ldr	r4, [r3, #0]
 8005bc0:	f7fd ff1e 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	4613      	mov	r3, r2
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	009a      	lsls	r2, r3, #2
 8005bce:	441a      	add	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	005b      	lsls	r3, r3, #1
 8005bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bda:	4aa2      	ldr	r2, [pc, #648]	; (8005e64 <UART_SetConfig+0x350>)
 8005bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8005be0:	095b      	lsrs	r3, r3, #5
 8005be2:	011d      	lsls	r5, r3, #4
 8005be4:	f7fd ff0c 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005be8:	4602      	mov	r2, r0
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	009a      	lsls	r2, r3, #2
 8005bf2:	441a      	add	r2, r3
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	005b      	lsls	r3, r3, #1
 8005bfa:	fbb2 f6f3 	udiv	r6, r2, r3
 8005bfe:	f7fd feff 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005c02:	4602      	mov	r2, r0
 8005c04:	4613      	mov	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	4413      	add	r3, r2
 8005c0a:	009a      	lsls	r2, r3, #2
 8005c0c:	441a      	add	r2, r3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	005b      	lsls	r3, r3, #1
 8005c14:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c18:	4a92      	ldr	r2, [pc, #584]	; (8005e64 <UART_SetConfig+0x350>)
 8005c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c1e:	095b      	lsrs	r3, r3, #5
 8005c20:	2264      	movs	r2, #100	; 0x64
 8005c22:	fb02 f303 	mul.w	r3, r2, r3
 8005c26:	1af3      	subs	r3, r6, r3
 8005c28:	00db      	lsls	r3, r3, #3
 8005c2a:	3332      	adds	r3, #50	; 0x32
 8005c2c:	4a8d      	ldr	r2, [pc, #564]	; (8005e64 <UART_SetConfig+0x350>)
 8005c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c32:	095b      	lsrs	r3, r3, #5
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c3a:	441d      	add	r5, r3
 8005c3c:	f7fd fee0 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005c40:	4602      	mov	r2, r0
 8005c42:	4613      	mov	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	4413      	add	r3, r2
 8005c48:	009a      	lsls	r2, r3, #2
 8005c4a:	441a      	add	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	fbb2 f6f3 	udiv	r6, r2, r3
 8005c56:	f7fd fed3 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005c5a:	4602      	mov	r2, r0
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	009a      	lsls	r2, r3, #2
 8005c64:	441a      	add	r2, r3
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	005b      	lsls	r3, r3, #1
 8005c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c70:	4a7c      	ldr	r2, [pc, #496]	; (8005e64 <UART_SetConfig+0x350>)
 8005c72:	fba2 2303 	umull	r2, r3, r2, r3
 8005c76:	095b      	lsrs	r3, r3, #5
 8005c78:	2264      	movs	r2, #100	; 0x64
 8005c7a:	fb02 f303 	mul.w	r3, r2, r3
 8005c7e:	1af3      	subs	r3, r6, r3
 8005c80:	00db      	lsls	r3, r3, #3
 8005c82:	3332      	adds	r3, #50	; 0x32
 8005c84:	4a77      	ldr	r2, [pc, #476]	; (8005e64 <UART_SetConfig+0x350>)
 8005c86:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8a:	095b      	lsrs	r3, r3, #5
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	442b      	add	r3, r5
 8005c92:	60a3      	str	r3, [r4, #8]
 8005c94:	e154      	b.n	8005f40 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681c      	ldr	r4, [r3, #0]
 8005c9a:	f7fd fe9d 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005c9e:	4602      	mov	r2, r0
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	4413      	add	r3, r2
 8005ca6:	009a      	lsls	r2, r3, #2
 8005ca8:	441a      	add	r2, r3
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	005b      	lsls	r3, r3, #1
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	4a6b      	ldr	r2, [pc, #428]	; (8005e64 <UART_SetConfig+0x350>)
 8005cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cba:	095b      	lsrs	r3, r3, #5
 8005cbc:	011d      	lsls	r5, r3, #4
 8005cbe:	f7fd fe8b 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	4613      	mov	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	4413      	add	r3, r2
 8005cca:	009a      	lsls	r2, r3, #2
 8005ccc:	441a      	add	r2, r3
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	005b      	lsls	r3, r3, #1
 8005cd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8005cd8:	f7fd fe7e 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	4613      	mov	r3, r2
 8005ce0:	009b      	lsls	r3, r3, #2
 8005ce2:	4413      	add	r3, r2
 8005ce4:	009a      	lsls	r2, r3, #2
 8005ce6:	441a      	add	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	005b      	lsls	r3, r3, #1
 8005cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cf2:	4a5c      	ldr	r2, [pc, #368]	; (8005e64 <UART_SetConfig+0x350>)
 8005cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	2264      	movs	r2, #100	; 0x64
 8005cfc:	fb02 f303 	mul.w	r3, r2, r3
 8005d00:	1af3      	subs	r3, r6, r3
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	3332      	adds	r3, #50	; 0x32
 8005d06:	4a57      	ldr	r2, [pc, #348]	; (8005e64 <UART_SetConfig+0x350>)
 8005d08:	fba2 2303 	umull	r2, r3, r2, r3
 8005d0c:	095b      	lsrs	r3, r3, #5
 8005d0e:	005b      	lsls	r3, r3, #1
 8005d10:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d14:	441d      	add	r5, r3
 8005d16:	f7fd fe5f 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009a      	lsls	r2, r3, #2
 8005d24:	441a      	add	r2, r3
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	005b      	lsls	r3, r3, #1
 8005d2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d30:	f7fd fe52 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005d34:	4602      	mov	r2, r0
 8005d36:	4613      	mov	r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	4413      	add	r3, r2
 8005d3c:	009a      	lsls	r2, r3, #2
 8005d3e:	441a      	add	r2, r3
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	685b      	ldr	r3, [r3, #4]
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d4a:	4a46      	ldr	r2, [pc, #280]	; (8005e64 <UART_SetConfig+0x350>)
 8005d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d50:	095b      	lsrs	r3, r3, #5
 8005d52:	2264      	movs	r2, #100	; 0x64
 8005d54:	fb02 f303 	mul.w	r3, r2, r3
 8005d58:	1af3      	subs	r3, r6, r3
 8005d5a:	00db      	lsls	r3, r3, #3
 8005d5c:	3332      	adds	r3, #50	; 0x32
 8005d5e:	4a41      	ldr	r2, [pc, #260]	; (8005e64 <UART_SetConfig+0x350>)
 8005d60:	fba2 2303 	umull	r2, r3, r2, r3
 8005d64:	095b      	lsrs	r3, r3, #5
 8005d66:	f003 0307 	and.w	r3, r3, #7
 8005d6a:	442b      	add	r3, r5
 8005d6c:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005d6e:	e0e7      	b.n	8005f40 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a39      	ldr	r2, [pc, #228]	; (8005e5c <UART_SetConfig+0x348>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d004      	beq.n	8005d84 <UART_SetConfig+0x270>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a38      	ldr	r2, [pc, #224]	; (8005e60 <UART_SetConfig+0x34c>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d171      	bne.n	8005e68 <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681c      	ldr	r4, [r3, #0]
 8005d88:	f7fd fe3a 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005d8c:	4602      	mov	r2, r0
 8005d8e:	4613      	mov	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	4413      	add	r3, r2
 8005d94:	009a      	lsls	r2, r3, #2
 8005d96:	441a      	add	r2, r3
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	009b      	lsls	r3, r3, #2
 8005d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da2:	4a30      	ldr	r2, [pc, #192]	; (8005e64 <UART_SetConfig+0x350>)
 8005da4:	fba2 2303 	umull	r2, r3, r2, r3
 8005da8:	095b      	lsrs	r3, r3, #5
 8005daa:	011d      	lsls	r5, r3, #4
 8005dac:	f7fd fe28 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005db0:	4602      	mov	r2, r0
 8005db2:	4613      	mov	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4413      	add	r3, r2
 8005db8:	009a      	lsls	r2, r3, #2
 8005dba:	441a      	add	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	009b      	lsls	r3, r3, #2
 8005dc2:	fbb2 f6f3 	udiv	r6, r2, r3
 8005dc6:	f7fd fe1b 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	4613      	mov	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	4413      	add	r3, r2
 8005dd2:	009a      	lsls	r2, r3, #2
 8005dd4:	441a      	add	r2, r3
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	009b      	lsls	r3, r3, #2
 8005ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de0:	4a20      	ldr	r2, [pc, #128]	; (8005e64 <UART_SetConfig+0x350>)
 8005de2:	fba2 2303 	umull	r2, r3, r2, r3
 8005de6:	095b      	lsrs	r3, r3, #5
 8005de8:	2264      	movs	r2, #100	; 0x64
 8005dea:	fb02 f303 	mul.w	r3, r2, r3
 8005dee:	1af3      	subs	r3, r6, r3
 8005df0:	011b      	lsls	r3, r3, #4
 8005df2:	3332      	adds	r3, #50	; 0x32
 8005df4:	4a1b      	ldr	r2, [pc, #108]	; (8005e64 <UART_SetConfig+0x350>)
 8005df6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dfa:	095b      	lsrs	r3, r3, #5
 8005dfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e00:	441d      	add	r5, r3
 8005e02:	f7fd fdfd 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005e06:	4602      	mov	r2, r0
 8005e08:	4613      	mov	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	4413      	add	r3, r2
 8005e0e:	009a      	lsls	r2, r3, #2
 8005e10:	441a      	add	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	009b      	lsls	r3, r3, #2
 8005e18:	fbb2 f6f3 	udiv	r6, r2, r3
 8005e1c:	f7fd fdf0 	bl	8003a00 <HAL_RCC_GetPCLK2Freq>
 8005e20:	4602      	mov	r2, r0
 8005e22:	4613      	mov	r3, r2
 8005e24:	009b      	lsls	r3, r3, #2
 8005e26:	4413      	add	r3, r2
 8005e28:	009a      	lsls	r2, r3, #2
 8005e2a:	441a      	add	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e36:	4a0b      	ldr	r2, [pc, #44]	; (8005e64 <UART_SetConfig+0x350>)
 8005e38:	fba2 2303 	umull	r2, r3, r2, r3
 8005e3c:	095b      	lsrs	r3, r3, #5
 8005e3e:	2264      	movs	r2, #100	; 0x64
 8005e40:	fb02 f303 	mul.w	r3, r2, r3
 8005e44:	1af3      	subs	r3, r6, r3
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	3332      	adds	r3, #50	; 0x32
 8005e4a:	4a06      	ldr	r2, [pc, #24]	; (8005e64 <UART_SetConfig+0x350>)
 8005e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e50:	095b      	lsrs	r3, r3, #5
 8005e52:	f003 030f 	and.w	r3, r3, #15
 8005e56:	442b      	add	r3, r5
 8005e58:	60a3      	str	r3, [r4, #8]
 8005e5a:	e071      	b.n	8005f40 <UART_SetConfig+0x42c>
 8005e5c:	40011000 	.word	0x40011000
 8005e60:	40011400 	.word	0x40011400
 8005e64:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681c      	ldr	r4, [r3, #0]
 8005e6c:	f7fd fdb4 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005e70:	4602      	mov	r2, r0
 8005e72:	4613      	mov	r3, r2
 8005e74:	009b      	lsls	r3, r3, #2
 8005e76:	4413      	add	r3, r2
 8005e78:	009a      	lsls	r2, r3, #2
 8005e7a:	441a      	add	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e86:	4a30      	ldr	r2, [pc, #192]	; (8005f48 <UART_SetConfig+0x434>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	095b      	lsrs	r3, r3, #5
 8005e8e:	011d      	lsls	r5, r3, #4
 8005e90:	f7fd fda2 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005e94:	4602      	mov	r2, r0
 8005e96:	4613      	mov	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4413      	add	r3, r2
 8005e9c:	009a      	lsls	r2, r3, #2
 8005e9e:	441a      	add	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	fbb2 f6f3 	udiv	r6, r2, r3
 8005eaa:	f7fd fd95 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005eae:	4602      	mov	r2, r0
 8005eb0:	4613      	mov	r3, r2
 8005eb2:	009b      	lsls	r3, r3, #2
 8005eb4:	4413      	add	r3, r2
 8005eb6:	009a      	lsls	r2, r3, #2
 8005eb8:	441a      	add	r2, r3
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec4:	4a20      	ldr	r2, [pc, #128]	; (8005f48 <UART_SetConfig+0x434>)
 8005ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eca:	095b      	lsrs	r3, r3, #5
 8005ecc:	2264      	movs	r2, #100	; 0x64
 8005ece:	fb02 f303 	mul.w	r3, r2, r3
 8005ed2:	1af3      	subs	r3, r6, r3
 8005ed4:	011b      	lsls	r3, r3, #4
 8005ed6:	3332      	adds	r3, #50	; 0x32
 8005ed8:	4a1b      	ldr	r2, [pc, #108]	; (8005f48 <UART_SetConfig+0x434>)
 8005eda:	fba2 2303 	umull	r2, r3, r2, r3
 8005ede:	095b      	lsrs	r3, r3, #5
 8005ee0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005ee4:	441d      	add	r5, r3
 8005ee6:	f7fd fd77 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005eea:	4602      	mov	r2, r0
 8005eec:	4613      	mov	r3, r2
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009a      	lsls	r2, r3, #2
 8005ef4:	441a      	add	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	009b      	lsls	r3, r3, #2
 8005efc:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f00:	f7fd fd6a 	bl	80039d8 <HAL_RCC_GetPCLK1Freq>
 8005f04:	4602      	mov	r2, r0
 8005f06:	4613      	mov	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	009a      	lsls	r2, r3, #2
 8005f0e:	441a      	add	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	009b      	lsls	r3, r3, #2
 8005f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f1a:	4a0b      	ldr	r2, [pc, #44]	; (8005f48 <UART_SetConfig+0x434>)
 8005f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f20:	095b      	lsrs	r3, r3, #5
 8005f22:	2264      	movs	r2, #100	; 0x64
 8005f24:	fb02 f303 	mul.w	r3, r2, r3
 8005f28:	1af3      	subs	r3, r6, r3
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	3332      	adds	r3, #50	; 0x32
 8005f2e:	4a06      	ldr	r2, [pc, #24]	; (8005f48 <UART_SetConfig+0x434>)
 8005f30:	fba2 2303 	umull	r2, r3, r2, r3
 8005f34:	095b      	lsrs	r3, r3, #5
 8005f36:	f003 030f 	and.w	r3, r3, #15
 8005f3a:	442b      	add	r3, r5
 8005f3c:	60a3      	str	r3, [r4, #8]
}
 8005f3e:	e7ff      	b.n	8005f40 <UART_SetConfig+0x42c>
 8005f40:	bf00      	nop
 8005f42:	3714      	adds	r7, #20
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005f48:	51eb851f 	.word	0x51eb851f

08005f4c <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b090      	sub	sp, #64	; 0x40
 8005f50:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005f52:	f7fa ff77 	bl	8000e44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005f56:	f000 f8cb 	bl	80060f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005f5a:	f000 fb77 	bl	800664c <MX_GPIO_Init>
  MX_TIM2_Init();
 8005f5e:	f000 f9d1 	bl	8006304 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005f62:	f000 fa3b 	bl	80063dc <MX_TIM3_Init>
  MX_ADC2_Init();
 8005f66:	f000 f947 	bl	80061f8 <MX_ADC2_Init>
  MX_TIM13_Init();
 8005f6a:	f000 faf3 	bl	8006554 <MX_TIM13_Init>
  MX_USART1_UART_Init();
 8005f6e:	f000 fb3d 	bl	80065ec <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8005f72:	f000 f993 	bl	800629c <MX_I2C1_Init>
  MX_TIM4_Init();
 8005f76:	f000 faa1 	bl	80064bc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */



 // HAL_TIM_Base_Start(&htim3);
  HAL_TIM_Base_Start_IT(&htim2);
 8005f7a:	4849      	ldr	r0, [pc, #292]	; (80060a0 <main+0x154>)
 8005f7c:	f7fe f98f 	bl	800429e <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 8005f80:	2100      	movs	r1, #0
 8005f82:	4847      	ldr	r0, [pc, #284]	; (80060a0 <main+0x154>)
 8005f84:	f7fe fa46 	bl	8004414 <HAL_TIM_IC_Start_IT>

  HAL_TIM_Base_Start_IT(&htim4);
 8005f88:	4846      	ldr	r0, [pc, #280]	; (80060a4 <main+0x158>)
 8005f8a:	f7fe f988 	bl	800429e <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8005f8e:	2100      	movs	r1, #0
 8005f90:	4845      	ldr	r0, [pc, #276]	; (80060a8 <main+0x15c>)
 8005f92:	f7fe f9d5 	bl	8004340 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8005f96:	2104      	movs	r1, #4
 8005f98:	4844      	ldr	r0, [pc, #272]	; (80060ac <main+0x160>)
 8005f9a:	f7fe f9d1 	bl	8004340 <HAL_TIM_PWM_Start>

  initMotorDriver();
 8005f9e:	f000 fd01 	bl	80069a4 <initMotorDriver>
  init_IIR_Filter();
 8005fa2:	f000 fead 	bl	8006d00 <init_IIR_Filter>
  init_SpeedEstimation();
 8005fa6:	f000 fec3 	bl	8006d30 <init_SpeedEstimation>


  HAL_I2C_Master_Transmit(&hi2c1, (MPU6500_ADDRESS_AD0_LOW << 1), (uint8_t *) &initData,sizeof(initData),200);
 8005faa:	23c8      	movs	r3, #200	; 0xc8
 8005fac:	9300      	str	r3, [sp, #0]
 8005fae:	2302      	movs	r3, #2
 8005fb0:	4a3f      	ldr	r2, [pc, #252]	; (80060b0 <main+0x164>)
 8005fb2:	21d0      	movs	r1, #208	; 0xd0
 8005fb4:	483f      	ldr	r0, [pc, #252]	; (80060b4 <main+0x168>)
 8005fb6:	f7fb fe35 	bl	8001c24 <HAL_I2C_Master_Transmit>


  HAL_Delay(1000);
 8005fba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005fbe:	f7fa ffb3 	bl	8000f28 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	//UART MAGIC NUMBER
	_GYRO_Z[0] = 0x63;
 8005fc2:	4b3d      	ldr	r3, [pc, #244]	; (80060b8 <main+0x16c>)
 8005fc4:	2263      	movs	r2, #99	; 0x63
 8005fc6:	701a      	strb	r2, [r3, #0]
	_GYRO_Z[1] = 0x12;
 8005fc8:	4b3b      	ldr	r3, [pc, #236]	; (80060b8 <main+0x16c>)
 8005fca:	2212      	movs	r2, #18
 8005fcc:	705a      	strb	r2, [r3, #1]

	offsetCalculation.active = 1;
 8005fce:	4b3b      	ldr	r3, [pc, #236]	; (80060bc <main+0x170>)
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198

	HAL_UART_Receive_IT(&huart1, (uint8_t *) &uart_rxBuffer, sizeof(uart_rxBuffer));
 8005fd6:	2204      	movs	r2, #4
 8005fd8:	4939      	ldr	r1, [pc, #228]	; (80060c0 <main+0x174>)
 8005fda:	483a      	ldr	r0, [pc, #232]	; (80060c4 <main+0x178>)
 8005fdc:	f7ff fb38 	bl	8005650 <HAL_UART_Receive_IT>
  while (1)
  {

	  if (UART_SEND && UART_READY)
 8005fe0:	4b39      	ldr	r3, [pc, #228]	; (80060c8 <main+0x17c>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d037      	beq.n	8006058 <main+0x10c>
 8005fe8:	4b38      	ldr	r3, [pc, #224]	; (80060cc <main+0x180>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d033      	beq.n	8006058 <main+0x10c>
	  {
		  UART_SEND = 0;
 8005ff0:	4b35      	ldr	r3, [pc, #212]	; (80060c8 <main+0x17c>)
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	601a      	str	r2, [r3, #0]
		  UART_READY = 0;
 8005ff6:	4b35      	ldr	r3, [pc, #212]	; (80060cc <main+0x180>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	601a      	str	r2, [r3, #0]
		  j += 5;
 8005ffc:	4b34      	ldr	r3, [pc, #208]	; (80060d0 <main+0x184>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	3305      	adds	r3, #5
 8006002:	4a33      	ldr	r2, [pc, #204]	; (80060d0 <main+0x184>)
 8006004:	6013      	str	r3, [r2, #0]
		  char txBuffer[50] = {0};
 8006006:	1d3b      	adds	r3, r7, #4
 8006008:	2232      	movs	r2, #50	; 0x32
 800600a:	2100      	movs	r1, #0
 800600c:	4618      	mov	r0, r3
 800600e:	f001 fb4b 	bl	80076a8 <memset>
		  sprintf(txBuffer, "%d,%d,%d,%d,\r\n",j, (int) MotionData.accel_y, (int) MotionData.speed_fir, (int) (estimation.v_k_f * 1000));
 8006012:	4b2f      	ldr	r3, [pc, #188]	; (80060d0 <main+0x184>)
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	4b2f      	ldr	r3, [pc, #188]	; (80060d4 <main+0x188>)
 8006018:	edd3 7a06 	vldr	s15, [r3, #24]
 800601c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8006020:	4b2c      	ldr	r3, [pc, #176]	; (80060d4 <main+0x188>)
 8006022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006024:	4619      	mov	r1, r3
 8006026:	4b2c      	ldr	r3, [pc, #176]	; (80060d8 <main+0x18c>)
 8006028:	edd3 7a02 	vldr	s15, [r3, #8]
 800602c:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80060dc <main+0x190>
 8006030:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006038:	ee17 3a90 	vmov	r3, s15
 800603c:	1d38      	adds	r0, r7, #4
 800603e:	9301      	str	r3, [sp, #4]
 8006040:	9100      	str	r1, [sp, #0]
 8006042:	ee16 3a90 	vmov	r3, s13
 8006046:	4926      	ldr	r1, [pc, #152]	; (80060e0 <main+0x194>)
 8006048:	f001 fb36 	bl	80076b8 <siprintf>
		  HAL_UART_Transmit_IT(&huart1, (uint8_t *) &txBuffer, sizeof(txBuffer));
 800604c:	1d3b      	adds	r3, r7, #4
 800604e:	2232      	movs	r2, #50	; 0x32
 8006050:	4619      	mov	r1, r3
 8006052:	481c      	ldr	r0, [pc, #112]	; (80060c4 <main+0x178>)
 8006054:	f7ff fab7 	bl	80055c6 <HAL_UART_Transmit_IT>
	  }



	  if(UART_RX)
 8006058:	4b22      	ldr	r3, [pc, #136]	; (80060e4 <main+0x198>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d0bf      	beq.n	8005fe0 <main+0x94>
	  {
		  UART_RX = 0;
 8006060:	4b20      	ldr	r3, [pc, #128]	; (80060e4 <main+0x198>)
 8006062:	2200      	movs	r2, #0
 8006064:	601a      	str	r2, [r3, #0]


		  HAL_UART_Receive_IT(&huart1, (uint8_t *) &uart_rxBuffer, sizeof(uart_rxBuffer));
 8006066:	2204      	movs	r2, #4
 8006068:	4915      	ldr	r1, [pc, #84]	; (80060c0 <main+0x174>)
 800606a:	4816      	ldr	r0, [pc, #88]	; (80060c4 <main+0x178>)
 800606c:	f7ff faf0 	bl	8005650 <HAL_UART_Receive_IT>

		  _uart_rxBuffer = atoi((char *) &uart_rxBuffer);
 8006070:	4813      	ldr	r0, [pc, #76]	; (80060c0 <main+0x174>)
 8006072:	f001 faf0 	bl	8007656 <atoi>
 8006076:	4603      	mov	r3, r0
 8006078:	461a      	mov	r2, r3
 800607a:	4b1b      	ldr	r3, [pc, #108]	; (80060e8 <main+0x19c>)
 800607c:	601a      	str	r2, [r3, #0]

		  //velCtrl.SP_rev = _uart_rxBuffer * 1.0;
			  TEST_START = 1;
 800607e:	4b1b      	ldr	r3, [pc, #108]	; (80060ec <main+0x1a0>)
 8006080:	2201      	movs	r2, #1
 8006082:	601a      	str	r2, [r3, #0]


		  uart_rxBuffer[3] = 0;
 8006084:	4b0e      	ldr	r3, [pc, #56]	; (80060c0 <main+0x174>)
 8006086:	2200      	movs	r2, #0
 8006088:	70da      	strb	r2, [r3, #3]
		  uart_rxBuffer[2] = 0;
 800608a:	4b0d      	ldr	r3, [pc, #52]	; (80060c0 <main+0x174>)
 800608c:	2200      	movs	r2, #0
 800608e:	709a      	strb	r2, [r3, #2]
		  uart_rxBuffer[1] = 0;
 8006090:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <main+0x174>)
 8006092:	2200      	movs	r2, #0
 8006094:	705a      	strb	r2, [r3, #1]
		  uart_rxBuffer[0] = 0;
 8006096:	4b0a      	ldr	r3, [pc, #40]	; (80060c0 <main+0x174>)
 8006098:	2200      	movs	r2, #0
 800609a:	701a      	strb	r2, [r3, #0]
	  if (UART_SEND && UART_READY)
 800609c:	e7a0      	b.n	8005fe0 <main+0x94>
 800609e:	bf00      	nop
 80060a0:	20000630 	.word	0x20000630
 80060a4:	200002a4 	.word	0x200002a4
 80060a8:	20000570 	.word	0x20000570
 80060ac:	2000038c 	.word	0x2000038c
 80060b0:	20000018 	.word	0x20000018
 80060b4:	20000328 	.word	0x20000328
 80060b8:	20000228 	.word	0x20000228
 80060bc:	200003c8 	.word	0x200003c8
 80060c0:	2000026c 	.word	0x2000026c
 80060c4:	200005ac 	.word	0x200005ac
 80060c8:	2000020c 	.word	0x2000020c
 80060cc:	20000008 	.word	0x20000008
 80060d0:	2000022c 	.word	0x2000022c
 80060d4:	20000678 	.word	0x20000678
 80060d8:	20000284 	.word	0x20000284
 80060dc:	447a0000 	.word	0x447a0000
 80060e0:	08008094 	.word	0x08008094
 80060e4:	20000210 	.word	0x20000210
 80060e8:	20000270 	.word	0x20000270
 80060ec:	20000214 	.word	0x20000214

080060f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b094      	sub	sp, #80	; 0x50
 80060f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 80060f6:	2300      	movs	r3, #0
 80060f8:	607b      	str	r3, [r7, #4]
 80060fa:	4a3b      	ldr	r2, [pc, #236]	; (80061e8 <SystemClock_Config+0xf8>)
 80060fc:	4b3a      	ldr	r3, [pc, #232]	; (80061e8 <SystemClock_Config+0xf8>)
 80060fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006104:	6413      	str	r3, [r2, #64]	; 0x40
 8006106:	4b38      	ldr	r3, [pc, #224]	; (80061e8 <SystemClock_Config+0xf8>)
 8006108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800610a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800610e:	607b      	str	r3, [r7, #4]
 8006110:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006112:	2300      	movs	r3, #0
 8006114:	603b      	str	r3, [r7, #0]
 8006116:	4a35      	ldr	r2, [pc, #212]	; (80061ec <SystemClock_Config+0xfc>)
 8006118:	4b34      	ldr	r3, [pc, #208]	; (80061ec <SystemClock_Config+0xfc>)
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006120:	6013      	str	r3, [r2, #0]
 8006122:	4b32      	ldr	r3, [pc, #200]	; (80061ec <SystemClock_Config+0xfc>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800612a:	603b      	str	r3, [r7, #0]
 800612c:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800612e:	2301      	movs	r3, #1
 8006130:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006132:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006136:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006138:	2302      	movs	r3, #2
 800613a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800613c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006140:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8006142:	2304      	movs	r3, #4
 8006144:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8006146:	23b4      	movs	r3, #180	; 0xb4
 8006148:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800614a:	2302      	movs	r3, #2
 800614c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800614e:	2302      	movs	r3, #2
 8006150:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8006152:	2302      	movs	r3, #2
 8006154:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006156:	f107 031c 	add.w	r3, r7, #28
 800615a:	4618      	mov	r0, r3
 800615c:	f7fd fe1a 	bl	8003d94 <HAL_RCC_OscConfig>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d004      	beq.n	8006170 <SystemClock_Config+0x80>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006166:	f240 1183 	movw	r1, #387	; 0x183
 800616a:	4821      	ldr	r0, [pc, #132]	; (80061f0 <SystemClock_Config+0x100>)
 800616c:	f000 ffe0 	bl	8007130 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006170:	f7fd faf4 	bl	800375c <HAL_PWREx_EnableOverDrive>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d004      	beq.n	8006184 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 800617a:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 800617e:	481c      	ldr	r0, [pc, #112]	; (80061f0 <SystemClock_Config+0x100>)
 8006180:	f000 ffd6 	bl	8007130 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006184:	230f      	movs	r3, #15
 8006186:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006188:	2302      	movs	r3, #2
 800618a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800618c:	2300      	movs	r3, #0
 800618e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006190:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006194:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8006196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800619a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800619c:	f107 0308 	add.w	r3, r7, #8
 80061a0:	2105      	movs	r1, #5
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fd fb2a 	bl	80037fc <HAL_RCC_ClockConfig>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d004      	beq.n	80061b8 <SystemClock_Config+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80061ae:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80061b2:	480f      	ldr	r0, [pc, #60]	; (80061f0 <SystemClock_Config+0x100>)
 80061b4:	f000 ffbc 	bl	8007130 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80061b8:	f7fd fc02 	bl	80039c0 <HAL_RCC_GetHCLKFreq>
 80061bc:	4602      	mov	r2, r0
 80061be:	4b0d      	ldr	r3, [pc, #52]	; (80061f4 <SystemClock_Config+0x104>)
 80061c0:	fba3 2302 	umull	r2, r3, r3, r2
 80061c4:	099b      	lsrs	r3, r3, #6
 80061c6:	4618      	mov	r0, r3
 80061c8:	f7fb fa35 	bl	8001636 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80061cc:	2004      	movs	r0, #4
 80061ce:	f7fb fa3f 	bl	8001650 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80061d2:	2200      	movs	r2, #0
 80061d4:	2100      	movs	r1, #0
 80061d6:	f04f 30ff 	mov.w	r0, #4294967295
 80061da:	f7fb fa02 	bl	80015e2 <HAL_NVIC_SetPriority>
}
 80061de:	bf00      	nop
 80061e0:	3750      	adds	r7, #80	; 0x50
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
 80061e6:	bf00      	nop
 80061e8:	40023800 	.word	0x40023800
 80061ec:	40007000 	.word	0x40007000
 80061f0:	080080a4 	.word	0x080080a4
 80061f4:	10624dd3 	.word	0x10624dd3

080061f8 <MX_ADC2_Init>:

/* ADC2 init function */
static void MX_ADC2_Init(void)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
    */
  hadc2.Instance = ADC2;
 80061fe:	4b23      	ldr	r3, [pc, #140]	; (800628c <MX_ADC2_Init+0x94>)
 8006200:	4a23      	ldr	r2, [pc, #140]	; (8006290 <MX_ADC2_Init+0x98>)
 8006202:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8006204:	4b21      	ldr	r3, [pc, #132]	; (800628c <MX_ADC2_Init+0x94>)
 8006206:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800620a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800620c:	4b1f      	ldr	r3, [pc, #124]	; (800628c <MX_ADC2_Init+0x94>)
 800620e:	2200      	movs	r2, #0
 8006210:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8006212:	4b1e      	ldr	r3, [pc, #120]	; (800628c <MX_ADC2_Init+0x94>)
 8006214:	2200      	movs	r2, #0
 8006216:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8006218:	4b1c      	ldr	r3, [pc, #112]	; (800628c <MX_ADC2_Init+0x94>)
 800621a:	2200      	movs	r2, #0
 800621c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800621e:	4b1b      	ldr	r3, [pc, #108]	; (800628c <MX_ADC2_Init+0x94>)
 8006220:	2200      	movs	r2, #0
 8006222:	621a      	str	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006224:	4b19      	ldr	r3, [pc, #100]	; (800628c <MX_ADC2_Init+0x94>)
 8006226:	2200      	movs	r2, #0
 8006228:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800622a:	4b18      	ldr	r3, [pc, #96]	; (800628c <MX_ADC2_Init+0x94>)
 800622c:	4a19      	ldr	r2, [pc, #100]	; (8006294 <MX_ADC2_Init+0x9c>)
 800622e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006230:	4b16      	ldr	r3, [pc, #88]	; (800628c <MX_ADC2_Init+0x94>)
 8006232:	2200      	movs	r2, #0
 8006234:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8006236:	4b15      	ldr	r3, [pc, #84]	; (800628c <MX_ADC2_Init+0x94>)
 8006238:	2201      	movs	r2, #1
 800623a:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800623c:	4b13      	ldr	r3, [pc, #76]	; (800628c <MX_ADC2_Init+0x94>)
 800623e:	2200      	movs	r2, #0
 8006240:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006242:	4b12      	ldr	r3, [pc, #72]	; (800628c <MX_ADC2_Init+0x94>)
 8006244:	2201      	movs	r2, #1
 8006246:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8006248:	4810      	ldr	r0, [pc, #64]	; (800628c <MX_ADC2_Init+0x94>)
 800624a:	f7fa fe8f 	bl	8000f6c <HAL_ADC_Init>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d004      	beq.n	800625e <MX_ADC2_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006254:	f240 11bd 	movw	r1, #445	; 0x1bd
 8006258:	480f      	ldr	r0, [pc, #60]	; (8006298 <MX_ADC2_Init+0xa0>)
 800625a:	f000 ff69 	bl	8007130 <_Error_Handler>
  }

    /**Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
    */
  sConfig.Channel = ADC_CHANNEL_7;
 800625e:	2307      	movs	r3, #7
 8006260:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006262:	2301      	movs	r3, #1
 8006264:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8006266:	2300      	movs	r3, #0
 8006268:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800626a:	463b      	mov	r3, r7
 800626c:	4619      	mov	r1, r3
 800626e:	4807      	ldr	r0, [pc, #28]	; (800628c <MX_ADC2_Init+0x94>)
 8006270:	f7fa fec0 	bl	8000ff4 <HAL_ADC_ConfigChannel>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d004      	beq.n	8006284 <MX_ADC2_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800627a:	f240 11c7 	movw	r1, #455	; 0x1c7
 800627e:	4806      	ldr	r0, [pc, #24]	; (8006298 <MX_ADC2_Init+0xa0>)
 8006280:	f000 ff56 	bl	8007130 <_Error_Handler>
  }

}
 8006284:	bf00      	nop
 8006286:	3710      	adds	r7, #16
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}
 800628c:	200002e0 	.word	0x200002e0
 8006290:	40012100 	.word	0x40012100
 8006294:	0f000001 	.word	0x0f000001
 8006298:	080080a4 	.word	0x080080a4

0800629c <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 80062a0:	4b14      	ldr	r3, [pc, #80]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062a2:	4a15      	ldr	r2, [pc, #84]	; (80062f8 <MX_I2C1_Init+0x5c>)
 80062a4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80062a6:	4b13      	ldr	r3, [pc, #76]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062a8:	4a14      	ldr	r2, [pc, #80]	; (80062fc <MX_I2C1_Init+0x60>)
 80062aa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80062ac:	4b11      	ldr	r3, [pc, #68]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062ae:	2200      	movs	r2, #0
 80062b0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80062b2:	4b10      	ldr	r3, [pc, #64]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062b4:	2200      	movs	r2, #0
 80062b6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80062b8:	4b0e      	ldr	r3, [pc, #56]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80062be:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80062c0:	4b0c      	ldr	r3, [pc, #48]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80062c6:	4b0b      	ldr	r3, [pc, #44]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062c8:	2200      	movs	r2, #0
 80062ca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80062cc:	4b09      	ldr	r3, [pc, #36]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062ce:	2200      	movs	r2, #0
 80062d0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80062d2:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062d4:	2200      	movs	r2, #0
 80062d6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80062d8:	4806      	ldr	r0, [pc, #24]	; (80062f4 <MX_I2C1_Init+0x58>)
 80062da:	f7fb fbc3 	bl	8001a64 <HAL_I2C_Init>
 80062de:	4603      	mov	r3, r0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <MX_I2C1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 80062e4:	f240 11db 	movw	r1, #475	; 0x1db
 80062e8:	4805      	ldr	r0, [pc, #20]	; (8006300 <MX_I2C1_Init+0x64>)
 80062ea:	f000 ff21 	bl	8007130 <_Error_Handler>
  }

}
 80062ee:	bf00      	nop
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	20000328 	.word	0x20000328
 80062f8:	40005400 	.word	0x40005400
 80062fc:	00061a80 	.word	0x00061a80
 8006300:	080080a4 	.word	0x080080a4

08006304 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b08a      	sub	sp, #40	; 0x28
 8006308:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_IC_InitTypeDef sConfigIC;

  htim2.Instance = TIM2;
 800630a:	4b31      	ldr	r3, [pc, #196]	; (80063d0 <MX_TIM2_Init+0xcc>)
 800630c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006310:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 50-1;
 8006312:	4b2f      	ldr	r3, [pc, #188]	; (80063d0 <MX_TIM2_Init+0xcc>)
 8006314:	2231      	movs	r2, #49	; 0x31
 8006316:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006318:	4b2d      	ldr	r3, [pc, #180]	; (80063d0 <MX_TIM2_Init+0xcc>)
 800631a:	2200      	movs	r2, #0
 800631c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 180000-1;
 800631e:	4b2c      	ldr	r3, [pc, #176]	; (80063d0 <MX_TIM2_Init+0xcc>)
 8006320:	4a2c      	ldr	r2, [pc, #176]	; (80063d4 <MX_TIM2_Init+0xd0>)
 8006322:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006324:	4b2a      	ldr	r3, [pc, #168]	; (80063d0 <MX_TIM2_Init+0xcc>)
 8006326:	2200      	movs	r2, #0
 8006328:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800632a:	4829      	ldr	r0, [pc, #164]	; (80063d0 <MX_TIM2_Init+0xcc>)
 800632c:	f7fd ff8c 	bl	8004248 <HAL_TIM_Base_Init>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d004      	beq.n	8006340 <MX_TIM2_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006336:	f240 11ef 	movw	r1, #495	; 0x1ef
 800633a:	4827      	ldr	r0, [pc, #156]	; (80063d8 <MX_TIM2_Init+0xd4>)
 800633c:	f000 fef8 	bl	8007130 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006340:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006344:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006346:	f107 0318 	add.w	r3, r7, #24
 800634a:	4619      	mov	r1, r3
 800634c:	4820      	ldr	r0, [pc, #128]	; (80063d0 <MX_TIM2_Init+0xcc>)
 800634e:	f7fe fb2b 	bl	80049a8 <HAL_TIM_ConfigClockSource>
 8006352:	4603      	mov	r3, r0
 8006354:	2b00      	cmp	r3, #0
 8006356:	d004      	beq.n	8006362 <MX_TIM2_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006358:	f240 11f5 	movw	r1, #501	; 0x1f5
 800635c:	481e      	ldr	r0, [pc, #120]	; (80063d8 <MX_TIM2_Init+0xd4>)
 800635e:	f000 fee7 	bl	8007130 <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8006362:	481b      	ldr	r0, [pc, #108]	; (80063d0 <MX_TIM2_Init+0xcc>)
 8006364:	f7fe f820 	bl	80043a8 <HAL_TIM_IC_Init>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d004      	beq.n	8006378 <MX_TIM2_Init+0x74>
  {
    _Error_Handler(__FILE__, __LINE__);
 800636e:	f44f 71fd 	mov.w	r1, #506	; 0x1fa
 8006372:	4819      	ldr	r0, [pc, #100]	; (80063d8 <MX_TIM2_Init+0xd4>)
 8006374:	f000 fedc 	bl	8007130 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006378:	2300      	movs	r3, #0
 800637a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800637c:	2300      	movs	r3, #0
 800637e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006380:	f107 0310 	add.w	r3, r7, #16
 8006384:	4619      	mov	r1, r3
 8006386:	4812      	ldr	r0, [pc, #72]	; (80063d0 <MX_TIM2_Init+0xcc>)
 8006388:	f7ff f877 	bl	800547a <HAL_TIMEx_MasterConfigSynchronization>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d004      	beq.n	800639c <MX_TIM2_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006392:	f240 2101 	movw	r1, #513	; 0x201
 8006396:	4810      	ldr	r0, [pc, #64]	; (80063d8 <MX_TIM2_Init+0xd4>)
 8006398:	f000 feca 	bl	8007130 <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800639c:	2302      	movs	r3, #2
 800639e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80063a0:	2301      	movs	r3, #1
 80063a2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80063a4:	2300      	movs	r3, #0
 80063a6:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 80063a8:	230f      	movs	r3, #15
 80063aa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80063ac:	463b      	mov	r3, r7
 80063ae:	2200      	movs	r2, #0
 80063b0:	4619      	mov	r1, r3
 80063b2:	4807      	ldr	r0, [pc, #28]	; (80063d0 <MX_TIM2_Init+0xcc>)
 80063b4:	f7fe f996 	bl	80046e4 <HAL_TIM_IC_ConfigChannel>
 80063b8:	4603      	mov	r3, r0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d004      	beq.n	80063c8 <MX_TIM2_Init+0xc4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80063be:	f240 210a 	movw	r1, #522	; 0x20a
 80063c2:	4805      	ldr	r0, [pc, #20]	; (80063d8 <MX_TIM2_Init+0xd4>)
 80063c4:	f000 feb4 	bl	8007130 <_Error_Handler>
  }

}
 80063c8:	bf00      	nop
 80063ca:	3728      	adds	r7, #40	; 0x28
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	20000630 	.word	0x20000630
 80063d4:	0002bf1f 	.word	0x0002bf1f
 80063d8:	080080a4 	.word	0x080080a4

080063dc <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b08e      	sub	sp, #56	; 0x38
 80063e0:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim3.Instance = TIM3;
 80063e2:	4b33      	ldr	r3, [pc, #204]	; (80064b0 <MX_TIM3_Init+0xd4>)
 80063e4:	4a33      	ldr	r2, [pc, #204]	; (80064b4 <MX_TIM3_Init+0xd8>)
 80063e6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 450;
 80063e8:	4b31      	ldr	r3, [pc, #196]	; (80064b0 <MX_TIM3_Init+0xd4>)
 80063ea:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80063ee:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063f0:	4b2f      	ldr	r3, [pc, #188]	; (80064b0 <MX_TIM3_Init+0xd4>)
 80063f2:	2200      	movs	r2, #0
 80063f4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80063f6:	4b2e      	ldr	r3, [pc, #184]	; (80064b0 <MX_TIM3_Init+0xd4>)
 80063f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80063fc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063fe:	4b2c      	ldr	r3, [pc, #176]	; (80064b0 <MX_TIM3_Init+0xd4>)
 8006400:	2200      	movs	r2, #0
 8006402:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8006404:	482a      	ldr	r0, [pc, #168]	; (80064b0 <MX_TIM3_Init+0xd4>)
 8006406:	f7fd ff1f 	bl	8004248 <HAL_TIM_Base_Init>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d004      	beq.n	800641a <MX_TIM3_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006410:	f240 211e 	movw	r1, #542	; 0x21e
 8006414:	4828      	ldr	r0, [pc, #160]	; (80064b8 <MX_TIM3_Init+0xdc>)
 8006416:	f000 fe8b 	bl	8007130 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800641a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800641e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006420:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006424:	4619      	mov	r1, r3
 8006426:	4822      	ldr	r0, [pc, #136]	; (80064b0 <MX_TIM3_Init+0xd4>)
 8006428:	f7fe fabe 	bl	80049a8 <HAL_TIM_ConfigClockSource>
 800642c:	4603      	mov	r3, r0
 800642e:	2b00      	cmp	r3, #0
 8006430:	d004      	beq.n	800643c <MX_TIM3_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006432:	f44f 7109 	mov.w	r1, #548	; 0x224
 8006436:	4820      	ldr	r0, [pc, #128]	; (80064b8 <MX_TIM3_Init+0xdc>)
 8006438:	f000 fe7a 	bl	8007130 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800643c:	481c      	ldr	r0, [pc, #112]	; (80064b0 <MX_TIM3_Init+0xd4>)
 800643e:	f7fd ff49 	bl	80042d4 <HAL_TIM_PWM_Init>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d004      	beq.n	8006452 <MX_TIM3_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006448:	f240 2129 	movw	r1, #553	; 0x229
 800644c:	481a      	ldr	r0, [pc, #104]	; (80064b8 <MX_TIM3_Init+0xdc>)
 800644e:	f000 fe6f 	bl	8007130 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006452:	2300      	movs	r3, #0
 8006454:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006456:	2300      	movs	r3, #0
 8006458:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800645a:	f107 0320 	add.w	r3, r7, #32
 800645e:	4619      	mov	r1, r3
 8006460:	4813      	ldr	r0, [pc, #76]	; (80064b0 <MX_TIM3_Init+0xd4>)
 8006462:	f7ff f80a 	bl	800547a <HAL_TIMEx_MasterConfigSynchronization>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d004      	beq.n	8006476 <MX_TIM3_Init+0x9a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800646c:	f44f 710c 	mov.w	r1, #560	; 0x230
 8006470:	4811      	ldr	r0, [pc, #68]	; (80064b8 <MX_TIM3_Init+0xdc>)
 8006472:	f000 fe5d 	bl	8007130 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006476:	2360      	movs	r3, #96	; 0x60
 8006478:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800647e:	2300      	movs	r3, #0
 8006480:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006482:	2300      	movs	r3, #0
 8006484:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006486:	1d3b      	adds	r3, r7, #4
 8006488:	2204      	movs	r2, #4
 800648a:	4619      	mov	r1, r3
 800648c:	4808      	ldr	r0, [pc, #32]	; (80064b0 <MX_TIM3_Init+0xd4>)
 800648e:	f7fe f9c5 	bl	800481c <HAL_TIM_PWM_ConfigChannel>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d004      	beq.n	80064a2 <MX_TIM3_Init+0xc6>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006498:	f240 2139 	movw	r1, #569	; 0x239
 800649c:	4806      	ldr	r0, [pc, #24]	; (80064b8 <MX_TIM3_Init+0xdc>)
 800649e:	f000 fe47 	bl	8007130 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim3);
 80064a2:	4803      	ldr	r0, [pc, #12]	; (80064b0 <MX_TIM3_Init+0xd4>)
 80064a4:	f000 ff96 	bl	80073d4 <HAL_TIM_MspPostInit>

}
 80064a8:	bf00      	nop
 80064aa:	3738      	adds	r7, #56	; 0x38
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	2000038c 	.word	0x2000038c
 80064b4:	40000400 	.word	0x40000400
 80064b8:	080080a4 	.word	0x080080a4

080064bc <MX_TIM4_Init>:

/* TIM4 init function */
static void MX_TIM4_Init(void)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b086      	sub	sp, #24
 80064c0:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 80064c2:	4b21      	ldr	r3, [pc, #132]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064c4:	4a21      	ldr	r2, [pc, #132]	; (800654c <MX_TIM4_Init+0x90>)
 80064c6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 450-1;
 80064c8:	4b1f      	ldr	r3, [pc, #124]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064ca:	f240 12c1 	movw	r2, #449	; 0x1c1
 80064ce:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064d0:	4b1d      	ldr	r3, [pc, #116]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064d2:	2200      	movs	r2, #0
 80064d4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 80064d6:	4b1c      	ldr	r3, [pc, #112]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80064dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80064de:	4b1a      	ldr	r3, [pc, #104]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064e0:	2200      	movs	r2, #0
 80064e2:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80064e4:	4818      	ldr	r0, [pc, #96]	; (8006548 <MX_TIM4_Init+0x8c>)
 80064e6:	f7fd feaf 	bl	8004248 <HAL_TIM_Base_Init>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d004      	beq.n	80064fa <MX_TIM4_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80064f0:	f240 214e 	movw	r1, #590	; 0x24e
 80064f4:	4816      	ldr	r0, [pc, #88]	; (8006550 <MX_TIM4_Init+0x94>)
 80064f6:	f000 fe1b 	bl	8007130 <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80064fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80064fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8006500:	f107 0308 	add.w	r3, r7, #8
 8006504:	4619      	mov	r1, r3
 8006506:	4810      	ldr	r0, [pc, #64]	; (8006548 <MX_TIM4_Init+0x8c>)
 8006508:	f7fe fa4e 	bl	80049a8 <HAL_TIM_ConfigClockSource>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d004      	beq.n	800651c <MX_TIM4_Init+0x60>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006512:	f44f 7115 	mov.w	r1, #596	; 0x254
 8006516:	480e      	ldr	r0, [pc, #56]	; (8006550 <MX_TIM4_Init+0x94>)
 8006518:	f000 fe0a 	bl	8007130 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800651c:	2300      	movs	r3, #0
 800651e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006520:	2300      	movs	r3, #0
 8006522:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006524:	463b      	mov	r3, r7
 8006526:	4619      	mov	r1, r3
 8006528:	4807      	ldr	r0, [pc, #28]	; (8006548 <MX_TIM4_Init+0x8c>)
 800652a:	f7fe ffa6 	bl	800547a <HAL_TIMEx_MasterConfigSynchronization>
 800652e:	4603      	mov	r3, r0
 8006530:	2b00      	cmp	r3, #0
 8006532:	d004      	beq.n	800653e <MX_TIM4_Init+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006534:	f240 215b 	movw	r1, #603	; 0x25b
 8006538:	4805      	ldr	r0, [pc, #20]	; (8006550 <MX_TIM4_Init+0x94>)
 800653a:	f000 fdf9 	bl	8007130 <_Error_Handler>
  }

}
 800653e:	bf00      	nop
 8006540:	3718      	adds	r7, #24
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}
 8006546:	bf00      	nop
 8006548:	200002a4 	.word	0x200002a4
 800654c:	40000800 	.word	0x40000800
 8006550:	080080a4 	.word	0x080080a4

08006554 <MX_TIM13_Init>:

/* TIM13 init function */
static void MX_TIM13_Init(void)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b088      	sub	sp, #32
 8006558:	af00      	add	r7, sp, #0

  TIM_OC_InitTypeDef sConfigOC;

  htim13.Instance = TIM13;
 800655a:	4b21      	ldr	r3, [pc, #132]	; (80065e0 <MX_TIM13_Init+0x8c>)
 800655c:	4a21      	ldr	r2, [pc, #132]	; (80065e4 <MX_TIM13_Init+0x90>)
 800655e:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 3;
 8006560:	4b1f      	ldr	r3, [pc, #124]	; (80065e0 <MX_TIM13_Init+0x8c>)
 8006562:	2203      	movs	r2, #3
 8006564:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006566:	4b1e      	ldr	r3, [pc, #120]	; (80065e0 <MX_TIM13_Init+0x8c>)
 8006568:	2200      	movs	r2, #0
 800656a:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 4000;
 800656c:	4b1c      	ldr	r3, [pc, #112]	; (80065e0 <MX_TIM13_Init+0x8c>)
 800656e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8006572:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006574:	4b1a      	ldr	r3, [pc, #104]	; (80065e0 <MX_TIM13_Init+0x8c>)
 8006576:	2200      	movs	r2, #0
 8006578:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800657a:	4819      	ldr	r0, [pc, #100]	; (80065e0 <MX_TIM13_Init+0x8c>)
 800657c:	f7fd fe64 	bl	8004248 <HAL_TIM_Base_Init>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d004      	beq.n	8006590 <MX_TIM13_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006586:	f240 216d 	movw	r1, #621	; 0x26d
 800658a:	4817      	ldr	r0, [pc, #92]	; (80065e8 <MX_TIM13_Init+0x94>)
 800658c:	f000 fdd0 	bl	8007130 <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8006590:	4813      	ldr	r0, [pc, #76]	; (80065e0 <MX_TIM13_Init+0x8c>)
 8006592:	f7fd fe9f 	bl	80042d4 <HAL_TIM_PWM_Init>
 8006596:	4603      	mov	r3, r0
 8006598:	2b00      	cmp	r3, #0
 800659a:	d004      	beq.n	80065a6 <MX_TIM13_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 800659c:	f240 2172 	movw	r1, #626	; 0x272
 80065a0:	4811      	ldr	r0, [pc, #68]	; (80065e8 <MX_TIM13_Init+0x94>)
 80065a2:	f000 fdc5 	bl	8007130 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80065a6:	2360      	movs	r3, #96	; 0x60
 80065a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80065aa:	2300      	movs	r3, #0
 80065ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80065ae:	2300      	movs	r3, #0
 80065b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80065b2:	2300      	movs	r3, #0
 80065b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80065b6:	1d3b      	adds	r3, r7, #4
 80065b8:	2200      	movs	r2, #0
 80065ba:	4619      	mov	r1, r3
 80065bc:	4808      	ldr	r0, [pc, #32]	; (80065e0 <MX_TIM13_Init+0x8c>)
 80065be:	f7fe f92d 	bl	800481c <HAL_TIM_PWM_ConfigChannel>
 80065c2:	4603      	mov	r3, r0
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d004      	beq.n	80065d2 <MX_TIM13_Init+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80065c8:	f240 217b 	movw	r1, #635	; 0x27b
 80065cc:	4806      	ldr	r0, [pc, #24]	; (80065e8 <MX_TIM13_Init+0x94>)
 80065ce:	f000 fdaf 	bl	8007130 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim13);
 80065d2:	4803      	ldr	r0, [pc, #12]	; (80065e0 <MX_TIM13_Init+0x8c>)
 80065d4:	f000 fefe 	bl	80073d4 <HAL_TIM_MspPostInit>

}
 80065d8:	bf00      	nop
 80065da:	3720      	adds	r7, #32
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}
 80065e0:	20000570 	.word	0x20000570
 80065e4:	40001c00 	.word	0x40001c00
 80065e8:	080080a4 	.word	0x080080a4

080065ec <MX_USART1_UART_Init>:

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80065f0:	4b12      	ldr	r3, [pc, #72]	; (800663c <MX_USART1_UART_Init+0x50>)
 80065f2:	4a13      	ldr	r2, [pc, #76]	; (8006640 <MX_USART1_UART_Init+0x54>)
 80065f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 80065f6:	4b11      	ldr	r3, [pc, #68]	; (800663c <MX_USART1_UART_Init+0x50>)
 80065f8:	4a12      	ldr	r2, [pc, #72]	; (8006644 <MX_USART1_UART_Init+0x58>)
 80065fa:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80065fc:	4b0f      	ldr	r3, [pc, #60]	; (800663c <MX_USART1_UART_Init+0x50>)
 80065fe:	2200      	movs	r2, #0
 8006600:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8006602:	4b0e      	ldr	r3, [pc, #56]	; (800663c <MX_USART1_UART_Init+0x50>)
 8006604:	2200      	movs	r2, #0
 8006606:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006608:	4b0c      	ldr	r3, [pc, #48]	; (800663c <MX_USART1_UART_Init+0x50>)
 800660a:	2200      	movs	r2, #0
 800660c:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800660e:	4b0b      	ldr	r3, [pc, #44]	; (800663c <MX_USART1_UART_Init+0x50>)
 8006610:	220c      	movs	r2, #12
 8006612:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006614:	4b09      	ldr	r3, [pc, #36]	; (800663c <MX_USART1_UART_Init+0x50>)
 8006616:	2200      	movs	r2, #0
 8006618:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800661a:	4b08      	ldr	r3, [pc, #32]	; (800663c <MX_USART1_UART_Init+0x50>)
 800661c:	2200      	movs	r2, #0
 800661e:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8006620:	4806      	ldr	r0, [pc, #24]	; (800663c <MX_USART1_UART_Init+0x50>)
 8006622:	f7fe ff83 	bl	800552c <HAL_UART_Init>
 8006626:	4603      	mov	r3, r0
 8006628:	2b00      	cmp	r3, #0
 800662a:	d004      	beq.n	8006636 <MX_USART1_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800662c:	f44f 7124 	mov.w	r1, #656	; 0x290
 8006630:	4805      	ldr	r0, [pc, #20]	; (8006648 <MX_USART1_UART_Init+0x5c>)
 8006632:	f000 fd7d 	bl	8007130 <_Error_Handler>
  }

}
 8006636:	bf00      	nop
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	200005ac 	.word	0x200005ac
 8006640:	40011000 	.word	0x40011000
 8006644:	000f4240 	.word	0x000f4240
 8006648:	080080a4 	.word	0x080080a4

0800664c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b08a      	sub	sp, #40	; 0x28
 8006650:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	4a4a      	ldr	r2, [pc, #296]	; (8006780 <MX_GPIO_Init+0x134>)
 8006658:	4b49      	ldr	r3, [pc, #292]	; (8006780 <MX_GPIO_Init+0x134>)
 800665a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006660:	6313      	str	r3, [r2, #48]	; 0x30
 8006662:	4b47      	ldr	r3, [pc, #284]	; (8006780 <MX_GPIO_Init+0x134>)
 8006664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800666e:	2300      	movs	r3, #0
 8006670:	60fb      	str	r3, [r7, #12]
 8006672:	4a43      	ldr	r2, [pc, #268]	; (8006780 <MX_GPIO_Init+0x134>)
 8006674:	4b42      	ldr	r3, [pc, #264]	; (8006780 <MX_GPIO_Init+0x134>)
 8006676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	6313      	str	r3, [r2, #48]	; 0x30
 800667e:	4b40      	ldr	r3, [pc, #256]	; (8006780 <MX_GPIO_Init+0x134>)
 8006680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006682:	f003 0301 	and.w	r3, r3, #1
 8006686:	60fb      	str	r3, [r7, #12]
 8006688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800668a:	2300      	movs	r3, #0
 800668c:	60bb      	str	r3, [r7, #8]
 800668e:	4a3c      	ldr	r2, [pc, #240]	; (8006780 <MX_GPIO_Init+0x134>)
 8006690:	4b3b      	ldr	r3, [pc, #236]	; (8006780 <MX_GPIO_Init+0x134>)
 8006692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006694:	f043 0302 	orr.w	r3, r3, #2
 8006698:	6313      	str	r3, [r2, #48]	; 0x30
 800669a:	4b39      	ldr	r3, [pc, #228]	; (8006780 <MX_GPIO_Init+0x134>)
 800669c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	60bb      	str	r3, [r7, #8]
 80066a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80066a6:	2300      	movs	r3, #0
 80066a8:	607b      	str	r3, [r7, #4]
 80066aa:	4a35      	ldr	r2, [pc, #212]	; (8006780 <MX_GPIO_Init+0x134>)
 80066ac:	4b34      	ldr	r3, [pc, #208]	; (8006780 <MX_GPIO_Init+0x134>)
 80066ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066b0:	f043 0304 	orr.w	r3, r3, #4
 80066b4:	6313      	str	r3, [r2, #48]	; 0x30
 80066b6:	4b32      	ldr	r3, [pc, #200]	; (8006780 <MX_GPIO_Init+0x134>)
 80066b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ba:	f003 0304 	and.w	r3, r3, #4
 80066be:	607b      	str	r3, [r7, #4]
 80066c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DRV_MODE2_Pin|DRV_PHASE_Pin, GPIO_PIN_RESET);
 80066c2:	2200      	movs	r2, #0
 80066c4:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 80066c8:	482e      	ldr	r0, [pc, #184]	; (8006784 <MX_GPIO_Init+0x138>)
 80066ca:	f7fb f99f 	bl	8001a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DRV_NSLEEP_Pin|DRV_MODE1_Pin|StatusLED2Pin_Pin, GPIO_PIN_RESET);
 80066ce:	2200      	movs	r2, #0
 80066d0:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 80066d4:	482c      	ldr	r0, [pc, #176]	; (8006788 <MX_GPIO_Init+0x13c>)
 80066d6:	f7fb f999 	bl	8001a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(StatusLEDPin_GPIO_Port, StatusLEDPin_Pin, GPIO_PIN_RESET);
 80066da:	2200      	movs	r2, #0
 80066dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80066e0:	482a      	ldr	r0, [pc, #168]	; (800678c <MX_GPIO_Init+0x140>)
 80066e2:	f7fb f993 	bl	8001a0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DRV_MODE2_Pin */
  GPIO_InitStruct.Pin = DRV_MODE2_Pin;
 80066e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80066ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066ec:	2301      	movs	r3, #1
 80066ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066f4:	2300      	movs	r3, #0
 80066f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_MODE2_GPIO_Port, &GPIO_InitStruct);
 80066f8:	f107 0314 	add.w	r3, r7, #20
 80066fc:	4619      	mov	r1, r3
 80066fe:	4821      	ldr	r0, [pc, #132]	; (8006784 <MX_GPIO_Init+0x138>)
 8006700:	f7fa fff2 	bl	80016e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_PHASE_Pin */
  GPIO_InitStruct.Pin = DRV_PHASE_Pin;
 8006704:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006708:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800670a:	2301      	movs	r3, #1
 800670c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800670e:	2302      	movs	r3, #2
 8006710:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006712:	2300      	movs	r3, #0
 8006714:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRV_PHASE_GPIO_Port, &GPIO_InitStruct);
 8006716:	f107 0314 	add.w	r3, r7, #20
 800671a:	4619      	mov	r1, r3
 800671c:	4819      	ldr	r0, [pc, #100]	; (8006784 <MX_GPIO_Init+0x138>)
 800671e:	f7fa ffe3 	bl	80016e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : DRV_NSLEEP_Pin DRV_MODE1_Pin StatusLED2Pin_Pin */
  GPIO_InitStruct.Pin = DRV_NSLEEP_Pin|DRV_MODE1_Pin|StatusLED2Pin_Pin;
 8006722:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8006726:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006728:	2301      	movs	r3, #1
 800672a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800672c:	2300      	movs	r3, #0
 800672e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006730:	2300      	movs	r3, #0
 8006732:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006734:	f107 0314 	add.w	r3, r7, #20
 8006738:	4619      	mov	r1, r3
 800673a:	4813      	ldr	r0, [pc, #76]	; (8006788 <MX_GPIO_Init+0x13c>)
 800673c:	f7fa ffd4 	bl	80016e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : DRV_NFAULT_Pin */
  GPIO_InitStruct.Pin = DRV_NFAULT_Pin;
 8006740:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006744:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006746:	2300      	movs	r3, #0
 8006748:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800674a:	2300      	movs	r3, #0
 800674c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DRV_NFAULT_GPIO_Port, &GPIO_InitStruct);
 800674e:	f107 0314 	add.w	r3, r7, #20
 8006752:	4619      	mov	r1, r3
 8006754:	480c      	ldr	r0, [pc, #48]	; (8006788 <MX_GPIO_Init+0x13c>)
 8006756:	f7fa ffc7 	bl	80016e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : StatusLEDPin_Pin */
  GPIO_InitStruct.Pin = StatusLEDPin_Pin;
 800675a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800675e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006760:	2301      	movs	r3, #1
 8006762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006764:	2300      	movs	r3, #0
 8006766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006768:	2300      	movs	r3, #0
 800676a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(StatusLEDPin_GPIO_Port, &GPIO_InitStruct);
 800676c:	f107 0314 	add.w	r3, r7, #20
 8006770:	4619      	mov	r1, r3
 8006772:	4806      	ldr	r0, [pc, #24]	; (800678c <MX_GPIO_Init+0x140>)
 8006774:	f7fa ffb8 	bl	80016e8 <HAL_GPIO_Init>

}
 8006778:	bf00      	nop
 800677a:	3728      	adds	r7, #40	; 0x28
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	40023800 	.word	0x40023800
 8006784:	40020400 	.word	0x40020400
 8006788:	40020800 	.word	0x40020800
 800678c:	40020000 	.word	0x40020000

08006790 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006790:	b480      	push	{r7}
 8006792:	b083      	sub	sp, #12
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
		UART_RX = 1;
 8006798:	4b04      	ldr	r3, [pc, #16]	; (80067ac <HAL_UART_RxCpltCallback+0x1c>)
 800679a:	2201      	movs	r2, #1
 800679c:	601a      	str	r2, [r3, #0]
}
 800679e:	bf00      	nop
 80067a0:	370c      	adds	r7, #12
 80067a2:	46bd      	mov	sp, r7
 80067a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a8:	4770      	bx	lr
 80067aa:	bf00      	nop
 80067ac:	20000210 	.word	0x20000210

080067b0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
        UART_READY = 1;
 80067b8:	4b04      	ldr	r3, [pc, #16]	; (80067cc <HAL_UART_TxCpltCallback+0x1c>)
 80067ba:	2201      	movs	r2, #1
 80067bc:	601a      	str	r2, [r3, #0]
}
 80067be:	bf00      	nop
 80067c0:	370c      	adds	r7, #12
 80067c2:	46bd      	mov	sp, r7
 80067c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c8:	4770      	bx	lr
 80067ca:	bf00      	nop
 80067cc:	20000008 	.word	0x20000008

080067d0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067d0:	b480      	push	{r7}
 80067d2:	b083      	sub	sp, #12
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	6078      	str	r0, [r7, #4]
        UART_READY = 1;
 80067d8:	4b05      	ldr	r3, [pc, #20]	; (80067f0 <HAL_UART_ErrorCallback+0x20>)
 80067da:	2201      	movs	r2, #1
 80067dc:	601a      	str	r2, [r3, #0]
        UART_RX 	= 1;
 80067de:	4b05      	ldr	r3, [pc, #20]	; (80067f4 <HAL_UART_ErrorCallback+0x24>)
 80067e0:	2201      	movs	r2, #1
 80067e2:	601a      	str	r2, [r3, #0]
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr
 80067f0:	20000008 	.word	0x20000008
 80067f4:	20000210 	.word	0x20000210

080067f8 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
	if (htim->Instance==TIM4)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a0a      	ldr	r2, [pc, #40]	; (8006830 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d106      	bne.n	8006818 <HAL_TIM_PeriodElapsedCallback+0x20>

	{					//Timer fr das Senden der UART Daten
		setpoint_func();
 800680a:	f000 f92f 	bl	8006a6c <setpoint_func>
		getMotionSensorData();
 800680e:	f000 fa9f 	bl	8006d50 <getMotionSensorData>
		controller();
 8006812:	f000 f999 	bl	8006b48 <controller>
	else if (htim->Instance==TIM2)
	{
		TIMER_AXIS_FINISHED	= 1;

	}
}
 8006816:	e007      	b.n	8006828 <HAL_TIM_PeriodElapsedCallback+0x30>
	else if (htim->Instance==TIM2)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006820:	d102      	bne.n	8006828 <HAL_TIM_PeriodElapsedCallback+0x30>
		TIMER_AXIS_FINISHED	= 1;
 8006822:	4b04      	ldr	r3, [pc, #16]	; (8006834 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8006824:	2201      	movs	r2, #1
 8006826:	601a      	str	r2, [r3, #0]
}
 8006828:	bf00      	nop
 800682a:	3708      	adds	r7, #8
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}
 8006830:	40000800 	.word	0x40000800
 8006834:	20000218 	.word	0x20000218

08006838 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006838:	b590      	push	{r4, r7, lr}
 800683a:	b083      	sub	sp, #12
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006848:	f040 808f 	bne.w	800696a <HAL_TIM_IC_CaptureCallback+0x132>
	{
			RearAxis.IC_Value					= TIM2->CCR1;
 800684c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006850:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006852:	4a4d      	ldr	r2, [pc, #308]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006854:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(&htim2,0);
 8006856:	4b4d      	ldr	r3, [pc, #308]	; (800698c <HAL_TIM_IC_CaptureCallback+0x154>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2200      	movs	r2, #0
 800685c:	625a      	str	r2, [r3, #36]	; 0x24
			TIMER_AXIS_FINISHED = 0;
 800685e:	4b4c      	ldr	r3, [pc, #304]	; (8006990 <HAL_TIM_IC_CaptureCallback+0x158>)
 8006860:	2200      	movs	r2, #0
 8006862:	601a      	str	r2, [r3, #0]
			RearAxis.faktor						= RearAxis.IC_Value / TIMER_CLOCK_PERIOD;
 8006864:	4b48      	ldr	r3, [pc, #288]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4618      	mov	r0, r3
 800686a:	f7f9 fe63 	bl	8000534 <__aeabi_ui2d>
 800686e:	a342      	add	r3, pc, #264	; (adr r3, 8006978 <HAL_TIM_IC_CaptureCallback+0x140>)
 8006870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006874:	f7f9 fffe 	bl	8000874 <__aeabi_ddiv>
 8006878:	4603      	mov	r3, r0
 800687a:	460c      	mov	r4, r1
 800687c:	4618      	mov	r0, r3
 800687e:	4621      	mov	r1, r4
 8006880:	f7fa f908 	bl	8000a94 <__aeabi_d2f>
 8006884:	4602      	mov	r2, r0
 8006886:	4b40      	ldr	r3, [pc, #256]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006888:	605a      	str	r2, [r3, #4]
			RearAxis.period						= RearAxis.faktor * TIMER_COUNTER_CYCLE;
 800688a:	4b3f      	ldr	r3, [pc, #252]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	4618      	mov	r0, r3
 8006890:	f7f9 fe72 	bl	8000578 <__aeabi_f2d>
 8006894:	a33a      	add	r3, pc, #232	; (adr r3, 8006980 <HAL_TIM_IC_CaptureCallback+0x148>)
 8006896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800689a:	f7f9 fec1 	bl	8000620 <__aeabi_dmul>
 800689e:	4603      	mov	r3, r0
 80068a0:	460c      	mov	r4, r1
 80068a2:	4618      	mov	r0, r3
 80068a4:	4621      	mov	r1, r4
 80068a6:	f7fa f8f5 	bl	8000a94 <__aeabi_d2f>
 80068aa:	4602      	mov	r2, r0
 80068ac:	4b36      	ldr	r3, [pc, #216]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068ae:	609a      	str	r2, [r3, #8]
			RearAxis.frequency_holes			= (60 / RearAxis.period);		// 1 / min
 80068b0:	4b35      	ldr	r3, [pc, #212]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80068b6:	eddf 6a37 	vldr	s13, [pc, #220]	; 8006994 <HAL_TIM_IC_CaptureCallback+0x15c>
 80068ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80068be:	4b32      	ldr	r3, [pc, #200]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068c0:	edc3 7a03 	vstr	s15, [r3, #12]
			RearAxis.frequency_axis				= (RearAxis.frequency_holes / REAR_GEAR_HOLES);
 80068c4:	4b30      	ldr	r3, [pc, #192]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068c6:	ed93 7a03 	vldr	s14, [r3, #12]
 80068ca:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80068ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068d2:	4b2d      	ldr	r3, [pc, #180]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068d4:	edc3 7a04 	vstr	s15, [r3, #16]

			HAL_GPIO_TogglePin(StatusLEDPin_GPIO_Port, StatusLEDPin_Pin);
 80068d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80068dc:	482e      	ldr	r0, [pc, #184]	; (8006998 <HAL_TIM_IC_CaptureCallback+0x160>)
 80068de:	f7fb f8ae 	bl	8001a3e <HAL_GPIO_TogglePin>

			if (RearAxis.frequency_axis > 4000)
 80068e2:	4b29      	ldr	r3, [pc, #164]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80068e8:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 800699c <HAL_TIM_IC_CaptureCallback+0x164>
 80068ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80068f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068f4:	dd03      	ble.n	80068fe <HAL_TIM_IC_CaptureCallback+0xc6>
			{
				RearAxis.frequency_axis = RearAxis.frequency_axis_last;
 80068f6:	4b24      	ldr	r3, [pc, #144]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068f8:	695b      	ldr	r3, [r3, #20]
 80068fa:	4a23      	ldr	r2, [pc, #140]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 80068fc:	6113      	str	r3, [r2, #16]
			}

			buffer[4] = buffer[3];
 80068fe:	4b28      	ldr	r3, [pc, #160]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006900:	68db      	ldr	r3, [r3, #12]
 8006902:	4a27      	ldr	r2, [pc, #156]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006904:	6113      	str	r3, [r2, #16]
			buffer[3] = buffer[2];
 8006906:	4b26      	ldr	r3, [pc, #152]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	4a25      	ldr	r2, [pc, #148]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 800690c:	60d3      	str	r3, [r2, #12]
			buffer[2] = buffer[1];
 800690e:	4b24      	ldr	r3, [pc, #144]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	4a23      	ldr	r2, [pc, #140]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006914:	6093      	str	r3, [r2, #8]
			buffer[1] = buffer[0];
 8006916:	4b22      	ldr	r3, [pc, #136]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a21      	ldr	r2, [pc, #132]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 800691c:	6053      	str	r3, [r2, #4]
			buffer[0] = RearAxis.frequency_axis ;		// 1/min
 800691e:	4b1a      	ldr	r3, [pc, #104]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006920:	691b      	ldr	r3, [r3, #16]
 8006922:	4a1f      	ldr	r2, [pc, #124]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006924:	6013      	str	r3, [r2, #0]

			RearAxis.frequency_axis_fir = (buffer[4] + buffer[3] + buffer[2] + buffer[1] + buffer[0]) / 5.0;
 8006926:	4b1e      	ldr	r3, [pc, #120]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006928:	ed93 7a04 	vldr	s14, [r3, #16]
 800692c:	4b1c      	ldr	r3, [pc, #112]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 800692e:	edd3 7a03 	vldr	s15, [r3, #12]
 8006932:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006936:	4b1a      	ldr	r3, [pc, #104]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006938:	edd3 7a02 	vldr	s15, [r3, #8]
 800693c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006940:	4b17      	ldr	r3, [pc, #92]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 8006942:	edd3 7a01 	vldr	s15, [r3, #4]
 8006946:	ee37 7a27 	vadd.f32	s14, s14, s15
 800694a:	4b15      	ldr	r3, [pc, #84]	; (80069a0 <HAL_TIM_IC_CaptureCallback+0x168>)
 800694c:	edd3 7a00 	vldr	s15, [r3]
 8006950:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006954:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8006958:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800695c:	4b0a      	ldr	r3, [pc, #40]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 800695e:	edc3 7a06 	vstr	s15, [r3, #24]
			RearAxis.frequency_axis_last = RearAxis.frequency_axis;
 8006962:	4b09      	ldr	r3, [pc, #36]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006964:	691b      	ldr	r3, [r3, #16]
 8006966:	4a08      	ldr	r2, [pc, #32]	; (8006988 <HAL_TIM_IC_CaptureCallback+0x150>)
 8006968:	6153      	str	r3, [r2, #20]
	}
}
 800696a:	bf00      	nop
 800696c:	370c      	adds	r7, #12
 800696e:	46bd      	mov	sp, r7
 8006970:	bd90      	pop	{r4, r7, pc}
 8006972:	bf00      	nop
 8006974:	f3af 8000 	nop.w
 8006978:	00000000 	.word	0x00000000
 800697c:	412b7740 	.word	0x412b7740
 8006980:	9999999a 	.word	0x9999999a
 8006984:	3fb99999 	.word	0x3fb99999
 8006988:	200005ec 	.word	0x200005ec
 800698c:	20000630 	.word	0x20000630
 8006990:	20000218 	.word	0x20000218
 8006994:	42700000 	.word	0x42700000
 8006998:	40020000 	.word	0x40020000
 800699c:	457a0000 	.word	0x457a0000
 80069a0:	20000230 	.word	0x20000230

080069a4 <initMotorDriver>:




void initMotorDriver()
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DRV_NSLEEP_GPIO_Port, DRV_NSLEEP_Pin, 1);
 80069a8:	2201      	movs	r2, #1
 80069aa:	2140      	movs	r1, #64	; 0x40
 80069ac:	480a      	ldr	r0, [pc, #40]	; (80069d8 <initMotorDriver+0x34>)
 80069ae:	f7fb f82d 	bl	8001a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_PHASE_GPIO_Port, DRV_PHASE_Pin, 0);
 80069b2:	2200      	movs	r2, #0
 80069b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80069b8:	4808      	ldr	r0, [pc, #32]	; (80069dc <initMotorDriver+0x38>)
 80069ba:	f7fb f827 	bl	8001a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_MODE1_GPIO_Port, DRV_MODE1_Pin, 1);
 80069be:	2201      	movs	r2, #1
 80069c0:	2180      	movs	r1, #128	; 0x80
 80069c2:	4805      	ldr	r0, [pc, #20]	; (80069d8 <initMotorDriver+0x34>)
 80069c4:	f7fb f822 	bl	8001a0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DRV_MODE2_GPIO_Port, DRV_MODE2_Pin, 1);
 80069c8:	2201      	movs	r2, #1
 80069ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80069ce:	4803      	ldr	r0, [pc, #12]	; (80069dc <initMotorDriver+0x38>)
 80069d0:	f7fb f81c 	bl	8001a0c <HAL_GPIO_WritePin>

}
 80069d4:	bf00      	nop
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	40020800 	.word	0x40020800
 80069dc:	40020400 	.word	0x40020400

080069e0 <HAL_TIM_PWM_PulseFinishedCallback>:



void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b083      	sub	sp, #12
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM13)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a05      	ldr	r2, [pc, #20]	; (8006a04 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d102      	bne.n	80069f8 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
	{
		MOTOR_READY = 1;
 80069f2:	4b05      	ldr	r3, [pc, #20]	; (8006a08 <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 80069f4:	2201      	movs	r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
	}
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr
 8006a04:	40001c00 	.word	0x40001c00
 8006a08:	20000010 	.word	0x20000010

08006a0c <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b083      	sub	sp, #12
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
	//if(hi2c->Instance==I2C1)
	//{
		I2C_READY = 1;
 8006a14:	4b04      	ldr	r3, [pc, #16]	; (8006a28 <HAL_I2C_MasterRxCpltCallback+0x1c>)
 8006a16:	2201      	movs	r2, #1
 8006a18:	601a      	str	r2, [r3, #0]
	//}
}
 8006a1a:	bf00      	nop
 8006a1c:	370c      	adds	r7, #12
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
 8006a26:	bf00      	nop
 8006a28:	2000000c 	.word	0x2000000c

08006a2c <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
	//if(hi2c->Instance==I2C1)
	//{
		I2C_READY = 1;
 8006a34:	4b04      	ldr	r3, [pc, #16]	; (8006a48 <HAL_I2C_MemRxCpltCallback+0x1c>)
 8006a36:	2201      	movs	r2, #1
 8006a38:	601a      	str	r2, [r3, #0]
	//}
}
 8006a3a:	bf00      	nop
 8006a3c:	370c      	adds	r7, #12
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	2000000c 	.word	0x2000000c

08006a4c <HAL_I2C_ErrorCallback>:



void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]

  		I2C_READY = 1;
 8006a54:	4b04      	ldr	r3, [pc, #16]	; (8006a68 <HAL_I2C_ErrorCallback+0x1c>)
 8006a56:	2201      	movs	r2, #1
 8006a58:	601a      	str	r2, [r3, #0]

}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a64:	4770      	bx	lr
 8006a66:	bf00      	nop
 8006a68:	2000000c 	.word	0x2000000c

08006a6c <setpoint_func>:

void setpoint_func()
{
 8006a6c:	b598      	push	{r3, r4, r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
	//in TIM4 zyklusszeit 200Hz / 5ms
		switch(setpointFunc.state)
 8006a70:	4b30      	ldr	r3, [pc, #192]	; (8006b34 <setpoint_func+0xc8>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	2b03      	cmp	r3, #3
 8006a76:	d85b      	bhi.n	8006b30 <setpoint_func+0xc4>
 8006a78:	a201      	add	r2, pc, #4	; (adr r2, 8006a80 <setpoint_func+0x14>)
 8006a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7e:	bf00      	nop
 8006a80:	08006a91 	.word	0x08006a91
 8006a84:	08006a99 	.word	0x08006a99
 8006a88:	08006aaf 	.word	0x08006aaf
 8006a8c:	08006af1 	.word	0x08006af1
		{
		case 0:
			setpointFunc.state = 1;
 8006a90:	4b28      	ldr	r3, [pc, #160]	; (8006b34 <setpoint_func+0xc8>)
 8006a92:	2201      	movs	r2, #1
 8006a94:	609a      	str	r2, [r3, #8]
			break;
 8006a96:	e04b      	b.n	8006b30 <setpoint_func+0xc4>
		case 1:
			setpointFunc.last_state  = 1;
 8006a98:	4b26      	ldr	r3, [pc, #152]	; (8006b34 <setpoint_func+0xc8>)
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	60da      	str	r2, [r3, #12]
			if (TEST_START)
 8006a9e:	4b26      	ldr	r3, [pc, #152]	; (8006b38 <setpoint_func+0xcc>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d03f      	beq.n	8006b26 <setpoint_func+0xba>
			{
				setpointFunc.state = 2;
 8006aa6:	4b23      	ldr	r3, [pc, #140]	; (8006b34 <setpoint_func+0xc8>)
 8006aa8:	2202      	movs	r2, #2
 8006aaa:	609a      	str	r2, [r3, #8]
				break;
 8006aac:	e040      	b.n	8006b30 <setpoint_func+0xc4>
			}
			break;
		case 2:
			velCtrl.SP_rev = _uart_rxBuffer * 1.0;
 8006aae:	4b23      	ldr	r3, [pc, #140]	; (8006b3c <setpoint_func+0xd0>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7f9 fd3e 	bl	8000534 <__aeabi_ui2d>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	460c      	mov	r4, r1
 8006abc:	4618      	mov	r0, r3
 8006abe:	4621      	mov	r1, r4
 8006ac0:	f7f9 ffe8 	bl	8000a94 <__aeabi_d2f>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	4b1e      	ldr	r3, [pc, #120]	; (8006b40 <setpoint_func+0xd4>)
 8006ac8:	601a      	str	r2, [r3, #0]


			setpointFunc.last_state  = 2;
 8006aca:	4b1a      	ldr	r3, [pc, #104]	; (8006b34 <setpoint_func+0xc8>)
 8006acc:	2202      	movs	r2, #2
 8006ace:	60da      	str	r2, [r3, #12]
			setpointFunc.timerVal ++;
 8006ad0:	4b18      	ldr	r3, [pc, #96]	; (8006b34 <setpoint_func+0xc8>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	4a17      	ldr	r2, [pc, #92]	; (8006b34 <setpoint_func+0xc8>)
 8006ad8:	6053      	str	r3, [r2, #4]

			if(setpointFunc.timerVal >= 200)		// 200 = 1s
 8006ada:	4b16      	ldr	r3, [pc, #88]	; (8006b34 <setpoint_func+0xc8>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	2bc7      	cmp	r3, #199	; 0xc7
 8006ae0:	d923      	bls.n	8006b2a <setpoint_func+0xbe>
			{
				setpointFunc.state = 3;
 8006ae2:	4b14      	ldr	r3, [pc, #80]	; (8006b34 <setpoint_func+0xc8>)
 8006ae4:	2203      	movs	r2, #3
 8006ae6:	609a      	str	r2, [r3, #8]
				setpointFunc.timerVal = 0;
 8006ae8:	4b12      	ldr	r3, [pc, #72]	; (8006b34 <setpoint_func+0xc8>)
 8006aea:	2200      	movs	r2, #0
 8006aec:	605a      	str	r2, [r3, #4]
				break;
 8006aee:	e01f      	b.n	8006b30 <setpoint_func+0xc4>
			}
			break;
		case 3:

			if(setpointFunc.last_state == 2)
 8006af0:	4b10      	ldr	r3, [pc, #64]	; (8006b34 <setpoint_func+0xc8>)
 8006af2:	68db      	ldr	r3, [r3, #12]
 8006af4:	2b02      	cmp	r3, #2
 8006af6:	d103      	bne.n	8006b00 <setpoint_func+0x94>
			{
				velCtrl.SP_rev = 0.0;
 8006af8:	4b11      	ldr	r3, [pc, #68]	; (8006b40 <setpoint_func+0xd4>)
 8006afa:	f04f 0200 	mov.w	r2, #0
 8006afe:	601a      	str	r2, [r3, #0]
			}
			setpointFunc.last_state  = 3;
 8006b00:	4b0c      	ldr	r3, [pc, #48]	; (8006b34 <setpoint_func+0xc8>)
 8006b02:	2203      	movs	r2, #3
 8006b04:	60da      	str	r2, [r3, #12]
			setpointFunc.timerVal ++;
 8006b06:	4b0b      	ldr	r3, [pc, #44]	; (8006b34 <setpoint_func+0xc8>)
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	4a09      	ldr	r2, [pc, #36]	; (8006b34 <setpoint_func+0xc8>)
 8006b0e:	6053      	str	r3, [r2, #4]

			if(setpointFunc.timerVal >= 200)			//60 = 600ms
 8006b10:	4b08      	ldr	r3, [pc, #32]	; (8006b34 <setpoint_func+0xc8>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	2bc7      	cmp	r3, #199	; 0xc7
 8006b16:	d90a      	bls.n	8006b2e <setpoint_func+0xc2>
			{
				setpointFunc.state = 2;
 8006b18:	4b06      	ldr	r3, [pc, #24]	; (8006b34 <setpoint_func+0xc8>)
 8006b1a:	2202      	movs	r2, #2
 8006b1c:	609a      	str	r2, [r3, #8]
				setpointFunc.timerVal = 0;
 8006b1e:	4b05      	ldr	r3, [pc, #20]	; (8006b34 <setpoint_func+0xc8>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	605a      	str	r2, [r3, #4]
				break;
 8006b24:	e004      	b.n	8006b30 <setpoint_func+0xc4>
			break;
 8006b26:	bf00      	nop
 8006b28:	e002      	b.n	8006b30 <setpoint_func+0xc4>
			break;
 8006b2a:	bf00      	nop
 8006b2c:	e000      	b.n	8006b30 <setpoint_func+0xc4>
			}
			break;
 8006b2e:	bf00      	nop

		}

}
 8006b30:	bf00      	nop
 8006b32:	bd98      	pop	{r3, r4, r7, pc}
 8006b34:	2000037c 	.word	0x2000037c
 8006b38:	20000214 	.word	0x20000214
 8006b3c:	20000270 	.word	0x20000270
 8006b40:	20000608 	.word	0x20000608
 8006b44:	00000000 	.word	0x00000000

08006b48 <controller>:


void controller()
{
 8006b48:	b5b0      	push	{r4, r5, r7, lr}
 8006b4a:	af00      	add	r7, sp, #0
				//zyklisches rasussenden der Geschwindigkeitswerte, reset in der main

	if	(TIMER_AXIS_FINISHED == 0)
 8006b4c:	4b62      	ldr	r3, [pc, #392]	; (8006cd8 <controller+0x190>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d136      	bne.n	8006bc2 <controller+0x7a>
	{

			MotionData.speed	= RearAxis.frequency_axis;
 8006b54:	4b61      	ldr	r3, [pc, #388]	; (8006cdc <controller+0x194>)
 8006b56:	edd3 7a04 	vldr	s15, [r3, #16]
 8006b5a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b5e:	ee17 2a90 	vmov	r2, s15
 8006b62:	4b5f      	ldr	r3, [pc, #380]	; (8006ce0 <controller+0x198>)
 8006b64:	621a      	str	r2, [r3, #32]
			MotionData.speed_fir = RearAxis.frequency_axis_fir;
 8006b66:	4b5d      	ldr	r3, [pc, #372]	; (8006cdc <controller+0x194>)
 8006b68:	edd3 7a06 	vldr	s15, [r3, #24]
 8006b6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006b70:	ee17 2a90 	vmov	r2, s15
 8006b74:	4b5a      	ldr	r3, [pc, #360]	; (8006ce0 <controller+0x198>)
 8006b76:	625a      	str	r2, [r3, #36]	; 0x24

			buffer[0] = 0;
 8006b78:	4b5a      	ldr	r3, [pc, #360]	; (8006ce4 <controller+0x19c>)
 8006b7a:	f04f 0200 	mov.w	r2, #0
 8006b7e:	601a      	str	r2, [r3, #0]
			buffer[1] = 0;
 8006b80:	4b58      	ldr	r3, [pc, #352]	; (8006ce4 <controller+0x19c>)
 8006b82:	f04f 0200 	mov.w	r2, #0
 8006b86:	605a      	str	r2, [r3, #4]
			buffer[2] = 0;
 8006b88:	4b56      	ldr	r3, [pc, #344]	; (8006ce4 <controller+0x19c>)
 8006b8a:	f04f 0200 	mov.w	r2, #0
 8006b8e:	609a      	str	r2, [r3, #8]
			buffer[3] = 0;
 8006b90:	4b54      	ldr	r3, [pc, #336]	; (8006ce4 <controller+0x19c>)
 8006b92:	f04f 0200 	mov.w	r2, #0
 8006b96:	60da      	str	r2, [r3, #12]
			buffer[4] = 0;
 8006b98:	4b52      	ldr	r3, [pc, #328]	; (8006ce4 <controller+0x19c>)
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	611a      	str	r2, [r3, #16]
			buffer[5] = 0;
 8006ba0:	4b50      	ldr	r3, [pc, #320]	; (8006ce4 <controller+0x19c>)
 8006ba2:	f04f 0200 	mov.w	r2, #0
 8006ba6:	615a      	str	r2, [r3, #20]
			buffer[6] = 0;
 8006ba8:	4b4e      	ldr	r3, [pc, #312]	; (8006ce4 <controller+0x19c>)
 8006baa:	f04f 0200 	mov.w	r2, #0
 8006bae:	619a      	str	r2, [r3, #24]
			buffer[7] = 0;
 8006bb0:	4b4c      	ldr	r3, [pc, #304]	; (8006ce4 <controller+0x19c>)
 8006bb2:	f04f 0200 	mov.w	r2, #0
 8006bb6:	61da      	str	r2, [r3, #28]
			buffer[8] = 0;
 8006bb8:	4b4a      	ldr	r3, [pc, #296]	; (8006ce4 <controller+0x19c>)
 8006bba:	f04f 0200 	mov.w	r2, #0
 8006bbe:	621a      	str	r2, [r3, #32]
 8006bc0:	e005      	b.n	8006bce <controller+0x86>
	}
	else
	{
		MotionData.speed	= 0;
 8006bc2:	4b47      	ldr	r3, [pc, #284]	; (8006ce0 <controller+0x198>)
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	621a      	str	r2, [r3, #32]
		MotionData.speed_fir = 0;
 8006bc8:	4b45      	ldr	r3, [pc, #276]	; (8006ce0 <controller+0x198>)
 8006bca:	2200      	movs	r2, #0
 8006bcc:	625a      	str	r2, [r3, #36]	; 0x24

	}
	UART_SEND = 1;
 8006bce:	4b46      	ldr	r3, [pc, #280]	; (8006ce8 <controller+0x1a0>)
 8006bd0:	2201      	movs	r2, #1
 8006bd2:	601a      	str	r2, [r3, #0]

	//datenbertragung fr estimatior

	estimation.a_k = MotionData.accel_y / 1000;
 8006bd4:	4b42      	ldr	r3, [pc, #264]	; (8006ce0 <controller+0x198>)
 8006bd6:	ed93 7a06 	vldr	s14, [r3, #24]
 8006bda:	eddf 6a44 	vldr	s13, [pc, #272]	; 8006cec <controller+0x1a4>
 8006bde:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006be2:	4b43      	ldr	r3, [pc, #268]	; (8006cf0 <controller+0x1a8>)
 8006be4:	edc3 7a04 	vstr	s15, [r3, #16]
	estimation.v_m = MotionData.speed_fir * 0.0014833;
 8006be8:	4b3d      	ldr	r3, [pc, #244]	; (8006ce0 <controller+0x198>)
 8006bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bec:	4618      	mov	r0, r3
 8006bee:	f7f9 fca1 	bl	8000534 <__aeabi_ui2d>
 8006bf2:	a335      	add	r3, pc, #212	; (adr r3, 8006cc8 <controller+0x180>)
 8006bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf8:	f7f9 fd12 	bl	8000620 <__aeabi_dmul>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	460c      	mov	r4, r1
 8006c00:	4618      	mov	r0, r3
 8006c02:	4621      	mov	r1, r4
 8006c04:	f7f9 ff46 	bl	8000a94 <__aeabi_d2f>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	4b39      	ldr	r3, [pc, #228]	; (8006cf0 <controller+0x1a8>)
 8006c0c:	60da      	str	r2, [r3, #12]



	//Schtzer

	if(offsetCalculation.imuCalibrated){
 8006c0e:	4b39      	ldr	r3, [pc, #228]	; (8006cf4 <controller+0x1ac>)
 8006c10:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d03e      	beq.n	8006c96 <controller+0x14e>
		estimation.v_k = estimation.v_k_1 + 0.005 * estimation.a_k;			//modell
 8006c18:	4b35      	ldr	r3, [pc, #212]	; (8006cf0 <controller+0x1a8>)
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7f9 fcab 	bl	8000578 <__aeabi_f2d>
 8006c22:	4604      	mov	r4, r0
 8006c24:	460d      	mov	r5, r1
 8006c26:	4b32      	ldr	r3, [pc, #200]	; (8006cf0 <controller+0x1a8>)
 8006c28:	691b      	ldr	r3, [r3, #16]
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7f9 fca4 	bl	8000578 <__aeabi_f2d>
 8006c30:	a327      	add	r3, pc, #156	; (adr r3, 8006cd0 <controller+0x188>)
 8006c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c36:	f7f9 fcf3 	bl	8000620 <__aeabi_dmul>
 8006c3a:	4602      	mov	r2, r0
 8006c3c:	460b      	mov	r3, r1
 8006c3e:	4620      	mov	r0, r4
 8006c40:	4629      	mov	r1, r5
 8006c42:	f7f9 fb3b 	bl	80002bc <__adddf3>
 8006c46:	4603      	mov	r3, r0
 8006c48:	460c      	mov	r4, r1
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	4621      	mov	r1, r4
 8006c4e:	f7f9 ff21 	bl	8000a94 <__aeabi_d2f>
 8006c52:	4602      	mov	r2, r0
 8006c54:	4b26      	ldr	r3, [pc, #152]	; (8006cf0 <controller+0x1a8>)
 8006c56:	601a      	str	r2, [r3, #0]

		estimation.r_k = estimation.v_m - estimation.v_k;
 8006c58:	4b25      	ldr	r3, [pc, #148]	; (8006cf0 <controller+0x1a8>)
 8006c5a:	ed93 7a03 	vldr	s14, [r3, #12]
 8006c5e:	4b24      	ldr	r3, [pc, #144]	; (8006cf0 <controller+0x1a8>)
 8006c60:	edd3 7a00 	vldr	s15, [r3]
 8006c64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006c68:	4b21      	ldr	r3, [pc, #132]	; (8006cf0 <controller+0x1a8>)
 8006c6a:	edc3 7a05 	vstr	s15, [r3, #20]

		estimation.v_k_f = estimation.v_k + estimation.alpha * estimation.r_k;
 8006c6e:	4b20      	ldr	r3, [pc, #128]	; (8006cf0 <controller+0x1a8>)
 8006c70:	ed93 7a00 	vldr	s14, [r3]
 8006c74:	4b1e      	ldr	r3, [pc, #120]	; (8006cf0 <controller+0x1a8>)
 8006c76:	edd3 6a06 	vldr	s13, [r3, #24]
 8006c7a:	4b1d      	ldr	r3, [pc, #116]	; (8006cf0 <controller+0x1a8>)
 8006c7c:	edd3 7a05 	vldr	s15, [r3, #20]
 8006c80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006c88:	4b19      	ldr	r3, [pc, #100]	; (8006cf0 <controller+0x1a8>)
 8006c8a:	edc3 7a02 	vstr	s15, [r3, #8]



		estimation.v_k_1 = estimation.v_k;
 8006c8e:	4b18      	ldr	r3, [pc, #96]	; (8006cf0 <controller+0x1a8>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4a17      	ldr	r2, [pc, #92]	; (8006cf0 <controller+0x1a8>)
 8006c94:	6053      	str	r3, [r2, #4]

		  }

*/

		  __HAL_TIM_SET_COMPARE(&htim13,TIM_CHANNEL_1, velCtrl.SP_rev);  //(int) velCtrl.PV_stell);
 8006c96:	4b18      	ldr	r3, [pc, #96]	; (8006cf8 <controller+0x1b0>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	4a18      	ldr	r2, [pc, #96]	; (8006cfc <controller+0x1b4>)
 8006c9c:	edd2 7a00 	vldr	s15, [r2]
 8006ca0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ca4:	ee17 2a90 	vmov	r2, s15
 8006ca8:	635a      	str	r2, [r3, #52]	; 0x34
		  velCtrl.lastValue = RearAxis.frequency_axis_fir;
 8006caa:	4b0c      	ldr	r3, [pc, #48]	; (8006cdc <controller+0x194>)
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	4a13      	ldr	r2, [pc, #76]	; (8006cfc <controller+0x1b4>)
 8006cb0:	6113      	str	r3, [r2, #16]
		  velCtrl.e_k_1		= velCtrl.e_k;
 8006cb2:	4b12      	ldr	r3, [pc, #72]	; (8006cfc <controller+0x1b4>)
 8006cb4:	edd3 7a03 	vldr	s15, [r3, #12]
 8006cb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cbc:	ee17 2a90 	vmov	r2, s15
 8006cc0:	4b0e      	ldr	r3, [pc, #56]	; (8006cfc <controller+0x1b4>)
 8006cc2:	619a      	str	r2, [r3, #24]





}
 8006cc4:	bf00      	nop
 8006cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8006cc8:	3f5ebaa0 	.word	0x3f5ebaa0
 8006ccc:	3f584d69 	.word	0x3f584d69
 8006cd0:	47ae147b 	.word	0x47ae147b
 8006cd4:	3f747ae1 	.word	0x3f747ae1
 8006cd8:	20000218 	.word	0x20000218
 8006cdc:	200005ec 	.word	0x200005ec
 8006ce0:	20000678 	.word	0x20000678
 8006ce4:	20000230 	.word	0x20000230
 8006ce8:	2000020c 	.word	0x2000020c
 8006cec:	447a0000 	.word	0x447a0000
 8006cf0:	20000284 	.word	0x20000284
 8006cf4:	200003c8 	.word	0x200003c8
 8006cf8:	20000570 	.word	0x20000570
 8006cfc:	20000608 	.word	0x20000608

08006d00 <init_IIR_Filter>:
{
	return IIR_Filter.oldValue = fktNew * newValue + fktOld * IIR_Filter.oldValue;
}

void init_IIR_Filter()
{
 8006d00:	b480      	push	{r7}
 8006d02:	af00      	add	r7, sp, #0
	IIR_Filter.coeff[0] = 0.8;
 8006d04:	4b07      	ldr	r3, [pc, #28]	; (8006d24 <init_IIR_Filter+0x24>)
 8006d06:	4a08      	ldr	r2, [pc, #32]	; (8006d28 <init_IIR_Filter+0x28>)
 8006d08:	605a      	str	r2, [r3, #4]
	IIR_Filter.coeff[1] = 0.2;
 8006d0a:	4b06      	ldr	r3, [pc, #24]	; (8006d24 <init_IIR_Filter+0x24>)
 8006d0c:	4a07      	ldr	r2, [pc, #28]	; (8006d2c <init_IIR_Filter+0x2c>)
 8006d0e:	609a      	str	r2, [r3, #8]
	IIR_Filter.oldValue = 0;
 8006d10:	4b04      	ldr	r3, [pc, #16]	; (8006d24 <init_IIR_Filter+0x24>)
 8006d12:	f04f 0200 	mov.w	r2, #0
 8006d16:	601a      	str	r2, [r3, #0]
}
 8006d18:	bf00      	nop
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	2000066c 	.word	0x2000066c
 8006d28:	3f4ccccd 	.word	0x3f4ccccd
 8006d2c:	3e4ccccd 	.word	0x3e4ccccd

08006d30 <init_SpeedEstimation>:

void init_SpeedEstimation()
{
 8006d30:	b480      	push	{r7}
 8006d32:	af00      	add	r7, sp, #0
	estimation.alpha = 0.1;
 8006d34:	4b03      	ldr	r3, [pc, #12]	; (8006d44 <init_SpeedEstimation+0x14>)
 8006d36:	4a04      	ldr	r2, [pc, #16]	; (8006d48 <init_SpeedEstimation+0x18>)
 8006d38:	619a      	str	r2, [r3, #24]
}
 8006d3a:	bf00      	nop
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr
 8006d44:	20000284 	.word	0x20000284
 8006d48:	3dcccccd 	.word	0x3dcccccd
 8006d4c:	00000000 	.word	0x00000000

08006d50 <getMotionSensorData>:


}

void getMotionSensorData()
{
 8006d50:	b5b0      	push	{r4, r5, r7, lr}
 8006d52:	b082      	sub	sp, #8
 8006d54:	af02      	add	r7, sp, #8

	  if (I2C_READY ){			//|| (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY)
 8006d56:	4b16      	ldr	r3, [pc, #88]	; (8006db0 <getMotionSensorData+0x60>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	f000 817c 	beq.w	8007058 <getMotionSensorData+0x308>
		  I2C_READY = 0;
 8006d60:	4b13      	ldr	r3, [pc, #76]	; (8006db0 <getMotionSensorData+0x60>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	601a      	str	r2, [r3, #0]

		  if ((HAL_I2C_Mem_Read_IT(&hi2c1, (MPU6500_ADDRESS_AD0_LOW << 1),MPU6500_RA_ACCEL_XOUT_H,
 8006d66:	2306      	movs	r3, #6
 8006d68:	9301      	str	r3, [sp, #4]
 8006d6a:	4b12      	ldr	r3, [pc, #72]	; (8006db4 <getMotionSensorData+0x64>)
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	2301      	movs	r3, #1
 8006d70:	223b      	movs	r2, #59	; 0x3b
 8006d72:	21d0      	movs	r1, #208	; 0xd0
 8006d74:	4810      	ldr	r0, [pc, #64]	; (8006db8 <getMotionSensorData+0x68>)
 8006d76:	f7fb f863 	bl	8001e40 <HAL_I2C_Mem_Read_IT>
 8006d7a:	4603      	mov	r3, r0
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d023      	beq.n	8006dc8 <getMotionSensorData+0x78>
		  	  		I2C_MEMADD_SIZE_8BIT, (uint8_t *) &ACCEL_XYZ, 6)) != HAL_OK )
		  {
			  MotionData.accel_x = 0;				// mm/s^2
 8006d80:	4b0e      	ldr	r3, [pc, #56]	; (8006dbc <getMotionSensorData+0x6c>)
 8006d82:	f04f 0200 	mov.w	r2, #0
 8006d86:	615a      	str	r2, [r3, #20]
			  		  MotionData.accel_y = 0;
 8006d88:	4b0c      	ldr	r3, [pc, #48]	; (8006dbc <getMotionSensorData+0x6c>)
 8006d8a:	f04f 0200 	mov.w	r2, #0
 8006d8e:	619a      	str	r2, [r3, #24]
			  		  MotionData.accel_z = 0;
 8006d90:	4b0a      	ldr	r3, [pc, #40]	; (8006dbc <getMotionSensorData+0x6c>)
 8006d92:	f04f 0200 	mov.w	r2, #0
 8006d96:	61da      	str	r2, [r3, #28]
			  		  DATA_READY_IMU = 1;
 8006d98:	4b09      	ldr	r3, [pc, #36]	; (8006dc0 <getMotionSensorData+0x70>)
 8006d9a:	2201      	movs	r2, #1
 8006d9c:	601a      	str	r2, [r3, #0]
			  		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 500);
 8006d9e:	4b09      	ldr	r3, [pc, #36]	; (8006dc4 <getMotionSensorData+0x74>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	3334      	adds	r3, #52	; 0x34
 8006da4:	3304      	adds	r3, #4
 8006da6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8006daa:	601a      	str	r2, [r3, #0]

		  mpuCalibration();
		  }

	 }
}
 8006dac:	e154      	b.n	8007058 <getMotionSensorData+0x308>
 8006dae:	bf00      	nop
 8006db0:	2000000c 	.word	0x2000000c
 8006db4:	20000220 	.word	0x20000220
 8006db8:	20000328 	.word	0x20000328
 8006dbc:	20000678 	.word	0x20000678
 8006dc0:	20000014 	.word	0x20000014
 8006dc4:	2000038c 	.word	0x2000038c
			  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2, 0);
 8006dc8:	4ba7      	ldr	r3, [pc, #668]	; (8007068 <getMotionSensorData+0x318>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3334      	adds	r3, #52	; 0x34
 8006dce:	3304      	adds	r3, #4
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]
		  MotionData.raw_accel_x = ((ACCEL_XYZ[0] << 8) | ACCEL_XYZ[1]);
 8006dd4:	4ba5      	ldr	r3, [pc, #660]	; (800706c <getMotionSensorData+0x31c>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	021b      	lsls	r3, r3, #8
 8006dda:	b21a      	sxth	r2, r3
 8006ddc:	4ba3      	ldr	r3, [pc, #652]	; (800706c <getMotionSensorData+0x31c>)
 8006dde:	785b      	ldrb	r3, [r3, #1]
 8006de0:	b21b      	sxth	r3, r3
 8006de2:	4313      	orrs	r3, r2
 8006de4:	b21a      	sxth	r2, r3
 8006de6:	4ba2      	ldr	r3, [pc, #648]	; (8007070 <getMotionSensorData+0x320>)
 8006de8:	801a      	strh	r2, [r3, #0]
		  MotionData.raw_accel_y = ((ACCEL_XYZ[2] << 8) | ACCEL_XYZ[3]);
 8006dea:	4ba0      	ldr	r3, [pc, #640]	; (800706c <getMotionSensorData+0x31c>)
 8006dec:	789b      	ldrb	r3, [r3, #2]
 8006dee:	021b      	lsls	r3, r3, #8
 8006df0:	b21a      	sxth	r2, r3
 8006df2:	4b9e      	ldr	r3, [pc, #632]	; (800706c <getMotionSensorData+0x31c>)
 8006df4:	78db      	ldrb	r3, [r3, #3]
 8006df6:	b21b      	sxth	r3, r3
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	b21a      	sxth	r2, r3
 8006dfc:	4b9c      	ldr	r3, [pc, #624]	; (8007070 <getMotionSensorData+0x320>)
 8006dfe:	805a      	strh	r2, [r3, #2]
		  MotionData.raw_accel_z = ((ACCEL_XYZ[4] << 8) | ACCEL_XYZ[5]);
 8006e00:	4b9a      	ldr	r3, [pc, #616]	; (800706c <getMotionSensorData+0x31c>)
 8006e02:	791b      	ldrb	r3, [r3, #4]
 8006e04:	021b      	lsls	r3, r3, #8
 8006e06:	b21a      	sxth	r2, r3
 8006e08:	4b98      	ldr	r3, [pc, #608]	; (800706c <getMotionSensorData+0x31c>)
 8006e0a:	795b      	ldrb	r3, [r3, #5]
 8006e0c:	b21b      	sxth	r3, r3
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	b21a      	sxth	r2, r3
 8006e12:	4b97      	ldr	r3, [pc, #604]	; (8007070 <getMotionSensorData+0x320>)
 8006e14:	809a      	strh	r2, [r3, #4]
		  buffer_fir_accel_x[9] = buffer_fir_accel_x[8];
 8006e16:	4b97      	ldr	r3, [pc, #604]	; (8007074 <getMotionSensorData+0x324>)
 8006e18:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8006e1c:	4b95      	ldr	r3, [pc, #596]	; (8007074 <getMotionSensorData+0x324>)
 8006e1e:	825a      	strh	r2, [r3, #18]
		  buffer_fir_accel_x[8] = buffer_fir_accel_x[7];
 8006e20:	4b94      	ldr	r3, [pc, #592]	; (8007074 <getMotionSensorData+0x324>)
 8006e22:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006e26:	4b93      	ldr	r3, [pc, #588]	; (8007074 <getMotionSensorData+0x324>)
 8006e28:	821a      	strh	r2, [r3, #16]
		  buffer_fir_accel_x[7] = buffer_fir_accel_x[6];
 8006e2a:	4b92      	ldr	r3, [pc, #584]	; (8007074 <getMotionSensorData+0x324>)
 8006e2c:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8006e30:	4b90      	ldr	r3, [pc, #576]	; (8007074 <getMotionSensorData+0x324>)
 8006e32:	81da      	strh	r2, [r3, #14]
		  buffer_fir_accel_x[6] = buffer_fir_accel_x[5];
 8006e34:	4b8f      	ldr	r3, [pc, #572]	; (8007074 <getMotionSensorData+0x324>)
 8006e36:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8006e3a:	4b8e      	ldr	r3, [pc, #568]	; (8007074 <getMotionSensorData+0x324>)
 8006e3c:	819a      	strh	r2, [r3, #12]
		  buffer_fir_accel_x[5] = buffer_fir_accel_x[4];
 8006e3e:	4b8d      	ldr	r3, [pc, #564]	; (8007074 <getMotionSensorData+0x324>)
 8006e40:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8006e44:	4b8b      	ldr	r3, [pc, #556]	; (8007074 <getMotionSensorData+0x324>)
 8006e46:	815a      	strh	r2, [r3, #10]
		  buffer_fir_accel_x[4] = buffer_fir_accel_x[3];
 8006e48:	4b8a      	ldr	r3, [pc, #552]	; (8007074 <getMotionSensorData+0x324>)
 8006e4a:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8006e4e:	4b89      	ldr	r3, [pc, #548]	; (8007074 <getMotionSensorData+0x324>)
 8006e50:	811a      	strh	r2, [r3, #8]
		  buffer_fir_accel_x[3] = buffer_fir_accel_x[2];
 8006e52:	4b88      	ldr	r3, [pc, #544]	; (8007074 <getMotionSensorData+0x324>)
 8006e54:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8006e58:	4b86      	ldr	r3, [pc, #536]	; (8007074 <getMotionSensorData+0x324>)
 8006e5a:	80da      	strh	r2, [r3, #6]
		  buffer_fir_accel_x[2] = buffer_fir_accel_x[1];
 8006e5c:	4b85      	ldr	r3, [pc, #532]	; (8007074 <getMotionSensorData+0x324>)
 8006e5e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006e62:	4b84      	ldr	r3, [pc, #528]	; (8007074 <getMotionSensorData+0x324>)
 8006e64:	809a      	strh	r2, [r3, #4]
		  buffer_fir_accel_x[1] = buffer_fir_accel_x[0];
 8006e66:	4b83      	ldr	r3, [pc, #524]	; (8007074 <getMotionSensorData+0x324>)
 8006e68:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006e6c:	4b81      	ldr	r3, [pc, #516]	; (8007074 <getMotionSensorData+0x324>)
 8006e6e:	805a      	strh	r2, [r3, #2]
		  buffer_fir_accel_x[0] = MotionData.raw_accel_x;
 8006e70:	4b7f      	ldr	r3, [pc, #508]	; (8007070 <getMotionSensorData+0x320>)
 8006e72:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006e76:	4b7f      	ldr	r3, [pc, #508]	; (8007074 <getMotionSensorData+0x324>)
 8006e78:	801a      	strh	r2, [r3, #0]
		  buffer_fir_accel_y[9] = buffer_fir_accel_y[8];
 8006e7a:	4b7f      	ldr	r3, [pc, #508]	; (8007078 <getMotionSensorData+0x328>)
 8006e7c:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8006e80:	4b7d      	ldr	r3, [pc, #500]	; (8007078 <getMotionSensorData+0x328>)
 8006e82:	825a      	strh	r2, [r3, #18]
		  buffer_fir_accel_y[8] = buffer_fir_accel_y[7];
 8006e84:	4b7c      	ldr	r3, [pc, #496]	; (8007078 <getMotionSensorData+0x328>)
 8006e86:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006e8a:	4b7b      	ldr	r3, [pc, #492]	; (8007078 <getMotionSensorData+0x328>)
 8006e8c:	821a      	strh	r2, [r3, #16]
		  buffer_fir_accel_y[7] = buffer_fir_accel_y[6];
 8006e8e:	4b7a      	ldr	r3, [pc, #488]	; (8007078 <getMotionSensorData+0x328>)
 8006e90:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8006e94:	4b78      	ldr	r3, [pc, #480]	; (8007078 <getMotionSensorData+0x328>)
 8006e96:	81da      	strh	r2, [r3, #14]
		  buffer_fir_accel_y[6] = buffer_fir_accel_y[5];
 8006e98:	4b77      	ldr	r3, [pc, #476]	; (8007078 <getMotionSensorData+0x328>)
 8006e9a:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8006e9e:	4b76      	ldr	r3, [pc, #472]	; (8007078 <getMotionSensorData+0x328>)
 8006ea0:	819a      	strh	r2, [r3, #12]
		  buffer_fir_accel_y[5] = buffer_fir_accel_y[4];
 8006ea2:	4b75      	ldr	r3, [pc, #468]	; (8007078 <getMotionSensorData+0x328>)
 8006ea4:	f9b3 2008 	ldrsh.w	r2, [r3, #8]
 8006ea8:	4b73      	ldr	r3, [pc, #460]	; (8007078 <getMotionSensorData+0x328>)
 8006eaa:	815a      	strh	r2, [r3, #10]
		  buffer_fir_accel_y[4] = buffer_fir_accel_y[3];
 8006eac:	4b72      	ldr	r3, [pc, #456]	; (8007078 <getMotionSensorData+0x328>)
 8006eae:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8006eb2:	4b71      	ldr	r3, [pc, #452]	; (8007078 <getMotionSensorData+0x328>)
 8006eb4:	811a      	strh	r2, [r3, #8]
		  buffer_fir_accel_y[3] = buffer_fir_accel_y[2];
 8006eb6:	4b70      	ldr	r3, [pc, #448]	; (8007078 <getMotionSensorData+0x328>)
 8006eb8:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8006ebc:	4b6e      	ldr	r3, [pc, #440]	; (8007078 <getMotionSensorData+0x328>)
 8006ebe:	80da      	strh	r2, [r3, #6]
		  buffer_fir_accel_y[2] = buffer_fir_accel_y[1];
 8006ec0:	4b6d      	ldr	r3, [pc, #436]	; (8007078 <getMotionSensorData+0x328>)
 8006ec2:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006ec6:	4b6c      	ldr	r3, [pc, #432]	; (8007078 <getMotionSensorData+0x328>)
 8006ec8:	809a      	strh	r2, [r3, #4]
		  buffer_fir_accel_y[1] = buffer_fir_accel_y[0];
 8006eca:	4b6b      	ldr	r3, [pc, #428]	; (8007078 <getMotionSensorData+0x328>)
 8006ecc:	f9b3 2000 	ldrsh.w	r2, [r3]
 8006ed0:	4b69      	ldr	r3, [pc, #420]	; (8007078 <getMotionSensorData+0x328>)
 8006ed2:	805a      	strh	r2, [r3, #2]
		  buffer_fir_accel_y[0] = MotionData.raw_accel_y;
 8006ed4:	4b66      	ldr	r3, [pc, #408]	; (8007070 <getMotionSensorData+0x320>)
 8006ed6:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8006eda:	4b67      	ldr	r3, [pc, #412]	; (8007078 <getMotionSensorData+0x328>)
 8006edc:	801a      	strh	r2, [r3, #0]
		  MotionData.FIR_raw_accel_x = (  buffer_fir_accel_x[8] +
 8006ede:	4b65      	ldr	r3, [pc, #404]	; (8007074 <getMotionSensorData+0x324>)
 8006ee0:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006ee4:	461a      	mov	r2, r3
										  buffer_fir_accel_x[7] +
 8006ee6:	4b63      	ldr	r3, [pc, #396]	; (8007074 <getMotionSensorData+0x324>)
 8006ee8:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
		  MotionData.FIR_raw_accel_x = (  buffer_fir_accel_x[8] +
 8006eec:	4413      	add	r3, r2
										  buffer_fir_accel_x[6] +
 8006eee:	4a61      	ldr	r2, [pc, #388]	; (8007074 <getMotionSensorData+0x324>)
 8006ef0:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
										  buffer_fir_accel_x[7] +
 8006ef4:	4413      	add	r3, r2
										  buffer_fir_accel_x[5] +
 8006ef6:	4a5f      	ldr	r2, [pc, #380]	; (8007074 <getMotionSensorData+0x324>)
 8006ef8:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
										  buffer_fir_accel_x[6] +
 8006efc:	4413      	add	r3, r2
										  buffer_fir_accel_x[4] +
 8006efe:	4a5d      	ldr	r2, [pc, #372]	; (8007074 <getMotionSensorData+0x324>)
 8006f00:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
										  buffer_fir_accel_x[5] +
 8006f04:	4413      	add	r3, r2
										  buffer_fir_accel_x[3] +
 8006f06:	4a5b      	ldr	r2, [pc, #364]	; (8007074 <getMotionSensorData+0x324>)
 8006f08:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
										  buffer_fir_accel_x[4] +
 8006f0c:	4413      	add	r3, r2
										  buffer_fir_accel_x[2] +
 8006f0e:	4a59      	ldr	r2, [pc, #356]	; (8007074 <getMotionSensorData+0x324>)
 8006f10:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
										  buffer_fir_accel_x[3] +
 8006f14:	4413      	add	r3, r2
										  buffer_fir_accel_x[1] +
 8006f16:	4a57      	ldr	r2, [pc, #348]	; (8007074 <getMotionSensorData+0x324>)
 8006f18:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
										  buffer_fir_accel_x[2] +
 8006f1c:	4413      	add	r3, r2
										  buffer_fir_accel_x[0] ) / 8.0;
 8006f1e:	4a55      	ldr	r2, [pc, #340]	; (8007074 <getMotionSensorData+0x324>)
 8006f20:	f9b2 2000 	ldrsh.w	r2, [r2]
										  buffer_fir_accel_x[1] +
 8006f24:	4413      	add	r3, r2
										  buffer_fir_accel_x[0] ) / 8.0;
 8006f26:	4618      	mov	r0, r3
 8006f28:	f7f9 fb14 	bl	8000554 <__aeabi_i2d>
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	4b52      	ldr	r3, [pc, #328]	; (800707c <getMotionSensorData+0x32c>)
 8006f32:	f7f9 fc9f 	bl	8000874 <__aeabi_ddiv>
 8006f36:	4603      	mov	r3, r0
 8006f38:	460c      	mov	r4, r1
		  MotionData.FIR_raw_accel_x = (  buffer_fir_accel_x[8] +
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	4621      	mov	r1, r4
 8006f3e:	f7f9 fd81 	bl	8000a44 <__aeabi_d2iz>
 8006f42:	4603      	mov	r3, r0
 8006f44:	b21a      	sxth	r2, r3
 8006f46:	4b4a      	ldr	r3, [pc, #296]	; (8007070 <getMotionSensorData+0x320>)
 8006f48:	811a      	strh	r2, [r3, #8]
		  MotionData.FIR_raw_accel_y = (  buffer_fir_accel_y[8] +
 8006f4a:	4b4b      	ldr	r3, [pc, #300]	; (8007078 <getMotionSensorData+0x328>)
 8006f4c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006f50:	461a      	mov	r2, r3
										  buffer_fir_accel_y[7] +
 8006f52:	4b49      	ldr	r3, [pc, #292]	; (8007078 <getMotionSensorData+0x328>)
 8006f54:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
		  MotionData.FIR_raw_accel_y = (  buffer_fir_accel_y[8] +
 8006f58:	4413      	add	r3, r2
										  buffer_fir_accel_y[6] +
 8006f5a:	4a47      	ldr	r2, [pc, #284]	; (8007078 <getMotionSensorData+0x328>)
 8006f5c:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
										  buffer_fir_accel_y[7] +
 8006f60:	4413      	add	r3, r2
										  buffer_fir_accel_y[5] +
 8006f62:	4a45      	ldr	r2, [pc, #276]	; (8007078 <getMotionSensorData+0x328>)
 8006f64:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
										  buffer_fir_accel_y[6] +
 8006f68:	4413      	add	r3, r2
										  buffer_fir_accel_y[4] +
 8006f6a:	4a43      	ldr	r2, [pc, #268]	; (8007078 <getMotionSensorData+0x328>)
 8006f6c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
										  buffer_fir_accel_y[5] +
 8006f70:	4413      	add	r3, r2
										  buffer_fir_accel_y[3] +
 8006f72:	4a41      	ldr	r2, [pc, #260]	; (8007078 <getMotionSensorData+0x328>)
 8006f74:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
										  buffer_fir_accel_y[4] +
 8006f78:	4413      	add	r3, r2
										  buffer_fir_accel_y[2] +
 8006f7a:	4a3f      	ldr	r2, [pc, #252]	; (8007078 <getMotionSensorData+0x328>)
 8006f7c:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
										  buffer_fir_accel_y[3] +
 8006f80:	4413      	add	r3, r2
										  buffer_fir_accel_y[1] +
 8006f82:	4a3d      	ldr	r2, [pc, #244]	; (8007078 <getMotionSensorData+0x328>)
 8006f84:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
										  buffer_fir_accel_y[2] +
 8006f88:	4413      	add	r3, r2
										  buffer_fir_accel_y[0] ) / 8.0;
 8006f8a:	4a3b      	ldr	r2, [pc, #236]	; (8007078 <getMotionSensorData+0x328>)
 8006f8c:	f9b2 2000 	ldrsh.w	r2, [r2]
										  buffer_fir_accel_y[1] +
 8006f90:	4413      	add	r3, r2
										  buffer_fir_accel_y[0] ) / 8.0;
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7f9 fade 	bl	8000554 <__aeabi_i2d>
 8006f98:	f04f 0200 	mov.w	r2, #0
 8006f9c:	4b37      	ldr	r3, [pc, #220]	; (800707c <getMotionSensorData+0x32c>)
 8006f9e:	f7f9 fc69 	bl	8000874 <__aeabi_ddiv>
 8006fa2:	4603      	mov	r3, r0
 8006fa4:	460c      	mov	r4, r1
		  MotionData.FIR_raw_accel_y = (  buffer_fir_accel_y[8] +
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	4621      	mov	r1, r4
 8006faa:	f7f9 fd4b 	bl	8000a44 <__aeabi_d2iz>
 8006fae:	4603      	mov	r3, r0
 8006fb0:	b21a      	sxth	r2, r3
 8006fb2:	4b2f      	ldr	r3, [pc, #188]	; (8007070 <getMotionSensorData+0x320>)
 8006fb4:	815a      	strh	r2, [r3, #10]
		  MotionData.accel_x = MotionData.FIR_raw_accel_x / 1.6384;				// mm/s^2
 8006fb6:	4b2e      	ldr	r3, [pc, #184]	; (8007070 <getMotionSensorData+0x320>)
 8006fb8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	f7f9 fac9 	bl	8000554 <__aeabi_i2d>
 8006fc2:	a327      	add	r3, pc, #156	; (adr r3, 8007060 <getMotionSensorData+0x310>)
 8006fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc8:	f7f9 fc54 	bl	8000874 <__aeabi_ddiv>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	460c      	mov	r4, r1
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	4621      	mov	r1, r4
 8006fd4:	f7f9 fd5e 	bl	8000a94 <__aeabi_d2f>
 8006fd8:	4602      	mov	r2, r0
 8006fda:	4b25      	ldr	r3, [pc, #148]	; (8007070 <getMotionSensorData+0x320>)
 8006fdc:	615a      	str	r2, [r3, #20]
		  MotionData.accel_y = (MotionData.FIR_raw_accel_y / 1.6384) - offsetCalculation.offset_accel_y;
 8006fde:	4b24      	ldr	r3, [pc, #144]	; (8007070 <getMotionSensorData+0x320>)
 8006fe0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7f9 fab5 	bl	8000554 <__aeabi_i2d>
 8006fea:	a31d      	add	r3, pc, #116	; (adr r3, 8007060 <getMotionSensorData+0x310>)
 8006fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff0:	f7f9 fc40 	bl	8000874 <__aeabi_ddiv>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	4625      	mov	r5, r4
 8006ffa:	461c      	mov	r4, r3
 8006ffc:	4b20      	ldr	r3, [pc, #128]	; (8007080 <getMotionSensorData+0x330>)
 8006ffe:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8007002:	4618      	mov	r0, r3
 8007004:	f7f9 fab8 	bl	8000578 <__aeabi_f2d>
 8007008:	4602      	mov	r2, r0
 800700a:	460b      	mov	r3, r1
 800700c:	4620      	mov	r0, r4
 800700e:	4629      	mov	r1, r5
 8007010:	f7f9 f952 	bl	80002b8 <__aeabi_dsub>
 8007014:	4603      	mov	r3, r0
 8007016:	460c      	mov	r4, r1
 8007018:	4618      	mov	r0, r3
 800701a:	4621      	mov	r1, r4
 800701c:	f7f9 fd3a 	bl	8000a94 <__aeabi_d2f>
 8007020:	4602      	mov	r2, r0
 8007022:	4b13      	ldr	r3, [pc, #76]	; (8007070 <getMotionSensorData+0x320>)
 8007024:	619a      	str	r2, [r3, #24]
		  MotionData.accel_z = MotionData.raw_accel_z / 1.6384;
 8007026:	4b12      	ldr	r3, [pc, #72]	; (8007070 <getMotionSensorData+0x320>)
 8007028:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800702c:	4618      	mov	r0, r3
 800702e:	f7f9 fa91 	bl	8000554 <__aeabi_i2d>
 8007032:	a30b      	add	r3, pc, #44	; (adr r3, 8007060 <getMotionSensorData+0x310>)
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f7f9 fc1c 	bl	8000874 <__aeabi_ddiv>
 800703c:	4603      	mov	r3, r0
 800703e:	460c      	mov	r4, r1
 8007040:	4618      	mov	r0, r3
 8007042:	4621      	mov	r1, r4
 8007044:	f7f9 fd26 	bl	8000a94 <__aeabi_d2f>
 8007048:	4602      	mov	r2, r0
 800704a:	4b09      	ldr	r3, [pc, #36]	; (8007070 <getMotionSensorData+0x320>)
 800704c:	61da      	str	r2, [r3, #28]
		  DATA_READY_IMU = 1;
 800704e:	4b0d      	ldr	r3, [pc, #52]	; (8007084 <getMotionSensorData+0x334>)
 8007050:	2201      	movs	r2, #1
 8007052:	601a      	str	r2, [r3, #0]
		  mpuCalibration();
 8007054:	f000 f818 	bl	8007088 <mpuCalibration>
}
 8007058:	bf00      	nop
 800705a:	46bd      	mov	sp, r7
 800705c:	bdb0      	pop	{r4, r5, r7, pc}
 800705e:	bf00      	nop
 8007060:	eb1c432d 	.word	0xeb1c432d
 8007064:	3ffa36e2 	.word	0x3ffa36e2
 8007068:	2000038c 	.word	0x2000038c
 800706c:	20000220 	.word	0x20000220
 8007070:	20000678 	.word	0x20000678
 8007074:	20000244 	.word	0x20000244
 8007078:	20000258 	.word	0x20000258
 800707c:	40200000 	.word	0x40200000
 8007080:	200003c8 	.word	0x200003c8
 8007084:	20000014 	.word	0x20000014

08007088 <mpuCalibration>:

void mpuCalibration()
{
 8007088:	b480      	push	{r7}
 800708a:	af00      	add	r7, sp, #0
	if (offsetCalculation.active){
 800708c:	4b24      	ldr	r3, [pc, #144]	; (8007120 <mpuCalibration+0x98>)
 800708e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8007092:	2b00      	cmp	r3, #0
 8007094:	d03e      	beq.n	8007114 <mpuCalibration+0x8c>


		if(offsetCalculation.count <= 99){
 8007096:	4b22      	ldr	r3, [pc, #136]	; (8007120 <mpuCalibration+0x98>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	2b63      	cmp	r3, #99	; 0x63
 800709c:	d80e      	bhi.n	80070bc <mpuCalibration+0x34>
			offsetCalculation.average[offsetCalculation.count] = MotionData.accel_y;
 800709e:	4b20      	ldr	r3, [pc, #128]	; (8007120 <mpuCalibration+0x98>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	4a20      	ldr	r2, [pc, #128]	; (8007124 <mpuCalibration+0x9c>)
 80070a4:	6992      	ldr	r2, [r2, #24]
 80070a6:	491e      	ldr	r1, [pc, #120]	; (8007120 <mpuCalibration+0x98>)
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	440b      	add	r3, r1
 80070ac:	3304      	adds	r3, #4
 80070ae:	601a      	str	r2, [r3, #0]
			offsetCalculation.count ++;
 80070b0:	4b1b      	ldr	r3, [pc, #108]	; (8007120 <mpuCalibration+0x98>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	3301      	adds	r3, #1
 80070b6:	4a1a      	ldr	r2, [pc, #104]	; (8007120 <mpuCalibration+0x98>)
 80070b8:	6013      	str	r3, [r2, #0]
				offsetCalculation.active = 0;
				offsetCalculation.imuCalibrated = 1;
			}
		}
	}
}
 80070ba:	e02b      	b.n	8007114 <mpuCalibration+0x8c>
			if(a<=99)
 80070bc:	4b1a      	ldr	r3, [pc, #104]	; (8007128 <mpuCalibration+0xa0>)
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2b63      	cmp	r3, #99	; 0x63
 80070c2:	dc15      	bgt.n	80070f0 <mpuCalibration+0x68>
				offsetCalculation.sum += offsetCalculation.average[a];
 80070c4:	4b16      	ldr	r3, [pc, #88]	; (8007120 <mpuCalibration+0x98>)
 80070c6:	ed93 7a67 	vldr	s14, [r3, #412]	; 0x19c
 80070ca:	4b17      	ldr	r3, [pc, #92]	; (8007128 <mpuCalibration+0xa0>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a14      	ldr	r2, [pc, #80]	; (8007120 <mpuCalibration+0x98>)
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	4413      	add	r3, r2
 80070d4:	3304      	adds	r3, #4
 80070d6:	edd3 7a00 	vldr	s15, [r3]
 80070da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070de:	4b10      	ldr	r3, [pc, #64]	; (8007120 <mpuCalibration+0x98>)
 80070e0:	edc3 7a67 	vstr	s15, [r3, #412]	; 0x19c
				a++;
 80070e4:	4b10      	ldr	r3, [pc, #64]	; (8007128 <mpuCalibration+0xa0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	3301      	adds	r3, #1
 80070ea:	4a0f      	ldr	r2, [pc, #60]	; (8007128 <mpuCalibration+0xa0>)
 80070ec:	6013      	str	r3, [r2, #0]
}
 80070ee:	e011      	b.n	8007114 <mpuCalibration+0x8c>
				offsetCalculation.offset_accel_y = offsetCalculation.sum / 99.0;
 80070f0:	4b0b      	ldr	r3, [pc, #44]	; (8007120 <mpuCalibration+0x98>)
 80070f2:	ed93 7a67 	vldr	s14, [r3, #412]	; 0x19c
 80070f6:	eddf 6a0d 	vldr	s13, [pc, #52]	; 800712c <mpuCalibration+0xa4>
 80070fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80070fe:	4b08      	ldr	r3, [pc, #32]	; (8007120 <mpuCalibration+0x98>)
 8007100:	edc3 7a65 	vstr	s15, [r3, #404]	; 0x194
				offsetCalculation.active = 0;
 8007104:	4b06      	ldr	r3, [pc, #24]	; (8007120 <mpuCalibration+0x98>)
 8007106:	2200      	movs	r2, #0
 8007108:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				offsetCalculation.imuCalibrated = 1;
 800710c:	4b04      	ldr	r3, [pc, #16]	; (8007120 <mpuCalibration+0x98>)
 800710e:	2201      	movs	r2, #1
 8007110:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
}
 8007114:	bf00      	nop
 8007116:	46bd      	mov	sp, r7
 8007118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711c:	4770      	bx	lr
 800711e:	bf00      	nop
 8007120:	200003c8 	.word	0x200003c8
 8007124:	20000678 	.word	0x20000678
 8007128:	2000021c 	.word	0x2000021c
 800712c:	42c60000 	.word	0x42c60000

08007130 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800713a:	e7fe      	b.n	800713a <_Error_Handler+0xa>

0800713c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b082      	sub	sp, #8
 8007140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007142:	2300      	movs	r3, #0
 8007144:	607b      	str	r3, [r7, #4]
 8007146:	4a25      	ldr	r2, [pc, #148]	; (80071dc <HAL_MspInit+0xa0>)
 8007148:	4b24      	ldr	r3, [pc, #144]	; (80071dc <HAL_MspInit+0xa0>)
 800714a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007150:	6453      	str	r3, [r2, #68]	; 0x44
 8007152:	4b22      	ldr	r3, [pc, #136]	; (80071dc <HAL_MspInit+0xa0>)
 8007154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007156:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800715a:	607b      	str	r3, [r7, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800715e:	2300      	movs	r3, #0
 8007160:	603b      	str	r3, [r7, #0]
 8007162:	4a1e      	ldr	r2, [pc, #120]	; (80071dc <HAL_MspInit+0xa0>)
 8007164:	4b1d      	ldr	r3, [pc, #116]	; (80071dc <HAL_MspInit+0xa0>)
 8007166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800716c:	6413      	str	r3, [r2, #64]	; 0x40
 800716e:	4b1b      	ldr	r3, [pc, #108]	; (80071dc <HAL_MspInit+0xa0>)
 8007170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007172:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007176:	603b      	str	r3, [r7, #0]
 8007178:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800717a:	2003      	movs	r0, #3
 800717c:	f7fa fa26 	bl	80015cc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8007180:	2200      	movs	r2, #0
 8007182:	2100      	movs	r1, #0
 8007184:	f06f 000b 	mvn.w	r0, #11
 8007188:	f7fa fa2b 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800718c:	2200      	movs	r2, #0
 800718e:	2100      	movs	r1, #0
 8007190:	f06f 000a 	mvn.w	r0, #10
 8007194:	f7fa fa25 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8007198:	2200      	movs	r2, #0
 800719a:	2100      	movs	r1, #0
 800719c:	f06f 0009 	mvn.w	r0, #9
 80071a0:	f7fa fa1f 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80071a4:	2200      	movs	r2, #0
 80071a6:	2100      	movs	r1, #0
 80071a8:	f06f 0004 	mvn.w	r0, #4
 80071ac:	f7fa fa19 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80071b0:	2200      	movs	r2, #0
 80071b2:	2100      	movs	r1, #0
 80071b4:	f06f 0003 	mvn.w	r0, #3
 80071b8:	f7fa fa13 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80071bc:	2200      	movs	r2, #0
 80071be:	2100      	movs	r1, #0
 80071c0:	f06f 0001 	mvn.w	r0, #1
 80071c4:	f7fa fa0d 	bl	80015e2 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80071c8:	2200      	movs	r2, #0
 80071ca:	2100      	movs	r1, #0
 80071cc:	f04f 30ff 	mov.w	r0, #4294967295
 80071d0:	f7fa fa07 	bl	80015e2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80071d4:	bf00      	nop
 80071d6:	3708      	adds	r7, #8
 80071d8:	46bd      	mov	sp, r7
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	40023800 	.word	0x40023800

080071e0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b088      	sub	sp, #32
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC2)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4a10      	ldr	r2, [pc, #64]	; (8007230 <HAL_ADC_MspInit+0x50>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d119      	bne.n	8007226 <HAL_ADC_MspInit+0x46>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80071f2:	2300      	movs	r3, #0
 80071f4:	60bb      	str	r3, [r7, #8]
 80071f6:	4a0f      	ldr	r2, [pc, #60]	; (8007234 <HAL_ADC_MspInit+0x54>)
 80071f8:	4b0e      	ldr	r3, [pc, #56]	; (8007234 <HAL_ADC_MspInit+0x54>)
 80071fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071fc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007200:	6453      	str	r3, [r2, #68]	; 0x44
 8007202:	4b0c      	ldr	r3, [pc, #48]	; (8007234 <HAL_ADC_MspInit+0x54>)
 8007204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007206:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800720a:	60bb      	str	r3, [r7, #8]
 800720c:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC2 GPIO Configuration    
    PA7     ------> ADC2_IN7 
    */
    GPIO_InitStruct.Pin = DRV_RC_FILTER_Pin;
 800720e:	2380      	movs	r3, #128	; 0x80
 8007210:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007212:	2303      	movs	r3, #3
 8007214:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007216:	2300      	movs	r3, #0
 8007218:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DRV_RC_FILTER_GPIO_Port, &GPIO_InitStruct);
 800721a:	f107 030c 	add.w	r3, r7, #12
 800721e:	4619      	mov	r1, r3
 8007220:	4805      	ldr	r0, [pc, #20]	; (8007238 <HAL_ADC_MspInit+0x58>)
 8007222:	f7fa fa61 	bl	80016e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8007226:	bf00      	nop
 8007228:	3720      	adds	r7, #32
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
 800722e:	bf00      	nop
 8007230:	40012100 	.word	0x40012100
 8007234:	40023800 	.word	0x40023800
 8007238:	40020000 	.word	0x40020000

0800723c <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800723c:	b580      	push	{r7, lr}
 800723e:	b088      	sub	sp, #32
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	4a1a      	ldr	r2, [pc, #104]	; (80072b4 <HAL_I2C_MspInit+0x78>)
 800724a:	4293      	cmp	r3, r2
 800724c:	d12d      	bne.n	80072aa <HAL_I2C_MspInit+0x6e>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800724e:	23c0      	movs	r3, #192	; 0xc0
 8007250:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007252:	2312      	movs	r3, #18
 8007254:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007256:	2301      	movs	r3, #1
 8007258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800725a:	2303      	movs	r3, #3
 800725c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800725e:	2304      	movs	r3, #4
 8007260:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007262:	f107 030c 	add.w	r3, r7, #12
 8007266:	4619      	mov	r1, r3
 8007268:	4813      	ldr	r0, [pc, #76]	; (80072b8 <HAL_I2C_MspInit+0x7c>)
 800726a:	f7fa fa3d 	bl	80016e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800726e:	2300      	movs	r3, #0
 8007270:	60bb      	str	r3, [r7, #8]
 8007272:	4a12      	ldr	r2, [pc, #72]	; (80072bc <HAL_I2C_MspInit+0x80>)
 8007274:	4b11      	ldr	r3, [pc, #68]	; (80072bc <HAL_I2C_MspInit+0x80>)
 8007276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007278:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800727c:	6413      	str	r3, [r2, #64]	; 0x40
 800727e:	4b0f      	ldr	r3, [pc, #60]	; (80072bc <HAL_I2C_MspInit+0x80>)
 8007280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007282:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007286:	60bb      	str	r3, [r7, #8]
 8007288:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 800728a:	2200      	movs	r2, #0
 800728c:	210c      	movs	r1, #12
 800728e:	201f      	movs	r0, #31
 8007290:	f7fa f9a7 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007294:	201f      	movs	r0, #31
 8007296:	f7fa f9c0 	bl	800161a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 800729a:	2200      	movs	r2, #0
 800729c:	210c      	movs	r1, #12
 800729e:	2020      	movs	r0, #32
 80072a0:	f7fa f99f 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80072a4:	2020      	movs	r0, #32
 80072a6:	f7fa f9b8 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80072aa:	bf00      	nop
 80072ac:	3720      	adds	r7, #32
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}
 80072b2:	bf00      	nop
 80072b4:	40005400 	.word	0x40005400
 80072b8:	40020400 	.word	0x40020400
 80072bc:	40023800 	.word	0x40023800

080072c0 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b08c      	sub	sp, #48	; 0x30
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM2)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d0:	d126      	bne.n	8007320 <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80072d2:	2300      	movs	r3, #0
 80072d4:	61bb      	str	r3, [r7, #24]
 80072d6:	4a3a      	ldr	r2, [pc, #232]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80072d8:	4b39      	ldr	r3, [pc, #228]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80072da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072dc:	f043 0301 	orr.w	r3, r3, #1
 80072e0:	6413      	str	r3, [r2, #64]	; 0x40
 80072e2:	4b37      	ldr	r3, [pc, #220]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80072e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e6:	f003 0301 	and.w	r3, r3, #1
 80072ea:	61bb      	str	r3, [r7, #24]
 80072ec:	69bb      	ldr	r3, [r7, #24]
  
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = VELOCITY_INPUT_Pin;
 80072ee:	2301      	movs	r3, #1
 80072f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072f2:	2302      	movs	r3, #2
 80072f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072f6:	2300      	movs	r3, #0
 80072f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80072fa:	2300      	movs	r3, #0
 80072fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80072fe:	2301      	movs	r3, #1
 8007300:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(VELOCITY_INPUT_GPIO_Port, &GPIO_InitStruct);
 8007302:	f107 031c 	add.w	r3, r7, #28
 8007306:	4619      	mov	r1, r3
 8007308:	482e      	ldr	r0, [pc, #184]	; (80073c4 <HAL_TIM_Base_MspInit+0x104>)
 800730a:	f7fa f9ed 	bl	80016e8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 11, 0);
 800730e:	2200      	movs	r2, #0
 8007310:	210b      	movs	r1, #11
 8007312:	201c      	movs	r0, #28
 8007314:	f7fa f965 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007318:	201c      	movs	r0, #28
 800731a:	f7fa f97e 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 800731e:	e04a      	b.n	80073b6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM3)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	4a28      	ldr	r2, [pc, #160]	; (80073c8 <HAL_TIM_Base_MspInit+0x108>)
 8007326:	4293      	cmp	r3, r2
 8007328:	d116      	bne.n	8007358 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]
 800732e:	4a24      	ldr	r2, [pc, #144]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 8007330:	4b23      	ldr	r3, [pc, #140]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 8007332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007334:	f043 0302 	orr.w	r3, r3, #2
 8007338:	6413      	str	r3, [r2, #64]	; 0x40
 800733a:	4b21      	ldr	r3, [pc, #132]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 800733c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733e:	f003 0302 	and.w	r3, r3, #2
 8007342:	617b      	str	r3, [r7, #20]
 8007344:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007346:	2200      	movs	r2, #0
 8007348:	2100      	movs	r1, #0
 800734a:	201d      	movs	r0, #29
 800734c:	f7fa f949 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007350:	201d      	movs	r0, #29
 8007352:	f7fa f962 	bl	800161a <HAL_NVIC_EnableIRQ>
}
 8007356:	e02e      	b.n	80073b6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM4)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a1b      	ldr	r2, [pc, #108]	; (80073cc <HAL_TIM_Base_MspInit+0x10c>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d116      	bne.n	8007390 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8007362:	2300      	movs	r3, #0
 8007364:	613b      	str	r3, [r7, #16]
 8007366:	4a16      	ldr	r2, [pc, #88]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 8007368:	4b15      	ldr	r3, [pc, #84]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 800736a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800736c:	f043 0304 	orr.w	r3, r3, #4
 8007370:	6413      	str	r3, [r2, #64]	; 0x40
 8007372:	4b13      	ldr	r3, [pc, #76]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 8007374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007376:	f003 0304 	and.w	r3, r3, #4
 800737a:	613b      	str	r3, [r7, #16]
 800737c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800737e:	2200      	movs	r2, #0
 8007380:	2100      	movs	r1, #0
 8007382:	201e      	movs	r0, #30
 8007384:	f7fa f92d 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8007388:	201e      	movs	r0, #30
 800738a:	f7fa f946 	bl	800161a <HAL_NVIC_EnableIRQ>
}
 800738e:	e012      	b.n	80073b6 <HAL_TIM_Base_MspInit+0xf6>
  else if(htim_base->Instance==TIM13)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a0e      	ldr	r2, [pc, #56]	; (80073d0 <HAL_TIM_Base_MspInit+0x110>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d10d      	bne.n	80073b6 <HAL_TIM_Base_MspInit+0xf6>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800739a:	2300      	movs	r3, #0
 800739c:	60fb      	str	r3, [r7, #12]
 800739e:	4a08      	ldr	r2, [pc, #32]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80073a0:	4b07      	ldr	r3, [pc, #28]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80073a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073a8:	6413      	str	r3, [r2, #64]	; 0x40
 80073aa:	4b05      	ldr	r3, [pc, #20]	; (80073c0 <HAL_TIM_Base_MspInit+0x100>)
 80073ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073b2:	60fb      	str	r3, [r7, #12]
 80073b4:	68fb      	ldr	r3, [r7, #12]
}
 80073b6:	bf00      	nop
 80073b8:	3730      	adds	r7, #48	; 0x30
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	40023800 	.word	0x40023800
 80073c4:	40020000 	.word	0x40020000
 80073c8:	40000400 	.word	0x40000400
 80073cc:	40000800 	.word	0x40000800
 80073d0:	40001c00 	.word	0x40001c00

080073d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b088      	sub	sp, #32
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a16      	ldr	r2, [pc, #88]	; (800743c <HAL_TIM_MspPostInit+0x68>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d110      	bne.n	8007408 <HAL_TIM_MspPostInit+0x34>

  /* USER CODE END TIM3_MspPostInit 0 */
    /**TIM3 GPIO Configuration    
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 80073e6:	2320      	movs	r3, #32
 80073e8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073ea:	2302      	movs	r3, #2
 80073ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073f2:	2300      	movs	r3, #0
 80073f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80073f6:	2302      	movs	r3, #2
 80073f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80073fa:	f107 030c 	add.w	r3, r7, #12
 80073fe:	4619      	mov	r1, r3
 8007400:	480f      	ldr	r0, [pc, #60]	; (8007440 <HAL_TIM_MspPostInit+0x6c>)
 8007402:	f7fa f971 	bl	80016e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8007406:	e014      	b.n	8007432 <HAL_TIM_MspPostInit+0x5e>
  else if(htim->Instance==TIM13)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a0d      	ldr	r2, [pc, #52]	; (8007444 <HAL_TIM_MspPostInit+0x70>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d10f      	bne.n	8007432 <HAL_TIM_MspPostInit+0x5e>
    GPIO_InitStruct.Pin = DRV_ENABLE_Pin;
 8007412:	2340      	movs	r3, #64	; 0x40
 8007414:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007416:	2302      	movs	r3, #2
 8007418:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800741a:	2302      	movs	r3, #2
 800741c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800741e:	2302      	movs	r3, #2
 8007420:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8007422:	2309      	movs	r3, #9
 8007424:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DRV_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007426:	f107 030c 	add.w	r3, r7, #12
 800742a:	4619      	mov	r1, r3
 800742c:	4806      	ldr	r0, [pc, #24]	; (8007448 <HAL_TIM_MspPostInit+0x74>)
 800742e:	f7fa f95b 	bl	80016e8 <HAL_GPIO_Init>
}
 8007432:	bf00      	nop
 8007434:	3720      	adds	r7, #32
 8007436:	46bd      	mov	sp, r7
 8007438:	bd80      	pop	{r7, pc}
 800743a:	bf00      	nop
 800743c:	40000400 	.word	0x40000400
 8007440:	40020400 	.word	0x40020400
 8007444:	40001c00 	.word	0x40001c00
 8007448:	40020000 	.word	0x40020000

0800744c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b088      	sub	sp, #32
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a16      	ldr	r2, [pc, #88]	; (80074b4 <HAL_UART_MspInit+0x68>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d126      	bne.n	80074ac <HAL_UART_MspInit+0x60>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800745e:	2300      	movs	r3, #0
 8007460:	60bb      	str	r3, [r7, #8]
 8007462:	4a15      	ldr	r2, [pc, #84]	; (80074b8 <HAL_UART_MspInit+0x6c>)
 8007464:	4b14      	ldr	r3, [pc, #80]	; (80074b8 <HAL_UART_MspInit+0x6c>)
 8007466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007468:	f043 0310 	orr.w	r3, r3, #16
 800746c:	6453      	str	r3, [r2, #68]	; 0x44
 800746e:	4b12      	ldr	r3, [pc, #72]	; (80074b8 <HAL_UART_MspInit+0x6c>)
 8007470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007472:	f003 0310 	and.w	r3, r3, #16
 8007476:	60bb      	str	r3, [r7, #8]
 8007478:	68bb      	ldr	r3, [r7, #8]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800747a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800747e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007480:	2302      	movs	r3, #2
 8007482:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007484:	2301      	movs	r3, #1
 8007486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007488:	2303      	movs	r3, #3
 800748a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800748c:	2307      	movs	r3, #7
 800748e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007490:	f107 030c 	add.w	r3, r7, #12
 8007494:	4619      	mov	r1, r3
 8007496:	4809      	ldr	r0, [pc, #36]	; (80074bc <HAL_UART_MspInit+0x70>)
 8007498:	f7fa f926 	bl	80016e8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 10, 0);
 800749c:	2200      	movs	r2, #0
 800749e:	210a      	movs	r1, #10
 80074a0:	2025      	movs	r0, #37	; 0x25
 80074a2:	f7fa f89e 	bl	80015e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80074a6:	2025      	movs	r0, #37	; 0x25
 80074a8:	f7fa f8b7 	bl	800161a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80074ac:	bf00      	nop
 80074ae:	3720      	adds	r7, #32
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	40011000 	.word	0x40011000
 80074b8:	40023800 	.word	0x40023800
 80074bc:	40020000 	.word	0x40020000

080074c0 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80074c0:	b480      	push	{r7}
 80074c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80074c4:	bf00      	nop
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr

080074ce <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80074ce:	b480      	push	{r7}
 80074d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80074d2:	e7fe      	b.n	80074d2 <HardFault_Handler+0x4>

080074d4 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80074d4:	b480      	push	{r7}
 80074d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80074d8:	e7fe      	b.n	80074d8 <MemManage_Handler+0x4>

080074da <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80074da:	b480      	push	{r7}
 80074dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80074de:	e7fe      	b.n	80074de <BusFault_Handler+0x4>

080074e0 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80074e0:	b480      	push	{r7}
 80074e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80074e4:	e7fe      	b.n	80074e4 <UsageFault_Handler+0x4>

080074e6 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80074e6:	b480      	push	{r7}
 80074e8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80074ea:	bf00      	nop
 80074ec:	46bd      	mov	sp, r7
 80074ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f2:	4770      	bx	lr

080074f4 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80074f4:	b480      	push	{r7}
 80074f6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80074f8:	bf00      	nop
 80074fa:	46bd      	mov	sp, r7
 80074fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007500:	4770      	bx	lr

08007502 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8007502:	b480      	push	{r7}
 8007504:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007506:	bf00      	nop
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007514:	f7f9 fce8 	bl	8000ee8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8007518:	f7fa f8b6 	bl	8001688 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800751c:	bf00      	nop
 800751e:	bd80      	pop	{r7, pc}

08007520 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007524:	4802      	ldr	r0, [pc, #8]	; (8007530 <TIM2_IRQHandler+0x10>)
 8007526:	f7fc ffd5 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800752a:	bf00      	nop
 800752c:	bd80      	pop	{r7, pc}
 800752e:	bf00      	nop
 8007530:	20000630 	.word	0x20000630

08007534 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007538:	4802      	ldr	r0, [pc, #8]	; (8007544 <TIM3_IRQHandler+0x10>)
 800753a:	f7fc ffcb 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800753e:	bf00      	nop
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	2000038c 	.word	0x2000038c

08007548 <TIM4_IRQHandler>:

/**
* @brief This function handles TIM4 global interrupt.
*/
void TIM4_IRQHandler(void)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800754c:	4802      	ldr	r0, [pc, #8]	; (8007558 <TIM4_IRQHandler+0x10>)
 800754e:	f7fc ffc1 	bl	80044d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8007552:	bf00      	nop
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	200002a4 	.word	0x200002a4

0800755c <I2C1_EV_IRQHandler>:

/**
* @brief This function handles I2C1 event interrupt.
*/
void I2C1_EV_IRQHandler(void)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007560:	4802      	ldr	r0, [pc, #8]	; (800756c <I2C1_EV_IRQHandler+0x10>)
 8007562:	f7fa fd1d 	bl	8001fa0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8007566:	bf00      	nop
 8007568:	bd80      	pop	{r7, pc}
 800756a:	bf00      	nop
 800756c:	20000328 	.word	0x20000328

08007570 <I2C1_ER_IRQHandler>:

/**
* @brief This function handles I2C1 error interrupt.
*/
void I2C1_ER_IRQHandler(void)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8007574:	4802      	ldr	r0, [pc, #8]	; (8007580 <I2C1_ER_IRQHandler+0x10>)
 8007576:	f7fa fe17 	bl	80021a8 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800757a:	bf00      	nop
 800757c:	bd80      	pop	{r7, pc}
 800757e:	bf00      	nop
 8007580:	20000328 	.word	0x20000328

08007584 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007588:	4802      	ldr	r0, [pc, #8]	; (8007594 <USART1_IRQHandler+0x10>)
 800758a:	f7fe f8af 	bl	80056ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800758e:	bf00      	nop
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200005ac 	.word	0x200005ac

08007598 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007598:	b480      	push	{r7}
 800759a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800759c:	4a16      	ldr	r2, [pc, #88]	; (80075f8 <SystemInit+0x60>)
 800759e:	4b16      	ldr	r3, [pc, #88]	; (80075f8 <SystemInit+0x60>)
 80075a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80075a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80075ac:	4a13      	ldr	r2, [pc, #76]	; (80075fc <SystemInit+0x64>)
 80075ae:	4b13      	ldr	r3, [pc, #76]	; (80075fc <SystemInit+0x64>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f043 0301 	orr.w	r3, r3, #1
 80075b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80075b8:	4b10      	ldr	r3, [pc, #64]	; (80075fc <SystemInit+0x64>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80075be:	4a0f      	ldr	r2, [pc, #60]	; (80075fc <SystemInit+0x64>)
 80075c0:	4b0e      	ldr	r3, [pc, #56]	; (80075fc <SystemInit+0x64>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80075c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075cc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80075ce:	4b0b      	ldr	r3, [pc, #44]	; (80075fc <SystemInit+0x64>)
 80075d0:	4a0b      	ldr	r2, [pc, #44]	; (8007600 <SystemInit+0x68>)
 80075d2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80075d4:	4a09      	ldr	r2, [pc, #36]	; (80075fc <SystemInit+0x64>)
 80075d6:	4b09      	ldr	r3, [pc, #36]	; (80075fc <SystemInit+0x64>)
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80075de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80075e0:	4b06      	ldr	r3, [pc, #24]	; (80075fc <SystemInit+0x64>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80075e6:	4b04      	ldr	r3, [pc, #16]	; (80075f8 <SystemInit+0x60>)
 80075e8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80075ec:	609a      	str	r2, [r3, #8]
#endif
}
 80075ee:	bf00      	nop
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr
 80075f8:	e000ed00 	.word	0xe000ed00
 80075fc:	40023800 	.word	0x40023800
 8007600:	24003010 	.word	0x24003010

08007604 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007604:	f8df d034 	ldr.w	sp, [pc, #52]	; 800763c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007608:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800760a:	e003      	b.n	8007614 <LoopCopyDataInit>

0800760c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800760c:	4b0c      	ldr	r3, [pc, #48]	; (8007640 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800760e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007610:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007612:	3104      	adds	r1, #4

08007614 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007614:	480b      	ldr	r0, [pc, #44]	; (8007644 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007616:	4b0c      	ldr	r3, [pc, #48]	; (8007648 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007618:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800761a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800761c:	d3f6      	bcc.n	800760c <CopyDataInit>
  ldr  r2, =_sbss
 800761e:	4a0b      	ldr	r2, [pc, #44]	; (800764c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007620:	e002      	b.n	8007628 <LoopFillZerobss>

08007622 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007622:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007624:	f842 3b04 	str.w	r3, [r2], #4

08007628 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007628:	4b09      	ldr	r3, [pc, #36]	; (8007650 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800762a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800762c:	d3f9      	bcc.n	8007622 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800762e:	f7ff ffb3 	bl	8007598 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007632:	f000 f815 	bl	8007660 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007636:	f7fe fc89 	bl	8005f4c <main>
  bx  lr    
 800763a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800763c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007640:	08008220 	.word	0x08008220
  ldr  r0, =_sdata
 8007644:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007648:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 800764c:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8007650:	200006ac 	.word	0x200006ac

08007654 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007654:	e7fe      	b.n	8007654 <ADC_IRQHandler>

08007656 <atoi>:
 8007656:	220a      	movs	r2, #10
 8007658:	2100      	movs	r1, #0
 800765a:	f000 b8d1 	b.w	8007800 <strtol>
	...

08007660 <__libc_init_array>:
 8007660:	b570      	push	{r4, r5, r6, lr}
 8007662:	4e0d      	ldr	r6, [pc, #52]	; (8007698 <__libc_init_array+0x38>)
 8007664:	4c0d      	ldr	r4, [pc, #52]	; (800769c <__libc_init_array+0x3c>)
 8007666:	1ba4      	subs	r4, r4, r6
 8007668:	10a4      	asrs	r4, r4, #2
 800766a:	2500      	movs	r5, #0
 800766c:	42a5      	cmp	r5, r4
 800766e:	d109      	bne.n	8007684 <__libc_init_array+0x24>
 8007670:	4e0b      	ldr	r6, [pc, #44]	; (80076a0 <__libc_init_array+0x40>)
 8007672:	4c0c      	ldr	r4, [pc, #48]	; (80076a4 <__libc_init_array+0x44>)
 8007674:	f000 fd02 	bl	800807c <_init>
 8007678:	1ba4      	subs	r4, r4, r6
 800767a:	10a4      	asrs	r4, r4, #2
 800767c:	2500      	movs	r5, #0
 800767e:	42a5      	cmp	r5, r4
 8007680:	d105      	bne.n	800768e <__libc_init_array+0x2e>
 8007682:	bd70      	pop	{r4, r5, r6, pc}
 8007684:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007688:	4798      	blx	r3
 800768a:	3501      	adds	r5, #1
 800768c:	e7ee      	b.n	800766c <__libc_init_array+0xc>
 800768e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007692:	4798      	blx	r3
 8007694:	3501      	adds	r5, #1
 8007696:	e7f2      	b.n	800767e <__libc_init_array+0x1e>
 8007698:	08008218 	.word	0x08008218
 800769c:	08008218 	.word	0x08008218
 80076a0:	08008218 	.word	0x08008218
 80076a4:	0800821c 	.word	0x0800821c

080076a8 <memset>:
 80076a8:	4402      	add	r2, r0
 80076aa:	4603      	mov	r3, r0
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d100      	bne.n	80076b2 <memset+0xa>
 80076b0:	4770      	bx	lr
 80076b2:	f803 1b01 	strb.w	r1, [r3], #1
 80076b6:	e7f9      	b.n	80076ac <memset+0x4>

080076b8 <siprintf>:
 80076b8:	b40e      	push	{r1, r2, r3}
 80076ba:	b500      	push	{lr}
 80076bc:	b09c      	sub	sp, #112	; 0x70
 80076be:	f44f 7102 	mov.w	r1, #520	; 0x208
 80076c2:	ab1d      	add	r3, sp, #116	; 0x74
 80076c4:	f8ad 1014 	strh.w	r1, [sp, #20]
 80076c8:	9002      	str	r0, [sp, #8]
 80076ca:	9006      	str	r0, [sp, #24]
 80076cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80076d0:	480a      	ldr	r0, [pc, #40]	; (80076fc <siprintf+0x44>)
 80076d2:	9104      	str	r1, [sp, #16]
 80076d4:	9107      	str	r1, [sp, #28]
 80076d6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80076da:	f853 2b04 	ldr.w	r2, [r3], #4
 80076de:	f8ad 1016 	strh.w	r1, [sp, #22]
 80076e2:	6800      	ldr	r0, [r0, #0]
 80076e4:	9301      	str	r3, [sp, #4]
 80076e6:	a902      	add	r1, sp, #8
 80076e8:	f000 f910 	bl	800790c <_svfiprintf_r>
 80076ec:	9b02      	ldr	r3, [sp, #8]
 80076ee:	2200      	movs	r2, #0
 80076f0:	701a      	strb	r2, [r3, #0]
 80076f2:	b01c      	add	sp, #112	; 0x70
 80076f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80076f8:	b003      	add	sp, #12
 80076fa:	4770      	bx	lr
 80076fc:	20000020 	.word	0x20000020

08007700 <_strtol_l.isra.0>:
 8007700:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007704:	4680      	mov	r8, r0
 8007706:	4689      	mov	r9, r1
 8007708:	4692      	mov	sl, r2
 800770a:	461f      	mov	r7, r3
 800770c:	468b      	mov	fp, r1
 800770e:	465d      	mov	r5, fp
 8007710:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007712:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007716:	f000 f889 	bl	800782c <__locale_ctype_ptr_l>
 800771a:	4420      	add	r0, r4
 800771c:	7846      	ldrb	r6, [r0, #1]
 800771e:	f016 0608 	ands.w	r6, r6, #8
 8007722:	d10b      	bne.n	800773c <_strtol_l.isra.0+0x3c>
 8007724:	2c2d      	cmp	r4, #45	; 0x2d
 8007726:	d10b      	bne.n	8007740 <_strtol_l.isra.0+0x40>
 8007728:	782c      	ldrb	r4, [r5, #0]
 800772a:	2601      	movs	r6, #1
 800772c:	f10b 0502 	add.w	r5, fp, #2
 8007730:	b167      	cbz	r7, 800774c <_strtol_l.isra.0+0x4c>
 8007732:	2f10      	cmp	r7, #16
 8007734:	d114      	bne.n	8007760 <_strtol_l.isra.0+0x60>
 8007736:	2c30      	cmp	r4, #48	; 0x30
 8007738:	d00a      	beq.n	8007750 <_strtol_l.isra.0+0x50>
 800773a:	e011      	b.n	8007760 <_strtol_l.isra.0+0x60>
 800773c:	46ab      	mov	fp, r5
 800773e:	e7e6      	b.n	800770e <_strtol_l.isra.0+0xe>
 8007740:	2c2b      	cmp	r4, #43	; 0x2b
 8007742:	bf04      	itt	eq
 8007744:	782c      	ldrbeq	r4, [r5, #0]
 8007746:	f10b 0502 	addeq.w	r5, fp, #2
 800774a:	e7f1      	b.n	8007730 <_strtol_l.isra.0+0x30>
 800774c:	2c30      	cmp	r4, #48	; 0x30
 800774e:	d127      	bne.n	80077a0 <_strtol_l.isra.0+0xa0>
 8007750:	782b      	ldrb	r3, [r5, #0]
 8007752:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007756:	2b58      	cmp	r3, #88	; 0x58
 8007758:	d14b      	bne.n	80077f2 <_strtol_l.isra.0+0xf2>
 800775a:	786c      	ldrb	r4, [r5, #1]
 800775c:	2710      	movs	r7, #16
 800775e:	3502      	adds	r5, #2
 8007760:	2e00      	cmp	r6, #0
 8007762:	bf0c      	ite	eq
 8007764:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007768:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800776c:	2200      	movs	r2, #0
 800776e:	fbb1 fef7 	udiv	lr, r1, r7
 8007772:	4610      	mov	r0, r2
 8007774:	fb07 1c1e 	mls	ip, r7, lr, r1
 8007778:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800777c:	2b09      	cmp	r3, #9
 800777e:	d811      	bhi.n	80077a4 <_strtol_l.isra.0+0xa4>
 8007780:	461c      	mov	r4, r3
 8007782:	42a7      	cmp	r7, r4
 8007784:	dd1d      	ble.n	80077c2 <_strtol_l.isra.0+0xc2>
 8007786:	1c53      	adds	r3, r2, #1
 8007788:	d007      	beq.n	800779a <_strtol_l.isra.0+0x9a>
 800778a:	4586      	cmp	lr, r0
 800778c:	d316      	bcc.n	80077bc <_strtol_l.isra.0+0xbc>
 800778e:	d101      	bne.n	8007794 <_strtol_l.isra.0+0x94>
 8007790:	45a4      	cmp	ip, r4
 8007792:	db13      	blt.n	80077bc <_strtol_l.isra.0+0xbc>
 8007794:	fb00 4007 	mla	r0, r0, r7, r4
 8007798:	2201      	movs	r2, #1
 800779a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800779e:	e7eb      	b.n	8007778 <_strtol_l.isra.0+0x78>
 80077a0:	270a      	movs	r7, #10
 80077a2:	e7dd      	b.n	8007760 <_strtol_l.isra.0+0x60>
 80077a4:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80077a8:	2b19      	cmp	r3, #25
 80077aa:	d801      	bhi.n	80077b0 <_strtol_l.isra.0+0xb0>
 80077ac:	3c37      	subs	r4, #55	; 0x37
 80077ae:	e7e8      	b.n	8007782 <_strtol_l.isra.0+0x82>
 80077b0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80077b4:	2b19      	cmp	r3, #25
 80077b6:	d804      	bhi.n	80077c2 <_strtol_l.isra.0+0xc2>
 80077b8:	3c57      	subs	r4, #87	; 0x57
 80077ba:	e7e2      	b.n	8007782 <_strtol_l.isra.0+0x82>
 80077bc:	f04f 32ff 	mov.w	r2, #4294967295
 80077c0:	e7eb      	b.n	800779a <_strtol_l.isra.0+0x9a>
 80077c2:	1c53      	adds	r3, r2, #1
 80077c4:	d108      	bne.n	80077d8 <_strtol_l.isra.0+0xd8>
 80077c6:	2322      	movs	r3, #34	; 0x22
 80077c8:	f8c8 3000 	str.w	r3, [r8]
 80077cc:	4608      	mov	r0, r1
 80077ce:	f1ba 0f00 	cmp.w	sl, #0
 80077d2:	d107      	bne.n	80077e4 <_strtol_l.isra.0+0xe4>
 80077d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077d8:	b106      	cbz	r6, 80077dc <_strtol_l.isra.0+0xdc>
 80077da:	4240      	negs	r0, r0
 80077dc:	f1ba 0f00 	cmp.w	sl, #0
 80077e0:	d00c      	beq.n	80077fc <_strtol_l.isra.0+0xfc>
 80077e2:	b122      	cbz	r2, 80077ee <_strtol_l.isra.0+0xee>
 80077e4:	3d01      	subs	r5, #1
 80077e6:	f8ca 5000 	str.w	r5, [sl]
 80077ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077ee:	464d      	mov	r5, r9
 80077f0:	e7f9      	b.n	80077e6 <_strtol_l.isra.0+0xe6>
 80077f2:	2430      	movs	r4, #48	; 0x30
 80077f4:	2f00      	cmp	r7, #0
 80077f6:	d1b3      	bne.n	8007760 <_strtol_l.isra.0+0x60>
 80077f8:	2708      	movs	r7, #8
 80077fa:	e7b1      	b.n	8007760 <_strtol_l.isra.0+0x60>
 80077fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007800 <strtol>:
 8007800:	4b08      	ldr	r3, [pc, #32]	; (8007824 <strtol+0x24>)
 8007802:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007804:	681c      	ldr	r4, [r3, #0]
 8007806:	4d08      	ldr	r5, [pc, #32]	; (8007828 <strtol+0x28>)
 8007808:	6a23      	ldr	r3, [r4, #32]
 800780a:	2b00      	cmp	r3, #0
 800780c:	bf08      	it	eq
 800780e:	462b      	moveq	r3, r5
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	4613      	mov	r3, r2
 8007814:	460a      	mov	r2, r1
 8007816:	4601      	mov	r1, r0
 8007818:	4620      	mov	r0, r4
 800781a:	f7ff ff71 	bl	8007700 <_strtol_l.isra.0>
 800781e:	b003      	add	sp, #12
 8007820:	bd30      	pop	{r4, r5, pc}
 8007822:	bf00      	nop
 8007824:	20000020 	.word	0x20000020
 8007828:	20000084 	.word	0x20000084

0800782c <__locale_ctype_ptr_l>:
 800782c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8007830:	4770      	bx	lr

08007832 <__ascii_mbtowc>:
 8007832:	b082      	sub	sp, #8
 8007834:	b901      	cbnz	r1, 8007838 <__ascii_mbtowc+0x6>
 8007836:	a901      	add	r1, sp, #4
 8007838:	b142      	cbz	r2, 800784c <__ascii_mbtowc+0x1a>
 800783a:	b14b      	cbz	r3, 8007850 <__ascii_mbtowc+0x1e>
 800783c:	7813      	ldrb	r3, [r2, #0]
 800783e:	600b      	str	r3, [r1, #0]
 8007840:	7812      	ldrb	r2, [r2, #0]
 8007842:	1c10      	adds	r0, r2, #0
 8007844:	bf18      	it	ne
 8007846:	2001      	movne	r0, #1
 8007848:	b002      	add	sp, #8
 800784a:	4770      	bx	lr
 800784c:	4610      	mov	r0, r2
 800784e:	e7fb      	b.n	8007848 <__ascii_mbtowc+0x16>
 8007850:	f06f 0001 	mvn.w	r0, #1
 8007854:	e7f8      	b.n	8007848 <__ascii_mbtowc+0x16>

08007856 <__ssputs_r>:
 8007856:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800785a:	688e      	ldr	r6, [r1, #8]
 800785c:	429e      	cmp	r6, r3
 800785e:	4682      	mov	sl, r0
 8007860:	460c      	mov	r4, r1
 8007862:	4691      	mov	r9, r2
 8007864:	4698      	mov	r8, r3
 8007866:	d835      	bhi.n	80078d4 <__ssputs_r+0x7e>
 8007868:	898a      	ldrh	r2, [r1, #12]
 800786a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800786e:	d031      	beq.n	80078d4 <__ssputs_r+0x7e>
 8007870:	6825      	ldr	r5, [r4, #0]
 8007872:	6909      	ldr	r1, [r1, #16]
 8007874:	1a6f      	subs	r7, r5, r1
 8007876:	6965      	ldr	r5, [r4, #20]
 8007878:	2302      	movs	r3, #2
 800787a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800787e:	fb95 f5f3 	sdiv	r5, r5, r3
 8007882:	f108 0301 	add.w	r3, r8, #1
 8007886:	443b      	add	r3, r7
 8007888:	429d      	cmp	r5, r3
 800788a:	bf38      	it	cc
 800788c:	461d      	movcc	r5, r3
 800788e:	0553      	lsls	r3, r2, #21
 8007890:	d531      	bpl.n	80078f6 <__ssputs_r+0xa0>
 8007892:	4629      	mov	r1, r5
 8007894:	f000 fb44 	bl	8007f20 <_malloc_r>
 8007898:	4606      	mov	r6, r0
 800789a:	b950      	cbnz	r0, 80078b2 <__ssputs_r+0x5c>
 800789c:	230c      	movs	r3, #12
 800789e:	f8ca 3000 	str.w	r3, [sl]
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078a8:	81a3      	strh	r3, [r4, #12]
 80078aa:	f04f 30ff 	mov.w	r0, #4294967295
 80078ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078b2:	463a      	mov	r2, r7
 80078b4:	6921      	ldr	r1, [r4, #16]
 80078b6:	f000 fac0 	bl	8007e3a <memcpy>
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80078c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c4:	81a3      	strh	r3, [r4, #12]
 80078c6:	6126      	str	r6, [r4, #16]
 80078c8:	6165      	str	r5, [r4, #20]
 80078ca:	443e      	add	r6, r7
 80078cc:	1bed      	subs	r5, r5, r7
 80078ce:	6026      	str	r6, [r4, #0]
 80078d0:	60a5      	str	r5, [r4, #8]
 80078d2:	4646      	mov	r6, r8
 80078d4:	4546      	cmp	r6, r8
 80078d6:	bf28      	it	cs
 80078d8:	4646      	movcs	r6, r8
 80078da:	4632      	mov	r2, r6
 80078dc:	4649      	mov	r1, r9
 80078de:	6820      	ldr	r0, [r4, #0]
 80078e0:	f000 fab6 	bl	8007e50 <memmove>
 80078e4:	68a3      	ldr	r3, [r4, #8]
 80078e6:	1b9b      	subs	r3, r3, r6
 80078e8:	60a3      	str	r3, [r4, #8]
 80078ea:	6823      	ldr	r3, [r4, #0]
 80078ec:	441e      	add	r6, r3
 80078ee:	6026      	str	r6, [r4, #0]
 80078f0:	2000      	movs	r0, #0
 80078f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078f6:	462a      	mov	r2, r5
 80078f8:	f000 fb70 	bl	8007fdc <_realloc_r>
 80078fc:	4606      	mov	r6, r0
 80078fe:	2800      	cmp	r0, #0
 8007900:	d1e1      	bne.n	80078c6 <__ssputs_r+0x70>
 8007902:	6921      	ldr	r1, [r4, #16]
 8007904:	4650      	mov	r0, sl
 8007906:	f000 fabd 	bl	8007e84 <_free_r>
 800790a:	e7c7      	b.n	800789c <__ssputs_r+0x46>

0800790c <_svfiprintf_r>:
 800790c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007910:	b09d      	sub	sp, #116	; 0x74
 8007912:	4680      	mov	r8, r0
 8007914:	9303      	str	r3, [sp, #12]
 8007916:	898b      	ldrh	r3, [r1, #12]
 8007918:	061c      	lsls	r4, r3, #24
 800791a:	460d      	mov	r5, r1
 800791c:	4616      	mov	r6, r2
 800791e:	d50f      	bpl.n	8007940 <_svfiprintf_r+0x34>
 8007920:	690b      	ldr	r3, [r1, #16]
 8007922:	b96b      	cbnz	r3, 8007940 <_svfiprintf_r+0x34>
 8007924:	2140      	movs	r1, #64	; 0x40
 8007926:	f000 fafb 	bl	8007f20 <_malloc_r>
 800792a:	6028      	str	r0, [r5, #0]
 800792c:	6128      	str	r0, [r5, #16]
 800792e:	b928      	cbnz	r0, 800793c <_svfiprintf_r+0x30>
 8007930:	230c      	movs	r3, #12
 8007932:	f8c8 3000 	str.w	r3, [r8]
 8007936:	f04f 30ff 	mov.w	r0, #4294967295
 800793a:	e0c5      	b.n	8007ac8 <_svfiprintf_r+0x1bc>
 800793c:	2340      	movs	r3, #64	; 0x40
 800793e:	616b      	str	r3, [r5, #20]
 8007940:	2300      	movs	r3, #0
 8007942:	9309      	str	r3, [sp, #36]	; 0x24
 8007944:	2320      	movs	r3, #32
 8007946:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800794a:	2330      	movs	r3, #48	; 0x30
 800794c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007950:	f04f 0b01 	mov.w	fp, #1
 8007954:	4637      	mov	r7, r6
 8007956:	463c      	mov	r4, r7
 8007958:	f814 3b01 	ldrb.w	r3, [r4], #1
 800795c:	2b00      	cmp	r3, #0
 800795e:	d13c      	bne.n	80079da <_svfiprintf_r+0xce>
 8007960:	ebb7 0a06 	subs.w	sl, r7, r6
 8007964:	d00b      	beq.n	800797e <_svfiprintf_r+0x72>
 8007966:	4653      	mov	r3, sl
 8007968:	4632      	mov	r2, r6
 800796a:	4629      	mov	r1, r5
 800796c:	4640      	mov	r0, r8
 800796e:	f7ff ff72 	bl	8007856 <__ssputs_r>
 8007972:	3001      	adds	r0, #1
 8007974:	f000 80a3 	beq.w	8007abe <_svfiprintf_r+0x1b2>
 8007978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797a:	4453      	add	r3, sl
 800797c:	9309      	str	r3, [sp, #36]	; 0x24
 800797e:	783b      	ldrb	r3, [r7, #0]
 8007980:	2b00      	cmp	r3, #0
 8007982:	f000 809c 	beq.w	8007abe <_svfiprintf_r+0x1b2>
 8007986:	2300      	movs	r3, #0
 8007988:	f04f 32ff 	mov.w	r2, #4294967295
 800798c:	9304      	str	r3, [sp, #16]
 800798e:	9307      	str	r3, [sp, #28]
 8007990:	9205      	str	r2, [sp, #20]
 8007992:	9306      	str	r3, [sp, #24]
 8007994:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007998:	931a      	str	r3, [sp, #104]	; 0x68
 800799a:	2205      	movs	r2, #5
 800799c:	7821      	ldrb	r1, [r4, #0]
 800799e:	4850      	ldr	r0, [pc, #320]	; (8007ae0 <_svfiprintf_r+0x1d4>)
 80079a0:	f7f8 fc36 	bl	8000210 <memchr>
 80079a4:	1c67      	adds	r7, r4, #1
 80079a6:	9b04      	ldr	r3, [sp, #16]
 80079a8:	b9d8      	cbnz	r0, 80079e2 <_svfiprintf_r+0xd6>
 80079aa:	06d9      	lsls	r1, r3, #27
 80079ac:	bf44      	itt	mi
 80079ae:	2220      	movmi	r2, #32
 80079b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80079b4:	071a      	lsls	r2, r3, #28
 80079b6:	bf44      	itt	mi
 80079b8:	222b      	movmi	r2, #43	; 0x2b
 80079ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80079be:	7822      	ldrb	r2, [r4, #0]
 80079c0:	2a2a      	cmp	r2, #42	; 0x2a
 80079c2:	d016      	beq.n	80079f2 <_svfiprintf_r+0xe6>
 80079c4:	9a07      	ldr	r2, [sp, #28]
 80079c6:	2100      	movs	r1, #0
 80079c8:	200a      	movs	r0, #10
 80079ca:	4627      	mov	r7, r4
 80079cc:	3401      	adds	r4, #1
 80079ce:	783b      	ldrb	r3, [r7, #0]
 80079d0:	3b30      	subs	r3, #48	; 0x30
 80079d2:	2b09      	cmp	r3, #9
 80079d4:	d951      	bls.n	8007a7a <_svfiprintf_r+0x16e>
 80079d6:	b1c9      	cbz	r1, 8007a0c <_svfiprintf_r+0x100>
 80079d8:	e011      	b.n	80079fe <_svfiprintf_r+0xf2>
 80079da:	2b25      	cmp	r3, #37	; 0x25
 80079dc:	d0c0      	beq.n	8007960 <_svfiprintf_r+0x54>
 80079de:	4627      	mov	r7, r4
 80079e0:	e7b9      	b.n	8007956 <_svfiprintf_r+0x4a>
 80079e2:	4a3f      	ldr	r2, [pc, #252]	; (8007ae0 <_svfiprintf_r+0x1d4>)
 80079e4:	1a80      	subs	r0, r0, r2
 80079e6:	fa0b f000 	lsl.w	r0, fp, r0
 80079ea:	4318      	orrs	r0, r3
 80079ec:	9004      	str	r0, [sp, #16]
 80079ee:	463c      	mov	r4, r7
 80079f0:	e7d3      	b.n	800799a <_svfiprintf_r+0x8e>
 80079f2:	9a03      	ldr	r2, [sp, #12]
 80079f4:	1d11      	adds	r1, r2, #4
 80079f6:	6812      	ldr	r2, [r2, #0]
 80079f8:	9103      	str	r1, [sp, #12]
 80079fa:	2a00      	cmp	r2, #0
 80079fc:	db01      	blt.n	8007a02 <_svfiprintf_r+0xf6>
 80079fe:	9207      	str	r2, [sp, #28]
 8007a00:	e004      	b.n	8007a0c <_svfiprintf_r+0x100>
 8007a02:	4252      	negs	r2, r2
 8007a04:	f043 0302 	orr.w	r3, r3, #2
 8007a08:	9207      	str	r2, [sp, #28]
 8007a0a:	9304      	str	r3, [sp, #16]
 8007a0c:	783b      	ldrb	r3, [r7, #0]
 8007a0e:	2b2e      	cmp	r3, #46	; 0x2e
 8007a10:	d10e      	bne.n	8007a30 <_svfiprintf_r+0x124>
 8007a12:	787b      	ldrb	r3, [r7, #1]
 8007a14:	2b2a      	cmp	r3, #42	; 0x2a
 8007a16:	f107 0101 	add.w	r1, r7, #1
 8007a1a:	d132      	bne.n	8007a82 <_svfiprintf_r+0x176>
 8007a1c:	9b03      	ldr	r3, [sp, #12]
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	9203      	str	r2, [sp, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	bfb8      	it	lt
 8007a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8007a2c:	3702      	adds	r7, #2
 8007a2e:	9305      	str	r3, [sp, #20]
 8007a30:	4c2c      	ldr	r4, [pc, #176]	; (8007ae4 <_svfiprintf_r+0x1d8>)
 8007a32:	7839      	ldrb	r1, [r7, #0]
 8007a34:	2203      	movs	r2, #3
 8007a36:	4620      	mov	r0, r4
 8007a38:	f7f8 fbea 	bl	8000210 <memchr>
 8007a3c:	b138      	cbz	r0, 8007a4e <_svfiprintf_r+0x142>
 8007a3e:	2340      	movs	r3, #64	; 0x40
 8007a40:	1b00      	subs	r0, r0, r4
 8007a42:	fa03 f000 	lsl.w	r0, r3, r0
 8007a46:	9b04      	ldr	r3, [sp, #16]
 8007a48:	4303      	orrs	r3, r0
 8007a4a:	9304      	str	r3, [sp, #16]
 8007a4c:	3701      	adds	r7, #1
 8007a4e:	7839      	ldrb	r1, [r7, #0]
 8007a50:	4825      	ldr	r0, [pc, #148]	; (8007ae8 <_svfiprintf_r+0x1dc>)
 8007a52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a56:	2206      	movs	r2, #6
 8007a58:	1c7e      	adds	r6, r7, #1
 8007a5a:	f7f8 fbd9 	bl	8000210 <memchr>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d035      	beq.n	8007ace <_svfiprintf_r+0x1c2>
 8007a62:	4b22      	ldr	r3, [pc, #136]	; (8007aec <_svfiprintf_r+0x1e0>)
 8007a64:	b9fb      	cbnz	r3, 8007aa6 <_svfiprintf_r+0x19a>
 8007a66:	9b03      	ldr	r3, [sp, #12]
 8007a68:	3307      	adds	r3, #7
 8007a6a:	f023 0307 	bic.w	r3, r3, #7
 8007a6e:	3308      	adds	r3, #8
 8007a70:	9303      	str	r3, [sp, #12]
 8007a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a74:	444b      	add	r3, r9
 8007a76:	9309      	str	r3, [sp, #36]	; 0x24
 8007a78:	e76c      	b.n	8007954 <_svfiprintf_r+0x48>
 8007a7a:	fb00 3202 	mla	r2, r0, r2, r3
 8007a7e:	2101      	movs	r1, #1
 8007a80:	e7a3      	b.n	80079ca <_svfiprintf_r+0xbe>
 8007a82:	2300      	movs	r3, #0
 8007a84:	9305      	str	r3, [sp, #20]
 8007a86:	4618      	mov	r0, r3
 8007a88:	240a      	movs	r4, #10
 8007a8a:	460f      	mov	r7, r1
 8007a8c:	3101      	adds	r1, #1
 8007a8e:	783a      	ldrb	r2, [r7, #0]
 8007a90:	3a30      	subs	r2, #48	; 0x30
 8007a92:	2a09      	cmp	r2, #9
 8007a94:	d903      	bls.n	8007a9e <_svfiprintf_r+0x192>
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d0ca      	beq.n	8007a30 <_svfiprintf_r+0x124>
 8007a9a:	9005      	str	r0, [sp, #20]
 8007a9c:	e7c8      	b.n	8007a30 <_svfiprintf_r+0x124>
 8007a9e:	fb04 2000 	mla	r0, r4, r0, r2
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e7f1      	b.n	8007a8a <_svfiprintf_r+0x17e>
 8007aa6:	ab03      	add	r3, sp, #12
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	462a      	mov	r2, r5
 8007aac:	4b10      	ldr	r3, [pc, #64]	; (8007af0 <_svfiprintf_r+0x1e4>)
 8007aae:	a904      	add	r1, sp, #16
 8007ab0:	4640      	mov	r0, r8
 8007ab2:	f3af 8000 	nop.w
 8007ab6:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007aba:	4681      	mov	r9, r0
 8007abc:	d1d9      	bne.n	8007a72 <_svfiprintf_r+0x166>
 8007abe:	89ab      	ldrh	r3, [r5, #12]
 8007ac0:	065b      	lsls	r3, r3, #25
 8007ac2:	f53f af38 	bmi.w	8007936 <_svfiprintf_r+0x2a>
 8007ac6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ac8:	b01d      	add	sp, #116	; 0x74
 8007aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ace:	ab03      	add	r3, sp, #12
 8007ad0:	9300      	str	r3, [sp, #0]
 8007ad2:	462a      	mov	r2, r5
 8007ad4:	4b06      	ldr	r3, [pc, #24]	; (8007af0 <_svfiprintf_r+0x1e4>)
 8007ad6:	a904      	add	r1, sp, #16
 8007ad8:	4640      	mov	r0, r8
 8007ada:	f000 f881 	bl	8007be0 <_printf_i>
 8007ade:	e7ea      	b.n	8007ab6 <_svfiprintf_r+0x1aa>
 8007ae0:	080080da 	.word	0x080080da
 8007ae4:	080080e0 	.word	0x080080e0
 8007ae8:	080080e4 	.word	0x080080e4
 8007aec:	00000000 	.word	0x00000000
 8007af0:	08007857 	.word	0x08007857

08007af4 <_printf_common>:
 8007af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af8:	4691      	mov	r9, r2
 8007afa:	461f      	mov	r7, r3
 8007afc:	688a      	ldr	r2, [r1, #8]
 8007afe:	690b      	ldr	r3, [r1, #16]
 8007b00:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b04:	4293      	cmp	r3, r2
 8007b06:	bfb8      	it	lt
 8007b08:	4613      	movlt	r3, r2
 8007b0a:	f8c9 3000 	str.w	r3, [r9]
 8007b0e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b12:	4606      	mov	r6, r0
 8007b14:	460c      	mov	r4, r1
 8007b16:	b112      	cbz	r2, 8007b1e <_printf_common+0x2a>
 8007b18:	3301      	adds	r3, #1
 8007b1a:	f8c9 3000 	str.w	r3, [r9]
 8007b1e:	6823      	ldr	r3, [r4, #0]
 8007b20:	0699      	lsls	r1, r3, #26
 8007b22:	bf42      	ittt	mi
 8007b24:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007b28:	3302      	addmi	r3, #2
 8007b2a:	f8c9 3000 	strmi.w	r3, [r9]
 8007b2e:	6825      	ldr	r5, [r4, #0]
 8007b30:	f015 0506 	ands.w	r5, r5, #6
 8007b34:	d107      	bne.n	8007b46 <_printf_common+0x52>
 8007b36:	f104 0a19 	add.w	sl, r4, #25
 8007b3a:	68e3      	ldr	r3, [r4, #12]
 8007b3c:	f8d9 2000 	ldr.w	r2, [r9]
 8007b40:	1a9b      	subs	r3, r3, r2
 8007b42:	429d      	cmp	r5, r3
 8007b44:	db29      	blt.n	8007b9a <_printf_common+0xa6>
 8007b46:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007b4a:	6822      	ldr	r2, [r4, #0]
 8007b4c:	3300      	adds	r3, #0
 8007b4e:	bf18      	it	ne
 8007b50:	2301      	movne	r3, #1
 8007b52:	0692      	lsls	r2, r2, #26
 8007b54:	d42e      	bmi.n	8007bb4 <_printf_common+0xc0>
 8007b56:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b5a:	4639      	mov	r1, r7
 8007b5c:	4630      	mov	r0, r6
 8007b5e:	47c0      	blx	r8
 8007b60:	3001      	adds	r0, #1
 8007b62:	d021      	beq.n	8007ba8 <_printf_common+0xb4>
 8007b64:	6823      	ldr	r3, [r4, #0]
 8007b66:	68e5      	ldr	r5, [r4, #12]
 8007b68:	f8d9 2000 	ldr.w	r2, [r9]
 8007b6c:	f003 0306 	and.w	r3, r3, #6
 8007b70:	2b04      	cmp	r3, #4
 8007b72:	bf08      	it	eq
 8007b74:	1aad      	subeq	r5, r5, r2
 8007b76:	68a3      	ldr	r3, [r4, #8]
 8007b78:	6922      	ldr	r2, [r4, #16]
 8007b7a:	bf0c      	ite	eq
 8007b7c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b80:	2500      	movne	r5, #0
 8007b82:	4293      	cmp	r3, r2
 8007b84:	bfc4      	itt	gt
 8007b86:	1a9b      	subgt	r3, r3, r2
 8007b88:	18ed      	addgt	r5, r5, r3
 8007b8a:	f04f 0900 	mov.w	r9, #0
 8007b8e:	341a      	adds	r4, #26
 8007b90:	454d      	cmp	r5, r9
 8007b92:	d11b      	bne.n	8007bcc <_printf_common+0xd8>
 8007b94:	2000      	movs	r0, #0
 8007b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	4652      	mov	r2, sl
 8007b9e:	4639      	mov	r1, r7
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	47c0      	blx	r8
 8007ba4:	3001      	adds	r0, #1
 8007ba6:	d103      	bne.n	8007bb0 <_printf_common+0xbc>
 8007ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007bb0:	3501      	adds	r5, #1
 8007bb2:	e7c2      	b.n	8007b3a <_printf_common+0x46>
 8007bb4:	18e1      	adds	r1, r4, r3
 8007bb6:	1c5a      	adds	r2, r3, #1
 8007bb8:	2030      	movs	r0, #48	; 0x30
 8007bba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bbe:	4422      	add	r2, r4
 8007bc0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bc4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bc8:	3302      	adds	r3, #2
 8007bca:	e7c4      	b.n	8007b56 <_printf_common+0x62>
 8007bcc:	2301      	movs	r3, #1
 8007bce:	4622      	mov	r2, r4
 8007bd0:	4639      	mov	r1, r7
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	47c0      	blx	r8
 8007bd6:	3001      	adds	r0, #1
 8007bd8:	d0e6      	beq.n	8007ba8 <_printf_common+0xb4>
 8007bda:	f109 0901 	add.w	r9, r9, #1
 8007bde:	e7d7      	b.n	8007b90 <_printf_common+0x9c>

08007be0 <_printf_i>:
 8007be0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007be4:	4617      	mov	r7, r2
 8007be6:	7e0a      	ldrb	r2, [r1, #24]
 8007be8:	b085      	sub	sp, #20
 8007bea:	2a6e      	cmp	r2, #110	; 0x6e
 8007bec:	4698      	mov	r8, r3
 8007bee:	4606      	mov	r6, r0
 8007bf0:	460c      	mov	r4, r1
 8007bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bf4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8007bf8:	f000 80bc 	beq.w	8007d74 <_printf_i+0x194>
 8007bfc:	d81a      	bhi.n	8007c34 <_printf_i+0x54>
 8007bfe:	2a63      	cmp	r2, #99	; 0x63
 8007c00:	d02e      	beq.n	8007c60 <_printf_i+0x80>
 8007c02:	d80a      	bhi.n	8007c1a <_printf_i+0x3a>
 8007c04:	2a00      	cmp	r2, #0
 8007c06:	f000 80c8 	beq.w	8007d9a <_printf_i+0x1ba>
 8007c0a:	2a58      	cmp	r2, #88	; 0x58
 8007c0c:	f000 808a 	beq.w	8007d24 <_printf_i+0x144>
 8007c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c14:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8007c18:	e02a      	b.n	8007c70 <_printf_i+0x90>
 8007c1a:	2a64      	cmp	r2, #100	; 0x64
 8007c1c:	d001      	beq.n	8007c22 <_printf_i+0x42>
 8007c1e:	2a69      	cmp	r2, #105	; 0x69
 8007c20:	d1f6      	bne.n	8007c10 <_printf_i+0x30>
 8007c22:	6821      	ldr	r1, [r4, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	f011 0f80 	tst.w	r1, #128	; 0x80
 8007c2a:	d023      	beq.n	8007c74 <_printf_i+0x94>
 8007c2c:	1d11      	adds	r1, r2, #4
 8007c2e:	6019      	str	r1, [r3, #0]
 8007c30:	6813      	ldr	r3, [r2, #0]
 8007c32:	e027      	b.n	8007c84 <_printf_i+0xa4>
 8007c34:	2a73      	cmp	r2, #115	; 0x73
 8007c36:	f000 80b4 	beq.w	8007da2 <_printf_i+0x1c2>
 8007c3a:	d808      	bhi.n	8007c4e <_printf_i+0x6e>
 8007c3c:	2a6f      	cmp	r2, #111	; 0x6f
 8007c3e:	d02a      	beq.n	8007c96 <_printf_i+0xb6>
 8007c40:	2a70      	cmp	r2, #112	; 0x70
 8007c42:	d1e5      	bne.n	8007c10 <_printf_i+0x30>
 8007c44:	680a      	ldr	r2, [r1, #0]
 8007c46:	f042 0220 	orr.w	r2, r2, #32
 8007c4a:	600a      	str	r2, [r1, #0]
 8007c4c:	e003      	b.n	8007c56 <_printf_i+0x76>
 8007c4e:	2a75      	cmp	r2, #117	; 0x75
 8007c50:	d021      	beq.n	8007c96 <_printf_i+0xb6>
 8007c52:	2a78      	cmp	r2, #120	; 0x78
 8007c54:	d1dc      	bne.n	8007c10 <_printf_i+0x30>
 8007c56:	2278      	movs	r2, #120	; 0x78
 8007c58:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8007c5c:	496e      	ldr	r1, [pc, #440]	; (8007e18 <_printf_i+0x238>)
 8007c5e:	e064      	b.n	8007d2a <_printf_i+0x14a>
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007c66:	1d11      	adds	r1, r2, #4
 8007c68:	6019      	str	r1, [r3, #0]
 8007c6a:	6813      	ldr	r3, [r2, #0]
 8007c6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c70:	2301      	movs	r3, #1
 8007c72:	e0a3      	b.n	8007dbc <_printf_i+0x1dc>
 8007c74:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007c78:	f102 0104 	add.w	r1, r2, #4
 8007c7c:	6019      	str	r1, [r3, #0]
 8007c7e:	d0d7      	beq.n	8007c30 <_printf_i+0x50>
 8007c80:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	da03      	bge.n	8007c90 <_printf_i+0xb0>
 8007c88:	222d      	movs	r2, #45	; 0x2d
 8007c8a:	425b      	negs	r3, r3
 8007c8c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007c90:	4962      	ldr	r1, [pc, #392]	; (8007e1c <_printf_i+0x23c>)
 8007c92:	220a      	movs	r2, #10
 8007c94:	e017      	b.n	8007cc6 <_printf_i+0xe6>
 8007c96:	6820      	ldr	r0, [r4, #0]
 8007c98:	6819      	ldr	r1, [r3, #0]
 8007c9a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007c9e:	d003      	beq.n	8007ca8 <_printf_i+0xc8>
 8007ca0:	1d08      	adds	r0, r1, #4
 8007ca2:	6018      	str	r0, [r3, #0]
 8007ca4:	680b      	ldr	r3, [r1, #0]
 8007ca6:	e006      	b.n	8007cb6 <_printf_i+0xd6>
 8007ca8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007cac:	f101 0004 	add.w	r0, r1, #4
 8007cb0:	6018      	str	r0, [r3, #0]
 8007cb2:	d0f7      	beq.n	8007ca4 <_printf_i+0xc4>
 8007cb4:	880b      	ldrh	r3, [r1, #0]
 8007cb6:	4959      	ldr	r1, [pc, #356]	; (8007e1c <_printf_i+0x23c>)
 8007cb8:	2a6f      	cmp	r2, #111	; 0x6f
 8007cba:	bf14      	ite	ne
 8007cbc:	220a      	movne	r2, #10
 8007cbe:	2208      	moveq	r2, #8
 8007cc0:	2000      	movs	r0, #0
 8007cc2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8007cc6:	6865      	ldr	r5, [r4, #4]
 8007cc8:	60a5      	str	r5, [r4, #8]
 8007cca:	2d00      	cmp	r5, #0
 8007ccc:	f2c0 809c 	blt.w	8007e08 <_printf_i+0x228>
 8007cd0:	6820      	ldr	r0, [r4, #0]
 8007cd2:	f020 0004 	bic.w	r0, r0, #4
 8007cd6:	6020      	str	r0, [r4, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d13f      	bne.n	8007d5c <_printf_i+0x17c>
 8007cdc:	2d00      	cmp	r5, #0
 8007cde:	f040 8095 	bne.w	8007e0c <_printf_i+0x22c>
 8007ce2:	4675      	mov	r5, lr
 8007ce4:	2a08      	cmp	r2, #8
 8007ce6:	d10b      	bne.n	8007d00 <_printf_i+0x120>
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	07da      	lsls	r2, r3, #31
 8007cec:	d508      	bpl.n	8007d00 <_printf_i+0x120>
 8007cee:	6923      	ldr	r3, [r4, #16]
 8007cf0:	6862      	ldr	r2, [r4, #4]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	bfde      	ittt	le
 8007cf6:	2330      	movle	r3, #48	; 0x30
 8007cf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007cfc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d00:	ebae 0305 	sub.w	r3, lr, r5
 8007d04:	6123      	str	r3, [r4, #16]
 8007d06:	f8cd 8000 	str.w	r8, [sp]
 8007d0a:	463b      	mov	r3, r7
 8007d0c:	aa03      	add	r2, sp, #12
 8007d0e:	4621      	mov	r1, r4
 8007d10:	4630      	mov	r0, r6
 8007d12:	f7ff feef 	bl	8007af4 <_printf_common>
 8007d16:	3001      	adds	r0, #1
 8007d18:	d155      	bne.n	8007dc6 <_printf_i+0x1e6>
 8007d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d1e:	b005      	add	sp, #20
 8007d20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d24:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007d28:	493c      	ldr	r1, [pc, #240]	; (8007e1c <_printf_i+0x23c>)
 8007d2a:	6822      	ldr	r2, [r4, #0]
 8007d2c:	6818      	ldr	r0, [r3, #0]
 8007d2e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007d32:	f100 0504 	add.w	r5, r0, #4
 8007d36:	601d      	str	r5, [r3, #0]
 8007d38:	d001      	beq.n	8007d3e <_printf_i+0x15e>
 8007d3a:	6803      	ldr	r3, [r0, #0]
 8007d3c:	e002      	b.n	8007d44 <_printf_i+0x164>
 8007d3e:	0655      	lsls	r5, r2, #25
 8007d40:	d5fb      	bpl.n	8007d3a <_printf_i+0x15a>
 8007d42:	8803      	ldrh	r3, [r0, #0]
 8007d44:	07d0      	lsls	r0, r2, #31
 8007d46:	bf44      	itt	mi
 8007d48:	f042 0220 	orrmi.w	r2, r2, #32
 8007d4c:	6022      	strmi	r2, [r4, #0]
 8007d4e:	b91b      	cbnz	r3, 8007d58 <_printf_i+0x178>
 8007d50:	6822      	ldr	r2, [r4, #0]
 8007d52:	f022 0220 	bic.w	r2, r2, #32
 8007d56:	6022      	str	r2, [r4, #0]
 8007d58:	2210      	movs	r2, #16
 8007d5a:	e7b1      	b.n	8007cc0 <_printf_i+0xe0>
 8007d5c:	4675      	mov	r5, lr
 8007d5e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d62:	fb02 3310 	mls	r3, r2, r0, r3
 8007d66:	5ccb      	ldrb	r3, [r1, r3]
 8007d68:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2800      	cmp	r0, #0
 8007d70:	d1f5      	bne.n	8007d5e <_printf_i+0x17e>
 8007d72:	e7b7      	b.n	8007ce4 <_printf_i+0x104>
 8007d74:	6808      	ldr	r0, [r1, #0]
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	6949      	ldr	r1, [r1, #20]
 8007d7a:	f010 0f80 	tst.w	r0, #128	; 0x80
 8007d7e:	d004      	beq.n	8007d8a <_printf_i+0x1aa>
 8007d80:	1d10      	adds	r0, r2, #4
 8007d82:	6018      	str	r0, [r3, #0]
 8007d84:	6813      	ldr	r3, [r2, #0]
 8007d86:	6019      	str	r1, [r3, #0]
 8007d88:	e007      	b.n	8007d9a <_printf_i+0x1ba>
 8007d8a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d8e:	f102 0004 	add.w	r0, r2, #4
 8007d92:	6018      	str	r0, [r3, #0]
 8007d94:	6813      	ldr	r3, [r2, #0]
 8007d96:	d0f6      	beq.n	8007d86 <_printf_i+0x1a6>
 8007d98:	8019      	strh	r1, [r3, #0]
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	6123      	str	r3, [r4, #16]
 8007d9e:	4675      	mov	r5, lr
 8007da0:	e7b1      	b.n	8007d06 <_printf_i+0x126>
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	1d11      	adds	r1, r2, #4
 8007da6:	6019      	str	r1, [r3, #0]
 8007da8:	6815      	ldr	r5, [r2, #0]
 8007daa:	6862      	ldr	r2, [r4, #4]
 8007dac:	2100      	movs	r1, #0
 8007dae:	4628      	mov	r0, r5
 8007db0:	f7f8 fa2e 	bl	8000210 <memchr>
 8007db4:	b108      	cbz	r0, 8007dba <_printf_i+0x1da>
 8007db6:	1b40      	subs	r0, r0, r5
 8007db8:	6060      	str	r0, [r4, #4]
 8007dba:	6863      	ldr	r3, [r4, #4]
 8007dbc:	6123      	str	r3, [r4, #16]
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dc4:	e79f      	b.n	8007d06 <_printf_i+0x126>
 8007dc6:	6923      	ldr	r3, [r4, #16]
 8007dc8:	462a      	mov	r2, r5
 8007dca:	4639      	mov	r1, r7
 8007dcc:	4630      	mov	r0, r6
 8007dce:	47c0      	blx	r8
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	d0a2      	beq.n	8007d1a <_printf_i+0x13a>
 8007dd4:	6823      	ldr	r3, [r4, #0]
 8007dd6:	079b      	lsls	r3, r3, #30
 8007dd8:	d507      	bpl.n	8007dea <_printf_i+0x20a>
 8007dda:	2500      	movs	r5, #0
 8007ddc:	f104 0919 	add.w	r9, r4, #25
 8007de0:	68e3      	ldr	r3, [r4, #12]
 8007de2:	9a03      	ldr	r2, [sp, #12]
 8007de4:	1a9b      	subs	r3, r3, r2
 8007de6:	429d      	cmp	r5, r3
 8007de8:	db05      	blt.n	8007df6 <_printf_i+0x216>
 8007dea:	68e0      	ldr	r0, [r4, #12]
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	4298      	cmp	r0, r3
 8007df0:	bfb8      	it	lt
 8007df2:	4618      	movlt	r0, r3
 8007df4:	e793      	b.n	8007d1e <_printf_i+0x13e>
 8007df6:	2301      	movs	r3, #1
 8007df8:	464a      	mov	r2, r9
 8007dfa:	4639      	mov	r1, r7
 8007dfc:	4630      	mov	r0, r6
 8007dfe:	47c0      	blx	r8
 8007e00:	3001      	adds	r0, #1
 8007e02:	d08a      	beq.n	8007d1a <_printf_i+0x13a>
 8007e04:	3501      	adds	r5, #1
 8007e06:	e7eb      	b.n	8007de0 <_printf_i+0x200>
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d1a7      	bne.n	8007d5c <_printf_i+0x17c>
 8007e0c:	780b      	ldrb	r3, [r1, #0]
 8007e0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e12:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e16:	e765      	b.n	8007ce4 <_printf_i+0x104>
 8007e18:	080080fc 	.word	0x080080fc
 8007e1c:	080080eb 	.word	0x080080eb

08007e20 <__ascii_wctomb>:
 8007e20:	b149      	cbz	r1, 8007e36 <__ascii_wctomb+0x16>
 8007e22:	2aff      	cmp	r2, #255	; 0xff
 8007e24:	bf85      	ittet	hi
 8007e26:	238a      	movhi	r3, #138	; 0x8a
 8007e28:	6003      	strhi	r3, [r0, #0]
 8007e2a:	700a      	strbls	r2, [r1, #0]
 8007e2c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007e30:	bf98      	it	ls
 8007e32:	2001      	movls	r0, #1
 8007e34:	4770      	bx	lr
 8007e36:	4608      	mov	r0, r1
 8007e38:	4770      	bx	lr

08007e3a <memcpy>:
 8007e3a:	b510      	push	{r4, lr}
 8007e3c:	1e43      	subs	r3, r0, #1
 8007e3e:	440a      	add	r2, r1
 8007e40:	4291      	cmp	r1, r2
 8007e42:	d100      	bne.n	8007e46 <memcpy+0xc>
 8007e44:	bd10      	pop	{r4, pc}
 8007e46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e4a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e4e:	e7f7      	b.n	8007e40 <memcpy+0x6>

08007e50 <memmove>:
 8007e50:	4288      	cmp	r0, r1
 8007e52:	b510      	push	{r4, lr}
 8007e54:	eb01 0302 	add.w	r3, r1, r2
 8007e58:	d803      	bhi.n	8007e62 <memmove+0x12>
 8007e5a:	1e42      	subs	r2, r0, #1
 8007e5c:	4299      	cmp	r1, r3
 8007e5e:	d10c      	bne.n	8007e7a <memmove+0x2a>
 8007e60:	bd10      	pop	{r4, pc}
 8007e62:	4298      	cmp	r0, r3
 8007e64:	d2f9      	bcs.n	8007e5a <memmove+0xa>
 8007e66:	1881      	adds	r1, r0, r2
 8007e68:	1ad2      	subs	r2, r2, r3
 8007e6a:	42d3      	cmn	r3, r2
 8007e6c:	d100      	bne.n	8007e70 <memmove+0x20>
 8007e6e:	bd10      	pop	{r4, pc}
 8007e70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007e74:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8007e78:	e7f7      	b.n	8007e6a <memmove+0x1a>
 8007e7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e7e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8007e82:	e7eb      	b.n	8007e5c <memmove+0xc>

08007e84 <_free_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4605      	mov	r5, r0
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	d045      	beq.n	8007f18 <_free_r+0x94>
 8007e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e90:	1f0c      	subs	r4, r1, #4
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	bfb8      	it	lt
 8007e96:	18e4      	addlt	r4, r4, r3
 8007e98:	f000 f8d6 	bl	8008048 <__malloc_lock>
 8007e9c:	4a1f      	ldr	r2, [pc, #124]	; (8007f1c <_free_r+0x98>)
 8007e9e:	6813      	ldr	r3, [r2, #0]
 8007ea0:	4610      	mov	r0, r2
 8007ea2:	b933      	cbnz	r3, 8007eb2 <_free_r+0x2e>
 8007ea4:	6063      	str	r3, [r4, #4]
 8007ea6:	6014      	str	r4, [r2, #0]
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007eae:	f000 b8cc 	b.w	800804a <__malloc_unlock>
 8007eb2:	42a3      	cmp	r3, r4
 8007eb4:	d90c      	bls.n	8007ed0 <_free_r+0x4c>
 8007eb6:	6821      	ldr	r1, [r4, #0]
 8007eb8:	1862      	adds	r2, r4, r1
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	bf04      	itt	eq
 8007ebe:	681a      	ldreq	r2, [r3, #0]
 8007ec0:	685b      	ldreq	r3, [r3, #4]
 8007ec2:	6063      	str	r3, [r4, #4]
 8007ec4:	bf04      	itt	eq
 8007ec6:	1852      	addeq	r2, r2, r1
 8007ec8:	6022      	streq	r2, [r4, #0]
 8007eca:	6004      	str	r4, [r0, #0]
 8007ecc:	e7ec      	b.n	8007ea8 <_free_r+0x24>
 8007ece:	4613      	mov	r3, r2
 8007ed0:	685a      	ldr	r2, [r3, #4]
 8007ed2:	b10a      	cbz	r2, 8007ed8 <_free_r+0x54>
 8007ed4:	42a2      	cmp	r2, r4
 8007ed6:	d9fa      	bls.n	8007ece <_free_r+0x4a>
 8007ed8:	6819      	ldr	r1, [r3, #0]
 8007eda:	1858      	adds	r0, r3, r1
 8007edc:	42a0      	cmp	r0, r4
 8007ede:	d10b      	bne.n	8007ef8 <_free_r+0x74>
 8007ee0:	6820      	ldr	r0, [r4, #0]
 8007ee2:	4401      	add	r1, r0
 8007ee4:	1858      	adds	r0, r3, r1
 8007ee6:	4282      	cmp	r2, r0
 8007ee8:	6019      	str	r1, [r3, #0]
 8007eea:	d1dd      	bne.n	8007ea8 <_free_r+0x24>
 8007eec:	6810      	ldr	r0, [r2, #0]
 8007eee:	6852      	ldr	r2, [r2, #4]
 8007ef0:	605a      	str	r2, [r3, #4]
 8007ef2:	4401      	add	r1, r0
 8007ef4:	6019      	str	r1, [r3, #0]
 8007ef6:	e7d7      	b.n	8007ea8 <_free_r+0x24>
 8007ef8:	d902      	bls.n	8007f00 <_free_r+0x7c>
 8007efa:	230c      	movs	r3, #12
 8007efc:	602b      	str	r3, [r5, #0]
 8007efe:	e7d3      	b.n	8007ea8 <_free_r+0x24>
 8007f00:	6820      	ldr	r0, [r4, #0]
 8007f02:	1821      	adds	r1, r4, r0
 8007f04:	428a      	cmp	r2, r1
 8007f06:	bf04      	itt	eq
 8007f08:	6811      	ldreq	r1, [r2, #0]
 8007f0a:	6852      	ldreq	r2, [r2, #4]
 8007f0c:	6062      	str	r2, [r4, #4]
 8007f0e:	bf04      	itt	eq
 8007f10:	1809      	addeq	r1, r1, r0
 8007f12:	6021      	streq	r1, [r4, #0]
 8007f14:	605c      	str	r4, [r3, #4]
 8007f16:	e7c7      	b.n	8007ea8 <_free_r+0x24>
 8007f18:	bd38      	pop	{r3, r4, r5, pc}
 8007f1a:	bf00      	nop
 8007f1c:	20000274 	.word	0x20000274

08007f20 <_malloc_r>:
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	1ccd      	adds	r5, r1, #3
 8007f24:	f025 0503 	bic.w	r5, r5, #3
 8007f28:	3508      	adds	r5, #8
 8007f2a:	2d0c      	cmp	r5, #12
 8007f2c:	bf38      	it	cc
 8007f2e:	250c      	movcc	r5, #12
 8007f30:	2d00      	cmp	r5, #0
 8007f32:	4606      	mov	r6, r0
 8007f34:	db01      	blt.n	8007f3a <_malloc_r+0x1a>
 8007f36:	42a9      	cmp	r1, r5
 8007f38:	d903      	bls.n	8007f42 <_malloc_r+0x22>
 8007f3a:	230c      	movs	r3, #12
 8007f3c:	6033      	str	r3, [r6, #0]
 8007f3e:	2000      	movs	r0, #0
 8007f40:	bd70      	pop	{r4, r5, r6, pc}
 8007f42:	f000 f881 	bl	8008048 <__malloc_lock>
 8007f46:	4a23      	ldr	r2, [pc, #140]	; (8007fd4 <_malloc_r+0xb4>)
 8007f48:	6814      	ldr	r4, [r2, #0]
 8007f4a:	4621      	mov	r1, r4
 8007f4c:	b991      	cbnz	r1, 8007f74 <_malloc_r+0x54>
 8007f4e:	4c22      	ldr	r4, [pc, #136]	; (8007fd8 <_malloc_r+0xb8>)
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	b91b      	cbnz	r3, 8007f5c <_malloc_r+0x3c>
 8007f54:	4630      	mov	r0, r6
 8007f56:	f000 f867 	bl	8008028 <_sbrk_r>
 8007f5a:	6020      	str	r0, [r4, #0]
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f000 f862 	bl	8008028 <_sbrk_r>
 8007f64:	1c43      	adds	r3, r0, #1
 8007f66:	d126      	bne.n	8007fb6 <_malloc_r+0x96>
 8007f68:	230c      	movs	r3, #12
 8007f6a:	6033      	str	r3, [r6, #0]
 8007f6c:	4630      	mov	r0, r6
 8007f6e:	f000 f86c 	bl	800804a <__malloc_unlock>
 8007f72:	e7e4      	b.n	8007f3e <_malloc_r+0x1e>
 8007f74:	680b      	ldr	r3, [r1, #0]
 8007f76:	1b5b      	subs	r3, r3, r5
 8007f78:	d41a      	bmi.n	8007fb0 <_malloc_r+0x90>
 8007f7a:	2b0b      	cmp	r3, #11
 8007f7c:	d90f      	bls.n	8007f9e <_malloc_r+0x7e>
 8007f7e:	600b      	str	r3, [r1, #0]
 8007f80:	50cd      	str	r5, [r1, r3]
 8007f82:	18cc      	adds	r4, r1, r3
 8007f84:	4630      	mov	r0, r6
 8007f86:	f000 f860 	bl	800804a <__malloc_unlock>
 8007f8a:	f104 000b 	add.w	r0, r4, #11
 8007f8e:	1d23      	adds	r3, r4, #4
 8007f90:	f020 0007 	bic.w	r0, r0, #7
 8007f94:	1ac3      	subs	r3, r0, r3
 8007f96:	d01b      	beq.n	8007fd0 <_malloc_r+0xb0>
 8007f98:	425a      	negs	r2, r3
 8007f9a:	50e2      	str	r2, [r4, r3]
 8007f9c:	bd70      	pop	{r4, r5, r6, pc}
 8007f9e:	428c      	cmp	r4, r1
 8007fa0:	bf0d      	iteet	eq
 8007fa2:	6863      	ldreq	r3, [r4, #4]
 8007fa4:	684b      	ldrne	r3, [r1, #4]
 8007fa6:	6063      	strne	r3, [r4, #4]
 8007fa8:	6013      	streq	r3, [r2, #0]
 8007faa:	bf18      	it	ne
 8007fac:	460c      	movne	r4, r1
 8007fae:	e7e9      	b.n	8007f84 <_malloc_r+0x64>
 8007fb0:	460c      	mov	r4, r1
 8007fb2:	6849      	ldr	r1, [r1, #4]
 8007fb4:	e7ca      	b.n	8007f4c <_malloc_r+0x2c>
 8007fb6:	1cc4      	adds	r4, r0, #3
 8007fb8:	f024 0403 	bic.w	r4, r4, #3
 8007fbc:	42a0      	cmp	r0, r4
 8007fbe:	d005      	beq.n	8007fcc <_malloc_r+0xac>
 8007fc0:	1a21      	subs	r1, r4, r0
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	f000 f830 	bl	8008028 <_sbrk_r>
 8007fc8:	3001      	adds	r0, #1
 8007fca:	d0cd      	beq.n	8007f68 <_malloc_r+0x48>
 8007fcc:	6025      	str	r5, [r4, #0]
 8007fce:	e7d9      	b.n	8007f84 <_malloc_r+0x64>
 8007fd0:	bd70      	pop	{r4, r5, r6, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000274 	.word	0x20000274
 8007fd8:	20000278 	.word	0x20000278

08007fdc <_realloc_r>:
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	4607      	mov	r7, r0
 8007fe0:	4614      	mov	r4, r2
 8007fe2:	460e      	mov	r6, r1
 8007fe4:	b921      	cbnz	r1, 8007ff0 <_realloc_r+0x14>
 8007fe6:	4611      	mov	r1, r2
 8007fe8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007fec:	f7ff bf98 	b.w	8007f20 <_malloc_r>
 8007ff0:	b922      	cbnz	r2, 8007ffc <_realloc_r+0x20>
 8007ff2:	f7ff ff47 	bl	8007e84 <_free_r>
 8007ff6:	4625      	mov	r5, r4
 8007ff8:	4628      	mov	r0, r5
 8007ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ffc:	f000 f826 	bl	800804c <_malloc_usable_size_r>
 8008000:	4284      	cmp	r4, r0
 8008002:	d90f      	bls.n	8008024 <_realloc_r+0x48>
 8008004:	4621      	mov	r1, r4
 8008006:	4638      	mov	r0, r7
 8008008:	f7ff ff8a 	bl	8007f20 <_malloc_r>
 800800c:	4605      	mov	r5, r0
 800800e:	2800      	cmp	r0, #0
 8008010:	d0f2      	beq.n	8007ff8 <_realloc_r+0x1c>
 8008012:	4631      	mov	r1, r6
 8008014:	4622      	mov	r2, r4
 8008016:	f7ff ff10 	bl	8007e3a <memcpy>
 800801a:	4631      	mov	r1, r6
 800801c:	4638      	mov	r0, r7
 800801e:	f7ff ff31 	bl	8007e84 <_free_r>
 8008022:	e7e9      	b.n	8007ff8 <_realloc_r+0x1c>
 8008024:	4635      	mov	r5, r6
 8008026:	e7e7      	b.n	8007ff8 <_realloc_r+0x1c>

08008028 <_sbrk_r>:
 8008028:	b538      	push	{r3, r4, r5, lr}
 800802a:	4c06      	ldr	r4, [pc, #24]	; (8008044 <_sbrk_r+0x1c>)
 800802c:	2300      	movs	r3, #0
 800802e:	4605      	mov	r5, r0
 8008030:	4608      	mov	r0, r1
 8008032:	6023      	str	r3, [r4, #0]
 8008034:	f000 f814 	bl	8008060 <_sbrk>
 8008038:	1c43      	adds	r3, r0, #1
 800803a:	d102      	bne.n	8008042 <_sbrk_r+0x1a>
 800803c:	6823      	ldr	r3, [r4, #0]
 800803e:	b103      	cbz	r3, 8008042 <_sbrk_r+0x1a>
 8008040:	602b      	str	r3, [r5, #0]
 8008042:	bd38      	pop	{r3, r4, r5, pc}
 8008044:	200006a8 	.word	0x200006a8

08008048 <__malloc_lock>:
 8008048:	4770      	bx	lr

0800804a <__malloc_unlock>:
 800804a:	4770      	bx	lr

0800804c <_malloc_usable_size_r>:
 800804c:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008050:	2800      	cmp	r0, #0
 8008052:	f1a0 0004 	sub.w	r0, r0, #4
 8008056:	bfbc      	itt	lt
 8008058:	580b      	ldrlt	r3, [r1, r0]
 800805a:	18c0      	addlt	r0, r0, r3
 800805c:	4770      	bx	lr
	...

08008060 <_sbrk>:
 8008060:	4b04      	ldr	r3, [pc, #16]	; (8008074 <_sbrk+0x14>)
 8008062:	6819      	ldr	r1, [r3, #0]
 8008064:	4602      	mov	r2, r0
 8008066:	b909      	cbnz	r1, 800806c <_sbrk+0xc>
 8008068:	4903      	ldr	r1, [pc, #12]	; (8008078 <_sbrk+0x18>)
 800806a:	6019      	str	r1, [r3, #0]
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	4402      	add	r2, r0
 8008070:	601a      	str	r2, [r3, #0]
 8008072:	4770      	bx	lr
 8008074:	2000027c 	.word	0x2000027c
 8008078:	200006ac 	.word	0x200006ac

0800807c <_init>:
 800807c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800807e:	bf00      	nop
 8008080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008082:	bc08      	pop	{r3}
 8008084:	469e      	mov	lr, r3
 8008086:	4770      	bx	lr

08008088 <_fini>:
 8008088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800808a:	bf00      	nop
 800808c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800808e:	bc08      	pop	{r3}
 8008090:	469e      	mov	lr, r3
 8008092:	4770      	bx	lr
