<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER:    Variational Methods for Design Complexity in Nanometer VLSI Circuit</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>03/15/2005</AwardEffectiveDate>
<AwardExpirationDate>02/28/2011</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>412000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Sankar Basu</SignBlockName>
<PO_EMAI>sabasu@nsf.gov</PO_EMAI>
<PO_PHON>7032927843</PO_PHON>
</ProgramOfficer>
<AbstractNarration>0447900&lt;br/&gt;Janet Wang&lt;br/&gt;University of Arizona&lt;br/&gt;&lt;br/&gt;CAREER: Variational Methods for Design Complexity in Nanometer VLSI Circuit&lt;br/&gt;&lt;br/&gt;The growing design complexity of nanometer scale (component length ~ 10-9 m) VLSI/ULSI (Very- and Ultra-Large-System-Integration) circuits cause escalating research/design costs that are likely to hinder the creation of cheaper and faster computer processors. To illustrate, the current Complementary-Metal-Oxide-Semiconductors (CMOS) processes requires complicated physical modeling in order to accurately predict the performance of the fabricated product. Process variation, coupling&lt;br/&gt;capacitance, mutual inductance, and MOSFET leakage currents are jargon-specific concepts for such intricate physical details peculiar to components (e.g. gates) of very small (~ 10-9 m) physical dimensions.&lt;br/&gt;These time-variant, unsteady effects induce severe uncertainties &lt; /B&gt;in the operating speed of the cicuit, in the integrity of the pre- and post-circuit signal, in the power consumption, and in the distribution&lt;br/&gt;of undesirable hot-spots within the circuit architecture. &lt;br/&gt;&lt;br/&gt;The PI strives to alleviate design cost through the creation of Electronics Design Automation (EDA) tools that benefit from specialized variational analysis techniques. As the acronym implies, EDA tools&lt;br/&gt;automate many steps of the circuit design and reduce the complexity workload for the design engineer. Thi s CAREER proposal outlines a hybrid research/education program for The University of Arizona at&lt;br/&gt;Tucson. The research program is expected to generate indispensable and applicable knowledge in modeling , design, and verification of increasingly complex ULSI circuits whereas the educational component&lt;br/&gt;endeavors to train students in the creation, upgrade, and maintenancy of future EDA tools. The following technological broader impacts are likely to manifest themselves through the proposed research. An&lt;br/&gt;improved ratio of functional to defective units in a microprocessor batch (yield production) would translate into immense revenue savings for high volume manufactures. Chip circuit designers may have the&lt;br/&gt;option to adjust important design parameters (e.g. chip clock frequency) to maximize the performance of the processor. The ability to predict full chip/package temperature profile would allow the elim ination of&lt;br/&gt;hot-spots that negatively affect the performance of the circuit.  Advanced EDA tools would automate complex design rules and streamline the design decision process for upcoming new bio- and nano- materials.&lt;br/&gt;The increased availability of under- and post-graduate cutting-edge electronics eduction for women and minority constitutes an important social broader impact that provides these sectors with skills to compete&lt;br/&gt;in the high-end Integrated Circuit (IC) design industry within the next 20 years. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>03/07/2005</MinAmdLetterDate>
<MaxAmdLetterDate>08/01/2008</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0447900</AwardID>
<Investigator>
<FirstName>Janet</FirstName>
<LastName>Roveda</LastName>
<PI_MID_INIT>M</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>Janet M Roveda</PI_FULL_NAME>
<EmailAddress>meilingw@email.arizona.edu</EmailAddress>
<PI_PHON>5206216182</PI_PHON>
<NSF_ID>000490187</NSF_ID>
<StartDate>03/07/2005</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Arizona</Name>
<CityName>Tucson</CityName>
<ZipCode>857194824</ZipCode>
<PhoneNumber>5206266000</PhoneNumber>
<StreetAddress>888 N Euclid Ave</StreetAddress>
<StreetAddress2/>
<CountryName>United States</CountryName>
<StateName>Arizona</StateName>
<StateCode>AZ</StateCode>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>AZ03</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>806345617</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>UNIVERSITY OF ARIZONA</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>072459266</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[University of Arizona]]></Name>
<CityName>Tucson</CityName>
<StateCode>AZ</StateCode>
<ZipCode>857194824</ZipCode>
<StreetAddress><![CDATA[888 N Euclid Ave]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Arizona</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>03</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>AZ03</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>1640</Code>
<Text>Information Technology Researc</Text>
</ProgramElement>
<ProgramElement>
<Code>4710</Code>
<Text>DES AUTO FOR MICRO &amp; NANO SYS</Text>
</ProgramElement>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>1187</Code>
<Text>PECASE- eligible</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>9251</Code>
<Text>REU SUPP-Res Exp for Ugrd Supp</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0105</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0106</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0107</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>490100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0108</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2005~80000</FUND_OBLG>
<FUND_OBLG>2006~80000</FUND_OBLG>
<FUND_OBLG>2007~80000</FUND_OBLG>
<FUND_OBLG>2008~172000</FUND_OBLG>
</Award>
</rootTag>
