$date
	Wed Jan 22 10:28:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module adder_4_tb $end
$var wire 4 ! Sum [3:0] $end
$var wire 1 " Cout $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % Cin $end
$scope module DUT $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % Cin $end
$var wire 3 ( t [2:0] $end
$var wire 4 ) Sum [3:0] $end
$var wire 1 " Cout $end
$scope module FA $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 % Cin $end
$var wire 1 , Cout $end
$var wire 1 - Sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 . A $end
$var wire 1 / B $end
$var wire 1 0 Cin $end
$var wire 1 1 Cout $end
$var wire 1 2 Sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 3 A $end
$var wire 1 4 B $end
$var wire 1 5 Cin $end
$var wire 1 6 Cout $end
$var wire 1 7 Sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 8 A $end
$var wire 1 9 B $end
$var wire 1 : Cin $end
$var wire 1 " Cout $end
$var wire 1 ; Sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1;
0:
09
18
17
06
05
14
03
12
01
00
0/
1.
1-
0,
1+
0*
b1111 )
b0 (
b101 '
b1010 &
0%
b101 $
b1010 #
0"
b1111 !
$end
#10
b111 !
b111 )
0;
1"
0+
19
1*
b1100 $
b1100 '
b1011 #
b1011 &
#20
