// ============================================================================
// omni_xpu_kernel - Python Bindings
// ============================================================================
// High-performance Intel XPU ESIMD kernels for ComfyUI
// 
// GGUF Dequantization: Q4_0, Q8_0, Q4_K, Q6_K
// Normalization: RMSNorm, LayerNorm
// SVDQuant: W4A4 dequantization, quantization, and oneDNN GEMM for nunchaku
// Rotary: Fused rotary position embedding
// ============================================================================

#include <torch/extension.h>
#include <pybind11/stl.h>

namespace omni_xpu {
namespace gguf {
    torch::Tensor dequantize_q4_0(const torch::Tensor& input, torch::ScalarType dtype);
    torch::Tensor dequantize_q8_0(const torch::Tensor& input, torch::ScalarType dtype);
    torch::Tensor dequantize_q4_k(const torch::Tensor& input, torch::ScalarType dtype);
    torch::Tensor dequantize_q6_k(const torch::Tensor& input, torch::ScalarType dtype);
    std::vector<torch::Tensor> dequantize_batch(
        const std::vector<torch::Tensor>& inputs,
        const std::vector<std::string>& formats,
        torch::ScalarType dtype);
}
namespace norm {
    torch::Tensor rms_norm(torch::Tensor weight, torch::Tensor input, double eps);
#if defined(OMNI_XPU_ARCH_PTL_H)
    torch::Tensor rms_norm_gate_residual(
        torch::Tensor weight, torch::Tensor input, torch::Tensor gate,
        torch::Tensor residual, double eps);
#endif
    torch::Tensor layer_norm(torch::Tensor input, std::optional<torch::Tensor> weight, std::optional<torch::Tensor> bias, double eps);
    void fused_add_rms_norm(torch::Tensor input, torch::Tensor residual, torch::Tensor weight, double eps);
    torch::Tensor fused_rms_norm_linear(torch::Tensor input, torch::Tensor norm_weight, torch::Tensor proj_weight, double eps);
    torch::Tensor fused_adaln(torch::Tensor input, torch::Tensor modulation_scale, torch::Tensor modulation_shift, int64_t row_repeat, double eps);
}
namespace svdq {
    torch::Tensor dequantize_svdq_w4(const torch::Tensor& packed, const torch::Tensor& scales, torch::ScalarType out_dtype);
    torch::Tensor dequantize_svdq_u4(const torch::Tensor& packed, const torch::Tensor& scales, torch::ScalarType out_dtype);
    torch::Tensor unpack_svdq_int4(const torch::Tensor& packed, bool is_signed);
    std::tuple<torch::Tensor, torch::Tensor> quantize_svdq_act_int4(const torch::Tensor& input, int64_t group_size);
    std::tuple<torch::Tensor, torch::Tensor> quantize_svdq_act_uint4(const torch::Tensor& input, int64_t group_size);
    torch::Tensor onednn_int4_gemm(const torch::Tensor& act, const torch::Tensor& packed, const torch::Tensor& wscales);
    torch::Tensor onednn_int4_gemm_preconverted(const torch::Tensor& act, const torch::Tensor& packed_u4, const torch::Tensor& scales_f16);
    void onednn_int4_gemm_add_to_output(const torch::Tensor& act, const torch::Tensor& packed_u4, const torch::Tensor& scales_f16, torch::Tensor& dst);
    void fused_convert_add(torch::Tensor& out, const torch::Tensor& result, const torch::Tensor& residual);
    torch::Tensor fused_smooth_convert(const torch::Tensor& x, const torch::Tensor& smooth_factor);
    torch::Tensor fused_smooth_mul_convert(const torch::Tensor& x, const torch::Tensor& rcp_smooth);
}
namespace rotary {
    torch::Tensor rotary_emb(const torch::Tensor& x, const torch::Tensor& cos_cache, const torch::Tensor& sin_cache, int64_t seq_len, int64_t heads);
    torch::Tensor apply_kitchen_rope1(const torch::Tensor& x, const torch::Tensor& freqs_cis);
    std::tuple<torch::Tensor, torch::Tensor> apply_kitchen_rope(const torch::Tensor& xq, const torch::Tensor& xk, const torch::Tensor& freqs_cis);
    torch::Tensor apply_kitchen_rope_split_half1(const torch::Tensor& x, const torch::Tensor& freqs_cis);
    std::tuple<torch::Tensor, torch::Tensor> apply_kitchen_rope_split_half(const torch::Tensor& xq, const torch::Tensor& xk, const torch::Tensor& freqs_cis);
    bool kitchen_rope_fast_supported(const torch::Tensor& x, const torch::Tensor& freqs);
}
namespace sdp {
    torch::Tensor sdp(torch::Tensor q, torch::Tensor k, torch::Tensor v);
}
namespace linear {
    torch::Tensor onednn_w8a16_fp8(torch::Tensor input, torch::Tensor weight, torch::Tensor scale_w, std::optional<torch::Tensor> bias);
    void fp8_cache_clear();
    std::tuple<int64_t, int64_t, int64_t> fp8_cache_stats();
    std::tuple<int64_t, int64_t, int64_t> fp8_failure_cache_stats();
}
namespace fp8 {
    torch::Tensor quantize_per_tensor(const torch::Tensor& input, const torch::Tensor& scale, torch::ScalarType out_dtype);
    torch::Tensor dequantize_per_tensor(const torch::Tensor& input, const torch::Tensor& scale, torch::ScalarType out_dtype);
    torch::Tensor stochastic_rounding(const torch::Tensor& input, const torch::Tensor& rng, torch::ScalarType out_dtype);
}
namespace int8_ops {
    torch::Tensor mm_int8(torch::Tensor a, torch::Tensor b);
    torch::Tensor int8_linear(torch::Tensor x, torch::Tensor weight, torch::Tensor weight_scale,
                              std::optional<torch::Tensor> bias, int64_t out_dtype_code,
                              bool convrot, int64_t convrot_groupsize);
    torch::Tensor int8_linear_prequantized(
        torch::Tensor x_int8, torch::Tensor x_scale, torch::Tensor weight,
        torch::Tensor weight_scale, std::optional<torch::Tensor> bias,
        int64_t out_dtype_code);
    std::tuple<torch::Tensor, torch::Tensor> int8_linear_shared_input(
        torch::Tensor x, torch::Tensor weight1, torch::Tensor weight_scale1,
        torch::Tensor weight2, torch::Tensor weight_scale2,
        std::optional<torch::Tensor> bias1, std::optional<torch::Tensor> bias2,
        int64_t out_dtype_code);
    std::tuple<torch::Tensor, torch::Tensor> quantize_int8_tensorwise(
        torch::Tensor x, std::optional<torch::Tensor> scale, int64_t stochastic_rounding);
    std::tuple<torch::Tensor, torch::Tensor> quantize_int8_rowwise(
        torch::Tensor x, int64_t stochastic_rounding);
    std::tuple<torch::Tensor, torch::Tensor> quantize_int8_rowwise_fused(torch::Tensor x);
    torch::Tensor fused_silu_mul(torch::Tensor x1, torch::Tensor x2);
    std::tuple<torch::Tensor, torch::Tensor> fused_silu_mul_quantize_rowwise(
        torch::Tensor x1, torch::Tensor x2);
    torch::Tensor rotate_convrot(torch::Tensor input, int64_t group_size);
    std::tuple<torch::Tensor, torch::Tensor> quantize_int8_convrot_weight(
        torch::Tensor weight, int64_t group_size, int64_t stochastic_rounding);
    torch::Tensor dequantize_int8_convrot_weight(
        torch::Tensor q, torch::Tensor scale, int64_t group_size);
    torch::Tensor fused_scaleback(torch::Tensor gemm_result, torch::Tensor x_scale,
                                  torch::Tensor w_scale, std::optional<torch::Tensor> bias,
                                  int64_t out_dtype_code);
    torch::Tensor dequantize_int8_simple(torch::Tensor q, torch::Tensor scale);
    torch::Tensor dequantize_int8_simple_dtype(torch::Tensor q, torch::Tensor scale, int64_t output_dtype_code);
    void int8_cache_clear();
    std::tuple<int64_t, int64_t, int64_t> int8_cache_stats();
}
}

PYBIND11_MODULE(_C, m) {
    m.doc() = "omni_xpu_kernel - High-performance Intel XPU ESIMD kernels for ComfyUI";

    // This marker is deliberately compiled into the native artifact. Python
    // dispatchers use it to distinguish a target-AOT core from older JIT core
    // builds; package metadata alone cannot detect a stale _C shared library.
#if defined(OMNI_XPU_CORE_AOT) && defined(OMNI_XPU_ARCH_PTL_H)
    m.attr("__core_aot_target__") = "ptl-h";
#elif defined(OMNI_XPU_CORE_AOT) && defined(OMNI_XPU_ARCH_BMG)
    m.attr("__core_aot_target__") = "bmg";
#else
    m.attr("__core_aot_target__") = "";
#endif
    
    // GGUF Dequantization
    auto gguf = m.def_submodule("gguf", "GGUF dequantization kernels");
    
    gguf.def("dequantize_q4_0", &omni_xpu::gguf::dequantize_q4_0,
        "Dequantize Q4_0 tensor (18 bytes/block -> 32 elements)",
        py::arg("input"), py::arg("dtype") = torch::kFloat16);
    
    gguf.def("dequantize_q8_0", &omni_xpu::gguf::dequantize_q8_0,
        "Dequantize Q8_0 tensor (34 bytes/block -> 32 elements)",
        py::arg("input"), py::arg("dtype") = torch::kFloat16);
    
    gguf.def("dequantize_q4_k", &omni_xpu::gguf::dequantize_q4_k,
        "Dequantize Q4_K tensor (144 bytes/block -> 256 elements)",
        py::arg("input"), py::arg("dtype") = torch::kFloat16);
    
    gguf.def("dequantize_q6_k", &omni_xpu::gguf::dequantize_q6_k,
        "Dequantize Q6_K tensor (210 bytes/block -> 256 elements)",
        py::arg("input"), py::arg("dtype") = torch::kFloat16);

    gguf.def("dequantize_batch", &omni_xpu::gguf::dequantize_batch,
        "Batch dequantize multiple tensors in fewer kernel launches.\n"
        "Groups tensors by format, concatenates, launches one kernel per format group,\n"
        "then splits outputs. Reduces N submissions to num_format_types submissions.\n"
        "Input: inputs=[tensor1, tensor2, ...], formats=['q4_0', 'q8_0', ...], dtype\n"
        "Output: list of dequantized tensors in same order as inputs",
        py::arg("inputs"), py::arg("formats"), py::arg("dtype") = torch::kFloat16);

    // Normalization
    auto norm = m.def_submodule("norm", "Normalization kernels");

#if defined(OMNI_XPU_ARCH_PTL_H) || defined(OMNI_XPU_ARCH_BMG)
    norm.attr("__h120_fp16__") = true;
#else
    norm.attr("__h120_fp16__") = false;
#endif
    
    norm.def("rms_norm", &omni_xpu::norm::rms_norm,
        "RMSNorm using ESIMD optimization",
        py::arg("weight"), py::arg("input"), py::arg("eps") = 1e-6);

#if defined(OMNI_XPU_ARCH_PTL_H)
    norm.def(
        "rms_norm_gate_residual",
        &omni_xpu::norm::rms_norm_gate_residual,
        "PTL-H fused Z-Image RMSNorm, BF16 gate multiply, and residual add",
        py::arg("weight"), py::arg("input"), py::arg("gate"),
        py::arg("residual"), py::arg("eps") = 1e-6);
#endif
    
    norm.def("layer_norm", &omni_xpu::norm::layer_norm,
        "LayerNorm using ESIMD optimization",
        py::arg("input"), py::arg("weight") = py::none(), py::arg("bias") = py::none(), py::arg("eps") = 1e-5);
    
    norm.def("fused_add_rms_norm", &omni_xpu::norm::fused_add_rms_norm,
        "Fused Add + RMSNorm using ESIMD optimization (in-place: residual += input, input = rmsnorm(residual) * weight)",
        py::arg("input"), py::arg("residual"), py::arg("weight"), py::arg("eps") = 1e-6);

    norm.def("fused_rms_norm_linear", &omni_xpu::norm::fused_rms_norm_linear,
        "Fused RMSNorm + Linear projection in single C++ call.\n"
        "Chains norm and matmul without Python roundtrip, keeping normalized data in L3 cache.\n"
        "output = RMSNorm(input, norm_weight, eps) @ proj_weight.T\n"
        "Input: input [M, K], norm_weight [K], proj_weight [N, K]\n"
        "Output: [M, N]",
        py::arg("input"), py::arg("norm_weight"), py::arg("proj_weight"), py::arg("eps") = 1e-6);
    norm.def("fused_adaln", &omni_xpu::norm::fused_adaln,
        "Fused LayerNorm and Kitchen AdaLN modulation in one ESIMD kernel",
        py::arg("input"), py::arg("scale"), py::arg("shift"),
        py::arg("row_repeat") = 1, py::arg("eps") = 1e-6);

    // SVDQuant W4A4 Dequantization/Quantization (nunchaku)
    auto svdq = m.def_submodule("svdq", "SVDQuant W4A4 dequantization and quantization kernels for nunchaku");

    svdq.def("dequantize_svdq_w4", &omni_xpu::svdq::dequantize_svdq_w4,
        "Dequantize SVDQuant W4 packed weights: unpack INT4 + apply per-group scales -> output dtype\n"
        "Input: packed [N, K/2] uint8, scales [num_groups, N]\n"
        "Output: [N, K] dequantized values",
        py::arg("packed"), py::arg("scales"), py::arg("out_dtype") = torch::kBFloat16);
    svdq.def("dequantize_svdq_u4", &omni_xpu::svdq::dequantize_svdq_u4,
        "Dequantize unsigned activation U4 with per-group scales",
        py::arg("packed"), py::arg("scales"), py::arg("out_dtype") = torch::kBFloat16);

    svdq.def("unpack_svdq_int4", &omni_xpu::svdq::unpack_svdq_int4,
        "Unpack SVDQuant INT4 packed tensor to int8 (no scaling)\n"
        "Input: packed [M, K/2] uint8\n"
        "Output: [M, K] int8 signed values",
        py::arg("packed"), py::arg("is_signed") = true);

    svdq.def("quantize_svdq_act_int4", &omni_xpu::svdq::quantize_svdq_act_int4,
        "Quantize activation to SVDQuant INT4 with per-group absmax scaling\n"
        "Input: [M, K] bf16/f32\n"
        "Output: (packed [M, K/2] uint8, scales [num_groups, M])",
        py::arg("input"), py::arg("group_size") = 64);
    svdq.def("quantize_svdq_act_uint4", &omni_xpu::svdq::quantize_svdq_act_uint4,
        "Quantize non-negative activation to unsigned U4 [0, 15]",
        py::arg("input"), py::arg("group_size") = 64);

    svdq.def("onednn_int4_gemm", &omni_xpu::svdq::onednn_int4_gemm,
        "Fused INT4 dequant + GEMM using oneDNN u4 matmul primitive\n"
        "Converts signed INT4 to u4 and bf16 scales to f16 per call\n"
        "Input: act [M, K] bf16/f16/f32, packed [N, K/2] uint8, wscales [G, N] bf16\n"
        "Output: [M, N] same dtype as act",
        py::arg("act"), py::arg("packed"), py::arg("wscales"));

    svdq.def("onednn_int4_gemm_preconverted", &omni_xpu::svdq::onednn_int4_gemm_preconverted,
        "Fused INT4 dequant + GEMM using oneDNN u4 matmul (pre-converted weights)\n"
        "Accepts already-converted u4 weights (packed^0x88) and f16 scales\n"
        "Input: act [M, K] bf16/f16/f32, packed_u4 [N, K/2] uint8, scales_f16 [G, N] f16\n"
        "Output: [M, N] same dtype as act",
        py::arg("act"), py::arg("packed_u4"), py::arg("scales_f16"));

    svdq.def("onednn_int4_gemm_add_to_output", &omni_xpu::svdq::onednn_int4_gemm_add_to_output,
        "Fused INT4 GEMM + accumulate into bf16 output using oneDNN append_sum post-op\n"
        "dst += GEMM(f16_act, u4_wgt) — caller pre-fills dst with residual\n"
        "Input: act [M, K] f16, packed_u4 [N, K/2] uint8, scales_f16 [G, N] f16, dst [M, N] bf16\n"
        "Output: dst modified in-place (dst += GEMM result)",
        py::arg("act"), py::arg("packed_u4"), py::arg("scales_f16"), py::arg("dst"));

    svdq.def("fused_convert_add", &omni_xpu::svdq::fused_convert_add,
        "Fused f16->bf16 conversion + bf16 addition in single ESIMD kernel\n"
        "Writes: out = bf16(result[:Mo,:No]) + residual[:Mo,:No]\n"
        "Input: out [Mo, No] bf16, result [Mr, Nr] f16, residual [Mo, No] bf16",
        py::arg("out"), py::arg("result"), py::arg("residual"));

    svdq.def("fused_smooth_convert", &omni_xpu::svdq::fused_smooth_convert,
        "Fused smooth division + bf16->f16 conversion (legacy, uses division)\n"
        "Input: x [M, K] bf16, smooth_factor [K] bf16\n"
        "Output: [M, K] f16 = (x / smooth_factor).to(f16)",
        py::arg("x"), py::arg("smooth_factor"));

    svdq.def("fused_smooth_mul_convert", &omni_xpu::svdq::fused_smooth_mul_convert,
        "Fused smooth multiply + bf16->f16 conversion (optimized, uses multiply-by-reciprocal)\n"
        "Input: x [M, K] bf16, rcp_smooth [K] f16 (pre-computed 1/smooth_factor)\n"
        "Output: [M, K] f16 = (x * rcp_smooth).to(f16)",
        py::arg("x"), py::arg("rcp_smooth"));

    // Rotary Embedding
    auto rotary = m.def_submodule("rotary", "Rotary position embedding kernels");

    rotary.def("rotary_emb", &omni_xpu::rotary::rotary_emb,
        "Fused rotary position embedding using ESIMD optimization\n"
        "Fuses bf16→f32 promotion + rotary rotation + f32→bf16 demotion\n"
        "Input: x [total_rows, head_dim] bf16/f16/f32\n"
        "       cos_cache [S, head_dim/2] f32\n"
        "       sin_cache [S, head_dim/2] f32\n"
        "Output: [total_rows, head_dim] same dtype as x",
        py::arg("x"), py::arg("cos_cache"), py::arg("sin_cache"),
        py::arg("seq_len"), py::arg("heads"));
    rotary.def("apply_kitchen_rope1", &omni_xpu::rotary::apply_kitchen_rope1,
        "Apply a broadcastable arbitrary 2x2 transform to adjacent element pairs",
        py::arg("x"), py::arg("freqs_cis"));
    rotary.def("apply_kitchen_rope", &omni_xpu::rotary::apply_kitchen_rope,
        "Apply Kitchen adjacent-pair RoPE semantics to query and key tensors",
        py::arg("xq"), py::arg("xk"), py::arg("freqs_cis"));
    rotary.def("apply_kitchen_rope_split_half1", &omni_xpu::rotary::apply_kitchen_rope_split_half1,
        "Apply a broadcastable arbitrary 2x2 transform to split-half pairs",
        py::arg("x"), py::arg("freqs_cis"));
    rotary.def("apply_kitchen_rope_split_half", &omni_xpu::rotary::apply_kitchen_rope_split_half,
        "Apply Kitchen split-half RoPE semantics to query and key tensors",
        py::arg("xq"), py::arg("xk"), py::arg("freqs_cis"));
    rotary.def("kitchen_rope_fast_supported", &omni_xpu::rotary::kitchen_rope_fast_supported,
        "Return whether a tensor pair can use the single-launch Kitchen RoPE kernel",
        py::arg("x"), py::arg("freqs_cis"));

    // FP8 Linear (oneDNN W8A16)
    auto linear = m.def_submodule("linear", "FP8 linear kernels");
    linear.def("onednn_w8a16_fp8", &omni_xpu::linear::onednn_w8a16_fp8,
        "FP8 GEMM: W8A16 matmul with E4M3/E5M2 weights via oneDNN.\n"
        "Input: x [M, K] fp16/bf16, weight [N, K] float8, scales [N] f32\n"
        "Output: [M, N] same dtype as x",
        py::arg("input"), py::arg("weight"), py::arg("scale_w"), py::arg("bias") = py::none());
    linear.def("fp8_cache_clear", &omni_xpu::linear::fp8_cache_clear,
        "Clear FP8 primitive cache");
    linear.def("fp8_cache_stats", &omni_xpu::linear::fp8_cache_stats,
        "Return FP8 cache stats as (hits, misses, size)");
    linear.def("fp8_failure_cache_stats", &omni_xpu::linear::fp8_failure_cache_stats,
        "Return failed FP8 primitive cache stats as (failures, negative_hits, size)");

    auto fp8 = m.def_submodule("fp8", "FP8 quantization kernels");
    fp8.def("quantize_per_tensor", &omni_xpu::fp8::quantize_per_tensor,
        "Per-tensor FP8 quantization matching Comfy Kitchen semantics",
        py::arg("input"), py::arg("scale"), py::arg("out_dtype"));
    fp8.def("dequantize_per_tensor", &omni_xpu::fp8::dequantize_per_tensor,
        "Per-tensor FP8 dequantization matching Comfy Kitchen semantics",
        py::arg("input"), py::arg("scale"), py::arg("out_dtype"));
    fp8.def("stochastic_rounding", &omni_xpu::fp8::stochastic_rounding,
        "Seed-data driven stochastic FP8 rounding matching Comfy Kitchen",
        py::arg("input"), py::arg("rng"), py::arg("out_dtype"));

    // Scaled Dot-Product Attention (ESIMD Flash Attention)
    auto sdp = m.def_submodule("sdp", "Scaled dot-product attention kernels");
    sdp.def("sdp", &omni_xpu::sdp::sdp,
        "ESIMD Flash Attention for Intel XPU\n"
        "Input: q/k/v [B, L, H, D] fp16/bf16 contiguous on XPU, D in {64, 128}\n"
        "Constraints: B == 1\n"
        "V is automatically per-head scaled to prevent fp16 accumulator overflow.\n"
        "Returns: (output, has_nonfinite) where has_nonfinite is True if kernel\n"
        "detected inf/nan (e.g. degenerate softmax), signaling SDPA fallback needed.",
        py::arg("q"), py::arg("k"), py::arg("v"));

    // INT8 Quantization and Linear (oneDNN s8 matmul)
    auto int8 = m.def_submodule("int8", "INT8 quantization and linear kernels");
    int8.def("mm_int8", &omni_xpu::int8_ops::mm_int8,
        "INT8 matrix multiplication: C[M,N] = A[M,K] @ B[K,N] (s8×s8→s32)\n"
        "Uses oneDNN DPAS-accelerated s8 matmul primitive.\n"
        "Input: a [M, K] int8, b [K, N] int8\n"
        "Output: [M, N] int32",
        py::arg("a"), py::arg("b"));
    int8.def("int8_linear", &omni_xpu::int8_ops::int8_linear,
        "INT8 linear layer with dynamic activation quantization.\n"
        "Fuses: rowwise quant → s8 GEMM → rescale → bias.\n"
        "Input: x [M, K] fp16/bf16, weight [N, K] int8, weight_scale [N] or scalar f32\n"
        "Output: [M, N] in out_dtype",
        py::arg("x"), py::arg("weight"), py::arg("weight_scale"),
        py::arg("bias") = py::none(), py::arg("out_dtype_code") = 2,
        py::arg("convrot") = false, py::arg("convrot_groupsize") = 256);
    int8.def("int8_linear_prequantized", &omni_xpu::int8_ops::int8_linear_prequantized,
        "INT8 linear layer for prequantized rowwise activations.\n"
        "Input: x_int8 [..., K], x_scale one value per flattened row, "
        "weight [N, K] int8, weight_scale [N] or scalar f32\n"
        "Output: [..., N] in out_dtype; activation quantization is not performed",
        py::arg("x_int8"), py::arg("x_scale"), py::arg("weight"),
        py::arg("weight_scale"), py::arg("bias") = py::none(),
        py::arg("out_dtype_code") = 2);
    int8.def("int8_linear_shared_input", &omni_xpu::int8_ops::int8_linear_shared_input,
        "Two INT8 linear projections sharing one dynamic rowwise activation quantization.\n"
        "Input: x [..., K] fp16/bf16 and two INT8 [N, K] weights\n"
        "Output: two floating tensors with the original leading dimensions",
        py::arg("x"), py::arg("weight1"), py::arg("weight_scale1"),
        py::arg("weight2"), py::arg("weight_scale2"),
        py::arg("bias1") = py::none(), py::arg("bias2") = py::none(),
        py::arg("out_dtype_code") = 2);
    int8.def("quantize_int8_tensorwise", &omni_xpu::int8_ops::quantize_int8_tensorwise,
        "Quantize tensor to INT8 with single tensorwise scale.\n"
        "Input: x (any shape), optional scale, stochastic_rounding seed\n"
        "Output: (int8 tensor, float32 scale)",
        py::arg("x"), py::arg("scale") = py::none(), py::arg("stochastic_rounding") = 0);
    int8.def("quantize_int8_rowwise", &omni_xpu::int8_ops::quantize_int8_rowwise,
        "Quantize tensor to INT8 with per-row scales.\n"
        "Input: x [..., K]\n"
        "Output: (int8 tensor, float32 scales [..., 1])",
        py::arg("x"), py::arg("stochastic_rounding") = 0);
    int8.def("quantize_int8_rowwise_fused", &omni_xpu::int8_ops::quantize_int8_rowwise_fused,
        "Plain-SYCL fused per-row INT8 quantization (single kernel launch).\n"
        "Fuses absmax + scale + divide + round + clamp + cast.\n"
        "Input: x [..., K] bf16/f16\n"
        "Output: (int8 tensor, float32 scales [..., 1])",
        py::arg("x"));
    int8.def("fused_silu_mul", &omni_xpu::int8_ops::fused_silu_mul,
        "Fused SiLU(x1) * x2 with one floating output and no SiLU temporary.\n"
        "Input: x1/x2 identical bf16/f16 tensors\n"
        "Output: floating tensor with the input shape and dtype",
        py::arg("x1"), py::arg("x2"));
    int8.def("fused_silu_mul_quantize_rowwise", &omni_xpu::int8_ops::fused_silu_mul_quantize_rowwise,
        "Fused SiLU(x1) * x2 followed by deterministic rowwise INT8 quantization.\n"
        "Does not materialize the floating SwiGLU intermediate.\n"
        "Input: x1/x2 [..., K] bf16/f16 with identical shape and dtype\n"
        "Output: (int8 tensor, float32 scales [..., 1])",
        py::arg("x1"), py::arg("x2"));
    int8.def("rotate_convrot", &omni_xpu::int8_ops::rotate_convrot,
        "Regular Hadamard rotation using a cached matrix multiplication on the last dimension",
        py::arg("input"), py::arg("group_size") = 256);
    int8.def("quantize_int8_convrot_weight", &omni_xpu::int8_ops::quantize_int8_convrot_weight,
        "Native ConvRot weight rotation followed by row-wise INT8 quantization",
        py::arg("weight"), py::arg("group_size") = 256,
        py::arg("stochastic_rounding") = 0);
    int8.def("dequantize_int8_convrot_weight", &omni_xpu::int8_ops::dequantize_int8_convrot_weight,
        "Dequantize INT8 ConvRot weight and apply the inverse orthogonal rotation",
        py::arg("q"), py::arg("scale"), py::arg("group_size") = 256);
    int8.def("fused_scaleback", &omni_xpu::int8_ops::fused_scaleback,
        "ESIMD fused scale-back: int32 GEMM result → output dtype in single pass.\n"
        "Fuses: int32→f32 cast + scale multiply + dtype conversion + bias add.\n"
        "Input: gemm_result [M,N] int32, x_scale [M], w_scale [N] or scalar, bias [N]\n"
        "Output: [M,N] in specified dtype",
        py::arg("gemm_result"), py::arg("x_scale"), py::arg("w_scale"),
        py::arg("bias") = py::none(), py::arg("out_dtype_code") = 2);
    int8.def("dequantize_int8_simple", &omni_xpu::int8_ops::dequantize_int8_simple,
        "Dequantize INT8 tensor: result = q.float() * scale\n"
        "Input: q (int8), scale (broadcastable)\n"
        "Output: float32 tensor",
        py::arg("q"), py::arg("scale"));
    int8.def("dequantize_int8_simple_dtype", &omni_xpu::int8_ops::dequantize_int8_simple_dtype,
        "Dequantize INT8 tensor with output dtype conversion.\n"
        "dtype codes: 0=f32, 1=f16, 2=bf16\n"
        "Input: q (int8), scale, output_dtype_code\n"
        "Output: tensor in specified dtype",
        py::arg("q"), py::arg("scale"), py::arg("output_dtype_code"));
    int8.def("int8_cache_clear", &omni_xpu::int8_ops::int8_cache_clear,
        "Clear INT8 oneDNN primitive cache");
    int8.def("int8_cache_stats", &omni_xpu::int8_ops::int8_cache_stats,
        "Return INT8 cache stats as (hits, misses, size)");
}
