Chronologic VCS simulator copyright 1991-2017
Contains Synopsys proprietary information.
Compiler version M-2017.03_Full64; Runtime version M-2017.03_Full64;  Dec  2 23:43 2018
VCD+ Writer M-2017.03_Full64 Copyright (c) 1991-2017 by Synopsys Inc.
The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/mnt/vol_NFS_Zener/WD_ESPEC/fparis/MP6134_SDRAM_Controller/sdr_ctrl/trunk/verif/tb/inter.vpd' was opened successfully.
Creating SDRC Environment
Creating address with diff bank and row stimulus
Creating address stimulus
Creating page cross-over stimulus
Creating SDRC Driver
Creating SDRC Monitor
Creating SDRC Environment
Creating address with diff bank and row stimulus
Creating address stimulus
Creating page cross-over stimulus
Creating SDRC Driver
Creating SDRC Monitor
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 10000ps failed at 10000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 10000ps failed at 10000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 10000ps failed at 10000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 10000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 30000ps failed at 30000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 30000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 30000ps failed at 30000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 30000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 50000ps failed at 50000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 50000ps failed at 50000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 50000ps failed at 50000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 50000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 70000ps failed at 70000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 70000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 70000ps failed at 70000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 70000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: started at 90000ps failed at 90000ps
	Offending '(!((cmdfifo_empty == 1'b1) && (cmdfifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 254: top.duv.u_wb2sdrc.full_fifo_cmdread: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_cmdread COMMAND FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 90000ps failed at 90000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: started at 90000ps failed at 90000ps
	Offending '(!((rddatafifo_full == 1'b1) && (rddatafifo_wr == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 368: top.duv.u_wb2sdrc.full_fifo_readwrite_overflow: at time 90000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_readwrite_overflow READ DATA FIFO WRITE OVERFLOW
"../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: started at 110000ps failed at 110000ps
	Offending '(!((wrdatafifo_empty == 1'b1) && (wrdatafifo_rd == 1'b1)))'
Error: "../../rtl/wb2sdrc/wb2sdrc.v", 312: top.duv.u_wb2sdrc.full_fifo_read: at time 110000 ps
ERROR:top.duv.u_wb2sdrc.full_fifo_read WRITE DATA FIFO READ OVERFLOW
top.u_sdram32 : at time  10212.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10392.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10572.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10752.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  10932.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11112.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11292.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11472.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11652.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  11832.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12012.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12192.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12372.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12552.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12732.00 ns AREF : Auto Refresh
top.u_sdram32 : at time  12912.00 ns LMR  : Load Mode Register
top.u_sdram32 :                             CAS Latency      = 3
top.u_sdram32 :                             Burst Length     = 8
top.u_sdram32 :                             Burst Type       = Sequential
top.u_sdram32 :                             Write Burst Mode = Programmed Burst Length
----------------------------------------
 Case-3 Create a Page Cross Over        
----------------------------------------
Write Address: 00b00fec, Burst Size:         13
Status: Burst-No:           0  Write Address: 02c03fb  WriteData: 12153524 
Status: Burst-No:           1  Write Address: 02c03fc  WriteData: c0895e81 
Status: Burst-No:           2  Write Address: 02c03fd  WriteData: 8484d609 
Status: Burst-No:           3  Write Address: 02c03fe  WriteData: b1f05663 
Status: Burst-No:           4  Write Address: 02c03ff  WriteData: 06b97b0d 
top.u_sdram32 : at time  13292.00 ns ACT  : Bank = 3 Row =  768
top.u_sdram32 : at time  13372.00 ns WRITE: Bank = 3 Row =  768, Col = 251, Data = 12153524
top.u_sdram32 : at time  13392.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13432.00 ns WRITE: Bank = 3 Row =  768, Col = 252, Data = c0895e81
Status: Burst-No:           5  Write Address: 02c0400  WriteData: 46df998d 
top.u_sdram32 : at time  13452.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13492.00 ns WRITE: Bank = 3 Row =  768, Col = 253, Data = 8484d609
Status: Burst-No:           6  Write Address: 02c0401  WriteData: b2c28465 
top.u_sdram32 : at time  13512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13552.00 ns WRITE: Bank = 3 Row =  768, Col = 254, Data = b1f05663
Status: Burst-No:           7  Write Address: 02c0402  WriteData: 89375212 
top.u_sdram32 : at time  13572.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13612.00 ns WRITE: Bank = 3 Row =  768, Col = 255, Data = 06b97b0d
Status: Burst-No:           8  Write Address: 02c0403  WriteData: 00f3e301 
top.u_sdram32 : at time  13632.00 ns BST  : Burst Terminate
Status: Burst-No:           9  Write Address: 02c0404  WriteData: 06d7cd0d 
top.u_sdram32 : at time  13752.00 ns ACT  : Bank = 0 Row =  769
top.u_sdram32 : at time  13832.00 ns WRITE: Bank = 0 Row =  769, Col =   0, Data = 46df998d
top.u_sdram32 : at time  13852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  13872.00 ns WRITE: Bank = 0 Row =  769, Col =   1, Data = b2c28465
top.u_sdram32 : at time  13892.00 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 02c0405  WriteData: 3b23f176 
top.u_sdram32 : at time  13912.00 ns WRITE: Bank = 0 Row =  769, Col =   2, Data = 89375212
top.u_sdram32 : at time  13932.00 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 02c0406  WriteData: 1e8dcd3d 
top.u_sdram32 : at time  13952.00 ns WRITE: Bank = 0 Row =  769, Col =   3, Data = 00f3e301
top.u_sdram32 : at time  13972.00 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 02c0407  WriteData: 76d457ed 
Write Address: 0073ffe8, Burst Size:          8
top.u_sdram32 : at time  13992.00 ns WRITE: Bank = 0 Row =  769, Col =   4, Data = 06d7cd0d
top.u_sdram32 : at time  14012.00 ns BST  : Burst Terminate
Status: Burst-No:           0  Write Address: 01cfffa  WriteData: 462df78c 
top.u_sdram32 : at time  14032.00 ns WRITE: Bank = 0 Row =  769, Col =   5, Data = 3b23f176
top.u_sdram32 : at time  14052.00 ns BST  : Burst Terminate
Status: Burst-No:           1  Write Address: 01cfffb  WriteData: 7cfde9f9 
top.u_sdram32 : at time  14072.00 ns WRITE: Bank = 0 Row =  769, Col =   6, Data = 1e8dcd3d
top.u_sdram32 : at time  14092.00 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 01cfffc  WriteData: e33724c6 
top.u_sdram32 : at time  14112.00 ns WRITE: Bank = 0 Row =  769, Col =   7, Data = 76d457ed
top.u_sdram32 : at time  14132.00 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 01cfffd  WriteData: e2f784c5 
Status: Burst-No:           4  Write Address: 01cfffe  WriteData: d513d2aa 
top.u_sdram32 : at time  14252.00 ns ACT  : Bank = 3 Row = 1855
top.u_sdram32 : at time  14332.00 ns WRITE: Bank = 3 Row = 1855, Col = 250, Data = 462df78c
top.u_sdram32 : at time  14352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14392.00 ns WRITE: Bank = 3 Row = 1855, Col = 251, Data = 7cfde9f9
Status: Burst-No:           5  Write Address: 01cffff  WriteData: 72aff7e5 
top.u_sdram32 : at time  14412.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14452.00 ns WRITE: Bank = 3 Row = 1855, Col = 252, Data = e33724c6
Status: Burst-No:           6  Write Address: 01d0000  WriteData: bbd27277 
top.u_sdram32 : at time  14472.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14512.00 ns WRITE: Bank = 3 Row = 1855, Col = 253, Data = e2f784c5
Status: Burst-No:           7  Write Address: 01d0001  WriteData: 8932d612 
Write Address: 001fafe8, Burst Size:         13
top.u_sdram32 : at time  14532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14572.00 ns WRITE: Bank = 3 Row = 1855, Col = 254, Data = d513d2aa
Status: Burst-No:           0  Write Address: 007ebfa  WriteData: 47ecdb8f 
top.u_sdram32 : at time  14592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14632.00 ns WRITE: Bank = 3 Row = 1855, Col = 255, Data = 72aff7e5
Status: Burst-No:           1  Write Address: 007ebfb  WriteData: 793069f2 
top.u_sdram32 : at time  14652.00 ns BST  : Burst Terminate
Status: Burst-No:           2  Write Address: 007ebfc  WriteData: e77696ce 
top.u_sdram32 : at time  14772.00 ns ACT  : Bank = 0 Row = 1856
top.u_sdram32 : at time  14852.00 ns WRITE: Bank = 0 Row = 1856, Col =   0, Data = bbd27277
top.u_sdram32 : at time  14872.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  14892.00 ns WRITE: Bank = 0 Row = 1856, Col =   1, Data = 8932d612
top.u_sdram32 : at time  14912.00 ns BST  : Burst Terminate
Status: Burst-No:           3  Write Address: 007ebfd  WriteData: f4007ae8 
Status: Burst-No:           4  Write Address: 007ebfe  WriteData: e2ca4ec5 
top.u_sdram32 : at time  15032.00 ns ACT  : Bank = 3 Row =  506
top.u_sdram32 : at time  15112.00 ns WRITE: Bank = 3 Row =  506, Col = 250, Data = 47ecdb8f
top.u_sdram32 : at time  15132.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15172.00 ns WRITE: Bank = 3 Row =  506, Col = 251, Data = 793069f2
Status: Burst-No:           5  Write Address: 007ebff  WriteData: 2e58495c 
top.u_sdram32 : at time  15192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15232.00 ns WRITE: Bank = 3 Row =  506, Col = 252, Data = e77696ce
Status: Burst-No:           6  Write Address: 007ec00  WriteData: de8e28bd 
top.u_sdram32 : at time  15252.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15292.00 ns WRITE: Bank = 3 Row =  506, Col = 253, Data = f4007ae8
Status: Burst-No:           7  Write Address: 007ec01  WriteData: 96ab582d 
top.u_sdram32 : at time  15312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15352.00 ns WRITE: Bank = 3 Row =  506, Col = 254, Data = e2ca4ec5
Status: Burst-No:           8  Write Address: 007ec02  WriteData: b2a72665 
top.u_sdram32 : at time  15372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15412.00 ns WRITE: Bank = 3 Row =  506, Col = 255, Data = 2e58495c
Status: Burst-No:           9  Write Address: 007ec03  WriteData: b1ef6263 
top.u_sdram32 : at time  15432.00 ns BST  : Burst Terminate
Status: Burst-No:          10  Write Address: 007ec04  WriteData: 0573870a 
top.u_sdram32 : at time  15552.00 ns ACT  : Bank = 0 Row =  507
top.u_sdram32 : at time  15632.00 ns WRITE: Bank = 0 Row =  507, Col =   0, Data = de8e28bd
top.u_sdram32 : at time  15652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15672.00 ns WRITE: Bank = 0 Row =  507, Col =   1, Data = 96ab582d
top.u_sdram32 : at time  15692.00 ns BST  : Burst Terminate
Status: Burst-No:          11  Write Address: 007ec05  WriteData: c03b2280 
top.u_sdram32 : at time  15712.00 ns WRITE: Bank = 0 Row =  507, Col =   2, Data = b2a72665
top.u_sdram32 : at time  15732.00 ns BST  : Burst Terminate
Status: Burst-No:          12  Write Address: 007ec06  WriteData: 10642120 
top.u_sdram32 : at time  15752.00 ns WRITE: Bank = 0 Row =  507, Col =   3, Data = b1ef6263
"../tb/assertions.sv", 72: top.assertion.wb_AND: started at 15755000ps failed at 15755000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 72: top.assertion.wb_AND: at time 15755000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  15772.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15792.00 ns WRITE: Bank = 0 Row =  507, Col =   4, Data = 0573870a
top.u_sdram32 : at time  15812.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15832.00 ns WRITE: Bank = 0 Row =  507, Col =   5, Data = c03b2280
top.u_sdram32 : at time  15852.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  15872.00 ns WRITE: Bank = 0 Row =  507, Col =   6, Data = 10642120
top.u_sdram32 : at time  15892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16012.00 ns ACT  : Bank = 3 Row =  768
top.u_sdram32 : at time  16112.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16138.00 ns READ : Bank = 3 Row =  768, Col = 251, Data = 12153524
READ STATUS: Burst-No:           0 Addr: 02c03fb Rxd: 12153524
top.u_sdram32 : at time  16372.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16398.00 ns READ : Bank = 3 Row =  768, Col = 252, Data = c0895e81
READ STATUS: Burst-No:           1 Addr: 02c03fc Rxd: c0895e81
top.u_sdram32 : at time  16632.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16658.00 ns READ : Bank = 3 Row =  768, Col = 253, Data = 8484d609
READ STATUS: Burst-No:           2 Addr: 02c03fd Rxd: 8484d609
top.u_sdram32 : at time  16892.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  16918.00 ns READ : Bank = 3 Row =  768, Col = 254, Data = b1f05663
READ STATUS: Burst-No:           3 Addr: 02c03fe Rxd: b1f05663
top.u_sdram32 : at time  17152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17178.00 ns READ : Bank = 3 Row =  768, Col = 255, Data = 06b97b0d
READ STATUS: Burst-No:           4 Addr: 02c03ff Rxd: 06b97b0d
top.u_sdram32 : at time  17452.00 ns ACT  : Bank = 0 Row =  769
top.u_sdram32 : at time  17552.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17578.00 ns READ : Bank = 0 Row =  769, Col =   0, Data = 46df998d
READ STATUS: Burst-No:           5 Addr: 02c0400 Rxd: 46df998d
top.u_sdram32 : at time  17792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  17818.00 ns READ : Bank = 0 Row =  769, Col =   1, Data = b2c28465
READ STATUS: Burst-No:           6 Addr: 02c0401 Rxd: b2c28465
top.u_sdram32 : at time  18032.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  18058.00 ns READ : Bank = 0 Row =  769, Col =   2, Data = 89375212
READ STATUS: Burst-No:           7 Addr: 02c0402 Rxd: 89375212
top.u_sdram32 : at time  18272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  18298.00 ns READ : Bank = 0 Row =  769, Col =   3, Data = 00f3e301
READ STATUS: Burst-No:           8 Addr: 02c0403 Rxd: 00f3e301
top.u_sdram32 : at time  18512.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  18538.00 ns READ : Bank = 0 Row =  769, Col =   4, Data = 06d7cd0d
READ STATUS: Burst-No:           9 Addr: 02c0404 Rxd: 06d7cd0d
top.u_sdram32 : at time  18752.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  18778.00 ns READ : Bank = 0 Row =  769, Col =   5, Data = 3b23f176
READ STATUS: Burst-No:          10 Addr: 02c0405 Rxd: 3b23f176
top.u_sdram32 : at time  18992.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  19018.00 ns READ : Bank = 0 Row =  769, Col =   6, Data = 1e8dcd3d
READ STATUS: Burst-No:          11 Addr: 02c0406 Rxd: 1e8dcd3d
top.u_sdram32 : at time  19232.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  19258.00 ns READ : Bank = 0 Row =  769, Col =   7, Data = 76d457ed
READ STATUS: Burst-No:          12 Addr: 02c0407 Rxd: 76d457ed
"../tb/assertions.sv", 72: top.assertion.wb_AND: started at 19355000ps failed at 19355000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 72: top.assertion.wb_AND: at time 19355000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  19552.00 ns ACT  : Bank = 3 Row = 1855
top.u_sdram32 : at time  19652.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  19678.00 ns READ : Bank = 3 Row = 1855, Col = 250, Data = 462df78c
READ STATUS: Burst-No:           0 Addr: 01cfffa Rxd: 462df78c
top.u_sdram32 : at time  19912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  19938.00 ns READ : Bank = 3 Row = 1855, Col = 251, Data = 7cfde9f9
READ STATUS: Burst-No:           1 Addr: 01cfffb Rxd: 7cfde9f9
top.u_sdram32 : at time  20172.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  20198.00 ns READ : Bank = 3 Row = 1855, Col = 252, Data = e33724c6
READ STATUS: Burst-No:           2 Addr: 01cfffc Rxd: e33724c6
top.u_sdram32 : at time  20432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  20458.00 ns READ : Bank = 3 Row = 1855, Col = 253, Data = e2f784c5
READ STATUS: Burst-No:           3 Addr: 01cfffd Rxd: e2f784c5
top.u_sdram32 : at time  20692.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  20718.00 ns READ : Bank = 3 Row = 1855, Col = 254, Data = d513d2aa
READ STATUS: Burst-No:           4 Addr: 01cfffe Rxd: d513d2aa
top.u_sdram32 : at time  20952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  20978.00 ns READ : Bank = 3 Row = 1855, Col = 255, Data = 72aff7e5
READ STATUS: Burst-No:           5 Addr: 01cffff Rxd: 72aff7e5
top.u_sdram32 : at time  21252.00 ns ACT  : Bank = 0 Row = 1856
top.u_sdram32 : at time  21352.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  21378.00 ns READ : Bank = 0 Row = 1856, Col =   0, Data = bbd27277
READ STATUS: Burst-No:           6 Addr: 01d0000 Rxd: bbd27277
top.u_sdram32 : at time  21592.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  21618.00 ns READ : Bank = 0 Row = 1856, Col =   1, Data = 8932d612
READ STATUS: Burst-No:           7 Addr: 01d0001 Rxd: 8932d612
"../tb/assertions.sv", 72: top.assertion.wb_AND: started at 21715000ps failed at 21715000ps
	Offending '$rose(whitebox_if.wb_ack_o)'
Error: "../tb/assertions.sv", 72: top.assertion.wb_AND: at time 21715000 ps
Wishbone Protocol Rule 3.35 violated
top.u_sdram32 : at time  21912.00 ns ACT  : Bank = 3 Row =  506
top.u_sdram32 : at time  22012.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  22038.00 ns READ : Bank = 3 Row =  506, Col = 250, Data = 47ecdb8f
READ STATUS: Burst-No:           0 Addr: 007ebfa Rxd: 47ecdb8f
top.u_sdram32 : at time  22272.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  22298.00 ns READ : Bank = 3 Row =  506, Col = 251, Data = 793069f2
READ STATUS: Burst-No:           1 Addr: 007ebfb Rxd: 793069f2
top.u_sdram32 : at time  22532.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  22558.00 ns READ : Bank = 3 Row =  506, Col = 252, Data = e77696ce
READ STATUS: Burst-No:           2 Addr: 007ebfc Rxd: e77696ce
top.u_sdram32 : at time  22792.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  22818.00 ns READ : Bank = 3 Row =  506, Col = 253, Data = f4007ae8
READ STATUS: Burst-No:           3 Addr: 007ebfd Rxd: f4007ae8
top.u_sdram32 : at time  23052.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  23078.00 ns READ : Bank = 3 Row =  506, Col = 254, Data = e2ca4ec5
READ STATUS: Burst-No:           4 Addr: 007ebfe Rxd: e2ca4ec5
top.u_sdram32 : at time  23312.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  23338.00 ns READ : Bank = 3 Row =  506, Col = 255, Data = 2e58495c
READ STATUS: Burst-No:           5 Addr: 007ebff Rxd: 2e58495c
top.u_sdram32 : at time  23612.00 ns ACT  : Bank = 0 Row =  507
top.u_sdram32 : at time  23712.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  23738.00 ns READ : Bank = 0 Row =  507, Col =   0, Data = de8e28bd
READ STATUS: Burst-No:           6 Addr: 007ec00 Rxd: de8e28bd
top.u_sdram32 : at time  23952.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  23978.00 ns READ : Bank = 0 Row =  507, Col =   1, Data = 96ab582d
READ STATUS: Burst-No:           7 Addr: 007ec01 Rxd: 96ab582d
top.u_sdram32 : at time  24192.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  24218.00 ns READ : Bank = 0 Row =  507, Col =   2, Data = b2a72665
READ STATUS: Burst-No:           8 Addr: 007ec02 Rxd: b2a72665
top.u_sdram32 : at time  24432.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  24458.00 ns READ : Bank = 0 Row =  507, Col =   3, Data = b1ef6263
READ STATUS: Burst-No:           9 Addr: 007ec03 Rxd: b1ef6263
top.u_sdram32 : at time  24672.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  24698.00 ns READ : Bank = 0 Row =  507, Col =   4, Data = 0573870a
READ STATUS: Burst-No:          10 Addr: 007ec04 Rxd: 0573870a
top.u_sdram32 : at time  24912.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  24938.00 ns READ : Bank = 0 Row =  507, Col =   5, Data = c03b2280
READ STATUS: Burst-No:          11 Addr: 007ec05 Rxd: c03b2280
top.u_sdram32 : at time  25152.00 ns BST  : Burst Terminate
top.u_sdram32 : at time  25178.00 ns READ : Bank = 0 Row =  507, Col =   6, Data = 10642120
READ STATUS: Burst-No:          12 Addr: 007ec06 Rxd: 10642120
-------------------------------------- 
 End-3 Create a Page Cross Over
-------------------------------------- 
TEST EXECUTION PASSED!!!
  TestCase execution count:           1
  Error count:           0
$finish at simulation time  25260.00 ns
Simulation complete, time is 25260000 ps.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 25260000 ps
CPU Time:      0.400 seconds;       Data structure size:   0.2Mb
Mon Dec  3 00:00:42 2018
