--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VGA.twx VGA.ncd -o VGA.twr VGA.pcf -ucf Nexys3_Master.ucf

Design file:              VGA.ncd
Physical constraint file: VGA.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK_100
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    5.544(R)|      SLOW  |   -0.814(R)|      FAST  |CLK5MHZ           |   0.000|
            |    5.063(R)|      SLOW  |   -2.806(R)|      FAST  |VGACLK            |   0.000|
BTN<1>      |    6.628(R)|      SLOW  |   -1.282(R)|      FAST  |CLK5MHZ           |   0.000|
            |    5.330(R)|      SLOW  |   -3.004(R)|      FAST  |VGACLK            |   0.000|
BTN<2>      |    6.270(R)|      SLOW  |   -1.075(R)|      FAST  |CLK5MHZ           |   0.000|
            |    4.246(R)|      SLOW  |   -2.333(R)|      FAST  |VGACLK            |   0.000|
BTN<3>      |    6.232(R)|      SLOW  |   -0.664(R)|      FAST  |CLK5MHZ           |   0.000|
            |    4.339(R)|      SLOW  |   -2.364(R)|      FAST  |VGACLK            |   0.000|
KEY<0>      |    1.279(R)|      SLOW  |    0.268(R)|      SLOW  |VGACLK            |   0.000|
KEY<1>      |    2.616(R)|      SLOW  |   -0.008(R)|      SLOW  |VGACLK            |   0.000|
KEY<2>      |    1.801(R)|      SLOW  |   -0.301(R)|      SLOW  |VGACLK            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK_100 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN<0>       |        10.437(R)|      SLOW  |         5.955(R)|      FAST  |CLK5MHZ           |   0.000|
AN<1>       |        10.554(R)|      SLOW  |         5.987(R)|      FAST  |CLK5MHZ           |   0.000|
AN<2>       |        10.370(R)|      SLOW  |         5.925(R)|      FAST  |CLK5MHZ           |   0.000|
AN<3>       |        10.129(R)|      SLOW  |         5.754(R)|      FAST  |CLK5MHZ           |   0.000|
COMMAND<0>  |         8.661(R)|      SLOW  |         4.680(R)|      FAST  |CLK5MHZ           |   0.000|
COMMAND<1>  |        10.517(R)|      SLOW  |         5.977(R)|      FAST  |CLK5MHZ           |   0.000|
COMMAND<2>  |         8.660(R)|      SLOW  |         4.679(R)|      FAST  |CLK5MHZ           |   0.000|
COMMAND<3>  |         8.660(R)|      SLOW  |         4.679(R)|      FAST  |CLK5MHZ           |   0.000|
COMMAND<4>  |         8.587(R)|      SLOW  |         4.606(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<0>      |        10.482(R)|      SLOW  |         5.948(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<1>      |        10.716(R)|      SLOW  |         6.101(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<2>      |        10.757(R)|      SLOW  |         6.140(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<3>      |        10.630(R)|      SLOW  |         6.031(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<4>      |        10.626(R)|      SLOW  |         6.044(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<5>      |        10.660(R)|      SLOW  |         6.066(R)|      FAST  |CLK5MHZ           |   0.000|
SEG<6>      |        10.654(R)|      SLOW  |         6.052(R)|      FAST  |CLK5MHZ           |   0.000|
VGA_B<0>    |         9.918(R)|      SLOW  |         5.456(R)|      FAST  |VGACLK            |   0.000|
VGA_B<1>    |         9.967(R)|      SLOW  |         5.668(R)|      FAST  |VGACLK            |   0.000|
VGA_B<2>    |         9.725(R)|      SLOW  |         5.502(R)|      FAST  |VGACLK            |   0.000|
VGA_B<3>    |         9.866(R)|      SLOW  |         5.438(R)|      FAST  |VGACLK            |   0.000|
VGA_G<0>    |         9.557(R)|      SLOW  |         5.413(R)|      FAST  |VGACLK            |   0.000|
VGA_G<1>    |         9.935(R)|      SLOW  |         5.689(R)|      FAST  |VGACLK            |   0.000|
VGA_G<2>    |        10.102(R)|      SLOW  |         5.818(R)|      FAST  |VGACLK            |   0.000|
VGA_G<3>    |         9.783(R)|      SLOW  |         5.419(R)|      FAST  |VGACLK            |   0.000|
VGA_HS      |         9.787(R)|      SLOW  |         5.569(R)|      FAST  |VGACLK            |   0.000|
VGA_R<0>    |         9.660(R)|      SLOW  |         5.470(R)|      FAST  |VGACLK            |   0.000|
VGA_R<1>    |         9.651(R)|      SLOW  |         5.461(R)|      FAST  |VGACLK            |   0.000|
VGA_R<2>    |         9.817(R)|      SLOW  |         5.551(R)|      FAST  |VGACLK            |   0.000|
VGA_R<3>    |         9.601(R)|      SLOW  |         5.281(R)|      FAST  |VGACLK            |   0.000|
VGA_VS      |         9.690(R)|      SLOW  |         5.500(R)|      FAST  |VGACLK            |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK_100      |    6.147|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
KEY<0>         |LED<0>         |    7.441|
KEY<1>         |LED<1>         |    6.809|
KEY<2>         |LED<2>         |    7.712|
---------------+---------------+---------+


Analysis completed Sat Jul 01 15:55:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 238 MB



