
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.
Flattening unmatched subcell hgu_sw_cap in circuit hgu_delay_no_code (1)(8 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_delay_no_code (1)(9 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)

Flattening instances of sky130_fd_sc_hd__inv_1 in cell hgu_delay_no_code (1) makes a better match
Making another compare attempt.

Class hgu_delay_no_code (0):  Merged 13 parallel devices.
Class hgu_delay_no_code (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (9->2)             |sky130_fd_pr__pfet_01v8 (9->2)             
sky130_fd_pr__nfet_01v8 (30->25)           |sky130_fd_pr__nfet_01v8 (29->25)           
sky130_fd_pr__pfet_01v8_hvt (12->11)       |sky130_fd_pr__pfet_01v8_hvt (11)           
Number of devices: 38                      |Number of devices: 38                      
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
IN                                         |IN                                         
x10.A                                      |code[3] **Mismatch**                       
OUT                                        |OUT                                        
VSS                                        |VSS                                        
x2.SW                                      |code[0] **Mismatch**                       
code[1]                                    |code[1]                                    
code[2]                                    |code[2]                                    
VDD                                        |VDD                                        
x7.SW                                      |code_offset **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for hgu_delay_no_code and hgu_delay_no_code altered to match.
Device classes hgu_delay_no_code and hgu_delay_no_code are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (20)               |sky130_fd_pr__nfet_01v8 (20)               
sky130_fd_pr__pfet_01v8_hvt (20)           |sky130_fd_pr__pfet_01v8_hvt (20)           
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
SET_B                                      |SET_B                                      
VGND                                       |VGND                                       
D                                          |D                                          
RESET_B                                    |RESET_B                                    
Q                                          |Q                                          
Q_N                                        |Q_N                                        
CLK                                        |CLK                                        
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfbbp_1 and sky130_fd_sc_hd__dfbbp_1 are equivalent.

Subcircuit summary:
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
hgu_delay_no_code (2)                      |hgu_delay_no_code (2)                      
sky130_fd_sc_hd__mux2_1 (2)                |sky130_fd_sc_hd__mux2_1 (2)                
sky130_fd_sc_hd__inv_1 (2)                 |sky130_fd_sc_hd__inv_1 (2)                 
sky130_fd_sc_hd__dfbbp_1 (1)               |sky130_fd_sc_hd__dfbbp_1 (1)               
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 22                         |Number of nets: 22                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: VDD                                   
  hgu_delay_no_code/VDD = 2                |  hgu_delay_no_code/VDD = 2                
  sky130_fd_sc_hd__mux2_1/VPWR = 2         |  sky130_fd_sc_hd__mux2_1/VPWR = 2         
  sky130_fd_sc_hd__mux2_1/VPB = 2          |  sky130_fd_sc_hd__mux2_1/VPB = 2          
  sky130_fd_sc_hd__inv_1/VPWR = 2          |  sky130_fd_sc_hd__inv_1/VPWR = 2          
  sky130_fd_sc_hd__inv_1/VPB = 2           |  sky130_fd_sc_hd__inv_1/VPB = 2           
  sky130_fd_sc_hd__dfbbp_1/D = 1           |  sky130_fd_sc_hd__dfbbp_1/D = 1           
  sky130_fd_sc_hd__dfbbp_1/VPWR = 1        |  sky130_fd_sc_hd__dfbbp_1/VPWR = 1        
  sky130_fd_sc_hd__dfbbp_1/VPB = 1         |  sky130_fd_sc_hd__dfbbp_1/VPB = 1         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vss                                   |Net: VSS                                   
  hgu_delay_no_code/VSS = 2                |  hgu_delay_no_code/VSS = 2                
  sky130_fd_sc_hd__mux2_1/A1 = 2           |  sky130_fd_sc_hd__mux2_1/A1 = 2           
  sky130_fd_sc_hd__mux2_1/VGND = 2         |  sky130_fd_sc_hd__mux2_1/VGND = 2         
  sky130_fd_sc_hd__mux2_1/VNB = 2          |  sky130_fd_sc_hd__mux2_1/VNB = 2          
  sky130_fd_sc_hd__inv_1/VGND = 2          |  sky130_fd_sc_hd__inv_1/VGND = 2          
  sky130_fd_sc_hd__inv_1/VNB = 2           |  sky130_fd_sc_hd__inv_1/VNB = 2           
  sky130_fd_sc_hd__dfbbp_1/VGND = 1        |  sky130_fd_sc_hd__dfbbp_1/VGND = 1        
  sky130_fd_sc_hd__dfbbp_1/VNB = 1         |  sky130_fd_sc_hd__dfbbp_1/VNB = 1         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: delay_offset                          |Net: delay_offset                          
  hgu_delay_no_code/x7.SW = 2              |  hgu_delay_no_code/code_offset = 2        
                                           |                                           
Net: x3/X                                  |Net: net3                                  
  sky130_fd_sc_hd__mux2_1/X = 1            |  sky130_fd_sc_hd__inv_1/A = 1             
  sky130_fd_sc_hd__mux2_1/A0 = 1           |  hgu_delay_no_code/OUT = 1                
                                           |                                           
Net: async_setb_delay_ctrl_code[0]         |Net: ASYNC_CLK_SAR                         
  hgu_delay_no_code/code[2] = 1            |  sky130_fd_sc_hd__mux2_1/X = 1            
  hgu_delay_no_code/x2.SW = 1              |  hgu_delay_no_code/IN = 1                 
                                           |                                           
Net: x9/A                                  |Net: net4                                  
  hgu_delay_no_code/OUT = 1                |  sky130_fd_sc_hd__mux2_1/X = 1            
  sky130_fd_sc_hd__inv_1/A = 1             |  sky130_fd_sc_hd__mux2_1/A0 = 1           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x10/Y                                 |Net: net5                                  
  sky130_fd_sc_hd__inv_1/Y = 1             |  sky130_fd_sc_hd__inv_1/Y = 1             
  sky130_fd_sc_hd__dfbbp_1/RESET_B = 1     |  sky130_fd_sc_hd__dfbbp_1/RESET_B = 1     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x9/Y                                  |Net: net6                                  
  sky130_fd_sc_hd__inv_1/Y = 1             |  sky130_fd_sc_hd__inv_1/Y = 1             
  sky130_fd_sc_hd__dfbbp_1/SET_B = 1       |  sky130_fd_sc_hd__dfbbp_1/SET_B = 1       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x10/A                                 |Net: net1                                  
  hgu_delay_no_code/OUT = 1                |  hgu_delay_no_code/OUT = 1                
  sky130_fd_sc_hd__inv_1/A = 1             |  sky130_fd_sc_hd__inv_1/A = 1             
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x8/X                                  |Net: async_resetb_delay_ctrl_code[3]       
  sky130_fd_sc_hd__mux2_1/X = 1            |  hgu_delay_no_code/code[3] = 1            
                                           |                                           
Net: ready                                 |Net: async_resetb_delay_ctrl_code[2]       
  hgu_delay_no_code/IN = 1                 |  hgu_delay_no_code/code[2] = 1            
                                           |                                           
Net: async_setb_delay_ctrl_code[1]         |Net: async_resetb_delay_ctrl_code[1]       
  hgu_delay_no_code/code[1] = 1            |  hgu_delay_no_code/code[1] = 1            
                                           |                                           
Net: async_setb_delay_ctrl_code[3]         |Net: async_resetb_delay_ctrl_code[0]       
  hgu_delay_no_code/x10.A = 1              |  hgu_delay_no_code/code[0] = 1            
                                           |                                           
Net: eob                                   |Net: EOB                                   
  sky130_fd_sc_hd__mux2_1/S = 1            |  sky130_fd_sc_hd__mux2_1/S = 1            
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   

---------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__inv_1:x9        |Instance: sky130_fd_sc_hd__inv_1:9         
  A = 2                                    |  A = 2                                    
  VGND = 14                                |  VGND = 14                                
  VPWR = 13                                |  VPWR = 13                                
  Y = 2                                    |  Y = 2                                    
  VNB = 14                                 |  VNB = 14                                 
  VPB = 13                                 |  VPB = 13                                 
                                           |                                           
Instance: sky130_fd_sc_hd__inv_1:x10       |Instance: sky130_fd_sc_hd__inv_1:10        
  A = 2                                    |  A = 2                                    
  VGND = 14                                |  VGND = 14                                
  VPWR = 13                                |  VPWR = 13                                
  Y = 2                                    |  Y = 2                                    
  VNB = 14                                 |  VNB = 14                                 
  VPB = 13                                 |  VPB = 13                                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__mux2_1:x8       |Instance: sky130_fd_sc_hd__mux2_1:8        
  A0 = 2                                   |  A0 = 2                                   
  A1 = 14                                  |  A1 = 14                                  
  S = 1                                    |  S = 1                                    
  VGND = 14                                |  VGND = 14                                
  VPWR = 13                                |  VPWR = 13                                
  X = 1                                    |  X = 2                                    
  VNB = 14                                 |  VNB = 14                                 
  VPB = 13                                 |  VPB = 13                                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: hgu_delay_no_code:x2             |Instance: hgu_delay_no_code:4              
  IN = 1                                   |  IN = 2                                   
  OUT = 2                                  |  OUT = 2                                  
  x10.A = 1                                |  code[3] = 1                              
  code[1] = 1                              |  code[1] = 1                              
  code[2] = 2                              |  code[2] = 1                              
  x2.SW = 2                                |  code[0] = 1                              
  x7.SW = 2                                |  code_offset = 2                          
  VSS = 14                                 |  VSS = 14                                 
  VDD = 13                                 |  VDD = 13                                 
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
vdd                                        |VDD                                        
vss                                        |VSS                                        
delay_offset                               |(no matching pin)                          
async_setb_delay_ctrl_code[0]              |ASYNC_CLK_SAR **Mismatch**                 
sample_clk                                 |sample_clk                                 
eob                                        |async_resetb_delay_ctrl_code[2] **Mismatch 
async_setb_delay_ctrl_code[1]              |async_resetb_delay_ctrl_code[1] **Mismatch 
async_setb_delay_ctrl_code[3]              |async_resetb_delay_ctrl_code[0] **Mismatch 
ready                                      |EOB **Mismatch**                           
async_clk_sar                              |READY **Mismatch**                         
async_resetb_delay_ctrl_code[0]            |async_setb_delay_ctrl_code[0] **Mismatch** 
async_resetb_delay_ctrl_code[1]            |async_setb_delay_ctrl_code[1] **Mismatch** 
async_resetb_delay_ctrl_code[2]            |async_setb_delay_ctrl_code[2] **Mismatch** 
async_resetb_delay_ctrl_code[3]            |async_setb_delay_ctrl_code[3] **Mismatch** 
(no matching pin)                          |async_resetb_delay_ctrl_code[3]            
(no matching pin)                          |delay_offset                               
delay_offset                               |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for hgu_clk_async and hgu_clk_async altered to match.
Device classes hgu_clk_async and hgu_clk_async are equivalent.

Final result: Top level cell failed pin matching.
