// Seed: 3763572131
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  wire id_3;
  assign id_3 = id_1;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_13,
    output supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7
    , id_14,
    input tri id_8,
    input wor id_9,
    input tri1 id_10,
    input tri id_11
);
  logic [1 'h0 : 1] id_15;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign id_14 = 1;
endmodule
