

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Sun Sep  6 14:18:01 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.934 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    369|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|      79|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      79|    378|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_1_fu_214_p2      |     +    |      0|  0|  27|          18|          20|
    |add_ln746_fu_196_p2         |     +    |      0|  0|  18|           3|          11|
    |p_Val2_3_fu_191_p2          |     +    |      0|  0|  19|          11|          12|
    |p_Val2_7_fu_257_p2          |     +    |      0|  0|  19|          12|          12|
    |ret_V_1_fu_209_p2           |     +    |      0|  0|  30|          18|          23|
    |ret_V_fu_74_p2              |     +    |      0|  0|  20|          11|          13|
    |tmp_V_fu_88_p2              |     +    |      0|  0|  19|          11|          12|
    |r_V_2_fu_176_p2             |     -    |      0|  0|  30|          23|          23|
    |and_ln340_fu_479_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_363_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_377_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_407_p2         |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_277_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_401_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_425_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_108_p2         |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_317_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_fu_323_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_fu_301_p2   |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1494_fu_186_p2       |   icmp   |      0|  0|  13|          12|           1|
    |or_ln340_1_fu_431_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_437_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_443_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_126_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_389_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_413_p2          |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_369_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_329_p3     |  select  |      0|  0|   2|           1|           1|
    |p_Val2_2_fu_148_p3          |  select  |      0|  0|  12|           1|          12|
    |sel_tmp4_fu_465_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln340_2_fu_449_p3    |  select  |      0|  0|  12|           1|          11|
    |select_ln340_3_fu_485_p3    |  select  |      0|  0|  12|           1|          12|
    |select_ln340_fu_132_p3      |  select  |      0|  0|  12|           1|          11|
    |select_ln388_1_fu_457_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln388_fu_140_p3      |  select  |      0|  0|  13|           1|          13|
    |select_ln746_fu_337_p3      |  select  |      0|  0|  11|           1|           2|
    |xor_ln1494_fu_473_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_114_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_120_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_271_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_357_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_395_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_383_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_419_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_102_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 369|         163|         251|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+
    |Total      |   9|          2|   12|         24|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_ce_reg             |   1|   0|    1|          0|
    |ap_return_int_reg     |  12|   0|   12|          0|
    |p_Val2_2_reg_493      |  12|   0|   12|          0|
    |r_V_2_reg_504         |  23|   0|   23|          0|
    |trunc_ln1192_reg_509  |  20|   0|   20|          0|
    |trunc_ln703_reg_499   |  11|   0|   11|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  79|   0|   79|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     relu     | return value |
|ap_return  | out |   12| ap_ctrl_hs |     relu     | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     relu     | return value |
|norm_V     |  in |   12|   ap_none  |    norm_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

