Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  8 23:17:02 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ArithmeticLogicUnit8Bit_timing_summary_routed.rpt -pb ArithmeticLogicUnit8Bit_timing_summary_routed.pb -rpx ArithmeticLogicUnit8Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ArithmeticLogicUnit8Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.589        0.000                      0                  149        0.184        0.000                      0                  149        3.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.589        0.000                      0                  149        0.184        0.000                      0                  149        3.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 2.172ns (26.268%)  route 6.097ns (73.732%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT6=8)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     7.867    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     8.648    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.798 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     9.375    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     9.701 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418    10.119    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.243 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308    10.551    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.675 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436    11.111    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.235 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.463    11.698    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.323    12.145    arithLogicUnit/C_6
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.269 r  arithLogicUnit/Cout_i_3/O
                         net (fo=1, routed)           0.287    12.556    arithLogicUnit/Cout_i_3_n_0
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.680 r  arithLogicUnit/Cout_i_2/O
                         net (fo=1, routed)           0.464    13.144    arithLogicUnit/Cout_i_2_n_0
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)       -0.043    14.733    arithLogicUnit/Cout_reg
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -13.144    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.678ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 2.172ns (26.155%)  route 6.132ns (73.845%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 14.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     7.867    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     8.648    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.798 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     9.375    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     9.701 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418    10.119    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.243 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308    10.551    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.675 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436    11.111    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.235 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.463    11.698    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.822 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.616    12.438    arithLogicUnit/C_6
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    12.562 r  arithLogicUnit/F[7]_i_4/O
                         net (fo=1, routed)           0.493    13.056    arithLogicUnit/F[7]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    13.180 r  arithLogicUnit/F[7]_i_1/O
                         net (fo=1, routed)           0.000    13.180    arithLogicUnit/F[7]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  arithLogicUnit/F_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    14.358    arithLogicUnit/CLK
    SLICE_X38Y43         FDRE                                         r  arithLogicUnit/F_reg[7]/C
                         clock pessimism              0.454    14.812    
                         clock uncertainty           -0.035    14.777    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)        0.081    14.858    arithLogicUnit/F_reg[7]
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  1.678    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.260ns (30.636%)  route 5.117ns (69.364%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     7.867    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     8.648    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.798 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     9.375    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     9.701 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418    10.119    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.243 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308    10.551    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.675 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436    11.111    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124    11.235 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.405    11.641    arithLogicUnit/C_5
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    11.765 r  arithLogicUnit/F[6]_i_4/O
                         net (fo=1, routed)           0.151    11.916    arithLogicUnit/F[6]_i_4_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I0_O)        0.124    12.040 r  arithLogicUnit/F[6]_i_2/O
                         net (fo=1, routed)           0.000    12.040    arithLogicUnit/slice6/F__11
    SLICE_X39Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    12.252 r  arithLogicUnit/F_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.252    arithLogicUnit/F_reg[6]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/F_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/F_reg[6]/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X39Y41         FDRE (Setup_fdre_C_D)        0.064    14.840    arithLogicUnit/F_reg[6]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.009ns (31.222%)  route 4.426ns (68.778%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     7.867    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     8.648    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.798 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     9.375    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     9.701 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418    10.119    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.243 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.299    10.542    arithLogicUnit/C_4
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  arithLogicUnit/F[5]_i_4/O
                         net (fo=1, routed)           0.311    10.977    arithLogicUnit/F[5]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.101 r  arithLogicUnit/F[5]_i_2/O
                         net (fo=1, routed)           0.000    11.101    arithLogicUnit/slice5/F__11
    SLICE_X38Y41         MUXF7 (Prop_muxf7_I0_O)      0.209    11.310 r  arithLogicUnit/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.310    arithLogicUnit/F_reg[5]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.113    14.889    arithLogicUnit/F_reg[5]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.047ns  (logic 1.888ns (31.224%)  route 4.159ns (68.776%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     7.867    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.991 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     8.648    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     8.798 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     9.375    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     9.701 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.355    10.057    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.181 r  arithLogicUnit/F[4]_i_4/O
                         net (fo=1, routed)           0.405    10.586    arithLogicUnit/F[4]_i_4_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.124    10.710 r  arithLogicUnit/F[4]_i_2/O
                         net (fo=1, routed)           0.000    10.710    arithLogicUnit/slice4/F__11
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    10.922 r  arithLogicUnit/F_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.922    arithLogicUnit/F_reg[4]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[4]/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.064    14.840    arithLogicUnit/F_reg[4]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 Breg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.108ns  (logic 2.351ns (46.026%)  route 2.757ns (53.974%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 14.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    Breg/CLK
    SLICE_X40Y41         FDRE                                         r  Breg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  Breg/Q_reg[0]/Q
                         net (fo=12, routed)          1.180     6.511    Breg/Q[0]
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.146     6.657 r  Breg/F[2]_i_17/O
                         net (fo=2, routed)           0.652     7.309    Breg/A[0]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.637 r  Breg/F[2]_i_12/O
                         net (fo=1, routed)           0.000     7.637    Breg/F[2]_i_12_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.989 r  Breg/F_reg[2]_i_6/O[3]
                         net (fo=2, routed)           0.610     8.599    Breg/F_reg[2]_i_6_n_4
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.306     8.905 r  Breg/F[6]_i_12/O
                         net (fo=1, routed)           0.000     8.905    Breg/F[6]_i_12_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.152 r  Breg/F_reg[6]_i_6/O[0]
                         net (fo=1, routed)           0.315     9.467    Areg/p_0_out[3]
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.299     9.766 r  Areg/F[3]_i_3/O
                         net (fo=1, routed)           0.000     9.766    arithLogicUnit/F__0[3]
    SLICE_X36Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     9.983 r  arithLogicUnit/F_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.983    arithLogicUnit/F_reg[3]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  arithLogicUnit/F_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578    14.358    arithLogicUnit/CLK
    SLICE_X36Y43         FDRE                                         r  arithLogicUnit/F_reg[3]/C
                         clock pessimism              0.454    14.812    
                         clock uncertainty           -0.035    14.777    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)        0.064    14.841    arithLogicUnit/F_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  4.858    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 arithLogicUnit/Bin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.288ns (31.051%)  route 2.860ns (68.949%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    arithLogicUnit/CLK
    SLICE_X41Y41         FDRE                                         r  arithLogicUnit/Bin_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.456     5.331 r  arithLogicUnit/Bin_reg[0]/Q
                         net (fo=3, routed)           0.859     6.191    arithLogicUnit/Bin[0]
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.315 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     6.889    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     7.013 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     7.289    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     7.413 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.811     8.223    arithLogicUnit/C_1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  arithLogicUnit/F[2]_i_4/O
                         net (fo=1, routed)           0.340     8.687    arithLogicUnit/F[2]_i_4_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.811 r  arithLogicUnit/F[2]_i_2/O
                         net (fo=1, routed)           0.000     8.811    arithLogicUnit/slice2/F__11
    SLICE_X37Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     9.023 r  arithLogicUnit/F_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.023    arithLogicUnit/F_reg[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/F_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/F_reg[2]/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)        0.064    14.840    arithLogicUnit/F_reg[2]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -9.023    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.984ns  (required time - arrival time)
  Source:                 pushToRes/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 0.642ns (18.412%)  route 2.845ns (81.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    pushToRes/pushReg1/clk
    SLICE_X42Y42         FDRE                                         r  pushToRes/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.393 r  pushToRes/pushReg1/btnOut_reg/Q
                         net (fo=3, routed)           1.261     6.654    pushToRes/pushReg1/pushOut1_0
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  pushToRes/pushReg1/Q[7]_i_1/O
                         net (fo=25, routed)          1.584     8.362    arithLogicUnit/SR[0]
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.576    14.356    arithLogicUnit/CLK
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/C
                         clock pessimism              0.454    14.810    
                         clock uncertainty           -0.035    14.775    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    14.346    arithLogicUnit/F_reg[1]
  -------------------------------------------------------------------
                         required time                         14.346    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  5.984    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 pushToRes/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.128%)  route 2.714ns (80.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    pushToRes/pushReg1/clk
    SLICE_X42Y42         FDRE                                         r  pushToRes/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.393 r  pushToRes/pushReg1/btnOut_reg/Q
                         net (fo=3, routed)           1.261     6.654    pushToRes/pushReg1/pushOut1_0
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  pushToRes/pushReg1/Q[7]_i_1/O
                         net (fo=25, routed)          1.453     8.232    arithLogicUnit/SR[0]
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X38Y41         FDRE (Setup_fdre_C_R)       -0.524    14.252    arithLogicUnit/F_reg[5]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 pushToRes/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Cout_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.642ns (19.128%)  route 2.714ns (80.872%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.756     4.875    pushToRes/pushReg1/clk
    SLICE_X42Y42         FDRE                                         r  pushToRes/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.518     5.393 r  pushToRes/pushReg1/btnOut_reg/Q
                         net (fo=3, routed)           1.261     6.654    pushToRes/pushReg1/pushOut1_0
    SLICE_X41Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  pushToRes/pushReg1/Q[7]_i_1/O
                         net (fo=25, routed)          1.453     8.232    arithLogicUnit/SR[0]
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C
                         clock pessimism              0.454    14.811    
                         clock uncertainty           -0.035    14.776    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.429    14.347    arithLogicUnit/Cout_reg
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  6.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Breg/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.010%)  route 0.125ns (46.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.418    Breg/CLK
    SLICE_X40Y43         FDRE                                         r  Breg/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Breg/Q_reg[7]/Q
                         net (fo=2, routed)           0.125     1.684    arithLogicUnit/D[7]
    SLICE_X40Y44         FDRE                                         r  arithLogicUnit/Bin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.935    arithLogicUnit/CLK
    SLICE_X40Y44         FDRE                                         r  arithLogicUnit/Bin_reg[7]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.066     1.500    arithLogicUnit/Bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Breg/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.592%)  route 0.155ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.417    Breg/CLK
    SLICE_X40Y41         FDRE                                         r  Breg/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Breg/Q_reg[5]/Q
                         net (fo=6, routed)           0.155     1.713    arithLogicUnit/D[5]
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/Bin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/Bin_reg[5]/C
                         clock pessimism             -0.481     1.451    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.063     1.514    arithLogicUnit/Bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Areg/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Ain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.410%)  route 0.208ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.417    Areg/CLK
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Areg/Q_reg[1]/Q
                         net (fo=16, routed)          0.208     1.766    arithLogicUnit/Ain_reg[7]_0[1]
    SLICE_X37Y40         FDRE                                         r  arithLogicUnit/Ain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X37Y40         FDRE                                         r  arithLogicUnit/Ain_reg[1]/C
                         clock pessimism             -0.481     1.451    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.070     1.521    arithLogicUnit/Ain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Breg/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.674%)  route 0.182ns (56.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.594     1.418    Breg/CLK
    SLICE_X40Y43         FDRE                                         r  Breg/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  Breg/Q_reg[6]/Q
                         net (fo=4, routed)           0.182     1.741    arithLogicUnit/D[6]
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/Bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    arithLogicUnit/CLK
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/Bin_reg[6]/C
                         clock pessimism             -0.501     1.433    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.059     1.492    arithLogicUnit/Bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Areg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Ain_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.081%)  route 0.202ns (58.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.417    Areg/CLK
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  Areg/Q_reg[4]/Q
                         net (fo=10, routed)          0.202     1.760    arithLogicUnit/Ain_reg[7]_0[4]
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/Ain_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/Ain_reg[4]/C
                         clock pessimism             -0.481     1.451    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.059     1.510    arithLogicUnit/Ain_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clockDiv/cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clockDiv/cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.415    clockDiv/CLK
    SLICE_X43Y37         FDRE                                         r  clockDiv/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  clockDiv/cntr_reg[3]/Q
                         net (fo=2, routed)           0.117     1.673    clockDiv/cntr_reg[3]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  clockDiv/cntr_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.781    clockDiv/cntr_reg[0]_i_1_n_4
    SLICE_X43Y37         FDRE                                         r  clockDiv/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     1.931    clockDiv/CLK
    SLICE_X43Y37         FDRE                                         r  clockDiv/cntr_reg[3]/C
                         clock pessimism             -0.516     1.415    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.105     1.520    clockDiv/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.415    sevseg/counter__0/clk
    SLICE_X41Y37         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  sevseg/counter__0/fastCount_reg[7]/Q
                         net (fo=2, routed)           0.117     1.673    sevseg/counter__0/fastCount_reg[7]
    SLICE_X41Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.781 r  sevseg/counter__0/fastCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.781    sevseg/counter__0/fastCount_reg[4]_i_1_n_4
    SLICE_X41Y37         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.859     1.931    sevseg/counter__0/clk
    SLICE_X41Y37         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
                         clock pessimism             -0.516     1.415    
    SLICE_X41Y37         FDRE (Hold_fdre_C_D)         0.105     1.520    sevseg/counter__0/fastCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clockDiv/cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clockDiv/cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    clockDiv/CLK
    SLICE_X43Y39         FDRE                                         r  clockDiv/cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  clockDiv/cntr_reg[11]/Q
                         net (fo=2, routed)           0.117     1.674    clockDiv/cntr_reg[11]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.782 r  clockDiv/cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.782    clockDiv/cntr_reg[8]_i_1_n_4
    SLICE_X43Y39         FDRE                                         r  clockDiv/cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.861     1.933    clockDiv/CLK
    SLICE_X43Y39         FDRE                                         r  clockDiv/cntr_reg[11]/C
                         clock pessimism             -0.517     1.416    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.521    clockDiv/cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.590     1.414    sevseg/counter__0/clk
    SLICE_X41Y36         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  sevseg/counter__0/fastCount_reg[3]/Q
                         net (fo=2, routed)           0.117     1.672    sevseg/counter__0/fastCount_reg[3]
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.780 r  sevseg/counter__0/fastCount_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.780    sevseg/counter__0/fastCount_reg[0]_i_1_n_4
    SLICE_X41Y36         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.858     1.930    sevseg/counter__0/clk
    SLICE_X41Y36         FDRE                                         r  sevseg/counter__0/fastCount_reg[3]/C
                         clock pessimism             -0.516     1.414    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.105     1.519    sevseg/counter__0/fastCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockDiv/cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            clockDiv/cntr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.593     1.417    clockDiv/CLK
    SLICE_X43Y40         FDRE                                         r  clockDiv/cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  clockDiv/cntr_reg[15]/Q
                         net (fo=2, routed)           0.119     1.677    clockDiv/cntr_reg[15]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.785 r  clockDiv/cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.785    clockDiv/cntr_reg[12]_i_1_n_4
    SLICE_X43Y40         FDRE                                         r  clockDiv/cntr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    clockDiv/CLK
    SLICE_X43Y40         FDRE                                         r  clockDiv/cntr_reg[15]/C
                         clock pessimism             -0.517     1.417    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.105     1.522    clockDiv/cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    Areg/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    Areg/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43    Areg/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y45    Areg/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    Areg/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y40    Areg/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43    Areg/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y43    Areg/Q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41    Breg/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y43    Areg/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y43    Areg/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y45    Areg/Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y45    Areg/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X41Y40    Areg/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    Areg/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y43    Areg/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    Areg/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y45    Areg/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y40    Areg/Q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.318ns  (logic 4.819ns (36.182%)  route 8.499ns (63.818%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.181    12.047    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I0_O)        0.352    12.399 r  arithLogicUnit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.900    15.299    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         2.893    18.192 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.192    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.980ns  (logic 4.781ns (36.829%)  route 8.200ns (63.171%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 r  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 f  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313    12.179    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.356    12.535 r  arithLogicUnit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.469    15.004    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         2.851    17.855 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.855    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.571ns  (logic 4.525ns (35.997%)  route 8.046ns (64.003%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.181    12.047    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I2_O)        0.328    12.375 r  arithLogicUnit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.447    14.822    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         2.623    17.445 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.445    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.361ns  (logic 4.556ns (36.857%)  route 7.805ns (63.143%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.330    12.196    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I3_O)        0.328    12.524 r  arithLogicUnit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.057    14.581    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         2.654    17.235 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.235    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.303ns  (logic 4.511ns (36.662%)  route 7.792ns (63.338%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.313    12.179    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I4_O)        0.328    12.507 r  arithLogicUnit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.061    14.569    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         2.609    17.177 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.177    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.055ns  (logic 4.516ns (37.463%)  route 7.539ns (62.537%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 r  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 f  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.316    12.182    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y48         LUT6 (Prop_lut6_I2_O)        0.328    12.510 r  arithLogicUnit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.805    14.315    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.614    16.929 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.929    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 4.508ns (39.346%)  route 6.949ns (60.654%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           0.994     6.324    arithLogicUnit/F[0]
    SLICE_X37Y39         LUT3 (Prop_lut3_I2_O)        0.124     6.448 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           0.691     7.139    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.263 f  arithLogicUnit/sseg_OBUF[6]_inst_i_16/O
                         net (fo=3, routed)           0.827     8.090    arithLogicUnit/sseg_OBUF[6]_inst_i_16_n_0
    SLICE_X39Y39         LUT3 (Prop_lut3_I2_O)        0.150     8.240 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.491     8.731    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.326     9.057 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.469     9.526    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.650 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.286     9.936    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.661    10.721    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X38Y39         LUT5 (Prop_lut5_I0_O)        0.146    10.867 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.676    11.543    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.328    11.871 r  arithLogicUnit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.855    13.726    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         2.606    16.332 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.332    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.646ns  (logic 3.609ns (47.200%)  route 4.037ns (52.800%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419     5.293 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          1.344     6.638    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.327     6.965 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.693     9.658    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         2.863    12.521 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.521    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 3.400ns (44.992%)  route 4.157ns (55.008%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419     5.293 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          1.344     6.638    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.299     6.937 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.813     9.750    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         2.682    12.432 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.432    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.427ns  (logic 3.584ns (48.258%)  route 3.843ns (51.742%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.755     4.874    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.419     5.293 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          1.143     6.437    sevseg/counter__0/counter_reg[1]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.325     6.762 r  sevseg/counter__0/ssegctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.699     9.461    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         2.840    12.301 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.301    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arithLogicUnit/Cout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.061ns  (logic 1.337ns (64.859%)  route 0.724ns (35.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.591     1.415    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDRE (Prop_fdre_C_Q)         0.128     1.543 r  arithLogicUnit/Cout_reg/Q
                         net (fo=1, routed)           0.724     2.267    Cout_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.209     3.476 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.476    Cout
    Y19                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.317ns (62.123%)  route 0.803ns (37.877%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.407     1.964    arithLogicUnit/counter[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.009 r  arithLogicUnit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.405    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.131     3.536 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.536    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.309ns (61.688%)  route 0.813ns (38.312%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.404     1.961    arithLogicUnit/counter[0]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.006 r  arithLogicUnit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.415    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.123     3.538 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.538    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.353ns (60.061%)  route 0.899ns (39.939%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.544 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.391     1.935    arithLogicUnit/counter[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I2_O)        0.099     2.034 r  arithLogicUnit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.508     2.542    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.126     3.668 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.668    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.309ns (55.008%)  route 1.071ns (44.992%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.405     1.962    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.045     2.007 r  sevseg/counter__0/ssegctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.666     2.673    ssegctrl_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.123     3.796 r  ssegctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.796    ssegctrl[1]
    H17                                                               r  ssegctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 1.446ns (57.642%)  route 1.063ns (42.358%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.544 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.391     1.935    arithLogicUnit/counter[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I2_O)        0.102     2.037 r  arithLogicUnit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.709    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.216     3.925 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.925    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.443ns (56.383%)  route 1.116ns (43.617%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.128     1.544 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.242     1.786    arithLogicUnit/counter[1]
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.099     1.885 r  arithLogicUnit/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.375     2.260    arithLogicUnit/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y48         LUT4 (Prop_lut4_I1_O)        0.045     2.305 r  arithLogicUnit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.804    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.171     3.974 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.974    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.408ns (54.014%)  route 1.198ns (45.986%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.405     1.962    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.048     2.010 r  sevseg/counter__0/ssegctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.793     2.803    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         1.219     4.022 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.022    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.418ns (54.302%)  route 1.193ns (45.698%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.409     1.966    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I1_O)        0.048     2.014 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.784     2.798    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.229     4.027 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.027    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.385ns (52.471%)  route 1.254ns (47.529%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.592     1.416    sevseg/counter__0/clk
    SLICE_X40Y39         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.557 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.409     1.966    sevseg/counter__0/counter_reg[0]_0
    SLICE_X42Y49         LUT2 (Prop_lut2_I0_O)        0.045     2.011 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.845     2.856    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.199     4.055 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.967ns  (logic 2.867ns (26.139%)  route 8.101ns (73.861%))
  Logic Levels:           14  (IBUF=1 LUT2=2 LUT3=2 LUT6=9)
  Clock Path Skew:        4.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     5.654    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     6.435    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.585 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     7.163    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     7.489 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418     7.907    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308     8.339    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.463 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436     8.899    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.023 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.463     9.486    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.610 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.616    10.226    arithLogicUnit/C_6
    SLICE_X38Y43         LUT6 (Prop_lut6_I1_O)        0.124    10.350 r  arithLogicUnit/F[7]_i_4/O
                         net (fo=1, routed)           0.493    10.843    arithLogicUnit/F[7]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I2_O)        0.124    10.967 r  arithLogicUnit/F[7]_i_1/O
                         net (fo=1, routed)           0.000    10.967    arithLogicUnit/F[7]_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  arithLogicUnit/F_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578     4.358    arithLogicUnit/CLK
    SLICE_X38Y43         FDRE                                         r  arithLogicUnit/F_reg[7]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.932ns  (logic 2.867ns (26.224%)  route 8.065ns (73.776%))
  Logic Levels:           14  (IBUF=1 LUT2=2 LUT3=2 LUT4=1 LUT6=8)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     5.654    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     6.435    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.585 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     7.163    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     7.489 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418     7.907    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308     8.339    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.463 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436     8.899    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.023 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.463     9.486    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.610 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.323     9.933    arithLogicUnit/C_6
    SLICE_X38Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.057 r  arithLogicUnit/Cout_i_3/O
                         net (fo=1, routed)           0.287    10.344    arithLogicUnit/Cout_i_3_n_0
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.468 r  arithLogicUnit/Cout_i_2/O
                         net (fo=1, routed)           0.464    10.932    arithLogicUnit/Cout_i_2_n_0
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.040ns  (logic 2.955ns (29.430%)  route 7.085ns (70.570%))
  Logic Levels:           14  (IBUF=1 LUT2=2 LUT3=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     5.654    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     6.435    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.585 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     7.163    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     7.489 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418     7.907    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.308     8.339    arithLogicUnit/C_4
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.463 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.436     8.899    arithLogicUnit/Cout_i_8_n_0
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.023 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.405     9.428    arithLogicUnit/C_5
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.552 r  arithLogicUnit/F[6]_i_4/O
                         net (fo=1, routed)           0.151     9.704    arithLogicUnit/F[6]_i_4_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.828 r  arithLogicUnit/F[6]_i_2/O
                         net (fo=1, routed)           0.000     9.828    arithLogicUnit/slice6/F__11
    SLICE_X39Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    10.040 r  arithLogicUnit/F_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.040    arithLogicUnit/F_reg[6]_i_1_n_0
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/F_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X39Y41         FDRE                                         r  arithLogicUnit/F_reg[6]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.097ns  (logic 2.704ns (29.720%)  route 6.394ns (70.280%))
  Logic Levels:           12  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     5.654    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     6.435    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.585 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     7.163    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     7.489 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.418     7.907    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.031 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.299     8.330    arithLogicUnit/C_4
    SLICE_X37Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.454 r  arithLogicUnit/F[5]_i_4/O
                         net (fo=1, routed)           0.311     8.764    arithLogicUnit/F[5]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.888 r  arithLogicUnit/F[5]_i_2/O
                         net (fo=1, routed)           0.000     8.888    arithLogicUnit/slice5/F__11
    SLICE_X38Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     9.097 r  arithLogicUnit/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.097    arithLogicUnit/F_reg[5]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 2.583ns (29.654%)  route 6.127ns (70.346%))
  Logic Levels:           11  (IBUF=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.454     5.654    arithLogicUnit/C_1
    SLICE_X36Y42         LUT6 (Prop_lut6_I4_O)        0.124     5.778 r  arithLogicUnit/F[4]_i_9/O
                         net (fo=2, routed)           0.657     6.435    arithLogicUnit/F[4]_i_9_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     6.585 r  arithLogicUnit/F[4]_i_7/O
                         net (fo=1, routed)           0.578     7.163    arithLogicUnit/F[4]_i_7_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I0_O)        0.326     7.489 r  arithLogicUnit/F[4]_i_6/O
                         net (fo=2, routed)           0.355     7.844    arithLogicUnit/C_3
    SLICE_X37Y43         LUT6 (Prop_lut6_I1_O)        0.124     7.968 r  arithLogicUnit/F[4]_i_4/O
                         net (fo=1, routed)           0.405     8.373    arithLogicUnit/F[4]_i_4_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.124     8.497 r  arithLogicUnit/F[4]_i_2/O
                         net (fo=1, routed)           0.000     8.497    arithLogicUnit/slice4/F__11
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     8.709 r  arithLogicUnit/F_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.709    arithLogicUnit/F_reg[4]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[4]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.269ns  (logic 2.303ns (31.679%)  route 4.966ns (68.321%))
  Logic Levels:           9  (IBUF=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.118     4.795 r  arithLogicUnit/F[3]_i_10/O
                         net (fo=1, routed)           0.688     5.482    arithLogicUnit/F[3]_i_10_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.326     5.808 r  arithLogicUnit/F[3]_i_7/O
                         net (fo=1, routed)           0.263     6.071    arithLogicUnit/F[3]_i_7_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.195 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.455     6.650    arithLogicUnit/C_2
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.124     6.774 r  arithLogicUnit/F[3]_i_4/O
                         net (fo=1, routed)           0.159     6.933    arithLogicUnit/F[3]_i_4_n_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.057 r  arithLogicUnit/F[3]_i_2/O
                         net (fo=1, routed)           0.000     7.057    arithLogicUnit/slice3/F__11
    SLICE_X36Y43         MUXF7 (Prop_muxf7_I0_O)      0.212     7.269 r  arithLogicUnit/F_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.269    arithLogicUnit/F_reg[3]_i_1_n_0
    SLICE_X36Y43         FDRE                                         r  arithLogicUnit/F_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.578     4.358    arithLogicUnit/CLK
    SLICE_X36Y43         FDRE                                         r  arithLogicUnit/F_reg[3]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.811ns  (logic 1.983ns (29.111%)  route 4.828ns (70.889%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.276     5.076    arithLogicUnit/C_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.200 r  arithLogicUnit/F[2]_i_7/O
                         net (fo=2, routed)           0.811     6.011    arithLogicUnit/C_1
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.135 r  arithLogicUnit/F[2]_i_4/O
                         net (fo=1, routed)           0.340     6.475    arithLogicUnit/F[2]_i_4_n_0
    SLICE_X37Y41         LUT5 (Prop_lut5_I0_O)        0.124     6.599 r  arithLogicUnit/F[2]_i_2/O
                         net (fo=1, routed)           0.000     6.599    arithLogicUnit/slice2/F__11
    SLICE_X37Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     6.811 r  arithLogicUnit/F_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.811    arithLogicUnit/F_reg[2]_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/F_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/F_reg[2]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/F_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.221ns  (logic 1.859ns (29.877%)  route 4.362ns (70.123%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.027     1.027 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          1.722     2.749    arithLogicUnit/opcode_IBUF[1]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.124     2.873 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.106     3.978    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.102 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.574     4.677    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.306     5.106    arithLogicUnit/C_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  arithLogicUnit/F[1]_i_4/O
                         net (fo=1, routed)           0.655     5.885    arithLogicUnit/F[1]_i_4_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.009 r  arithLogicUnit/F[1]_i_2/O
                         net (fo=1, routed)           0.000     6.009    arithLogicUnit/slice1/F__11
    SLICE_X39Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     6.221 r  arithLogicUnit/F_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.221    arithLogicUnit/F_reg[1]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.576     4.356    arithLogicUnit/CLK
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/F_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 1.393ns (27.821%)  route 3.615ns (72.179%))
  Logic Levels:           3  (IBUF=1 LUT2=1 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.921     2.914    arithLogicUnit/opcode_IBUF[3]
    SLICE_X40Y43         LUT2 (Prop_lut2_I0_O)        0.124     3.038 r  arithLogicUnit/F[7]_i_3/O
                         net (fo=8, routed)           1.694     4.733    arithLogicUnit/F[7]_i_3_n_0
    SLICE_X40Y40         MUXF7 (Prop_muxf7_S_O)       0.276     5.009 r  arithLogicUnit/F_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.009    arithLogicUnit/F_reg[0]_i_1_n_0
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X40Y40         FDRE                                         r  arithLogicUnit/F_reg[0]/C

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            arithLogicUnit/Ain_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.174ns (35.174%)  route 2.164ns (64.826%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    T11                  IBUF (Prop_ibuf_I_O)         1.050     1.050 f  opcode_IBUF[2]_inst/O
                         net (fo=5, routed)           1.354     2.404    pushToRes/pushReg1/opcode_IBUF[0]
    SLICE_X41Y43         LUT6 (Prop_lut6_I4_O)        0.124     2.528 r  pushToRes/pushReg1/Bin[7]_i_1/O
                         net (fo=20, routed)          0.810     3.338    arithLogicUnit/Bin_reg[7]_0[0]
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/Ain_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/Ain_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 toPush[4]
                            (input port)
  Destination:            Areg/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.226ns (37.999%)  route 0.369ns (62.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  toPush[4] (IN)
                         net (fo=0)                   0.000     0.000    toPush[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  toPush_IBUF[4]_inst/O
                         net (fo=2, routed)           0.369     0.595    Areg/D[4]
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    Areg/CLK
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[4]/C

Slack:                    inf
  Source:                 toPush[5]
                            (input port)
  Destination:            Areg/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.539%)  route 0.368ns (61.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  toPush[5] (IN)
                         net (fo=0)                   0.000     0.000    toPush[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  toPush_IBUF[5]_inst/O
                         net (fo=2, routed)           0.368     0.599    Areg/D[5]
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    Areg/CLK
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[5]/C

Slack:                    inf
  Source:                 pushA
                            (input port)
  Destination:            pushToA/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.252ns (38.096%)  route 0.410ns (61.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  pushA (IN)
                         net (fo=0)                   0.000     0.000    pushA
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  pushA_IBUF_inst/O
                         net (fo=1, routed)           0.410     0.663    pushToA/pushReg1/pushA_IBUF
    SLICE_X43Y44         FDRE                                         r  pushToA/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.935    pushToA/pushReg1/clk
    SLICE_X43Y44         FDRE                                         r  pushToA/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 toPush[3]
                            (input port)
  Destination:            Areg/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.188ns (26.886%)  route 0.512ns (73.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  toPush[3] (IN)
                         net (fo=0)                   0.000     0.000    toPush[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  toPush_IBUF[3]_inst/O
                         net (fo=2, routed)           0.512     0.700    Areg/D[3]
    SLICE_X41Y45         FDRE                                         r  Areg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.935    Areg/CLK
    SLICE_X41Y45         FDRE                                         r  Areg/Q_reg[3]/C

Slack:                    inf
  Source:                 pushEn
                            (input port)
  Destination:            pushToEn/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.190ns (26.656%)  route 0.523ns (73.344%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  pushEn (IN)
                         net (fo=0)                   0.000     0.000    pushEn
    M14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pushEn_IBUF_inst/O
                         net (fo=1, routed)           0.523     0.714    pushToEn/pushReg1/pushEn_IBUF
    SLICE_X42Y44         FDRE                                         r  pushToEn/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.935    pushToEn/pushReg1/clk
    SLICE_X42Y44         FDRE                                         r  pushToEn/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 toPush[5]
                            (input port)
  Destination:            Breg/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.231ns (32.211%)  route 0.486ns (67.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  toPush[5] (IN)
                         net (fo=0)                   0.000     0.000    toPush[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  toPush_IBUF[5]_inst/O
                         net (fo=2, routed)           0.486     0.717    Breg/Q_reg[7]_0[5]
    SLICE_X40Y41         FDRE                                         r  Breg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    Breg/CLK
    SLICE_X40Y41         FDRE                                         r  Breg/Q_reg[5]/C

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            arithLogicUnit/opcodeIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.278ns (37.376%)  route 0.466ns (62.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  opcode_IBUF[2]_inst/O
                         net (fo=5, routed)           0.466     0.744    arithLogicUnit/opcode_IBUF[2]
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X38Y42         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C

Slack:                    inf
  Source:                 toPush[3]
                            (input port)
  Destination:            Breg/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.188ns (24.962%)  route 0.565ns (75.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  toPush[3] (IN)
                         net (fo=0)                   0.000     0.000    toPush[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  toPush_IBUF[3]_inst/O
                         net (fo=2, routed)           0.565     0.754    Breg/Q_reg[7]_0[3]
    SLICE_X41Y44         FDRE                                         r  Breg/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.863     1.935    Breg/CLK
    SLICE_X41Y44         FDRE                                         r  Breg/Q_reg[3]/C

Slack:                    inf
  Source:                 toPush[0]
                            (input port)
  Destination:            Areg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.161ns (21.351%)  route 0.593ns (78.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  toPush[0] (IN)
                         net (fo=0)                   0.000     0.000    toPush[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  toPush_IBUF[0]_inst/O
                         net (fo=2, routed)           0.593     0.754    Areg/D[0]
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.862     1.934    Areg/CLK
    SLICE_X41Y40         FDRE                                         r  Areg/Q_reg[0]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/opcodeIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.222ns (29.269%)  route 0.537ns (70.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           0.537     0.759    arithLogicUnit/opcode_IBUF[3]
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/opcodeIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/opcodeIn_reg[3]/C





