5 18 1fda1 7 4 ffffffff TOP
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (block1.vcd) 2 -o (block1.cdd) 2 -v (block1.verilator.v) 2 -i (TOP.v) 1 -ep 1 -rP 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
15 TOP 0
3 0 main "TOP.v" 0 block1.verilator.v 1 20 1 
2 1 6 6 6 90009 2 1 100c 0 0 1 1 a
2 2 6 6 6 90009 5 29 100a 1 0 1 18 0 1 0 0 0 0
2 3 7 7 7 20006 2 3d 5002 0 0 1 18 0 1 0 0 0 0 foo
1 verilatorclock 1 1 12 1 0 0 0 1 17 1 1 0 1 1 0
1 a 2 3 70005 1 0 0 0 1 17 0 1 0 1 0 0
1 b 3 4 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 c 4 4 1070008 1 0 0 0 1 17 0 1 0 0 1 0
4 2 1 3 0 2
4 3 6 2 0 2
7 0 13 13
3 1 main.foo "TOP.v.foo" 0 block1.verilator.v 7 10 1 
2 4 8 8 8 80008 2 1 100c 0 0 1 1 a
2 5 8 8 8 30003 0 1 1410 0 0 1 1 b
2 6 8 8 8 30008 2 37 1e 4 5
2 7 9 9 9 80008 2 1 100c 0 0 1 1 a
2 8 9 9 9 70008 2 1b 100c 7 0 1 18 0 1 1 1 0 0
2 9 9 9 9 30003 0 1 1410 0 0 1 1 c
2 10 9 9 9 30008 2 37 1e 8 9
4 6 11 10 10 6
4 10 0 0 0 6
