/* Generated by Yosys 0.9+2406 (git sha1 f44a4f90, gcc 8.4.0 -fPIC -Os) */

module adder_6(\a[0] , \a[1] , \a[2] , \a[3] , \a[4] , \a[5] , \b[0] , \b[1] , \b[2] , \b[3] , \b[4] , \b[5] , cin, cout, \sum[0] , \sum[1] , \sum[2] , \sum[3] , \sum[4] , \sum[5] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  input \a[0] ;
  input \a[1] ;
  input \a[2] ;
  input \a[3] ;
  input \a[4] ;
  input \a[5] ;
  input \b[0] ;
  input \b[1] ;
  input \b[2] ;
  input \b[3] ;
  input \b[4] ;
  input \b[5] ;
  input cin;
  output cout;
  output \sum[0] ;
  output \sum[1] ;
  output \sum[2] ;
  output \sum[3] ;
  output \sum[4] ;
  output \sum[5] ;
  assign _00_ = 4'h7 >> { \b[5] , \a[5]  };
  assign _09_ = 4'h6 >> { \b[0] , \a[0]  };
  assign _10_ = 4'h7 >> { _09_, cin };
  assign _11_ = 4'h7 >> { _10_, _08_ };
  assign _12_ = 4'h6 >> { \b[1] , \a[1]  };
  assign _13_ = 4'h7 >> { _12_, _11_ };
  assign _14_ = 4'h7 >> { _13_, _07_ };
  assign _15_ = 4'h7 >> { _14_, _06_ };
  assign _16_ = 4'h7 >> { _15_, _05_ };
  assign _17_ = 4'h6 >> { \b[3] , \a[3]  };
  assign _18_ = 4'h7 >> { _17_, _16_ };
  assign _01_ = 4'he >> { \b[5] , \a[5]  };
  assign _19_ = 4'h7 >> { _18_, _04_ };
  assign _20_ = 4'h7 >> { _19_, _03_ };
  assign _21_ = 4'h7 >> { _20_, _02_ };
  assign _22_ = 4'h7 >> { _21_, _01_ };
  assign cout = 4'h7 >> { _22_, _00_ };
  assign \sum[0]  = 4'h6 >> { _09_, cin };
  assign \sum[1]  = 4'h6 >> { _12_, _11_ };
  assign \sum[2]  = 4'h6 >> { _14_, _06_ };
  assign \sum[3]  = 4'h6 >> { _17_, _16_ };
  assign \sum[4]  = 4'h6 >> { _19_, _03_ };
  assign _02_ = 4'h7 >> { \b[4] , \a[4]  };
  assign _23_ = 4'h7 >> { _01_, _00_ };
  assign \sum[5]  = 4'h9 >> { _23_, _21_ };
  assign _03_ = 4'h6 >> { \b[4] , \a[4]  };
  assign _04_ = 4'h7 >> { \b[3] , \a[3]  };
  assign _05_ = 4'h7 >> { \b[2] , \a[2]  };
  assign _06_ = 4'h6 >> { \b[2] , \a[2]  };
  assign _07_ = 4'h7 >> { \b[1] , \a[1]  };
  assign _08_ = 4'h7 >> { \b[0] , \a[0]  };
  assign _24_ = 1'h0;
  assign _25_ = 1'h1;
  assign _26_ = 1'hx;
endmodule
