/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module mac(\a[0] , \a[1] , \a[2] , \a[3] , \b[0] , \b[1] , \b[2] , \b[3] , \c[0] , \c[1] , \c[2] , \c[3] , \r[0] , \r[1] , \r[2] , \r[3] , \r[4] , \r[5] , \r[6] , \r[7] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  input \a[0] ;
  wire \a[0] ;
  input \a[1] ;
  wire \a[1] ;
  input \a[2] ;
  wire \a[2] ;
  input \a[3] ;
  wire \a[3] ;
  input \b[0] ;
  wire \b[0] ;
  input \b[1] ;
  wire \b[1] ;
  input \b[2] ;
  wire \b[2] ;
  input \b[3] ;
  wire \b[3] ;
  input \c[0] ;
  wire \c[0] ;
  input \c[1] ;
  wire \c[1] ;
  input \c[2] ;
  wire \c[2] ;
  input \c[3] ;
  wire \c[3] ;
  output \r[0] ;
  wire \r[0] ;
  output \r[1] ;
  wire \r[1] ;
  output \r[2] ;
  wire \r[2] ;
  output \r[3] ;
  wire \r[3] ;
  output \r[4] ;
  wire \r[4] ;
  output \r[5] ;
  wire \r[5] ;
  output \r[6] ;
  wire \r[6] ;
  output \r[7] ;
  wire \r[7] ;
  INV_X1 _49_ (
    .A(_25_),
    .ZN(_33_)
  );
  INV_X1 _50_ (
    .A(_31_),
    .ZN(_34_)
  );
  NOR3_X1 _51_ (
    .A1(_33_),
    .A2(_34_),
    .A3(_30_),
    .ZN(_35_)
  );
  INV_X1 _52_ (
    .A(_35_),
    .ZN(_36_)
  );
  OAI21_X1 _53_ (
    .A(_30_),
    .B1(_33_),
    .B2(_34_),
    .ZN(_37_)
  );
  NAND2_X1 _54_ (
    .A1(_25_),
    .A2(_26_),
    .ZN(_38_)
  );
  AOI21_X1 _55_ (
    .A(_38_),
    .B1(_36_),
    .B2(_37_),
    .ZN(_39_)
  );
  OAI21_X1 _56_ (
    .A(_29_),
    .B1(_35_),
    .B2(_26_),
    .ZN(_40_)
  );
  OAI21_X1 _57_ (
    .A(_29_),
    .B1(_26_),
    .B2(_31_),
    .ZN(_41_)
  );
  NAND3_X1 _58_ (
    .A1(_41_),
    .A2(_25_),
    .A3(_30_),
    .ZN(_42_)
  );
  OAI21_X1 _59_ (
    .A(_42_),
    .B1(_39_),
    .B2(_40_),
    .ZN(_43_)
  );
  XOR2_X1 _60_ (
    .A(_43_),
    .B(_32_),
    .Z(_46_)
  );
  XNOR2_X1 _61_ (
    .A(_28_),
    .B(_27_),
    .ZN(_48_)
  );
  NAND2_X1 _62_ (
    .A1(_25_),
    .A2(_29_),
    .ZN(_44_)
  );
  XNOR2_X1 _63_ (
    .A(_44_),
    .B(_31_),
    .ZN(_45_)
  );
  XNOR2_X1 _64_ (
    .A(_46_),
    .B(_33_),
    .ZN(_47_)
  );
  assign \r[2]  = 1'h0;
  assign \r[3]  = 1'h0;
  assign \r[5]  = 1'h0;
  assign \r[6]  = 1'h0;
  assign _25_ = \a[0] ;
  assign _26_ = \a[1] ;
  assign _30_ = \b[1] ;
  assign _31_ = \c[0] ;
  assign _29_ = \b[0] ;
  assign _32_ = \c[1] ;
  assign \r[1]  = _46_;
  assign _28_ = \a[3] ;
  assign _27_ = \a[2] ;
  assign \r[7]  = _48_;
  assign \r[0]  = _45_;
  assign \r[4]  = _47_;
endmodule
