================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun May 19 16:20:56 +0200 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         HLS
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              7820
FF:               9967
DSP:              6
BRAM:             9
URAM:             0
SRL:              874


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 7.272       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                                             | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                                             | 7820 | 9967 | 6   | 9    |      |     |        |      |         |          |        |
|   (inst)                                                         | 3    |      |     |      |      |     |        |      |         |          |        |
|   Block_entry2_proc1_U0                                          | 5351 | 6467 | 6   | 5    |      |     |        |      |         |          |        |
|     (Block_entry2_proc1_U0)                                      | 2    | 16   |     |      |      |     |        |      |         |          |        |
|     ALU_operation_MEM_U                                          | 1    |      |     | 1    |      |     |        |      |         |          |        |
|     ALU_operation_fifo_U                                         | 64   | 29   |     | 1    |      |     |        |      |         |          |        |
|     data_a_fifo_U                                                | 35   | 29   |     | 1    |      |     |        |      |         |          |        |
|     data_b_fifo_U                                                | 34   | 29   |     | 1    |      |     |        |      |         |          |        |
|     data_result_fifo_U                                           | 34   | 29   |     | 1    |      |     |        |      |         |          |        |
|     grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186          | 1    | 1    |     |      |      |     |        |      |         |          |        |
|     grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192          | 1    | 1    |     |      |      |     |        |      |         |          |        |
|     grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198         |      | 1    |     |      |      |     |        |      |         |          |        |
|     grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204          | 16   | 8    |     |      |      |     |        |      |         |          |        |
|       (grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204)      |      | 6    |     |      |      |     |        |      |         |          |        |
|     grp_data_exe_wb_fu_150                                       | 2612 | 3026 | 3   |      |      |     |        |      |         |          |        |
|       (grp_data_exe_wb_fu_150)                                   | 6    | 16   |     |      |      |     |        |      |         |          |        |
|         mul_32s_32s_32_2_1_U42                                   | 15   | 17   | 3   |      |      |     |        |      |         |          |        |
|         sdiv_32s_32s_32_36_1_U43                                 | 1696 | 2051 |     |      |      |     |        |      |         |          |        |
|           (sdiv_32s_32s_32_36_1_U43)                             | 1054 | 32   |     |      |      |     |        |      |         |          |        |
|       grp_data_exe_wb_Pipeline_l_data_a_fu_74                    | 90   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_data_exe_wb_Pipeline_l_data_a_fu_74)                | 75   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 15   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_data_exe_wb_Pipeline_l_data_b_fu_83                    | 90   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_data_exe_wb_Pipeline_l_data_b_fu_83)                | 75   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 15   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_data_exe_wb_Pipeline_write_back_fu_104                 | 97   | 110  |     |      |      |     |        |      |         |          |        |
|         (grp_data_exe_wb_Pipeline_write_back_fu_104)             | 77   | 108  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 20   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_op_data_exe_wb_fu_120                                    | 2440 | 3162 | 3   |      |      |     |        |      |         |          |        |
|       (grp_op_data_exe_wb_fu_120)                                | 6    | 24   |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_exe_fu_127                     | 2320 | 2674 | 3   |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_exe_fu_127)                 | 595  | 604  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 14   | 2    |     |      |      |     |        |      |         |          |        |
|         mul_32s_32s_32_2_1_U12                                   | 15   | 17   | 3   |      |      |     |        |      |         |          |        |
|         sdiv_32s_32s_32_36_1_U13                                 | 1696 | 2051 |     |      |      |     |        |      |         |          |        |
|           (sdiv_32s_32s_32_36_1_U13)                             | 1054 | 32   |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_l_data_a_fu_101                | 23   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_l_data_a_fu_101)            | 10   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 18   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_l_data_b_fu_110                | 23   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_l_data_b_fu_110)            | 10   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 18   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_l_operation_fu_92              | 23   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_l_operation_fu_92)          | 10   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 18   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119     | 19   | 15   |     |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_s_operation_data_op_fu_119) | 4    | 13   |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 15   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_op_data_exe_wb_Pipeline_write_back_fu_139              | 26   | 110  |     |      |      |     |        |      |         |          |        |
|         (grp_op_data_exe_wb_Pipeline_write_back_fu_139)          | 11   | 108  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 20   | 2    |     |      |      |     |        |      |         |          |        |
|     grp_operation_fu_174                                         | 112  | 136  |     |      |      |     |        |      |         |          |        |
|       (grp_operation_fu_174)                                     | 2    | 8    |     |      |      |     |        |      |         |          |        |
|       grp_operation_Pipeline_l_operation_fu_42                   | 88   | 113  |     |      |      |     |        |      |         |          |        |
|         (grp_operation_Pipeline_l_operation_fu_42)               | 72   | 111  |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 18   | 2    |     |      |      |     |        |      |         |          |        |
|       grp_operation_Pipeline_s_operation_data_op_fu_51           | 22   | 15   |     |      |      |     |        |      |         |          |        |
|         (grp_operation_Pipeline_s_operation_data_op_fu_51)       | 4    | 13   |     |      |      |     |        |      |         |          |        |
|         flow_control_loop_pipe_sequential_init_U                 | 18   | 2    |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                                                | 339  | 344  |     |      |      |     |        |      |         |          |        |
|   gmem0_m_axi_U                                                  | 476  | 730  |     | 1    |      |     |        |      |         |          |        |
|   gmem1_m_axi_U                                                  | 476  | 730  |     | 1    |      |     |        |      |         |          |        |
|   gmem2_m_axi_U                                                  | 699  | 966  |     | 1    |      |     |        |      |         |          |        |
|   gmem3_m_axi_U                                                  | 476  | 730  |     | 1    |      |     |        |      |         |          |        |
+------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 14.70% | OK     |
| FD                                                        | 50%       | 9.37%  | OK     |
| LUTRAM+SRL                                                | 25%       | 5.02%  | OK     |
| MUXF7                                                     | 15%       | 0.07%  | OK     |
| DSP                                                       | 80%       | 2.73%  | OK     |
| RAMB/FIFO                                                 | 80%       | 3.21%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 2.97%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 172    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.36   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                          | ENDPOINT PIN                                                                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                         |                                                                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.728 | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C | Block_entry2_proc1_U0/data_result_fifo_U/mOutPtr_reg[6]/D                               |            8 |         33 |          7.297 |          2.407 |        4.890 |
| Path2 | 2.833 | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C | Block_entry2_proc1_U0/data_result_fifo_U/mOutPtr_reg[5]/D                               |            8 |         33 |          7.192 |          2.302 |        4.890 |
| Path3 | 2.935 | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg/WEBWE[0] |            6 |         33 |          6.449 |          1.433 |        5.016 |
| Path4 | 2.935 | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg/WEBWE[1] |            6 |         33 |          6.449 |          1.433 |        5.016 |
| Path5 | 2.935 | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29]/C | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg/WEBWE[2] |            6 |         33 |          6.449 |          1.433 |        5.016 |
+-------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29] | FLOP_LATCH.flop.FDRE |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_518                                         | LUT.others.LUT4      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_315                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140                                         | LUT.others.LUT5      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_303                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_128                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry_i_5__2                                                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry                                                                                | CARRY.others.CARRY4  |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry__0                                                                             | CARRY.others.CARRY4  |
    | Block_entry2_proc1_U0/data_result_fifo_U/mOutPtr_reg[6]                                                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29] | FLOP_LATCH.flop.FDRE |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_518                                         | LUT.others.LUT4      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_315                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140                                         | LUT.others.LUT5      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_303                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_128                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry_i_5__2                                                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry                                                                                | CARRY.others.CARRY4  |
    | Block_entry2_proc1_U0/data_result_fifo_U/p_0_out_carry__0                                                                             | CARRY.others.CARRY4  |
    | Block_entry2_proc1_U0/data_result_fifo_U/mOutPtr_reg[5]                                                                               | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29] | FLOP_LATCH.flop.FDRE |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_518                                         | LUT.others.LUT4      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_315                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140                                         | LUT.others.LUT5      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_303                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_128                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_34                                          | LUT.others.LUT1      |
    | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg                                                        | BMEM.bram.RAMB18E1   |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29] | FLOP_LATCH.flop.FDRE |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_518                                         | LUT.others.LUT4      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_315                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140                                         | LUT.others.LUT5      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_303                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_128                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_34                                          | LUT.others.LUT1      |
    | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg                                                        | BMEM.bram.RAMB18E1   |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                           | Primitive Type       |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/ALU_operation_MEM_load_reg_327_pp0_iter37_reg_reg[29] | FLOP_LATCH.flop.FDRE |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_518                                         | LUT.others.LUT4      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_315                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_140                                         | LUT.others.LUT5      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_303                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_128                                         | LUT.others.LUT6      |
    | Block_entry2_proc1_U0/grp_data_exe_wb_fu_150/grp_data_exe_wb_Pipeline_exe_fu_92/mem_reg_i_34                                          | LUT.others.LUT1      |
    | Block_entry2_proc1_U0/data_result_fifo_U/U_alv_MIMD_fifo_w32_d50_A_ram/mem_reg                                                        | BMEM.bram.RAMB18E1   |
    +---------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/alv_MIMD_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/alv_MIMD_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/alv_MIMD_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/alv_MIMD_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/alv_MIMD_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/alv_MIMD_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


