// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "11/30/2022 03:43:10"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          main
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module main_vlg_vec_tst();
// constants                                           
// general purpose registers
reg clk;
reg in1;
reg in2;
reg in3;
reg in4;
reg in5;
reg in6;
reg in7;
reg in8;
reg in9;
reg rst;
// wires                                               
wire B1;
wire B2;
wire B3;
wire B4;
wire cout;
wire G1;
wire G2;
wire G3;
wire G4;
wire [2:0] octaveTest;
wire piezo_out;
wire R1;
wire R2;
wire R3;
wire R4;

// assign statements (if any)                          
main i1 (
// port map - connection between master ports and signals/registers   
	.B1(B1),
	.B2(B2),
	.B3(B3),
	.B4(B4),
	.clk(clk),
	.cout(cout),
	.G1(G1),
	.G2(G2),
	.G3(G3),
	.G4(G4),
	.in1(in1),
	.in2(in2),
	.in3(in3),
	.in4(in4),
	.in5(in5),
	.in6(in6),
	.in7(in7),
	.in8(in8),
	.in9(in9),
	.octaveTest(octaveTest),
	.piezo_out(piezo_out),
	.R1(R1),
	.R2(R2),
	.R3(R3),
	.R4(R4),
	.rst(rst)
);
initial 
begin 
#1000000 $finish;
end 

// clk
initial
begin
	repeat(33)
	begin
		clk = 1'b0;
		clk = #15000 1'b1;
		# 15000;
	end
	clk = 1'b0;
end 

// in1
initial
begin
	in1 = 1'b0;
	in1 = #20000 1'b1;
	in1 = #20000 1'b0;
end 

// in2
initial
begin
	in2 = 1'b0;
	in2 = #340000 1'b1;
	in2 = #40000 1'b0;
end 

// in3
initial
begin
	in3 = 1'b0;
	in3 = #100000 1'b1;
	in3 = #30000 1'b0;
end 

// in4
initial
begin
	in4 = 1'b0;
	in4 = #270000 1'b1;
	in4 = #40000 1'b0;
end 

// in5
initial
begin
	in5 = 1'b0;
	in5 = #40000 1'b1;
	in5 = #30000 1'b0;
end 

// in6
initial
begin
	in6 = 1'b0;
	in6 = #200000 1'b1;
	in6 = #40000 1'b0;
end 

// in7
initial
begin
	in7 = 1'b0;
end 

// in8
initial
begin
	in8 = 1'b0;
	in8 = #140000 1'b1;
	in8 = #40000 1'b0;
end 

// in9
initial
begin
	in9 = 1'b0;
end 

// rst
initial
begin
	rst = 1'b1;
end 
endmodule

