============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:18:35 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     364   3116.739  1852.723     4969.462 
  CSKIP1              skip4                   43    372.858   148.803      521.660 
    FA1               full_adder               5     50.048    11.835       61.883 
    FA2               full_adder_100          11     75.072    37.157      112.229 
    FA3               full_adder_99           11     77.574    37.157      114.732 
    FA4               full_adder_98            7     65.062    16.969       82.031 
  skip_loop[1].CSKIP2 skip4_107               36    326.563   110.166      436.729 
    FA1               full_adder_97            7     68.816    16.969       85.785 
    FA2               full_adder_96            7     65.062    16.969       82.031 
    FA3               full_adder_95            7     65.062    16.969       82.031 
    FA4               full_adder_94            7     65.062    16.969       82.031 
  skip_loop[2].CSKIP2 skip4_106               36    326.563   110.166      436.729 
    FA1               full_adder_93            7     68.816    16.969       85.785 
    FA2               full_adder_92            7     65.062    16.969       82.031 
    FA3               full_adder_91            7     65.062    16.969       82.031 
    FA4               full_adder_90            7     65.062    16.969       82.031 
  skip_loop[3].CSKIP2 skip4_105               36    326.563   110.166      436.729 
    FA1               full_adder_89            7     68.816    16.969       85.785 
    FA2               full_adder_88            7     65.062    16.969       82.031 
    FA3               full_adder_87            7     65.062    16.969       82.031 
    FA4               full_adder_86            7     65.062    16.969       82.031 
  skip_loop[4].CSKIP2 skip4_104               36    334.070   110.166      444.237 
    FA1               full_adder_85            7     68.816    16.969       85.785 
    FA2               full_adder_84            7     60.058    16.969       77.026 
    FA3               full_adder_83            7     60.058    16.969       77.026 
    FA4               full_adder_82            6     67.565    13.575       81.140 
  skip_loop[5].CSKIP2 skip4_103               33    354.090    99.985      454.074 
    FA1               full_adder_81            6     71.318    13.575       84.893 
    FA2               full_adder_80            6     71.318    13.575       84.893 
    FA3               full_adder_79            6     71.318    13.575       84.893 
    FA4               full_adder_78            6     66.314    13.575       79.889 
  skip_loop[6].CSKIP2 skip4_102               33    361.597    99.985      461.582 
    FA1               full_adder_77            6     76.323    13.575       89.898 
    FA2               full_adder_76            6     67.565    13.575       81.140 
    FA3               full_adder_75            6     75.072    13.575       88.647 
    FA4               full_adder_74            6     70.067    13.575       83.642 
  skip_loop[7].CSKIP2 skip4_101               44    441.674   150.543      592.217 
    FA1               full_adder_73            7     80.077    20.275      100.352 
    FA2               full_adder_72            9     80.077    27.063      107.140 
    FA3               full_adder_71           10    103.850    30.457      134.306 
    FA4               full_adder_70            9     98.845    25.410      124.254 
