Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Vivado/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 7b2f359afc8443e6bee9a08ff9663574 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vtf_processor_behav xil_defaultlib.vtf_processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 9 for port addr [D:/CSAPP_Vivado/task_pro_4/task_pro_4.srcs/sim_1/new/vtf_processor.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.vtf_processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_processor_behav
