\hypertarget{group___u_a_r_t__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx U\+A\+RT driver}
\label{group___u_a_r_t__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em U\+S\+A\+RT register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga06774e65c2ca095c4373122ed9a390b8}{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Receive Buffer register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga55a89461d99a43769772276e51a6710a}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}(div)~((div) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch L\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga85050a24048ffc2de997cd60ea67f9df}{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac53f4cc36f13edd3fdf7fd9bab1360e2}{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}(div)~(((div) $>$$>$ 8) \& 0x\+F\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Divisor Latch M\+SB register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf4d480e07f82896893e45b572adeffcd}{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafe8ecd345fb121d6b0ce19f4ce6672ba}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa0d5f875782af503852f8b8f93292673}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga79f6b167debe3a8e37d40e4d30f1daec}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga149affc2ce17a660a640f26d3212a624}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaab2fcb3a77f3c010d56fccebf59b4cb1}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ddbca0802fdc260ac7966455d53761b}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga101e57e41855d1262e9d9b747854542f}{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga145046fd9bd1d318acffd4770a7432ec}{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x30\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x38\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gab5fadcd32fca709aece83c05f8be1901}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Interrupt Identification Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga29b20e73585acb416f112502d29554d7}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6ce7f02b02e196d84ef8f6066dd2b9d4}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga29486c78b0afdb4b3943defe36d5404c}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad443b74131fa7b7aecf0f1c581172faa}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+C\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6f78952aec5835ac753718323b681910}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}~(7 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4441660d2a99f6b17a79eafbfb0424dd}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}~(3 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac646d8f797f3e71e01f4361997fc581b}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}~(2 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga965ba229214955385f11277549b7ecce}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}~(6 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafb93160677afbc9c90f7a0baa917a435}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf02dabd5f0b60345c70379ab8df3e899}{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}~(0 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadec12ecfc7ae1198cee68f2cad982bcb}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT F\+I\+FO Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga246b37ccd6137c0bb51eb32760cb228e}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1c1a83fcacf333309330eea460d8a6a6}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga996e144f7d08cb36aa729f28d74b5801}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2dd6b12c7c237b0a52c6a82698f85b04}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+C\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga94b76465adbb4fb96c821ef0866cbd0f}{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}~(16)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaba4b4e15936a075bf5054776fbd59676}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}~(0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga264238c2dde9248a73d679c32a74004b}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7b655aba90b695210e7ce9f7b00cea89}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}~(2 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9e6ef12c7a1f3514d6e30d7548ed3e46}{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}~(3 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0d00b51fd6ca0b80b89af4044d94bbc0}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}~(3 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2c64fd92092b8ac1e64b6b1204927682}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}~(0 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga916fcefe6db8651be1cb1c066726381d}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7746eb5a2aac4b9f86e97ee82e5e2a10}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}~(2 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga71ecde192fb0c9facb9ef9c6b77cc687}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}~(3 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga99a703d7a010edb3c940b54537ccdb08}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga70ccdedb76a079b8e7c87e5c3709469c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}~(0 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6d36ad770b49b2354ed5cefbc066b7e2}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4fba4b3d639bdfa713d12466d411f57c}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga91bc2978f5af5ac9a1f18af284275b39}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}~(0 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ef9bdb85d3f5c3823d667190b19bb40}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}~(0 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga48df31af63d9e3a65b13a32880bb0b36}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga17566959150e60563687a91817ddf844}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}~(2 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa5d9db8e53dae40ddaa70204fa1b60a3}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}~(3 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2f83aa82aecd63cf457ea423be643d57}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaae9c53e30321d4cac13137c66b022e9e}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga28e31fe85eeeb124ff6a471978155356}{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9fdc7f45b2fb3679b64164b34afb9350}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Control Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabf6b55840dea19f6dbc8c8c7077796b3}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga879d10e97b9b5e01f2b25037aa3d3c96}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae26cd92b527d6d6ec9f7fd98aeefd94a}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7769292aa692cb12dce90893fc992d2f}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0cc006116ea98bd8b00e948073b8d749}{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+D3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3d83de31d722cd373ee69a2a38aaed43}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Line Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga85c4312a700f6033bf0a075ae41de57c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3ae0ee26be22b855aa08d68a2801d3d2}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga18b1661d7c37ab40c9310311dd4f647d}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaaca4bb43e62c7085534b67576e1ddbeb}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae05118527ef8873b9d7b1b0be0153019}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadb3f8bb82f0a253700fdb88d8c609710}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5972ac77db6249142b482356427dcf7c}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1abf066d0f8b3400880a1909373cf699}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3643d58e12f1d3bf342d140a5e3cb1ae}{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad567d8ee9c41def9dea3d84c4633ac27}{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x1\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad236b1cf377bf1b4600820b8a37c66ca}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Modem Status Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2b5cee7872a43558a4c2631459198f9b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5b2defd6ffec805753fbf799838984ed}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0b880ad272a1356b38bb5ff30d972378}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2cd867126cafb765b3d690e10f79b4c0}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae4270c77bd681dee743930df8841765e}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1f4efd8727007b41de36b8b6ab9d4f6b}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}~(1 $<$$<$ 6)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9a85f5379c5d15ebc486c4b174196afb}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}~(1 $<$$<$ 7)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga79745d229ade663104e0a00c7597aa45}{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf6a6a4cb65edff2871ba48d3f2b445dc}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Auto baudrate control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga706e927ee7abf7027eb88b1e13dd2a92}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga20674ae8e687d2161ef3fd88f2649036}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga77450ebf0f86b6b7ea363927f0cd40c2}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2e12222f359d7a5a41668cd729b0731d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}~(1 $<$$<$ 9)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae83190d58b42771ee951dfe88aada715}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x307)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga31933a99dfe9a8afac45c1f26b0cf021}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}~(0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga25d690e49a3ccc696e031e8a1480dc1d}{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}~(1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT R\+S485 Control register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacdaee14296a914ca14d877069414f88f}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1e4adf900200efcdfaab657b180b30d1}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0632053088b7e65c6000274a90a76091}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa00bb66207fce982ed0dbd6325d8fb66}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4ab3c90d083989134e4881e0b82e7364}{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga716e4830450b44e4f290e6c99879ba99}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Ir\+DA Control Register -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabee5ba619dd3c8f28a7d2ec488614f06}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gae022dc3e5ad94f95d2805294d97594cd}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2c4fd2b4e5050b400349138942bfb307}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}(n)~((n \& 0x07) $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga822d618fad4a8a146fd8113f827b5d09}{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x3\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga3affaa6bd622295bd6ea0c9f4a70b19c}{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}~((1 $<$$<$ 0))
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT half duplex register -\/ ???? \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac14d3bf09ef0b0956626afe3e0fcf83a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Smart card interface Control Register -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga49ad93a6f4c7175b6111716e329bfb36}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga48e869912cabe85bef5d11cda3b773f4}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadd17c8f0f6239c42d18e4af35ee3effc}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}(n)~((n \& 0x07) $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac74665d22f8c0c1b18f46a65bbe5031a}{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}(n)~((n \& 0x\+F\+F) $<$$<$ 8)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga08ae53568f606c894a5ffd764cef6171}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}(n)~(n \& 0x0\+F)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Fractional Divider Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga728a262cba31ffd0d7b4fb172f6dead7}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}(n)~((n $<$$<$ 4) \& 0x\+F0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga61a8f74c3fc22574793c6218b90fec50}{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}~(0x\+F\+F)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga78f0ee43aa0e7c030a3cfa1dca5ff072}{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}~(1 $<$$<$ 7)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Tx Enable Register. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac9ec0de9b40d5d9dd9fed4836a31122f}{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}~(1 $<$$<$ 0)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga03c124f3fc8b888e5ee5a3fc7660bb7d}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}~(1 $<$$<$ 0)
\begin{DoxyCompactList}\small\item\em Macro defines for U\+A\+RT Synchronous Control Register -\/ 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. \end{DoxyCompactList}\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4776a7aa288f3c34e56db78cfb7032eb}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}~(1 $<$$<$ 1)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5263f24b5804673c99e8c6f09c95aed4}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}~(1 $<$$<$ 2)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaea12c85ea0d6a9fa91242904c707a285}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}~(1 $<$$<$ 3)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga17ff94fa4369905ab4a5f3bf28f44ced}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}~(1 $<$$<$ 4)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}~(1 $<$$<$ 5)
\item 
\#define \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaedc6fb3d7ba9d561d91f3fdcddcaccce}{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}~(1 $<$$<$ 6)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6220ec27deb21fff77fac8fe82890ad2}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga801600ca2aa7ab55f799178867c12b96}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable transmission on U\+A\+RT TxD pin. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa600b8621d1425b1b493238a68f38088}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Transmit a single data byte through the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga8eec9067080637eea7ecfedac6586fe9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read a single byte data from the U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5a816f48dc294f330cc2cc7b32f9e88b}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Enable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf92136333a1b6efdfd40e96f97d4a24e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t int\+Mask)
\begin{DoxyCompactList}\small\item\em Disable U\+A\+RT interrupts. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga090e960cbbcc79be17bf52a52ec3595c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns U\+A\+RT interrupts that are enabled. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6a69343d3d7025055dd2326a8fdd3c74}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read the Interrupt Identification Register (I\+IR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gac1a9d00d4f324e319e1486138b097874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t fcr)
\begin{DoxyCompactList}\small\item\em Setup the U\+A\+RT F\+I\+F\+Os. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga26626229fe35e820bf2daf6a87c43155}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t config)
\begin{DoxyCompactList}\small\item\em Configure data width, parity and stop bits. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga7a8e9260541ab5cacefcacbd94725d52}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Enable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga81a3df6028c4b08dba38e4f6330d41d7}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Disable access to Divisor Latches. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga267fa73ca52d35a7f60f849727c3d2b6}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dll, uint8\+\_\+t dlm)
\begin{DoxyCompactList}\small\item\em Set L\+SB and M\+SB divisor latch registers. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gadef0e0d2ea30182cd99561efe9909707}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad617968b795061ad0e4578aa79c4537d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Set modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gabdcefa8f847cfa0de2f9292405827874}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mcr)
\begin{DoxyCompactList}\small\item\em Clear modem control register/status. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf15ab7a9529d102b91760ed5587b279a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Line Status register/status (L\+SR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacd3d5239dec0378e52602633c183e942}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Return Modem Status register/status (M\+SR) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga67cb62756a430156bc754a57c72372bd}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write a byte to the scratchpad register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafa7b67254c1f19bb0b085736049d9879}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns current byte value in the scratchpad register. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4ae4f3c36bdae1bf8a93c0420ee74b40}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Set autobaud register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6a6d30f304047175780d16207bab2b09}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t acr)
\begin{DoxyCompactList}\small\item\em Clear autobaud register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga0bf41455dd390ae86f95f4bfe43a49a2}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Set R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga27379f3351109d53453dfe4833e3f350}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t ctrl)
\begin{DoxyCompactList}\small\item\em Clear R\+S485 control register options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga72a3d146a8d6f8a8276080f91c3703e1}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t addr)
\begin{DoxyCompactList}\small\item\em Set R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1c96142bb767ca604ad468977c5e546c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 address match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga4aa983b3f076828ee460a1c7146b3eac}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint8\+\_\+t dly)
\begin{DoxyCompactList}\small\item\em Set R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga5394200f985c69d25fd0c7434588cf88}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Read R\+S485 direction control (R\+TS or D\+TR) delay value. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf024084be4068e407aab7c30e105f7af}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaa18c4ebd4be27643e6f848472e778989}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em De-\/initializes the p\+U\+A\+RT peripheral. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga1b5b93f60a5b0a28e5af5f3f3311bcba}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Check whether if U\+A\+RT is busy or not. \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gacbd726b1450510892272857e43854c4c}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga06dd61ee7d8483847fea746978cb1c93}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (non-\/blocking) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga19f24dcf53316cbfb204003f506d5be5}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baudrate)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (without fractional divider) \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gaf8be13555496e013bb747c19134db9e1}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t baud)
\begin{DoxyCompactList}\small\item\em Sets best dividers to get a target bit rate (with fractional divider) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gad2e45d820abdd0e1790ebd61938c100a}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, const void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Transmit a byte array through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga2b256d39f2fde9f8b923a2f341f5fea3}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, void $\ast$data, int num\+Bytes)
\begin{DoxyCompactList}\small\item\em Read data through the U\+A\+RT peripheral (blocking) \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gafdd19a312a2bed6ff1ccb47d5b68c248}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga74df5e39960a1535118fcfe2fbe90d30}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT transmit-\/only interrupt handler for ring buffers. \end{DoxyCompactList}\item 
uint32\+\_\+t \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6ed43ed19b9d2a32ece3e50bc2f651a9}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, const void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Populate a transmit ring buffer and start U\+A\+RT transmit. \end{DoxyCompactList}\item 
int \hyperlink{group___u_a_r_t__18_x_x__43_x_x_gab54219751466a0fa8d9e75f8689ac99d}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+RB, void $\ast$data, int bytes)
\begin{DoxyCompactList}\small\item\em Copy data from a receive ring buffer. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga8ab537af48951658e60af145690b656e}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+R\+X\+RB, \hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$p\+T\+X\+RB)
\begin{DoxyCompactList}\small\item\em U\+A\+RT receive/transmit interrupt handler for ring buffers. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga6d1d74a73290b145868a88e6b5635093}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT)
\begin{DoxyCompactList}\small\item\em Returns the Auto Baud status. \end{DoxyCompactList}\item 
void \hyperlink{group___u_a_r_t__18_x_x__43_x_x_ga9aa733f176891043bb1dd4d87940187f}{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd} (\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$p\+U\+A\+RT, uint32\+\_\+t mode, bool autorestart, \hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Start/stop autobaud operation. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga145046fd9bd1d318acffd4770a7432ec}\label{group___u_a_r_t__18_x_x__43_x_x_ga145046fd9bd1d318acffd4770a7432ec}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART1\_IER\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x30\+F)}

U\+A\+R\+T1 interrupt enable register bit mask -\/ valid for 11xx only 

Definition at line 123 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gad567d8ee9c41def9dea3d84c4633ac27}\label{group___u_a_r_t__18_x_x__43_x_x_gad567d8ee9c41def9dea3d84c4633ac27}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART1\_LSR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x1\+F\+F)}

U\+A\+R\+T1 Line status bit mask -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only 

Definition at line 209 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}\label{group___u_a_r_t__18_x_x__43_x_x_gaab8a4f7c6e8d2cf24b5f7d58cc16f8f7}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART2\_IER\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T2\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x38\+F)}

U\+A\+R\+T2 interrupt enable register bit mask -\/ valid for 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 124 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga77450ebf0f86b6b7ea363927f0cd40c2}\label{group___u_a_r_t__18_x_x__43_x_x_ga77450ebf0f86b6b7ea363927f0cd40c2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR}{UART\_ACR\_ABEOINT\_CLR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+E\+O\+I\+N\+T\+\_\+\+C\+LR~(1 $<$$<$ 8)}

U\+A\+RT End of auto-\/baud interrupt clear 

Definition at line 230 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2e12222f359d7a5a41668cd729b0731d}\label{group___u_a_r_t__18_x_x__43_x_x_ga2e12222f359d7a5a41668cd729b0731d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR}{UART\_ACR\_ABTOINT\_CLR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+B\+T\+O\+I\+N\+T\+\_\+\+C\+LR~(1 $<$$<$ 9)}

U\+A\+RT Auto-\/baud time-\/out interrupt clear 

Definition at line 231 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga20674ae8e687d2161ef3fd88f2649036}\label{group___u_a_r_t__18_x_x__43_x_x_ga20674ae8e687d2161ef3fd88f2649036}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT}{UART\_ACR\_AUTO\_RESTART}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+E\+S\+T\+A\+RT~(1 $<$$<$ 2)}

U\+A\+RT Auto baudrate restart 

Definition at line 229 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gae83190d58b42771ee951dfe88aada715}\label{group___u_a_r_t__18_x_x__43_x_x_gae83190d58b42771ee951dfe88aada715}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_ACR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x307)}

U\+A\+RT Auto Baudrate register bit mask 

Definition at line 232 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga706e927ee7abf7027eb88b1e13dd2a92}\label{group___u_a_r_t__18_x_x__43_x_x_ga706e927ee7abf7027eb88b1e13dd2a92}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE}{UART\_ACR\_MODE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+DE~(1 $<$$<$ 1)}

U\+A\+RT Auto baudrate Mode 1 

Definition at line 228 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga31933a99dfe9a8afac45c1f26b0cf021}\label{group___u_a_r_t__18_x_x__43_x_x_ga31933a99dfe9a8afac45c1f26b0cf021}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0}{UART\_ACR\_MODE0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0~(0)}

Autobaud modes\+Auto baudrate Mode 0 

Definition at line 237 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga25d690e49a3ccc696e031e8a1480dc1d}\label{group___u_a_r_t__18_x_x__43_x_x_ga25d690e49a3ccc696e031e8a1480dc1d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1}{UART\_ACR\_MODE1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1~(1)}

Auto baudrate Mode 1 

Definition at line 238 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf6a6a4cb65edff2871ba48d3f2b445dc}\label{group___u_a_r_t__18_x_x__43_x_x_gaf6a6a4cb65edff2871ba48d3f2b445dc}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}}
\index{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT@{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT}{UART\_ACR\_START}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+S\+T\+A\+RT~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Auto baudrate control register. 

U\+A\+RT Auto-\/baud start 

Definition at line 227 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga85050a24048ffc2de997cd60ea67f9df}\label{group___u_a_r_t__18_x_x__43_x_x_ga85050a24048ffc2de997cd60ea67f9df}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT}{UART\_DLL\_MASKBIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+L\+L\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}

Divisor latch L\+SB bit mask 

Definition at line 104 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf4d480e07f82896893e45b572adeffcd}\label{group___u_a_r_t__18_x_x__43_x_x_gaf4d480e07f82896893e45b572adeffcd}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT}{UART\_DLM\_MASKBIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+D\+L\+M\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}

Divisor latch M\+SB bit mask 

Definition at line 110 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2dd6b12c7c237b0a52c6a82698f85b04}\label{group___u_a_r_t__18_x_x__43_x_x_ga2dd6b12c7c237b0a52c6a82698f85b04}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_FCR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+C\+F)}

U\+A\+RT F\+I\+FO control bit mask 

Definition at line 150 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga996e144f7d08cb36aa729f28d74b5801}\label{group___u_a_r_t__18_x_x__43_x_x_ga996e144f7d08cb36aa729f28d74b5801}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL}{UART\_FCR\_DMAMODE\_SEL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+D\+M\+A\+M\+O\+D\+E\+\_\+\+S\+EL~(1 $<$$<$ 3)}

U\+A\+RT D\+MA mode selection -\/ valid for 17xx/40xx, 18xx/43xx only 

Definition at line 149 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gadec12ecfc7ae1198cee68f2cad982bcb}\label{group___u_a_r_t__18_x_x__43_x_x_gadec12ecfc7ae1198cee68f2cad982bcb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}{UART\_FCR\_FIFO\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT F\+I\+FO Control Register. 

U\+A\+RT F\+I\+FO enable 

Definition at line 146 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga246b37ccd6137c0bb51eb32760cb228e}\label{group___u_a_r_t__18_x_x__43_x_x_ga246b37ccd6137c0bb51eb32760cb228e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS}{UART\_FCR\_RX\_RS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+R\+X\+\_\+\+RS~(1 $<$$<$ 1)}

U\+A\+RT RX F\+I\+FO reset 

Definition at line 147 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaba4b4e15936a075bf5054776fbd59676}\label{group___u_a_r_t__18_x_x__43_x_x_gaba4b4e15936a075bf5054776fbd59676}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0}{UART\_FCR\_TRG\_LEV0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V0~(0)}

U\+A\+RT F\+I\+FO trigger level 0\+: 1 character 

Definition at line 155 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga264238c2dde9248a73d679c32a74004b}\label{group___u_a_r_t__18_x_x__43_x_x_ga264238c2dde9248a73d679c32a74004b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1}{UART\_FCR\_TRG\_LEV1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V1~(1 $<$$<$ 6)}

U\+A\+RT F\+I\+FO trigger level 1\+: 4 character 

Definition at line 156 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga7b655aba90b695210e7ce9f7b00cea89}\label{group___u_a_r_t__18_x_x__43_x_x_ga7b655aba90b695210e7ce9f7b00cea89}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2}{UART\_FCR\_TRG\_LEV2}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2~(2 $<$$<$ 6)}

U\+A\+RT F\+I\+FO trigger level 2\+: 8 character 

Definition at line 157 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga9e6ef12c7a1f3514d6e30d7548ed3e46}\label{group___u_a_r_t__18_x_x__43_x_x_ga9e6ef12c7a1f3514d6e30d7548ed3e46}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3}{UART\_FCR\_TRG\_LEV3}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V3~(3 $<$$<$ 6)}

U\+A\+RT F\+I\+FO trigger level 3\+: 14 character 

Definition at line 158 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1c1a83fcacf333309330eea460d8a6a6}\label{group___u_a_r_t__18_x_x__43_x_x_ga1c1a83fcacf333309330eea460d8a6a6}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}}
\index{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS@{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS}{UART\_FCR\_TX\_RS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+X\+\_\+\+RS~(1 $<$$<$ 2)}

U\+A\+RT TX F\+I\+FO reset 

Definition at line 148 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga61a8f74c3fc22574793c6218b90fec50}\label{group___u_a_r_t__18_x_x__43_x_x_ga61a8f74c3fc22574793c6218b90fec50}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_FDR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}

U\+A\+RT Fractional Divider register bit mask 

Definition at line 285 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga08ae53568f606c894a5ffd764cef6171}\label{group___u_a_r_t__18_x_x__43_x_x_ga08ae53568f606c894a5ffd764cef6171}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL}{UART\_FDR\_DIVADDVAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+D\+I\+V\+A\+D\+D\+V\+AL(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~(n \& 0x0\+F)}



Macro defines for U\+A\+RT Fractional Divider Register. 

Baud-\/rate generation pre-\/scaler divisor 

Definition at line 283 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga728a262cba31ffd0d7b4fb172f6dead7}\label{group___u_a_r_t__18_x_x__43_x_x_ga728a262cba31ffd0d7b4fb172f6dead7}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}}
\index{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL@{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL}{UART\_FDR\_MULVAL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+F\+D\+R\+\_\+\+M\+U\+L\+V\+AL(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((n $<$$<$ 4) \& 0x\+F0)}

Baud-\/rate pre-\/scaler multiplier value 

Definition at line 284 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga3affaa6bd622295bd6ea0c9f4a70b19c}\label{group___u_a_r_t__18_x_x__43_x_x_ga3affaa6bd622295bd6ea0c9f4a70b19c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN@{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}}
\index{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN@{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN}{UART\_HDEN\_HDEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+H\+D\+E\+N\+\_\+\+H\+D\+EN~((1 $<$$<$ 0))}



Macro defines for U\+A\+RT half duplex register -\/ ???? 

enable half-\/duplex mode 

Definition at line 269 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga822d618fad4a8a146fd8113f827b5d09}\label{group___u_a_r_t__18_x_x__43_x_x_ga822d618fad4a8a146fd8113f827b5d09}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_ICR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+F)}

U\+A\+RT I\+R\+DA bit mask 

Definition at line 264 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gae022dc3e5ad94f95d2805294d97594cd}\label{group___u_a_r_t__18_x_x__43_x_x_gae022dc3e5ad94f95d2805294d97594cd}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN}{UART\_ICR\_FIXPULSE\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+F\+I\+X\+P\+U\+L\+S\+E\+\_\+\+EN~(1 $<$$<$ 2)}

Ir\+DA fixed pulse width mode 

Definition at line 262 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga716e4830450b44e4f290e6c99879ba99}\label{group___u_a_r_t__18_x_x__43_x_x_ga716e4830450b44e4f290e6c99879ba99}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN}{UART\_ICR\_IRDAEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+EN~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Ir\+DA Control Register -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T3 only. 

Ir\+DA mode enable 

Definition at line 260 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gabee5ba619dd3c8f28a7d2ec488614f06}\label{group___u_a_r_t__18_x_x__43_x_x_gabee5ba619dd3c8f28a7d2ec488614f06}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV}{UART\_ICR\_IRDAINV}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+I\+R\+D\+A\+I\+NV~(1 $<$$<$ 1)}

Ir\+DA serial input inverted 

Definition at line 261 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2c4fd2b4e5050b400349138942bfb307}\label{group___u_a_r_t__18_x_x__43_x_x_ga2c4fd2b4e5050b400349138942bfb307}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}}
\index{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV@{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV}{UART\_ICR\_PULSEDIV}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+C\+R\+\_\+\+P\+U\+L\+S\+E\+D\+IV(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((n \& 0x07) $<$$<$ 3)}

Pulse\+Div -\/ Configures the pulse when Fix\+Pulse\+En = 1 

Definition at line 263 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaab2fcb3a77f3c010d56fccebf59b4cb1}\label{group___u_a_r_t__18_x_x__43_x_x_gaab2fcb3a77f3c010d56fccebf59b4cb1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT}{UART\_IER\_ABEOINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+E\+O\+I\+NT~(1 $<$$<$ 8)}

Enables the end of auto-\/baud interrupt 

Definition at line 120 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5ddbca0802fdc260ac7966455d53761b}\label{group___u_a_r_t__18_x_x__43_x_x_ga5ddbca0802fdc260ac7966455d53761b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT}{UART\_IER\_ABTOINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+A\+B\+T\+O\+I\+NT~(1 $<$$<$ 9)}

Enables the auto-\/baud time-\/out interrupt 

Definition at line 121 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga101e57e41855d1262e9d9b747854542f}\label{group___u_a_r_t__18_x_x__43_x_x_ga101e57e41855d1262e9d9b747854542f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_IER\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x307)}

U\+A\+RT interrupt enable register bit mask -\/ valid for 13xx, 17xx/40xx U\+A\+R\+T0/2/3, 18xx/43xx U\+A\+R\+T0/2/3 only 

Definition at line 122 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}\label{group___u_a_r_t__18_x_x__43_x_x_ga1dd8f89b44fd3a2b0d22dd7c6ad4fe5f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT}{UART\_IER\_CTSINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+C\+T\+S\+I\+NT~(1 $<$$<$ 7)}

C\+TS signal transition interrupt enable -\/ valid for 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 119 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga149affc2ce17a660a640f26d3212a624}\label{group___u_a_r_t__18_x_x__43_x_x_ga149affc2ce17a660a640f26d3212a624}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT}{UART\_IER\_MSINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+M\+S\+I\+NT~(1 $<$$<$ 3)}

Modem status interrupt enable -\/ valid for 11xx, 17xx/40xx U\+A\+R\+T1, 18xx/43xx U\+A\+R\+T1 only 

Definition at line 118 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gafe8ecd345fb121d6b0ce19f4ce6672ba}\label{group___u_a_r_t__18_x_x__43_x_x_gafe8ecd345fb121d6b0ce19f4ce6672ba}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT}{UART\_IER\_RBRINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+B\+R\+I\+NT~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Interrupt Enable Register. 

R\+BR Interrupt enable 

Definition at line 115 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga79f6b167debe3a8e37d40e4d30f1daec}\label{group___u_a_r_t__18_x_x__43_x_x_ga79f6b167debe3a8e37d40e4d30f1daec}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT}{UART\_IER\_RLSINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+R\+L\+S\+I\+NT~(1 $<$$<$ 2)}

RX line status interrupt enable 

Definition at line 117 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaa0d5f875782af503852f8b8f93292673}\label{group___u_a_r_t__18_x_x__43_x_x_gaa0d5f875782af503852f8b8f93292673}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT}{UART\_IER\_THREINT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+\+T\+H\+R\+E\+I\+NT~(1 $<$$<$ 1)}

T\+HR Interrupt enable 

Definition at line 116 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6ce7f02b02e196d84ef8f6066dd2b9d4}\label{group___u_a_r_t__18_x_x__43_x_x_ga6ce7f02b02e196d84ef8f6066dd2b9d4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT}{UART\_IIR\_ABEO\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+E\+O\+\_\+\+I\+NT~(1 $<$$<$ 8)}

End of auto-\/baud interrupt 

Definition at line 131 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga29486c78b0afdb4b3943defe36d5404c}\label{group___u_a_r_t__18_x_x__43_x_x_ga29486c78b0afdb4b3943defe36d5404c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT}{UART\_IIR\_ABTO\_INT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+A\+B\+T\+O\+\_\+\+I\+NT~(1 $<$$<$ 9)}

Auto-\/baud time-\/out interrupt 

Definition at line 132 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gad443b74131fa7b7aecf0f1c581172faa}\label{group___u_a_r_t__18_x_x__43_x_x_gad443b74131fa7b7aecf0f1c581172faa}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_IIR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+C\+F)}

U\+A\+RT interrupt identification register bit mask 

Definition at line 133 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga29b20e73585acb416f112502d29554d7}\label{group___u_a_r_t__18_x_x__43_x_x_ga29b20e73585acb416f112502d29554d7}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN}{UART\_IIR\_FIFO\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN~(3 $<$$<$ 6)}

These bits are equivalent to F\+CR\mbox{[}0\mbox{]} 

Definition at line 130 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga965ba229214955385f11277549b7ecce}\label{group___u_a_r_t__18_x_x__43_x_x_ga965ba229214955385f11277549b7ecce}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI}{UART\_IIR\_INTID\_CTI}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+C\+TI~(6 $<$$<$ 1)}

Interrupt identification\+: Character time-\/out indicator interrupt 

Definition at line 139 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6f78952aec5835ac753718323b681910}\label{group___u_a_r_t__18_x_x__43_x_x_ga6f78952aec5835ac753718323b681910}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK}{UART\_IIR\_INTID\_MASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+A\+SK~(7 $<$$<$ 1)}

Interrupt identification\+: Interrupt ID mask 

Definition at line 136 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf02dabd5f0b60345c70379ab8df3e899}\label{group___u_a_r_t__18_x_x__43_x_x_gaf02dabd5f0b60345c70379ab8df3e899}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM}{UART\_IIR\_INTID\_MODEM}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+M\+O\+D\+EM~(0 $<$$<$ 1)}

Interrupt identification\+: Modem interrupt 

Definition at line 141 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac646d8f797f3e71e01f4361997fc581b}\label{group___u_a_r_t__18_x_x__43_x_x_gac646d8f797f3e71e01f4361997fc581b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA}{UART\_IIR\_INTID\_RDA}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+DA~(2 $<$$<$ 1)}

Interrupt identification\+: Receive data available interrupt 

Definition at line 138 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4441660d2a99f6b17a79eafbfb0424dd}\label{group___u_a_r_t__18_x_x__43_x_x_ga4441660d2a99f6b17a79eafbfb0424dd}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS}{UART\_IIR\_INTID\_RLS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+R\+LS~(3 $<$$<$ 1)}

Interrupt identification\+: Receive line interrupt 

Definition at line 137 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gafb93160677afbc9c90f7a0baa917a435}\label{group___u_a_r_t__18_x_x__43_x_x_gafb93160677afbc9c90f7a0baa917a435}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE}{UART\_IIR\_INTID\_THRE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+I\+D\+\_\+\+T\+H\+RE~(1 $<$$<$ 1)}

Interrupt identification\+: T\+H\+RE interrupt 

Definition at line 140 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gab5fadcd32fca709aece83c05f8be1901}\label{group___u_a_r_t__18_x_x__43_x_x_gab5fadcd32fca709aece83c05f8be1901}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}}
\index{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND@{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND}{UART\_IIR\_INTSTAT\_PEND}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+I\+I\+R\+\_\+\+I\+N\+T\+S\+T\+A\+T\+\_\+\+P\+E\+ND~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Interrupt Identification Register. 

Interrupt pending status -\/ Active low 

Definition at line 129 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga28e31fe85eeeb124ff6a471978155356}\label{group___u_a_r_t__18_x_x__43_x_x_ga28e31fe85eeeb124ff6a471978155356}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_LCR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}

U\+A\+RT line control bit mask 

Definition at line 184 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2f83aa82aecd63cf457ea423be643d57}\label{group___u_a_r_t__18_x_x__43_x_x_ga2f83aa82aecd63cf457ea423be643d57}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN}{UART\_LCR\_BREAK\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+B\+R\+E\+A\+K\+\_\+\+EN~(1 $<$$<$ 6)}

U\+A\+RT Break transmission enable 

Definition at line 182 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaae9c53e30321d4cac13137c66b022e9e}\label{group___u_a_r_t__18_x_x__43_x_x_gaae9c53e30321d4cac13137c66b022e9e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN}{UART\_LCR\_DLAB\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+D\+L\+A\+B\+\_\+\+EN~(1 $<$$<$ 7)}

U\+A\+RT Divisor Latches Access bit enable 

Definition at line 183 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga91bc2978f5af5ac9a1f18af284275b39}\label{group___u_a_r_t__18_x_x__43_x_x_ga91bc2978f5af5ac9a1f18af284275b39}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS}{UART\_LCR\_PARITY\_DIS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+D\+IS~(0 $<$$<$ 3)}

U\+A\+RT Parity Disable 

Definition at line 177 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4fba4b3d639bdfa713d12466d411f57c}\label{group___u_a_r_t__18_x_x__43_x_x_ga4fba4b3d639bdfa713d12466d411f57c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN}{UART\_LCR\_PARITY\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN~(1 $<$$<$ 3)}

U\+A\+RT Parity Enable 

Definition at line 176 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga48df31af63d9e3a65b13a32880bb0b36}\label{group___u_a_r_t__18_x_x__43_x_x_ga48df31af63d9e3a65b13a32880bb0b36}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN}{UART\_LCR\_PARITY\_EVEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN~(1 $<$$<$ 4)}

U\+A\+RT Parity select\+: Even parity 

Definition at line 179 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaa5d9db8e53dae40ddaa70204fa1b60a3}\label{group___u_a_r_t__18_x_x__43_x_x_gaa5d9db8e53dae40ddaa70204fa1b60a3}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0}{UART\_LCR\_PARITY\_F\_0}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+0~(3 $<$$<$ 4)}

U\+A\+RT Parity select\+: Forced 0 stick parity 

Definition at line 181 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga17566959150e60563687a91817ddf844}\label{group___u_a_r_t__18_x_x__43_x_x_ga17566959150e60563687a91817ddf844}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1}{UART\_LCR\_PARITY\_F\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+F\+\_\+1~(2 $<$$<$ 4)}

U\+A\+RT Parity select\+: Forced 1 stick parity 

Definition at line 180 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5ef9bdb85d3f5c3823d667190b19bb40}\label{group___u_a_r_t__18_x_x__43_x_x_ga5ef9bdb85d3f5c3823d667190b19bb40}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD}{UART\_LCR\_PARITY\_ODD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+O\+DD~(0 $<$$<$ 4)}

U\+A\+RT Parity select\+: Odd parity 

Definition at line 178 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga70ccdedb76a079b8e7c87e5c3709469c}\label{group___u_a_r_t__18_x_x__43_x_x_ga70ccdedb76a079b8e7c87e5c3709469c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT}{UART\_LCR\_SBS\_1BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT~(0 $<$$<$ 2)}

U\+A\+RT stop bit select\+: 1 stop bit 

Definition at line 172 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6d36ad770b49b2354ed5cefbc066b7e2}\label{group___u_a_r_t__18_x_x__43_x_x_ga6d36ad770b49b2354ed5cefbc066b7e2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT}{UART\_LCR\_SBS\_2BIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+2\+B\+IT~(1 $<$$<$ 2)}

U\+A\+RT stop bit select\+: 2 stop bits (in 5 bit data mode, 1.\+5 stop bits) 

Definition at line 173 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga99a703d7a010edb3c940b54537ccdb08}\label{group___u_a_r_t__18_x_x__43_x_x_ga99a703d7a010edb3c940b54537ccdb08}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK}{UART\_LCR\_SBS\_MASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+\+M\+A\+SK~(1 $<$$<$ 2)}

U\+A\+RT stop bit select\+: bit mask 

Definition at line 171 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2c64fd92092b8ac1e64b6b1204927682}\label{group___u_a_r_t__18_x_x__43_x_x_ga2c64fd92092b8ac1e64b6b1204927682}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5}{UART\_LCR\_WLEN5}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N5~(0 $<$$<$ 0)}

U\+A\+RT word length select\+: 5 bit data mode 

Definition at line 165 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga916fcefe6db8651be1cb1c066726381d}\label{group___u_a_r_t__18_x_x__43_x_x_ga916fcefe6db8651be1cb1c066726381d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6}{UART\_LCR\_WLEN6}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N6~(1 $<$$<$ 0)}

U\+A\+RT word length select\+: 6 bit data mode 

Definition at line 166 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga7746eb5a2aac4b9f86e97ee82e5e2a10}\label{group___u_a_r_t__18_x_x__43_x_x_ga7746eb5a2aac4b9f86e97ee82e5e2a10}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7}{UART\_LCR\_WLEN7}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N7~(2 $<$$<$ 0)}

U\+A\+RT word length select\+: 7 bit data mode 

Definition at line 167 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga71ecde192fb0c9facb9ef9c6b77cc687}\label{group___u_a_r_t__18_x_x__43_x_x_ga71ecde192fb0c9facb9ef9c6b77cc687}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8}{UART\_LCR\_WLEN8}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8~(3 $<$$<$ 0)}

U\+A\+RT word length select\+: 8 bit data mode 

Definition at line 168 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0d00b51fd6ca0b80b89af4044d94bbc0}\label{group___u_a_r_t__18_x_x__43_x_x_ga0d00b51fd6ca0b80b89af4044d94bbc0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK}{UART\_LCR\_WLEN\_MASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N\+\_\+\+M\+A\+SK~(3 $<$$<$ 0)}



Macro defines for U\+A\+RT Line Control Register. 

U\+A\+RT word length select bit mask 

Definition at line 164 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga55a89461d99a43769772276e51a6710a}\label{group___u_a_r_t__18_x_x__43_x_x_ga55a89461d99a43769772276e51a6710a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}}
\index{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL}{UART\_LOAD\_DLL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LL(\begin{DoxyParamCaption}\item[{}]{div }\end{DoxyParamCaption})~((div) \& 0x\+F\+F)}



Macro defines for U\+A\+RT Divisor Latch L\+SB register. 

Macro for loading L\+SB of divisor 

Definition at line 103 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac53f4cc36f13edd3fdf7fd9bab1360e2}\label{group___u_a_r_t__18_x_x__43_x_x_gac53f4cc36f13edd3fdf7fd9bab1360e2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}}
\index{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM@{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM}{UART\_LOAD\_DLM}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+O\+A\+D\+\_\+\+D\+LM(\begin{DoxyParamCaption}\item[{}]{div }\end{DoxyParamCaption})~(((div) $>$$>$ 8) \& 0x\+F\+F)}



Macro defines for U\+A\+RT Divisor Latch M\+SB register. 

Macro for loading M\+SB of divisors 

Definition at line 109 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaaca4bb43e62c7085534b67576e1ddbeb}\label{group___u_a_r_t__18_x_x__43_x_x_gaaca4bb43e62c7085534b67576e1ddbeb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI}{UART\_LSR\_BI}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+BI~(1 $<$$<$ 4)}

Line status\+: Break interrupt 

Definition at line 203 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga3643d58e12f1d3bf342d140a5e3cb1ae}\label{group___u_a_r_t__18_x_x__43_x_x_ga3643d58e12f1d3bf342d140a5e3cb1ae}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_LSR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}

U\+A\+RT Line status bit mask 

Definition at line 208 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga18b1661d7c37ab40c9310311dd4f647d}\label{group___u_a_r_t__18_x_x__43_x_x_ga18b1661d7c37ab40c9310311dd4f647d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE}{UART\_LSR\_FE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+FE~(1 $<$$<$ 3)}

Line status\+: Framing error 

Definition at line 202 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga85c4312a700f6033bf0a075ae41de57c}\label{group___u_a_r_t__18_x_x__43_x_x_ga85c4312a700f6033bf0a075ae41de57c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE}{UART\_LSR\_OE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+OE~(1 $<$$<$ 1)}

Line status\+: Overrun error 

Definition at line 200 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga3ae0ee26be22b855aa08d68a2801d3d2}\label{group___u_a_r_t__18_x_x__43_x_x_ga3ae0ee26be22b855aa08d68a2801d3d2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE}{UART\_LSR\_PE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+PE~(1 $<$$<$ 2)}

Line status\+: Parity error 

Definition at line 201 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga3d83de31d722cd373ee69a2a38aaed43}\label{group___u_a_r_t__18_x_x__43_x_x_ga3d83de31d722cd373ee69a2a38aaed43}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR}{UART\_LSR\_RDR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+DR~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Line Status Register. 

Line status\+: Receive data ready 

Definition at line 199 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5972ac77db6249142b482356427dcf7c}\label{group___u_a_r_t__18_x_x__43_x_x_ga5972ac77db6249142b482356427dcf7c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE}{UART\_LSR\_RXFE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+R\+X\+FE~(1 $<$$<$ 7)}

Line status\+: Error in RX F\+I\+FO 

Definition at line 206 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gadb3f8bb82f0a253700fdb88d8c609710}\label{group___u_a_r_t__18_x_x__43_x_x_gadb3f8bb82f0a253700fdb88d8c609710}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT}{UART\_LSR\_TEMT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+E\+MT~(1 $<$$<$ 6)}

Line status\+: Transmitter empty 

Definition at line 205 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gae05118527ef8873b9d7b1b0be0153019}\label{group___u_a_r_t__18_x_x__43_x_x_gae05118527ef8873b9d7b1b0be0153019}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE}{UART\_LSR\_THRE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+H\+RE~(1 $<$$<$ 5)}

Line status\+: Transmit holding register empty 

Definition at line 204 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1abf066d0f8b3400880a1909373cf699}\label{group___u_a_r_t__18_x_x__43_x_x_ga1abf066d0f8b3400880a1909373cf699}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}}
\index{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE@{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE}{UART\_LSR\_TXFE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+\+T\+X\+FE~(1 $<$$<$ 8)}

Line status\+: Error in RX F\+I\+FO 

Definition at line 207 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga7769292aa692cb12dce90893fc992d2f}\label{group___u_a_r_t__18_x_x__43_x_x_ga7769292aa692cb12dce90893fc992d2f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN}{UART\_MCR\_AUTO\_CTS\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+C\+T\+S\+\_\+\+EN~(1 $<$$<$ 7)}

Enable Auto C\+TS flow-\/control 

Definition at line 193 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gae26cd92b527d6d6ec9f7fd98aeefd94a}\label{group___u_a_r_t__18_x_x__43_x_x_gae26cd92b527d6d6ec9f7fd98aeefd94a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN}{UART\_MCR\_AUTO\_RTS\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+A\+U\+T\+O\+\_\+\+R\+T\+S\+\_\+\+EN~(1 $<$$<$ 6)}

Enable Auto R\+TS flow-\/control 

Definition at line 192 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0cc006116ea98bd8b00e948073b8d749}\label{group___u_a_r_t__18_x_x__43_x_x_ga0cc006116ea98bd8b00e948073b8d749}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_MCR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+D3)}

U\+A\+RT bit mask value 

Definition at line 194 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga9fdc7f45b2fb3679b64164b34afb9350}\label{group___u_a_r_t__18_x_x__43_x_x_ga9fdc7f45b2fb3679b64164b34afb9350}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL}{UART\_MCR\_DTR\_CTRL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+D\+T\+R\+\_\+\+C\+T\+RL~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Modem Control Register. 

Source for modem output pin D\+TR 

Definition at line 189 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga879d10e97b9b5e01f2b25037aa3d3c96}\label{group___u_a_r_t__18_x_x__43_x_x_ga879d10e97b9b5e01f2b25037aa3d3c96}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN}{UART\_MCR\_LOOPB\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+L\+O\+O\+P\+B\+\_\+\+EN~(1 $<$$<$ 4)}

Loop back mode select 

Definition at line 191 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gabf6b55840dea19f6dbc8c8c7077796b3}\label{group___u_a_r_t__18_x_x__43_x_x_gabf6b55840dea19f6dbc8c8c7077796b3}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}}
\index{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL@{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL}{UART\_MCR\_RTS\_CTRL}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+\+R\+T\+S\+\_\+\+C\+T\+RL~(1 $<$$<$ 1)}

Source for modem output pin R\+TS 

Definition at line 190 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga79745d229ade663104e0a00c7597aa45}\label{group___u_a_r_t__18_x_x__43_x_x_ga79745d229ade663104e0a00c7597aa45}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_MSR\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+B\+I\+T\+M\+A\+SK~(0x\+F\+F)}

Modem status\+: M\+SR register bit-\/mask value 

Definition at line 222 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2cd867126cafb765b3d690e10f79b4c0}\label{group___u_a_r_t__18_x_x__43_x_x_ga2cd867126cafb765b3d690e10f79b4c0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS}{UART\_MSR\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+C\+TS~(1 $<$$<$ 4)}

Modem status\+: Clear To Send State 

Definition at line 218 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga9a85f5379c5d15ebc486c4b174196afb}\label{group___u_a_r_t__18_x_x__43_x_x_ga9a85f5379c5d15ebc486c4b174196afb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD}{UART\_MSR\_DCD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+CD~(1 $<$$<$ 7)}

Modem status\+: Data Carrier Detect State 

Definition at line 221 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gad236b1cf377bf1b4600820b8a37c66ca}\label{group___u_a_r_t__18_x_x__43_x_x_gad236b1cf377bf1b4600820b8a37c66ca}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS}{UART\_MSR\_DELTA\_CTS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+C\+TS~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Modem Status Register. 

Modem status\+: State change of input C\+TS 

Definition at line 214 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0b880ad272a1356b38bb5ff30d972378}\label{group___u_a_r_t__18_x_x__43_x_x_ga0b880ad272a1356b38bb5ff30d972378}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD}{UART\_MSR\_DELTA\_DCD}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+CD~(1 $<$$<$ 3)}

Modem status\+: State change of input D\+CD 

Definition at line 217 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2b5cee7872a43558a4c2631459198f9b}\label{group___u_a_r_t__18_x_x__43_x_x_ga2b5cee7872a43558a4c2631459198f9b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR}{UART\_MSR\_DELTA\_DSR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+E\+L\+T\+A\+\_\+\+D\+SR~(1 $<$$<$ 1)}

Modem status\+: State change of input D\+SR 

Definition at line 215 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gae4270c77bd681dee743930df8841765e}\label{group___u_a_r_t__18_x_x__43_x_x_gae4270c77bd681dee743930df8841765e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR}{UART\_MSR\_DSR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+D\+SR~(1 $<$$<$ 5)}

Modem status\+: Data Set Ready State 

Definition at line 219 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5b2defd6ffec805753fbf799838984ed}\label{group___u_a_r_t__18_x_x__43_x_x_ga5b2defd6ffec805753fbf799838984ed}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI}{UART\_MSR\_LO2HI\_RI}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+L\+O2\+H\+I\+\_\+\+RI~(1 $<$$<$ 2)}

Modem status\+: Low to high transition of input RI 

Definition at line 216 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1f4efd8727007b41de36b8b6ab9d4f6b}\label{group___u_a_r_t__18_x_x__43_x_x_ga1f4efd8727007b41de36b8b6ab9d4f6b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}}
\index{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI@{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI}{UART\_MSR\_RI}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+\+RI~(1 $<$$<$ 6)}

Modem status\+: Ring Indicator State 

Definition at line 220 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga06774e65c2ca095c4373122ed9a390b8}\label{group___u_a_r_t__18_x_x__43_x_x_ga06774e65c2ca095c4373122ed9a390b8}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}}
\index{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT@{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT}{UART\_RBR\_MASKBIT}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+B\+R\+\_\+\+M\+A\+S\+K\+B\+IT~(0x\+F\+F)}



Macro defines for U\+A\+RT Receive Buffer register. 

U\+A\+RT Received Buffer mask bit (8 bits) 

Definition at line 98 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1e4adf900200efcdfaab657b180b30d1}\label{group___u_a_r_t__18_x_x__43_x_x_ga1e4adf900200efcdfaab657b180b30d1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN}{UART\_RS485CTRL\_AADEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+A\+A\+D\+EN~(1 $<$$<$ 2)}

Auto Address Detect (A\+AD) is enabled 

Definition at line 245 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4ab3c90d083989134e4881e0b82e7364}\label{group___u_a_r_t__18_x_x__43_x_x_ga4ab3c90d083989134e4881e0b82e7364}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK}{UART\_RS485CTRL\_BITMASK}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+B\+I\+T\+M\+A\+SK~(0x3\+F)}

R\+S485 control bit-\/mask value 

Definition at line 255 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaa00bb66207fce982ed0dbd6325d8fb66}\label{group___u_a_r_t__18_x_x__43_x_x_gaa00bb66207fce982ed0dbd6325d8fb66}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN}{UART\_RS485CTRL\_DCTRL\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+D\+C\+T\+R\+L\+\_\+\+EN~(1 $<$$<$ 4)}

Enable Auto Direction Control 

Definition at line 249 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}\label{group___u_a_r_t__18_x_x__43_x_x_ga0b5e5ccc3ad07acad2bfa3f0846cbfd0}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN}{UART\_RS485CTRL\_NMM\_EN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+N\+M\+M\+\_\+\+EN~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT R\+S485 Control register. 

R\+S-\/485/\+E\+I\+A-\/485 Normal Multi-\/drop Mode (N\+MM) is disabled 

Definition at line 243 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}\label{group___u_a_r_t__18_x_x__43_x_x_gaadf3ec8419a76ba6c3ccd2a4eb9b233b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1}{UART\_RS485CTRL\_OINV\_1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+O\+I\+N\+V\+\_\+1~(1 $<$$<$ 5)}

This bit reverses the polarity of the direction control signal on the R\+TS (or D\+TR) pin. The direction control pin will be driven to logic \char`\"{}1\char`\"{} when the transmitter has data to be sent 

Definition at line 250 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gacdaee14296a914ca14d877069414f88f}\label{group___u_a_r_t__18_x_x__43_x_x_gacdaee14296a914ca14d877069414f88f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS}{UART\_RS485CTRL\_RX\_DIS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+R\+X\+\_\+\+D\+IS~(1 $<$$<$ 1)}

The receiver is disabled 

Definition at line 244 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0632053088b7e65c6000274a90a76091}\label{group___u_a_r_t__18_x_x__43_x_x_ga0632053088b7e65c6000274a90a76091}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}}
\index{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR@{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR}{UART\_RS485CTRL\_SEL\_DTR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+\+S\+E\+L\+\_\+\+D\+TR~(1 $<$$<$ 3)}

If direction control is enabled (bit D\+C\+T\+RL = 1), pin D\+TR is used for direction control 

Definition at line 246 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac74665d22f8c0c1b18f46a65bbe5031a}\label{group___u_a_r_t__18_x_x__43_x_x_gac74665d22f8c0c1b18f46a65bbe5031a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME}{UART\_SCICTRL\_GUARDTIME}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+G\+U\+A\+R\+D\+T\+I\+ME(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((n \& 0x\+F\+F) $<$$<$ 8)}

Extra guard time 

Definition at line 278 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga49ad93a6f4c7175b6111716e329bfb36}\label{group___u_a_r_t__18_x_x__43_x_x_ga49ad93a6f4c7175b6111716e329bfb36}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS}{UART\_SCICTRL\_NACKDIS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+N\+A\+C\+K\+D\+IS~(1 $<$$<$ 1)}

N\+A\+CK response is inhibited 

Definition at line 275 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga48e869912cabe85bef5d11cda3b773f4}\label{group___u_a_r_t__18_x_x__43_x_x_ga48e869912cabe85bef5d11cda3b773f4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1}{UART\_SCICTRL\_PROTSEL\_T1}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+P\+R\+O\+T\+S\+E\+L\+\_\+\+T1~(1 $<$$<$ 2)}

I\+S\+O7816-\/3 protocol T1 is selected 

Definition at line 276 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac14d3bf09ef0b0956626afe3e0fcf83a}\label{group___u_a_r_t__18_x_x__43_x_x_gac14d3bf09ef0b0956626afe3e0fcf83a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN}{UART\_SCICTRL\_SCIEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+S\+C\+I\+EN~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Smart card interface Control Register -\/ valid for 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. 

enable asynchronous half-\/duplex smart card interface 

Definition at line 274 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gadd17c8f0f6239c42d18e4af35ee3effc}\label{group___u_a_r_t__18_x_x__43_x_x_gadd17c8f0f6239c42d18e4af35ee3effc}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}}
\index{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY@{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY}{UART\_SCICTRL\_TXRETRY}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+C\+I\+C\+T\+R\+L\+\_\+\+T\+X\+R\+E\+T\+RY(\begin{DoxyParamCaption}\item[{}]{n }\end{DoxyParamCaption})~((n \& 0x07) $<$$<$ 5)}

number of retransmission 

Definition at line 277 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaedc6fb3d7ba9d561d91f3fdcddcaccce}\label{group___u_a_r_t__18_x_x__43_x_x_gaedc6fb3d7ba9d561d91f3fdcddcaccce}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR}{UART\_SYNCCTRL\_CCCLR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+C\+C\+LR~(1 $<$$<$ 6)}

stop continuous clock 

Definition at line 302 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga17ff94fa4369905ab4a5f3bf28f44ced}\label{group___u_a_r_t__18_x_x__43_x_x_ga17ff94fa4369905ab4a5f3bf28f44ced}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN}{UART\_SYNCCTRL\_CSCEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+C\+EN~(1 $<$$<$ 4)}

Continuous running clock enable (master mode only) 

Definition at line 300 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4776a7aa288f3c34e56db78cfb7032eb}\label{group___u_a_r_t__18_x_x__43_x_x_ga4776a7aa288f3c34e56db78cfb7032eb}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER}{UART\_SYNCCTRL\_CSRC\_MASTER}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+C\+S\+R\+C\+\_\+\+M\+A\+S\+T\+ER~(1 $<$$<$ 1)}

synchronous master mode 

Definition at line 297 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5263f24b5804673c99e8c6f09c95aed4}\label{group___u_a_r_t__18_x_x__43_x_x_ga5263f24b5804673c99e8c6f09c95aed4}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES}{UART\_SYNCCTRL\_FES}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+F\+ES~(1 $<$$<$ 2)}

sample on falling edge 

Definition at line 298 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}\label{group___u_a_r_t__18_x_x__43_x_x_ga5ebb09ebb7c6794ae8b2d1cd2c5fb193}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE}{UART\_SYNCCTRL\_STARTSTOPDISABLE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+T\+A\+R\+T\+S\+T\+O\+P\+D\+I\+S\+A\+B\+LE~(1 $<$$<$ 5)}

Do not send start/stop bit 

Definition at line 301 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga03c124f3fc8b888e5ee5a3fc7660bb7d}\label{group___u_a_r_t__18_x_x__43_x_x_ga03c124f3fc8b888e5ee5a3fc7660bb7d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC}{UART\_SYNCCTRL\_SYNC}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+S\+Y\+NC~(1 $<$$<$ 0)}



Macro defines for U\+A\+RT Synchronous Control Register -\/ 11xx, 18xx/43xx U\+A\+R\+T0/2/3 only. 

enable synchronous mode 

Definition at line 296 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaea12c85ea0d6a9fa91242904c707a285}\label{group___u_a_r_t__18_x_x__43_x_x_gaea12c85ea0d6a9fa91242904c707a285}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}}
\index{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS@{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS}{UART\_SYNCCTRL\_TSBYPASS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+S\+Y\+N\+C\+C\+T\+R\+L\+\_\+\+T\+S\+B\+Y\+P\+A\+SS~(1 $<$$<$ 3)}

to be defined 

Definition at line 299 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga78f0ee43aa0e7c030a3cfa1dca5ff072}\label{group___u_a_r_t__18_x_x__43_x_x_ga78f0ee43aa0e7c030a3cfa1dca5ff072}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}}
\index{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN}{UART\_TER1\_TXEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+T\+E\+R1\+\_\+\+T\+X\+EN~(1 $<$$<$ 7)}



Macro defines for U\+A\+RT Tx Enable Register. 

Transmit enable bit -\/ valid for 11xx, 13xx, 17xx/40xx only 

Definition at line 290 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac9ec0de9b40d5d9dd9fed4836a31122f}\label{group___u_a_r_t__18_x_x__43_x_x_gac9ec0de9b40d5d9dd9fed4836a31122f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}}
\index{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN@{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN}{UART\_TER2\_TXEN}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+T\+E\+R2\+\_\+\+T\+X\+EN~(1 $<$$<$ 0)}

Transmit enable bit -\/ valid for 18xx/43xx only 

Definition at line 291 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga94b76465adbb4fb96c821ef0866cbd0f}\label{group___u_a_r_t__18_x_x__43_x_x_ga94b76465adbb4fb96c821ef0866cbd0f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}}
\index{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE@{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE}{UART\_TX\_FIFO\_SIZE}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+T\+X\+\_\+\+F\+I\+F\+O\+\_\+\+S\+I\+ZE~(16)}



Definition at line 152 of file uart\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Function Documentation}
\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga9aa733f176891043bb1dd4d87940187f}\label{group___u_a_r_t__18_x_x__43_x_x_ga9aa733f176891043bb1dd4d87940187f}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd()}{Chip\_UART\_ABCmd()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+A\+B\+Cmd (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{mode,  }\item[{bool}]{autorestart,  }\item[{\hyperlink{group___l_p_c___types___public___types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}}]{New\+State }\end{DoxyParamCaption})}



Start/stop autobaud operation. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mode} & \+: Autobaud mode (U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E0 or U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+\+M\+O\+D\+E1) \\
\hline
{\em autorestart} & \+: Enable autorestart (true to enable or false to disable) \\
\hline
{\em New\+State} & \+: E\+N\+A\+B\+LE to start autobaud operation, D\+I\+S\+A\+B\+LE to stop autobaud operation \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 396 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1b5b93f60a5b0a28e5af5f3f3311bcba}\label{group___u_a_r_t__18_x_x__43_x_x_ga1b5b93f60a5b0a28e5af5f3f3311bcba}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy()}{Chip\_UART\_CheckBusy()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Check\+Busy (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Check whether if U\+A\+RT is busy or not. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
R\+E\+S\+ET if U\+A\+RT is not busy, otherwise return S\+ET 
\end{DoxyReturn}


Definition at line 167 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6a6d30f304047175780d16207bab2b09}\label{group___u_a_r_t__18_x_x__43_x_x_ga6a6d30f304047175780d16207bab2b09}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg()}{Chip\_UART\_ClearAutoBaudReg()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Auto\+Baud\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{acr }\end{DoxyParamCaption})}



Clear autobaud register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em acr} & \+: Or\textquotesingle{}ed values to clear for A\+CR register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 574 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gabdcefa8f847cfa0de2f9292405827874}\label{group___u_a_r_t__18_x_x__43_x_x_gabdcefa8f847cfa0de2f9292405827874}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control()}{Chip\_UART\_ClearModemControl()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+Modem\+Control (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{mcr }\end{DoxyParamCaption})}



Clear modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mcr} & \+: Modem control register flags to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 503 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga27379f3351109d53453dfe4833e3f350}\label{group___u_a_r_t__18_x_x__43_x_x_ga27379f3351109d53453dfe4833e3f350}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags()}{Chip\_UART\_ClearRS485Flags()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Clear\+R\+S485\+Flags (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{ctrl }\end{DoxyParamCaption})}



Clear R\+S485 control register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em ctrl} & \+: Or\textquotesingle{}ed values to clear for R\+S485 control register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+$\ast$ definitions with this call to clear specific options. 
\end{DoxyNote}


Definition at line 600 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga26626229fe35e820bf2daf6a87c43155}\label{group___u_a_r_t__18_x_x__43_x_x_ga26626229fe35e820bf2daf6a87c43155}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data()}{Chip\_UART\_ConfigData()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Config\+Data (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{config }\end{DoxyParamCaption})}



Configure data width, parity and stop bits. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
{\em config} & \+: U\+A\+RT configuration, OR\textquotesingle{}ed values of U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+$\ast$ defines \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Select OR\textquotesingle{}ed config options for the U\+A\+RT from the U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+$\ast$ definitions. For example, a configuration of 8 data bits, 1 stop bit, and even (enabled) parity would be (U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+W\+L\+E\+N8 $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+S\+B\+S\+\_\+1\+B\+IT $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+EN $\vert$ U\+A\+R\+T\+\_\+\+L\+C\+R\+\_\+\+P\+A\+R\+I\+T\+Y\+\_\+\+E\+V\+EN) 
\end{DoxyNote}


Definition at line 428 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaa18c4ebd4be27643e6f848472e778989}\label{group___u_a_r_t__18_x_x__43_x_x_gaa18c4ebd4be27643e6f848472e778989}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init()}{Chip\_UART\_DeInit()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+De\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



De-\/initializes the p\+U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 140 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga81a3df6028c4b08dba38e4f6330d41d7}\label{group___u_a_r_t__18_x_x__43_x_x_ga81a3df6028c4b08dba38e4f6330d41d7}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access()}{Chip\_UART\_DisableDivisorAccess()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Disable\+Divisor\+Access (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Disable access to Divisor Latches. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 448 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga7a8e9260541ab5cacefcacbd94725d52}\label{group___u_a_r_t__18_x_x__43_x_x_ga7a8e9260541ab5cacefcacbd94725d52}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access()}{Chip\_UART\_EnableDivisorAccess()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Enable\+Divisor\+Access (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Enable access to Divisor Latches. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 438 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6d1d74a73290b145868a88e6b5635093}\label{group___u_a_r_t__18_x_x__43_x_x_ga6d1d74a73290b145868a88e6b5635093}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status()}{Chip\_UART\_GetABEOStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status} Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+A\+B\+E\+O\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Returns the Auto Baud status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
R\+E\+S\+ET if autobaud not completed, S\+ET if autobaud completed 
\end{DoxyReturn}


Definition at line 389 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga090e960cbbcc79be17bf52a52ec3595c}\label{group___u_a_r_t__18_x_x__43_x_x_ga090e960cbbcc79be17bf52a52ec3595c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled()}{Chip\_UART\_GetIntsEnabled()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+Ints\+Enabled (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Returns U\+A\+RT interrupts that are enabled. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns the enabled U\+A\+RT interrupts 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to determine which interrupts are enabled. You can check for multiple enabled bits if needed. 
\end{DoxyNote}


Definition at line 388 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga1c96142bb767ca604ad468977c5e546c}\label{group___u_a_r_t__18_x_x__43_x_x_ga1c96142bb767ca604ad468977c5e546c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr()}{Chip\_UART\_GetRS485Addr()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Read R\+S485 address match value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Address match value for R\+S-\/485/\+E\+I\+A-\/485 mode 
\end{DoxyReturn}


Definition at line 621 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5394200f985c69d25fd0c7434588cf88}\label{group___u_a_r_t__18_x_x__43_x_x_ga5394200f985c69d25fd0c7434588cf88}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay()}{Chip\_UART\_GetRS485Delay()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Get\+R\+S485\+Delay (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Read R\+S485 direction control (R\+TS or D\+TR) delay value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
direction control (R\+TS or D\+TR) delay value 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. 
\end{DoxyNote}


Definition at line 646 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf024084be4068e407aab7c30e105f7af}\label{group___u_a_r_t__18_x_x__43_x_x_gaf024084be4068e407aab7c30e105f7af}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init()}{Chip\_UART\_Init()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Init (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Initializes the p\+U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 96 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf92136333a1b6efdfd40e96f97d4a24e}\label{group___u_a_r_t__18_x_x__43_x_x_gaf92136333a1b6efdfd40e96f97d4a24e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable()}{Chip\_UART\_IntDisable()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Disable (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{int\+Mask }\end{DoxyParamCaption})}



Disable U\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em int\+Mask} & \+: OR\textquotesingle{}ed Interrupts to disable in the Interrupt Enable Register (I\+ER) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to disable specific U\+A\+RT interrupts. The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be cleared in order to access the I\+ER register. This function doesn\textquotesingle{}t alter the D\+L\+AB state 
\end{DoxyNote}


Definition at line 375 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga5a816f48dc294f330cc2cc7b32f9e88b}\label{group___u_a_r_t__18_x_x__43_x_x_ga5a816f48dc294f330cc2cc7b32f9e88b}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable()}{Chip\_UART\_IntEnable()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Int\+Enable (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{int\+Mask }\end{DoxyParamCaption})}



Enable U\+A\+RT interrupts. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em int\+Mask} & \+: OR\textquotesingle{}ed Interrupts to enable in the Interrupt Enable Register (I\+ER) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+I\+E\+R\+\_\+$\ast$ definitions with this function to enable specific U\+A\+RT interrupts. The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be cleared in order to access the I\+ER register. This function doesn\textquotesingle{}t alter the D\+L\+AB state 
\end{DoxyNote}


Definition at line 360 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga8ab537af48951658e60af145690b656e}\label{group___u_a_r_t__18_x_x__43_x_x_ga8ab537af48951658e60af145690b656e}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler()}{Chip\_UART\_IRQRBHandler()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+I\+R\+Q\+R\+B\+Handler (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+R\+X\+RB,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+T\+X\+RB }\end{DoxyParamCaption})}



U\+A\+RT receive/transmit interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+R\+X\+RB} & \+: Pointer to transmit ring buffer \\
\hline
{\em p\+T\+X\+RB} & \+: Pointer to receive ring buffer \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This provides a basic implementation of the U\+A\+RT I\+RQ handler for support of a ring buffer implementation for transmit and receive. 
\end{DoxyNote}


Definition at line 307 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga06dd61ee7d8483847fea746978cb1c93}\label{group___u_a_r_t__18_x_x__43_x_x_ga06dd61ee7d8483847fea746978cb1c93}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read()}{Chip\_UART\_Read()}}
{\footnotesize\ttfamily int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{void $\ast$}]{data,  }\item[{int}]{num\+Bytes }\end{DoxyParamCaption})}



Read data through the U\+A\+RT peripheral (non-\/blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to bytes array to fill \\
\hline
{\em num\+Bytes} & \+: Size of the passed data array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual number of bytes read 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads data from the receive F\+I\+FO until either all the data has been read or the passed buffer is completely full. This function will not block. This function ignores errors. 
\end{DoxyNote}


Definition at line 194 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga2b256d39f2fde9f8b923a2f341f5fea3}\label{group___u_a_r_t__18_x_x__43_x_x_ga2b256d39f2fde9f8b923a2f341f5fea3}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking()}{Chip\_UART\_ReadBlocking()}}
{\footnotesize\ttfamily int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Blocking (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{void $\ast$}]{data,  }\item[{int}]{num\+Bytes }\end{DoxyParamCaption})}



Read data through the U\+A\+RT peripheral (blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to data array to fill \\
\hline
{\em num\+Bytes} & \+: Size of the passed data array \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The size of the dat array 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads data from the receive F\+I\+FO until the passed buffer is completely full. The function will block until full. This function ignores errors. 
\end{DoxyNote}


Definition at line 211 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga8eec9067080637eea7ecfedac6586fe9}\label{group___u_a_r_t__18_x_x__43_x_x_ga8eec9067080637eea7ecfedac6586fe9}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte()}{Chip\_UART\_ReadByte()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Byte (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Read a single byte data from the U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
A single byte of data read 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function reads a byte from the U\+A\+RT receive F\+I\+FO or receive hold register regard regardless of U\+A\+RT state. The F\+I\+FO status should be read first prior to using this function 
\end{DoxyNote}


Definition at line 345 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6a69343d3d7025055dd2326a8fdd3c74}\label{group___u_a_r_t__18_x_x__43_x_x_ga6a69343d3d7025055dd2326a8fdd3c74}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg()}{Chip\_UART\_ReadIntIDReg()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Int\+I\+D\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Read the Interrupt Identification Register (I\+IR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Current pending interrupt status per the I\+IR register 
\end{DoxyReturn}


Definition at line 398 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf15ab7a9529d102b91760ed5587b279a}\label{group___u_a_r_t__18_x_x__43_x_x_gaf15ab7a9529d102b91760ed5587b279a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status()}{Chip\_UART\_ReadLineStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Line\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Return Line Status register/status (L\+SR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Line Status register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+L\+S\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 515 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gadef0e0d2ea30182cd99561efe9909707}\label{group___u_a_r_t__18_x_x__43_x_x_gadef0e0d2ea30182cd99561efe9909707}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control()}{Chip\_UART\_ReadModemControl()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Control (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Return modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Modem control register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 477 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gacd3d5239dec0378e52602633c183e942}\label{group___u_a_r_t__18_x_x__43_x_x_gacd3d5239dec0378e52602633c183e942}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status()}{Chip\_UART\_ReadModemStatus()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Modem\+Status (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Return Modem Status register/status (M\+SR) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Modem Status register (status) 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Mask bits of the returned status value with U\+A\+R\+T\+\_\+\+M\+S\+R\+\_\+$\ast$ definitions for specific statuses. 
\end{DoxyNote}


Definition at line 527 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gab54219751466a0fa8d9e75f8689ac99d}\label{group___u_a_r_t__18_x_x__43_x_x_gab54219751466a0fa8d9e75f8689ac99d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+R\+B()}{Chip\_UART\_ReadRB()}}
{\footnotesize\ttfamily int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+RB (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB,  }\item[{void $\ast$}]{data,  }\item[{int}]{bytes }\end{DoxyParamCaption})}



Copy data from a receive ring buffer. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
{\em data} & \+: Pointer to buffer to fill from ring buffer \\
\hline
{\em bytes} & \+: Size of the passed buffer in bytes \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes placed into the ring buffer 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Will move the data from the RX ring buffer up to the the maximum passed buffer size. Returns 0 if there is no data in the ring buffer. 
\end{DoxyNote}


Definition at line 299 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gafa7b67254c1f19bb0b085736049d9879}\label{group___u_a_r_t__18_x_x__43_x_x_gafa7b67254c1f19bb0b085736049d9879}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch()}{Chip\_UART\_ReadScratch()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint8\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Read\+Scratch (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Returns current byte value in the scratchpad register. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Byte value read from scratchpad register 
\end{DoxyReturn}


Definition at line 548 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gafdd19a312a2bed6ff1ccb47d5b68c248}\label{group___u_a_r_t__18_x_x__43_x_x_gafdd19a312a2bed6ff1ccb47d5b68c248}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+R\+B()}{Chip\_UART\_RXIntHandlerRB()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+R\+X\+Int\+Handler\+RB (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB }\end{DoxyParamCaption})}



U\+A\+RT receive-\/only interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
If ring buffer support is desired for the receive side of data transfer, the U\+A\+RT interrupt should call this function for a receive based interrupt status. 
\end{DoxyNote}


Definition at line 249 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gacbd726b1450510892272857e43854c4c}\label{group___u_a_r_t__18_x_x__43_x_x_gacbd726b1450510892272857e43854c4c}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send()}{Chip\_UART\_Send()}}
{\footnotesize\ttfamily int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{const void $\ast$}]{data,  }\item[{int}]{num\+Bytes }\end{DoxyParamCaption})}



Transmit a byte array through the U\+A\+RT peripheral (non-\/blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to bytes to transmit \\
\hline
{\em num\+Bytes} & \+: Number of bytes to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual number of bytes placed into the F\+I\+FO 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function places data into the transmit F\+I\+FO until either all the data is in the F\+I\+FO or the F\+I\+FO is full. This function will not block in the F\+I\+FO is full. The actual number of bytes placed into the F\+I\+FO is returned. This function ignores errors. 
\end{DoxyNote}


Definition at line 150 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gad2e45d820abdd0e1790ebd61938c100a}\label{group___u_a_r_t__18_x_x__43_x_x_gad2e45d820abdd0e1790ebd61938c100a}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking()}{Chip\_UART\_SendBlocking()}}
{\footnotesize\ttfamily int Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Blocking (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{const void $\ast$}]{data,  }\item[{int}]{num\+Bytes }\end{DoxyParamCaption})}



Transmit a byte array through the U\+A\+RT peripheral (blocking) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Pointer to data to transmit \\
\hline
{\em num\+Bytes} & \+: Number of bytes to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes transmitted 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function will send or place all bytes into the transmit F\+I\+FO. This function will block until the last bytes are in the F\+I\+FO. 
\end{DoxyNote}


Definition at line 178 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaa600b8621d1425b1b493238a68f38088}\label{group___u_a_r_t__18_x_x__43_x_x_gaa600b8621d1425b1b493238a68f38088}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte()}{Chip\_UART\_SendByte()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+Byte (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint8\+\_\+t}]{data }\end{DoxyParamCaption})}



Transmit a single data byte through the U\+A\+RT peripheral. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Byte to transmit \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This function attempts to place a byte into the U\+A\+RT transmit F\+I\+FO or transmit hold register regard regardless of U\+A\+RT state 
\end{DoxyNote}


Definition at line 332 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6ed43ed19b9d2a32ece3e50bc2f651a9}\label{group___u_a_r_t__18_x_x__43_x_x_ga6ed43ed19b9d2a32ece3e50bc2f651a9}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+R\+B()}{Chip\_UART\_SendRB()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Send\+RB (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB,  }\item[{const void $\ast$}]{data,  }\item[{int}]{bytes }\end{DoxyParamCaption})}



Populate a transmit ring buffer and start U\+A\+RT transmit. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
{\em data} & \+: Pointer to buffer to move to ring buffer \\
\hline
{\em bytes} & \+: Number of bytes to move \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The number of bytes placed into the ring buffer 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Will move the data into the TX ring buffer and start the transfer. If the number of bytes returned is less than the number of bytes to send, the ring buffer is considered full. 
\end{DoxyNote}


Definition at line 277 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4ae4f3c36bdae1bf8a93c0420ee74b40}\label{group___u_a_r_t__18_x_x__43_x_x_ga4ae4f3c36bdae1bf8a93c0420ee74b40}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg()}{Chip\_UART\_SetAutoBaudReg()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Auto\+Baud\+Reg (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{acr }\end{DoxyParamCaption})}



Set autobaud register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em acr} & \+: Or\textquotesingle{}ed values to set for A\+CR register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+A\+C\+R\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 561 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga19f24dcf53316cbfb204003f506d5be5}\label{group___u_a_r_t__18_x_x__43_x_x_ga19f24dcf53316cbfb204003f506d5be5}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud()}{Chip\_UART\_SetBaud()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{baudrate }\end{DoxyParamCaption})}



Sets best dividers to get a target bit rate (without fractional divider) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em baudrate} & \+: Target baud rate (baud rate = bit rate) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual baud rate, or 0 if no rate can be found 
\end{DoxyReturn}


Definition at line 227 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gaf8be13555496e013bb747c19134db9e1}\label{group___u_a_r_t__18_x_x__43_x_x_gaf8be13555496e013bb747c19134db9e1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+D\+R()}{Chip\_UART\_SetBaudFDR()}}
{\footnotesize\ttfamily uint32\+\_\+t Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Baud\+F\+DR (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{baud }\end{DoxyParamCaption})}



Sets best dividers to get a target bit rate (with fractional divider) 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em baud} & \+: Target baud rate (baud rate = bit rate) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
The actual baud rate, or 0 if no rate can be found 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The maximum bit rate possible is (clk / 16), the next possible bit rate is (clk / 32), the next possible bit rate is (clk / 48), no rates in-\/between any of the above three maximum rates could be set using this A\+PI. Fractional dividers can only be used for rates lower than (clk / 48) where {\itshape clk} is the base clock of the U\+A\+RT. 
\end{DoxyNote}


Definition at line 327 of file uart\+\_\+18xx\+\_\+43xx.\+c.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga267fa73ca52d35a7f60f849727c3d2b6}\label{group___u_a_r_t__18_x_x__43_x_x_ga267fa73ca52d35a7f60f849727c3d2b6}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches()}{Chip\_UART\_SetDivisorLatches()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Divisor\+Latches (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint8\+\_\+t}]{dll,  }\item[{uint8\+\_\+t}]{dlm }\end{DoxyParamCaption})}



Set L\+SB and M\+SB divisor latch registers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em dll} & \+: Divisor Latch L\+SB value \\
\hline
{\em dlm} & \+: Divisor Latch M\+SB value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The Divisor Latch Access Bit (D\+L\+AB) in L\+CR must be set in order to access the U\+S\+A\+RT Divisor Latches. This function doesn\textquotesingle{}t alter the D\+L\+AB state. 
\end{DoxyNote}


Definition at line 463 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gad617968b795061ad0e4578aa79c4537d}\label{group___u_a_r_t__18_x_x__43_x_x_gad617968b795061ad0e4578aa79c4537d}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control()}{Chip\_UART\_SetModemControl()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Modem\+Control (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{mcr }\end{DoxyParamCaption})}



Set modem control register/status. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em mcr} & \+: Modem control register flags to set \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+M\+C\+R\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 490 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga72a3d146a8d6f8a8276080f91c3703e1}\label{group___u_a_r_t__18_x_x__43_x_x_ga72a3d146a8d6f8a8276080f91c3703e1}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr()}{Chip\_UART\_SetRS485Addr()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Addr (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint8\+\_\+t}]{addr }\end{DoxyParamCaption})}



Set R\+S485 address match value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em addr} & \+: Address match value for R\+S-\/485/\+E\+I\+A-\/485 mode \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 611 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga4aa983b3f076828ee460a1c7146b3eac}\label{group___u_a_r_t__18_x_x__43_x_x_ga4aa983b3f076828ee460a1c7146b3eac}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay()}{Chip\_UART\_SetRS485Delay()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Delay (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint8\+\_\+t}]{dly }\end{DoxyParamCaption})}



Set R\+S485 direction control (R\+TS or D\+TR) delay value. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em dly} & \+: direction control (R\+TS or D\+TR) delay value \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
This delay time is in periods of the baud clock. Any delay time from 0 to 255 bit times may be programmed. 
\end{DoxyNote}


Definition at line 634 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga0bf41455dd390ae86f95f4bfe43a49a2}\label{group___u_a_r_t__18_x_x__43_x_x_ga0bf41455dd390ae86f95f4bfe43a49a2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags()}{Chip\_UART\_SetRS485Flags()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+R\+S485\+Flags (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{ctrl }\end{DoxyParamCaption})}



Set R\+S485 control register options. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em ctrl} & \+: Or\textquotesingle{}ed values to set for R\+S485 control register \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use an Or\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+R\+S485\+C\+T\+R\+L\+\_\+$\ast$ definitions with this call to set specific options. 
\end{DoxyNote}


Definition at line 587 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga67cb62756a430156bc754a57c72372bd}\label{group___u_a_r_t__18_x_x__43_x_x_ga67cb62756a430156bc754a57c72372bd}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch()}{Chip\_UART\_SetScratch()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Set\+Scratch (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint8\+\_\+t}]{data }\end{DoxyParamCaption})}



Write a byte to the scratchpad register. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em data} & \+: Byte value to write \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 538 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_gac1a9d00d4f324e319e1486138b097874}\label{group___u_a_r_t__18_x_x__43_x_x_gac1a9d00d4f324e319e1486138b097874}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+O\+S()}{Chip\_UART\_SetupFIFOS()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+Setup\+F\+I\+F\+OS (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{uint32\+\_\+t}]{fcr }\end{DoxyParamCaption})}



Setup the U\+A\+RT F\+I\+F\+Os. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em fcr} & \+: F\+I\+FO control register setup OR\textquotesingle{}ed flags \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Use OR\textquotesingle{}ed value of U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+$\ast$ definitions with this function to select specific options. For example, to enable the F\+I\+F\+Os with a RX trip level of 8 characters, use something like (U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+F\+I\+F\+O\+\_\+\+EN $\vert$ U\+A\+R\+T\+\_\+\+F\+C\+R\+\_\+\+T\+R\+G\+\_\+\+L\+E\+V2) 
\end{DoxyNote}


Definition at line 413 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga801600ca2aa7ab55f799178867c12b96}\label{group___u_a_r_t__18_x_x__43_x_x_ga801600ca2aa7ab55f799178867c12b96}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable()}{Chip\_UART\_TXDisable()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Disable (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Disable transmission on U\+A\+RT TxD pin. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 319 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga6220ec27deb21fff77fac8fe82890ad2}\label{group___u_a_r_t__18_x_x__43_x_x_ga6220ec27deb21fff77fac8fe82890ad2}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable()}{Chip\_UART\_TXEnable()}}
{\footnotesize\ttfamily \hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Enable (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT }\end{DoxyParamCaption})}



Enable transmission on U\+A\+RT TxD pin. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected p\+U\+A\+RT peripheral \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}


Definition at line 309 of file uart\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{group___u_a_r_t__18_x_x__43_x_x_ga74df5e39960a1535118fcfe2fbe90d30}\label{group___u_a_r_t__18_x_x__43_x_x_ga74df5e39960a1535118fcfe2fbe90d30}} 
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}!Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB}}
\index{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB@{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB}!C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx U\+A\+R\+T driver}}
\subsubsection{\texorpdfstring{Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+R\+B()}{Chip\_UART\_TXIntHandlerRB()}}
{\footnotesize\ttfamily void Chip\+\_\+\+U\+A\+R\+T\+\_\+\+T\+X\+Int\+Handler\+RB (\begin{DoxyParamCaption}\item[{\hyperlink{struct_l_p_c___u_s_a_r_t___t}{L\+P\+C\+\_\+\+U\+S\+A\+R\+T\+\_\+T} $\ast$}]{p\+U\+A\+RT,  }\item[{\hyperlink{struct_r_i_n_g_b_u_f_f___t}{R\+I\+N\+G\+B\+U\+F\+F\+\_\+T} $\ast$}]{p\+RB }\end{DoxyParamCaption})}



U\+A\+RT transmit-\/only interrupt handler for ring buffers. 


\begin{DoxyParams}{Parameters}
{\em p\+U\+A\+RT} & \+: Pointer to selected U\+A\+RT peripheral \\
\hline
{\em p\+RB} & \+: Pointer to ring buffer structure to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Note}
If ring buffer support is desired for the transmit side of data transfer, the U\+A\+RT interrupt should call this function for a transmit based interrupt status. 
\end{DoxyNote}


Definition at line 259 of file uart\+\_\+18xx\+\_\+43xx.\+c.

