INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/ALU_PC_incr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PC_incr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/ALU_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/AND_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/CTRL_ALUop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/CTRL_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/DM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/EQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EQ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/HAZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAZ
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/MUX_1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/MUX_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/PIP_REG_EXtoMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIP_REG_EXtoMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/PIP_REG_IDtoEX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIP_REG_IDtoEX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/PIP_REG_IFtoID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIP_REG_IFtoID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/PIP_REG_MEMtoWB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIP_REG_MEMtoWB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sources_1/new/SE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cliff/Desktop/Important docs/Schoolwork/SDSU/Computer Engineering/COMPE 475/COMPE475_PipelineProcessor/COMPE475_PipelineProcessor.srcs/sim_1/new/tb_PipelineProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PipelineProcessor
