platform=xilinx_u2_gen3x4_xdma_gc_2_202110_1

[advanced]
param=compiler.userPostSysLinkOverlayTcl=xclbin/modify_dram.tcl

[connectivity]
sp=krnl_dummy_1.dummy_a:plram
sp=krnl_dummy_1.dummy_b:bank0
