m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA_Study/MyStudy2/LCD1602_IIC/simulation/modelsim
vclk_fenpin
!s110 1638603379
!i10b 1
!s100 iBlH=ke_RVP[9@_VkOc;n1
ISA0VI=>[N1Kh3MQn`;CkD2
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1638538893
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/clk_fenpin.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/clk_fenpin.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1638603379.000000
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/clk_fenpin.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/clk_fenpin.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
vlcd_drive
Z5 !s110 1638603380
!i10b 1
!s100 `I`WLdWii:i:?IiFKiKId1
Ik`^CFLBBgWz1iNKRE^hIL2
R1
R0
w1638600755
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_drive.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_drive.v
L0 1
R2
r1
!s85 0
31
Z6 !s108 1638603380.000000
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_drive.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_drive.v|
!i113 1
R3
R4
vlcd_init
R5
!i10b 1
!s100 <^TS1B1X:fi4;kYYFREO81
IVE`fDkPTm[[0gAhb=RS=a3
R1
R0
w1638600590
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init.v
L0 1
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init.v|
!i113 1
R3
R4
vlcd_init_tb
R5
!i10b 1
!s100 Lj^O;AdhNSNdcAO5Q>oi02
IE2@5HKYE9U5h5z9h<FPGk0
R1
R0
w1638541675
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init_tb.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init_tb.v
L0 2
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init_tb.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_init_tb.v|
!i113 1
R3
R4
vlcd_write_cmd_data
R5
!i10b 1
!s100 ?V]n]5hF]MCXfN<7@:94b1
ICeg;Q957jYzMAR>@Vj2WJ1
R1
R0
w1638600588
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data.v
L0 1
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data.v|
!i113 1
R3
R4
vlcd_write_cmd_data_tb
R5
!i10b 1
!s100 n0m9UMj]>gE[mnIa]N]6T1
I4KV@@jNOgMCDgHH2IBJhN3
R1
R0
w1638540427
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data_tb.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data_tb.v
L0 3
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data_tb.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/lcd_write_cmd_data_tb.v|
!i113 1
R3
R4
vmyiic_writebyte
R5
!i10b 1
!s100 Pe4U`9K;f=N`e_4^zgaON2
IS]6ZfY;R4UPaccnIL29mH1
R1
R0
w1638600591
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte.v
L0 1
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte.v|
!i113 1
R3
R4
vmyiic_writebyte_tb
R5
!i10b 1
!s100 k[PAD>D1ejT@4FA_Nl4?>2
II4:;TP94IcP]>:>Y@>2863
R1
R0
w1638545743
8E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte_tb.v
FE:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte_tb.v
L0 2
R2
r1
!s85 0
31
R6
!s107 E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte_tb.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_Study/MyStudy2/LCD1602_IIC/myiic_writebyte_tb.v|
!i113 1
R3
R4
