Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Mar 22 15:29:33 2021
| Host         : Hoo running 64-bit major release  (build 9200)
| Command      : report_methodology -file IP2SOC_Top_methodology_drc_routed.rpt -rpx IP2SOC_Top_methodology_drc_routed.rpx
| Design       : IP2SOC_Top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 70
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 32         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree        | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks            | 2          |
| TIMING-7  | Warning  | No common node between related clocks                     | 2          |
| TIMING-17 | Warning  | Non-clocked sequential cell                               | 3          |
| TIMING-18 | Warning  | Missing input or output delay                             | 25         |
| TIMING-20 | Warning  | Non-clocked latch                                         | 4          |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin                 | 1          |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_10_10 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_11_11 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_12_12 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_13_13 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_14_14 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_15_15 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_16_16 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_17_17 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_18_18 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#11 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_19_19 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#12 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_1_1 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#13 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_20_20 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#14 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_21_21 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#15 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_22_22 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#16 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_23_23 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#17 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_24_24 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#18 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_25_25 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#19 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_26_26 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#20 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_27_27 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#21 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_28_28 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#22 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_29_29 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#23 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_2_2 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#24 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_30_30 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#25 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_31_31 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#26 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_3_3 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#27 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_4_4 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#28 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_5_5 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#29 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_6_6 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#30 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_7_7 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#31 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_8_8 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#32 Warning
Mapped onto distributed RAM because of timing constraints  
The instance U_dmem/RAM_reg_0_255_9_9 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clkwiz/inst/clk_in1 is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_out2_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks sys_clk_pin and clk_out2_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_out2_clk_wiz_0 and sys_clk_pin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out2_clk_wiz_0] -to [get_clocks sys_clk_pin]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks sys_clk_pin and clk_out2_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks sys_clk_pin] -to [get_clocks clk_out2_clk_wiz_0]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin U_7SEG/seg7_addr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin U_7SEG/seg7_addr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin U_7SEG/seg7_addr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rstn relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw_i[0] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw_i[10] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw_i[11] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw_i[12] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw_i[13] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw_i[14] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw_i[15] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw_i[1] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw_i[2] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw_i[3] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw_i[4] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw_i[5] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw_i[6] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw_i[7] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw_i[8] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw_i[9] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[0] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[1] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[2] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[3] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[4] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[5] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[6] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on disp_seg_o[7] relative to clock(s) VIRTUAL_clk_out2_clk_wiz_0 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch U_xgriscv/c/aluctrl_reg[0] cannot be properly analyzed as its control pin U_xgriscv/c/aluctrl_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch U_xgriscv/c/aluctrl_reg[1] cannot be properly analyzed as its control pin U_xgriscv/c/aluctrl_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch U_xgriscv/c/aluctrl_reg[2] cannot be properly analyzed as its control pin U_xgriscv/c/aluctrl_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch U_xgriscv/c/aluctrl_reg[3] cannot be properly analyzed as its control pin U_xgriscv/c/aluctrl_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock clkwiz/inst/clk_in1 is created on an inappropriate internal pin clkwiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


