git clone --depth 1 --no-tags https://github.com/Robert-e1/Booth_Multiplier_VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/372299610
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV3_Playstation_2_UART.git f:/verilog_sva_gh_scraper/data/full_repos/372093239
git clone --depth 1 --no-tags https://github.com/y38y38/pixel_8x8_process.git f:/verilog_sva_gh_scraper/data/full_repos/371883047
git clone --depth 1 --no-tags https://github.com/thanhnguyen210299/CSULB-CECS-225-_-DIGITAL-LOGIC-AND-ASSEMBLY-PROGRAMMING.git f:/verilog_sva_gh_scraper/data/full_repos/372105242
git clone --depth 1 --no-tags https://github.com/samlam723/csla_64bit.git f:/verilog_sva_gh_scraper/data/full_repos/374100142
git clone --depth 1 --no-tags https://github.com/ANWESH009/TIBURON_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/374258440
git clone --depth 1 --no-tags https://github.com/sjidea/EE312.git f:/verilog_sva_gh_scraper/data/full_repos/371565629
git clone --depth 1 --no-tags https://github.com/Advait13/vsdflow.git f:/verilog_sva_gh_scraper/data/full_repos/371439377
git clone --depth 1 --no-tags https://github.com/Feng-Yan-528/Construction-of-countdown.git f:/verilog_sva_gh_scraper/data/full_repos/364982684
git clone --depth 1 --no-tags https://github.com/ammrat13/fpga-playground.git f:/verilog_sva_gh_scraper/data/full_repos/365591910
git clone --depth 1 --no-tags https://github.com/jelly99709/DE5a-Riffa-Setup.git f:/verilog_sva_gh_scraper/data/full_repos/365447826
git clone --depth 1 --no-tags https://github.com/lhn3149/Sequential-and-pipeline-Arithmetic-Logic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/364783349
git clone --depth 1 --no-tags https://github.com/gk2000/SHA256-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366559558
git clone --depth 1 --no-tags https://github.com/vbrange/verilog_aes.git f:/verilog_sva_gh_scraper/data/full_repos/366575094
git clone --depth 1 --no-tags https://github.com/ducall/sobel.git f:/verilog_sva_gh_scraper/data/full_repos/366586949
git clone --depth 1 --no-tags https://github.com/kmallari/Hardware-Description-Language.git f:/verilog_sva_gh_scraper/data/full_repos/366587131
git clone --depth 1 --no-tags https://github.com/kavalcio/fpga-maze-game.git f:/verilog_sva_gh_scraper/data/full_repos/366033265
git clone --depth 1 --no-tags https://github.com/flanxice/FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/366097828
git clone --depth 1 --no-tags https://github.com/CadenZheng/whac-a-mole-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366131611
git clone --depth 1 --no-tags https://github.com/abhi0291/32-bit-MIPS-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/365159933
git clone --depth 1 --no-tags https://github.com/bushra-rafia/Design-and-Testing-of-VLSI-DSCH-Mircrowind-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364670601
git clone --depth 1 --no-tags https://github.com/petraratkai/ISA_MIPS_coursework.git f:/verilog_sva_gh_scraper/data/full_repos/368533198
git clone --depth 1 --no-tags https://github.com/azzarello/coen122finalproject.srcs.git f:/verilog_sva_gh_scraper/data/full_repos/368698333
git clone --depth 1 --no-tags https://github.com/johnli25/FPGA-Tank-Wars.git f:/verilog_sva_gh_scraper/data/full_repos/368567323
git clone --depth 1 --no-tags https://github.com/ManuelGR-22/Proyecto_Arquitectura_de_computadoras.git f:/verilog_sva_gh_scraper/data/full_repos/367400532
git clone --depth 1 --no-tags https://github.com/Gualix/proyecto_digitales_II.git f:/verilog_sva_gh_scraper/data/full_repos/370114691
git clone --depth 1 --no-tags https://github.com/mohamed-naeim/Hight.git f:/verilog_sva_gh_scraper/data/full_repos/369831430
git clone --depth 1 --no-tags https://github.com/Khaiduy/PCB.git f:/verilog_sva_gh_scraper/data/full_repos/370936650
git clone --depth 1 --no-tags https://github.com/priyansh-j97/Learning-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371178270
git clone --depth 1 --no-tags https://github.com/Saverio976/translator.git f:/verilog_sva_gh_scraper/data/full_repos/372584614
git clone --depth 1 --no-tags https://github.com/rajveer111-maker/SHA_2.git f:/verilog_sva_gh_scraper/data/full_repos/372789527
git clone --depth 1 --no-tags https://github.com/EternalEdward/prcatise.git f:/verilog_sva_gh_scraper/data/full_repos/370741762
git clone --depth 1 --no-tags https://github.com/dairin007/SingleCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/370071151
git clone --depth 1 --no-tags https://github.com/spdy1895/clock_multiplexed_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/368816363
git clone --depth 1 --no-tags https://github.com/sketsbook1/C.S.CHEN.git f:/verilog_sva_gh_scraper/data/full_repos/368877145
git clone --depth 1 --no-tags https://github.com/hana0412/demo2.git f:/verilog_sva_gh_scraper/data/full_repos/369086454
git clone --depth 1 --no-tags https://github.com/zd819/Mars-Rover.git f:/verilog_sva_gh_scraper/data/full_repos/369181902
git clone --depth 1 --no-tags https://github.com/santoshkrishna4138/MATRIX_1120.git f:/verilog_sva_gh_scraper/data/full_repos/366959474
git clone --depth 1 --no-tags https://github.com/hakanbytunc/very-simple-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/370809584
git clone --depth 1 --no-tags https://github.com/Shrutijoshi699/ShrutiJoshi_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/368861088
git clone --depth 1 --no-tags https://github.com/avinashavi20/half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/372554660
git clone --depth 1 --no-tags https://github.com/BryantSuen/multi-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/372903071
git clone --depth 1 --no-tags https://github.com/avinashavi20/arithmetic-logic-unit.git f:/verilog_sva_gh_scraper/data/full_repos/374076230
git clone --depth 1 --no-tags https://github.com/skmelwani/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/372237753
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/372535963
git clone --depth 1 --no-tags https://github.com/shubhi704/Booth-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/370243467
git clone --depth 1 --no-tags https://github.com/rpls/wrapped_chacha_wb_accel.git f:/verilog_sva_gh_scraper/data/full_repos/372972106
git clone --depth 1 --no-tags https://github.com/AtlasFPGA/Apple-One.git f:/verilog_sva_gh_scraper/data/full_repos/373222988
git clone --depth 1 --no-tags https://github.com/vah5121/Finite-Impulse-Response-Filter.git f:/verilog_sva_gh_scraper/data/full_repos/372946424
git clone --depth 1 --no-tags https://github.com/IgnacioCarazo/MaquinaDeCafe.git f:/verilog_sva_gh_scraper/data/full_repos/372947526
git clone --depth 1 --no-tags https://github.com/anthony8912310/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364809883
git clone --depth 1 --no-tags https://github.com/ne-egor/openlane_test.git f:/verilog_sva_gh_scraper/data/full_repos/368960192
git clone --depth 1 --no-tags https://github.com/rmera1026/FPGA-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/368983042
git clone --depth 1 --no-tags https://github.com/Darkgambler/PROYECTO1_DIGITALESII.git f:/verilog_sva_gh_scraper/data/full_repos/370832274
git clone --depth 1 --no-tags https://github.com/TimTam725/MINI_PRO.git f:/verilog_sva_gh_scraper/data/full_repos/369753824
git clone --depth 1 --no-tags https://github.com/TimTam725/PIPELINING.git f:/verilog_sva_gh_scraper/data/full_repos/369756452
git clone --depth 1 --no-tags https://github.com/Firestarter97/sram.git f:/verilog_sva_gh_scraper/data/full_repos/369416849
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/Verilog_based_some_application_projects.git f:/verilog_sva_gh_scraper/data/full_repos/370332387
git clone --depth 1 --no-tags https://github.com/Aadreesh/ALU_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/374113602
git clone --depth 1 --no-tags https://github.com/liuxiao-guan/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/374334290
git clone --depth 1 --no-tags https://github.com/jinyier/CAD4EM.git f:/verilog_sva_gh_scraper/data/full_repos/373605649
git clone --depth 1 --no-tags https://github.com/mfkiwl/riscv_sopc.git f:/verilog_sva_gh_scraper/data/full_repos/374067307
git clone --depth 1 --no-tags https://github.com/Mishkaten/VerilogDump.git f:/verilog_sva_gh_scraper/data/full_repos/373941740
git clone --depth 1 --no-tags https://github.com/picknick-/dsdplayer_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/374384074
git clone --depth 1 --no-tags https://github.com/LungHuiWu/MIPS-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/372424591
git clone --depth 1 --no-tags https://github.com/pahanmendis/BCD-to-7-SEGMENT-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/372868168
git clone --depth 1 --no-tags https://github.com/sidhantp1906/pipeline_codes.git f:/verilog_sva_gh_scraper/data/full_repos/371498519
git clone --depth 1 --no-tags https://github.com/y38y38/pixel_8x8_process_dct.git f:/verilog_sva_gh_scraper/data/full_repos/372118463
git clone --depth 1 --no-tags https://github.com/uygarkaya/ProjectCPU.git f:/verilog_sva_gh_scraper/data/full_repos/374420708
git clone --depth 1 --no-tags https://github.com/ElihuIzanami/Sparte3e_lcd.git f:/verilog_sva_gh_scraper/data/full_repos/365396008
git clone --depth 1 --no-tags https://github.com/lampn0/RISC-V---Datapath-and-Control-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/367527504
git clone --depth 1 --no-tags https://github.com/Tha-Davong/CS202CPUsubmodule.git f:/verilog_sva_gh_scraper/data/full_repos/368056604
git clone --depth 1 --no-tags https://github.com/LinesKing/Digital-System-Design-ELEN30010_2021_SM1.git f:/verilog_sva_gh_scraper/data/full_repos/367762389
git clone --depth 1 --no-tags https://github.com/HarunaIppai/ECE_385_Final.git f:/verilog_sva_gh_scraper/data/full_repos/366578291
git clone --depth 1 --no-tags https://github.com/GavinSit/EECS-2021-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/368263042
git clone --depth 1 --no-tags https://github.com/Radu3121/CSZ-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/368207874
git clone --depth 1 --no-tags https://github.com/iissakov/fpga_project.git f:/verilog_sva_gh_scraper/data/full_repos/368347411
git clone --depth 1 --no-tags https://github.com/yuanyangwangTJ/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/368581729
git clone --depth 1 --no-tags https://github.com/IUST-CAD/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/369902162
git clone --depth 1 --no-tags https://github.com/alpha0879/Pipelined-RISC-EE739.git f:/verilog_sva_gh_scraper/data/full_repos/364878211
git clone --depth 1 --no-tags https://github.com/ekaratzaferis/fpga_clould_client.git f:/verilog_sva_gh_scraper/data/full_repos/365249871
git clone --depth 1 --no-tags https://github.com/PrashantP2k/Porsche-Anti-Theft-System.git f:/verilog_sva_gh_scraper/data/full_repos/366109564
git clone --depth 1 --no-tags https://github.com/rickyacosta/tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/366104239
git clone --depth 1 --no-tags https://github.com/PrashantMata/Compressed-Uncompressed-Cache-Comparison-codes.git f:/verilog_sva_gh_scraper/data/full_repos/373580233
git clone --depth 1 --no-tags https://github.com/uygarkaya/VSCPU.git f:/verilog_sva_gh_scraper/data/full_repos/373962709
git clone --depth 1 --no-tags https://github.com/gpl10921986/lerning_VS.git f:/verilog_sva_gh_scraper/data/full_repos/364130081
git clone --depth 1 --no-tags https://github.com/gimme1dollar/toy_pipelined_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/373565725
git clone --depth 1 --no-tags https://github.com/sree-sankar/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/374078121
git clone --depth 1 --no-tags https://github.com/BillZou123/ELEC_391_A_Verilog_Simulation_of_a_Communication_System.git f:/verilog_sva_gh_scraper/data/full_repos/374210564
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/memory-bitcells.git f:/verilog_sva_gh_scraper/data/full_repos/365032136
git clone --depth 1 --no-tags https://github.com/PrasannaKumarKottakota/Programming-Langwages.git f:/verilog_sva_gh_scraper/data/full_repos/374023830
git clone --depth 1 --no-tags https://github.com/Charley337/Computer-Organization-and-Design-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/373756072
git clone --depth 1 --no-tags https://github.com/bird1and1fish/ConvolutionRTL.git f:/verilog_sva_gh_scraper/data/full_repos/369698621
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/packet-identifier.git f:/verilog_sva_gh_scraper/data/full_repos/365548975
git clone --depth 1 --no-tags https://github.com/anthonyzhub/Verilog-Introductory-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/368920721
git clone --depth 1 --no-tags https://github.com/dixilo/freq_selector.git f:/verilog_sva_gh_scraper/data/full_repos/369095779
git clone --depth 1 --no-tags https://github.com/duonghong0201/aes_128bit.git f:/verilog_sva_gh_scraper/data/full_repos/369760871
git clone --depth 1 --no-tags https://github.com/Nafis-Mustakim-Taskin/Carry-Look-Ahead-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/369880953
git clone --depth 1 --no-tags https://github.com/Osiris350/Proyecto_PCIE.git f:/verilog_sva_gh_scraper/data/full_repos/369926209
git clone --depth 1 --no-tags https://github.com/Ellen7ions/vga_controller.git f:/verilog_sva_gh_scraper/data/full_repos/369841929
