MSG: RPC service port 1 has just been cleanup!
MSG: RPC service port 2 has just been cleanup!
MSG: RPC service port 3 has just been cleanup!
MSG: RPC service port 4 has just been cleanup!
WARN: No register name file t41.init is available !
PCI PHY is being initialized...
Failed to open the dev file.
Make sure kernel module is loaded !
PCI Init done !
Mapped memory for slot 0 bar 0 addr EF600000 length 00200000 to B7B55000
Mapped memory for slot 0 bar 1 addr EF400000 length 00200000 to B7955000
Mapped memory for slot 0 bar 2 addr EF200000 length 00200000 to B7755000
Mapped memory for slot 0 bar 3 addr EFC00000 length 00200000 to B7555000
Mapped memory for slot 0 bar 4 addr EFA00000 length 00200000 to B7355000
Mapped memory for slot 0 bar 5 addr EF800000 length 00200000 to B7155000
MEM MAP is done!
Enabling PicoBlaze I2C communication
Looking for EEPROMs on the IBB buses


T40 board and device found. Select the type of device to report to the driver:
  1) T40
  2) T41
Board type: 
PCI device scan is done!
***************************************************************
* CORTINA SYSTEMS: Common Board             
* PCI Target: Vendor 10ee, Device 0300:
*
* BAR0 = Common Board = ef600000
* BAR1 = IBB 0        = ef400000
* BAR2 = IBB 1        = ef200000
* BAR3 = IBB 2        = efc00000
* BAR4 = IBB 1 Slave  = efa00000
* BAR5 = IBB 2 Slave  = ef800000
*
* MAP0 = Common Board = b7b55000
* MAP1 = IBB 0        = b7955000
* MAP2 = IBB 1        = b7755000
* MAP3 = IBB 2        = b7555000
* MAP4 = IBB 1 Slave  = b7355000
* MAP5 = IBB 2 Slave  = b7155000
*
* Device Driver Base addresses and device status:
*
*   PCI Bridge  : VELOCIRAPTOR       (384) : b7b55000 : INSTALLED
*   IBB 0       : TENABO FPGA        (432) : b7955000 : INSTALLED
*   IBB 0       : T41                (448) : b79d5000 : INSTALLED
*   IBB 1       :                          :          : N/A
*   IBB 1       :                          :          : N/A
***************************************************************
rs: cb_dev_register dev_id = 0
T41 Driver Lab Release:  5.6.603
XFI Microcode Release:      126201041732PM
Driver built on Feb  6 2012 @ 17:51:58
--> (int) cs_trans_server_callback_register( 0x4 );
MSG: client callback server 10.243.13.80 is connected!
--> cs_trans_enable_dump( 0x1 );
INFO: The client 10.243.13.80(4) dump flag has just been turned on !
--> ten_drvr_ctl_logging( 0x1 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (cs_status) cb_ibb_reset( 0x1b0, 0x1 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 07
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 06
--> (cs_status) cb_ibb_reset( 0x1b0, 0x0 );
cb_power_on: dev_id 432 is on IBB 0 controlled by common board sys_id 384
cb_ibb_reset: r = 06
cb_ibb_reset: ibb bit = 1
cb_ibb_reset: r = 07
--> ten_print( 0x87efb70 );
Set board system clock reference to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
Assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x1 );
RD: FPGA 0x3F802 = 0x0005
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0001
WR: FPGA 0x3F800 = 0x0000
--> ten_print( 0x87efb70 );
Set internal system clock frequency to 425000000
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1b68 );
Program mainboard CLK: module: 2, clk: 4, freq: 425000000 Hz
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x0, 0x14 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1, 0xe4 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2, 0x72 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x3, 0x5 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x4, 0x92 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x5, 0xed );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x6, 0x2d );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x7, 0x2a );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x9, 0xc0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xa, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0xb, 0x42 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x10, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x11, 0x80 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x12, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x13, 0x2c );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x14, 0x3e );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x15, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x16, 0xdf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x17, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x18, 0x3f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x19, 0x40 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x1f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x20, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x21, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x22, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x23, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x24, 0x1 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x28, 0x20 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x29, 0x10 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2a, 0x99 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2b, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2c, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2d, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x2f, 0xa );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x30, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x37, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x83, 0x1f );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x84, 0x2 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8a, 0xf );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8b, 0xff );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8e, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x8f, 0x0 );
--> (cs_status) t40fpga_clock_module_download( 0x1b0, 0x2, 0x4, 0x88, 0x40 );
RD: FPGA 0x05800 = 0x0700
WR: FPGA 0x05800 = 0x0700
--> (int) cs_trans_read_reg( 0x1b0, 0x3f802 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x3f802, 0x5 );
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87efba8 );
De-assert T40 reset
--> (cs_status) t40fpga_t40_reset( 0x1b0, 0x0 );
RD: FPGA 0x3F802 = 0x0005
WR: FPGA 0x3F802 = 0x0005
RD: FPGA 0x3F800 = 0x0000
WR: FPGA 0x3F800 = 0x0001
--> (cs_boolean) ten_dev_is_ws_in_progress( 0x0 );
--> ten_print( 0x87f1bb0 );
Populate board inventory
--> (cs_status) t40fpga_inventory( );
RD: FPGA 0x00000 = 0xA001
RD: FPGA 0x00001 = 0x0901
RD: FPGA 0x00002 = 0x0806
RD: FPGA 0x00000 = 0xA041
RD: FPGA 0x00001 = 0x0900
RD: FPGA 0x00002 = 0x2108
RD: FPGA 0x04000 = 0xA051
RD: FPGA 0x04001 = 0x0900
RD: FPGA 0x04002 = 0x0508
RD: FPGA 0x01002 = 0x8FEE
RD: FPGA 0x01802 = 0x8FFF
RD: FPGA 0x05000 = 0x0000
RD: FPGA 0x05400 = 0x0000
WR: FPGA 0x06000 = 0x0000
RD: FPGA 0x06000 = 0x0010
WR: FPGA 0x06001 = 0x0000
RD: FPGA 0x06001 = 0x0050
WR: FPGA 0x06002 = 0x0000
RD: FPGA 0x06002 = 0x0050
WR: FPGA 0x06003 = 0x0000
RD: FPGA 0x06003 = 0x0010
RD: FPGA 0x20000 = 0x03E5
RD: FPGA 0x20001 = 0x2009
t40fpga_inventory_get: T4x ChipID = 0x200903E5
Platform Inventory Report
---------------------------------------------------------
T40 EVB             T40 SFP+ Board s/n 2
Velociraptor        chipID 0xA001 revision 1 date 6/8/09
U100                chipID 0xA041 revision 0 date 8/21/09
U200                chipID 0xA051 revision 0 date 8/5/09
Clock DBA           SI5326_VCSO_622 s/n 20
Clock DBB           SI5326_VCSO_622 s/n 16
MSA 1:              Passive Board: Loopback (CML)
MSA 2:              Passive Board: Loopback (CML)
XFP 1:       Vendor 
        Part Number 
           Revision 
      Serial Number 
          Date Code 
XFP 2:       Vendor 
        Part Number 
           Revision 
      Serial Number 
          Date Code 
XFP 3:       Vendor 
        Part Number 
           Revision 
      Serial Number 
          Date Code 
XFP 4:       Vendor 
        Part Number 
           Revision 
      Serial Number 
          Date Code 
T4x                 no device present
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x1, 0x0 );
RD: FPGA 0x01001 = 0x0F11
WR: FPGA 0x01001 = 0x0E00
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x2, 0x0 );
RD: FPGA 0x01001 = 0x0E00
WR: FPGA 0x01001 = 0x0C00
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x4, 0x0 );
RD: FPGA 0x01001 = 0x0C00
WR: FPGA 0x01001 = 0x0800
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x0, 0x8, 0x0 );
RD: FPGA 0x01001 = 0x0800
WR: FPGA 0x01001 = 0x0000
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x1, 0x0 );
RD: FPGA 0x01801 = 0x0F11
WR: FPGA 0x01801 = 0x0E00
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x2, 0x0 );
RD: FPGA 0x01801 = 0x0E00
WR: FPGA 0x01801 = 0x0C00
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x4, 0x0 );
RD: FPGA 0x01801 = 0x0C00
WR: FPGA 0x01801 = 0x0800
--> (cs_status) t40fpga_clock_module_enable( 0x1b0, 0x1, 0x8, 0x0 );
RD: FPGA 0x01801 = 0x0800
WR: FPGA 0x01801 = 0x0000
--> (cs_uint8) t40fpga_get_board_type( 0x1b0 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xff );
--> (int) cs_trans_write_reg( 0x1b0, 0x1001, 0xf00 );
--> (int) cs_trans_write_reg( 0x1b0, 0x1801, 0xf00 );
--> (cs_status) ten_dev_main_init( 0x0 );
ten_dev_main_init
ten_dev_init
ten_dev_init_hw
RD: 0x00000 = 0x03E5
RD: 0x00001 = 0x2009
Chip JTAG ID = 0x200903E5 match.
T41 Identified
T41 dev-0 initialized:  base addr = 0xB79D5000
--> (cs_uint16) ten_mod_main_init( 0x0, 0x0 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0000 successfully opened
Module-0x0000: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0000)
--> (cs_uint16) ten_mod_main_init( 0x0, 0x1 );
ten_mod_main_init
ten_mod_open
module-id (module handle) = 0x0001 successfully opened
Module-0x0001: Init Module
ten_mod_init
ten_mod_init_hw
Tenabo initialization done (Module-Id is 0x0001)
--> (cs_status) ten_reg_write( 0x0, 0x3, 0xbe );
WR: 0x00003 = 0x00BE
--> (cs_status) ten_reg_write( 0x0, 0x12, 0x0 );
WR: 0x00012 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x26, 0x0 );
WR: 0x00026 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x12, 0x0 );
WR: 0x00012 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa02, 0x4206 );
WR: 0x00A02 = 0x4206
--> (cs_status) ten_reg_write( 0x0, 0xa05, 0x33 );
WR: 0x00A05 = 0x0033
--> (cs_status) ten_reg_write( 0x0, 0xa00, 0x0 );
WR: 0x00A00 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa09, 0x0 );
WR: 0x00A09 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa0a, 0x0 );
WR: 0x00A0A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa0c, 0x8000 );
WR: 0x00A0C = 0x8000
--> (cs_status) ten_reg_write( 0x0, 0xa0c, 0x0 );
WR: 0x00A0C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x11, 0x0 );
WR: 0x00011 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x4, 0xf );
WR: 0x00004 = 0x000F
--> (cs_status) ten_reg_write( 0x0, 0x5, 0xff );
WR: 0x00005 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x6, 0xff );
WR: 0x00006 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x7, 0xff );
WR: 0x00007 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x21, 0xf0 );
WR: 0x00021 = 0x00F0
--> (cs_status) ten_reg_write( 0x0, 0x21, 0xf0f0 );
WR: 0x00021 = 0xF0F0
--> (cs_status) ten_reg_write( 0x0, 0x21, 0xf0f0 );
WR: 0x00021 = 0xF0F0
--> (cs_status) ten_reg_write( 0x0, 0x22, 0xffff );
WR: 0x00022 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x23, 0x0 );
WR: 0x00023 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x2, 0xf );
WR: 0x00002 = 0x000F
--> (cs_status) ten_reg_write( 0x0, 0x6c, 0x0 );
WR: 0x0006C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1001, 0x44 );
WR: 0x01001 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x1002, 0x44 );
WR: 0x01002 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x1003, 0x44 );
WR: 0x01003 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x1004, 0x44 );
WR: 0x01004 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x16, 0xff00 );
WR: 0x00016 = 0xFF00
--> (cs_status) ten_reg_write( 0x0, 0x2001, 0x44 );
WR: 0x02001 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x2002, 0x44 );
WR: 0x02002 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x2003, 0x44 );
WR: 0x02003 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x2004, 0x44 );
WR: 0x02004 = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0x17, 0xff00 );
WR: 0x00017 = 0xFF00
--> (cs_status) ten_reg_write( 0x0, 0x11, 0x0 );
WR: 0x00011 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa41, 0x0 );
WR: 0x00A41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa81, 0x0 );
WR: 0x00A81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xac1, 0x0 );
WR: 0x00AC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb01, 0x0 );
WR: 0x00B01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb41, 0x0 );
WR: 0x00B41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb81, 0x0 );
WR: 0x00B81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xbc1, 0x0 );
WR: 0x00BC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc01, 0x0 );
WR: 0x00C01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc41, 0x0 );
WR: 0x00C41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc81, 0x0 );
WR: 0x00C81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xcc1, 0x0 );
WR: 0x00CC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd01, 0x0 );
WR: 0x00D01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd41, 0x0 );
WR: 0x00D41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd81, 0x0 );
WR: 0x00D81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xdc1, 0x0 );
WR: 0x00DC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe01, 0x0 );
WR: 0x00E01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1001, 0x11 );
WR: 0x01001 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x1002, 0x11 );
WR: 0x01002 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x1003, 0x11 );
WR: 0x01003 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x1004, 0x11 );
WR: 0x01004 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x16, 0xffff );
WR: 0x00016 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x2001, 0x11 );
WR: 0x02001 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x2002, 0x11 );
WR: 0x02002 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x2003, 0x11 );
WR: 0x02003 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x2004, 0x11 );
WR: 0x02004 = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0x17, 0xffff );
WR: 0x00017 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0xa41, 0x0 );
WR: 0x00A41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa81, 0x0 );
WR: 0x00A81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xac1, 0x0 );
WR: 0x00AC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb01, 0x0 );
WR: 0x00B01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb41, 0x0 );
WR: 0x00B41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb81, 0x0 );
WR: 0x00B81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xbc1, 0x0 );
WR: 0x00BC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc01, 0x0 );
WR: 0x00C01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc41, 0x0 );
WR: 0x00C41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc81, 0x0 );
WR: 0x00C81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xcc1, 0x0 );
WR: 0x00CC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd01, 0x0 );
WR: 0x00D01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd41, 0x0 );
WR: 0x00D41 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd81, 0x0 );
WR: 0x00D81 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xdc1, 0x0 );
WR: 0x00DC1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe01, 0x0 );
WR: 0x00E01 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x11, 0x0 );
WR: 0x00011 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x0 );
WR: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x15, 0x0 );
WR: 0x00015 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x11, 0x0 );
WR: 0x00011 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x12, 0x0 );
WR: 0x00012 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0xa19 );
RD: 0x00A19 = 0x0049
--> (cs_uint16) ten_reg_read( 0x0, 0xa02 );
RD: 0x00A02 = 0x4206
--> (cs_status) ten_reg_write( 0x0, 0xa02, 0x4206 );
WR: 0x00A02 = 0x4206
--> (cs_uint16) ten_reg_read( 0x0, 0xa0c );
RD: 0x00A0C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa0c, 0x8000 );
WR: 0x00A0C = 0x8000
--> (cs_status) ten_reg_write( 0x0, 0xa0c, 0x0 );
WR: 0x00A0C = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0xa19 );
RD: 0x00A19 = 0x0008
--> (cs_status) ten_reg_write( 0x0, 0xa18, 0x7f );
WR: 0x00A18 = 0x007F
--> (cs_uint16) ten_reg_read( 0x0, 0xa18 );
RD: 0x00A18 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0xa18 );
RD: 0x00A18 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x16, 0x0 );
WR: 0x00016 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x17, 0x0 );
WR: 0x00017 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x4, 0x0 );
WR: 0x00004 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x13, 0xffff );
WR: 0x00013 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x18, 0x0 );
WR: 0x00018 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x0 );
WR: 0x00009 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19, 0x0 );
WR: 0x00019 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x0 );
WR: 0x0000A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a, 0x0 );
WR: 0x0001A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b, 0x0 );
WR: 0x0001B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x0 );
WR: 0x0000B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1c, 0x0 );
WR: 0x0001C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1d, 0x0 );
WR: 0x0001D = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x0 );
WR: 0x0000C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x0 );
WR: 0x0000D = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1e, 0x0 );
WR: 0x0001E = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1f, 0x0 );
WR: 0x0001F = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x0 );
WR: 0x0000E = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x0 );
WR: 0x0000F = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19101, 0x7ff );
WR: 0x19101 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x19102, 0x7f );
WR: 0x19102 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19103, 0x1 );
WR: 0x19103 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19104, 0x3 );
WR: 0x19104 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19100, 0x0 );
WR: 0x19100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19501, 0x7ff );
WR: 0x19501 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x19502, 0x7f );
WR: 0x19502 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19503, 0x1 );
WR: 0x19503 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19504, 0x3 );
WR: 0x19504 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19500, 0x0 );
WR: 0x19500 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19901, 0x7ff );
WR: 0x19901 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x19902, 0x7f );
WR: 0x19902 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19903, 0x1 );
WR: 0x19903 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19904, 0x3 );
WR: 0x19904 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19900, 0x0 );
WR: 0x19900 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19d01, 0x7ff );
WR: 0x19D01 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x19d02, 0x7f );
WR: 0x19D02 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19d03, 0x1 );
WR: 0x19D03 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19d04, 0x3 );
WR: 0x19D04 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19d00, 0x0 );
WR: 0x19D00 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a101, 0x7ff );
WR: 0x1A101 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x1a102, 0x7f );
WR: 0x1A102 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a103, 0x1 );
WR: 0x1A103 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a104, 0x3 );
WR: 0x1A104 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a100, 0x0 );
WR: 0x1A100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a501, 0x7ff );
WR: 0x1A501 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x1a502, 0x7f );
WR: 0x1A502 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a503, 0x1 );
WR: 0x1A503 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a504, 0x3 );
WR: 0x1A504 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a500, 0x0 );
WR: 0x1A500 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a901, 0x7ff );
WR: 0x1A901 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x1a902, 0x7f );
WR: 0x1A902 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a903, 0x1 );
WR: 0x1A903 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a904, 0x3 );
WR: 0x1A904 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a900, 0x0 );
WR: 0x1A900 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1ad01, 0x7ff );
WR: 0x1AD01 = 0x07FF
--> (cs_status) ten_reg_write( 0x0, 0x1ad02, 0x7f );
WR: 0x1AD02 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1ad03, 0x1 );
WR: 0x1AD03 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1ad04, 0x3 );
WR: 0x1AD04 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1ad00, 0x0 );
WR: 0x1AD00 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10a, 0x0 );
WR: 0x0010A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x100, 0x0 );
WR: 0x00100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10c, 0x0 );
WR: 0x0010C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x102, 0x0 );
WR: 0x00102 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10b, 0x0 );
WR: 0x0010B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x101, 0x0 );
WR: 0x00101 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x65 );
RD: 0x00065 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x66 );
RD: 0x00066 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x65, 0x55aa );
WR: 0x00065 = 0x55AA
--> (cs_uint16) ten_reg_read( 0x0, 0x65 );
RD: 0x00065 = 0x55AA
--> (cs_status) ten_reg_write( 0x0, 0x66, 0xaa55 );
WR: 0x00066 = 0xAA55
--> (cs_uint16) ten_reg_read( 0x0, 0x66 );
RD: 0x00066 = 0xAA55
--> (cs_status) ten_reg_write( 0x0, 0x65, 0x0 );
WR: 0x00065 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x65 );
RD: 0x00065 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x66, 0x0 );
WR: 0x00066 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x66 );
RD: 0x00066 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x0 );
WR: 0x00003 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x0 );
WR: 0x00003 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x0 );
WR: 0x00003 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x0 );
WR: 0x00003 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x300 );
RD: 0x00300 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x301 );
RD: 0x00301 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x310 );
RD: 0x00310 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x311 );
RD: 0x00311 = 0x0080
--> (cs_uint16) ten_reg_read( 0x0, 0x319 );
RD: 0x00319 = 0x0080
--> (cs_uint16) ten_reg_read( 0x0, 0x321 );
RD: 0x00321 = 0x0080
--> (cs_status) ten_reg_write( 0x0, 0x300, 0x300 );
WR: 0x00300 = 0x0300
--> (cs_uint16) ten_reg_read( 0x0, 0x300 );
RD: 0x00300 = 0x0300
--> (cs_status) ten_reg_write( 0x0, 0x301, 0xfcfe );
WR: 0x00301 = 0xFCFE
--> (cs_uint16) ten_reg_read( 0x0, 0x301 );
RD: 0x00301 = 0xFCFE
--> (cs_status) ten_reg_write( 0x0, 0x310, 0x310 );
WR: 0x00310 = 0x0310
--> (cs_uint16) ten_reg_read( 0x0, 0x310 );
RD: 0x00310 = 0x0310
--> (cs_status) ten_reg_write( 0x0, 0x311, 0xfcee );
WR: 0x00311 = 0xFCEE
--> (cs_uint16) ten_reg_read( 0x0, 0x311 );
RD: 0x00311 = 0xFCEE
--> (cs_status) ten_reg_write( 0x0, 0x319, 0x319 );
WR: 0x00319 = 0x0319
--> (cs_uint16) ten_reg_read( 0x0, 0x319 );
RD: 0x00319 = 0x0319
--> (cs_status) ten_reg_write( 0x0, 0x321, 0xfcde );
WR: 0x00321 = 0xFCDE
--> (cs_uint16) ten_reg_read( 0x0, 0x321 );
RD: 0x00321 = 0xFCDE
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x632 );
RD: 0x00632 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x833 );
RD: 0x00833 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x632, 0x2 );
WR: 0x00632 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x632 );
RD: 0x00632 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x833, 0x3 );
WR: 0x00833 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x833 );
RD: 0x00833 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x1 );
WR: 0x00010 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x100 );
WR: 0x00010 = 0x0100
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0100
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x632 );
RD: 0x00632 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x833 );
RD: 0x00833 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x672 );
RD: 0x00672 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x873 );
RD: 0x00873 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x672, 0x2 );
WR: 0x00672 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x672 );
RD: 0x00672 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x873, 0x3 );
WR: 0x00873 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x873 );
RD: 0x00873 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x2 );
WR: 0x00010 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x200 );
WR: 0x00010 = 0x0200
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0200
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x672 );
RD: 0x00672 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x873 );
RD: 0x00873 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x6b2 );
RD: 0x006B2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x8b3 );
RD: 0x008B3 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x6b2, 0x2 );
WR: 0x006B2 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x6b2 );
RD: 0x006B2 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x8b3, 0x3 );
WR: 0x008B3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x8b3 );
RD: 0x008B3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x4 );
WR: 0x00010 = 0x0004
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0004
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x400 );
WR: 0x00010 = 0x0400
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0400
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x6b2 );
RD: 0x006B2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x8b3 );
RD: 0x008B3 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x6f2 );
RD: 0x006F2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x8f3 );
RD: 0x008F3 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x6f2, 0x2 );
WR: 0x006F2 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x6f2 );
RD: 0x006F2 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x8f3, 0x3 );
WR: 0x008F3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x8f3 );
RD: 0x008F3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x8 );
WR: 0x00010 = 0x0008
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0008
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x800 );
WR: 0x00010 = 0x0800
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0800
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x6f2 );
RD: 0x006F2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x8f3 );
RD: 0x008F3 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x732 );
RD: 0x00732 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x933 );
RD: 0x00933 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x732, 0x2 );
WR: 0x00732 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x732 );
RD: 0x00732 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x933, 0x3 );
WR: 0x00933 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x933 );
RD: 0x00933 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x10 );
WR: 0x00010 = 0x0010
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0010
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x1000 );
WR: 0x00010 = 0x1000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x1000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x732 );
RD: 0x00732 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x933 );
RD: 0x00933 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x772 );
RD: 0x00772 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x973 );
RD: 0x00973 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x772, 0x2 );
WR: 0x00772 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x772 );
RD: 0x00772 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x973, 0x3 );
WR: 0x00973 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x973 );
RD: 0x00973 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x20 );
WR: 0x00010 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x2000 );
WR: 0x00010 = 0x2000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x2000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x772 );
RD: 0x00772 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x973 );
RD: 0x00973 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x7b2 );
RD: 0x007B2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x9b3 );
RD: 0x009B3 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x7b2, 0x2 );
WR: 0x007B2 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x7b2 );
RD: 0x007B2 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x9b3, 0x3 );
WR: 0x009B3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x9b3 );
RD: 0x009B3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x40 );
WR: 0x00010 = 0x0040
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0040
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x4000 );
WR: 0x00010 = 0x4000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x4000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x7b2 );
RD: 0x007B2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x9b3 );
RD: 0x009B3 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x7f2 );
RD: 0x007F2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x9f3 );
RD: 0x009F3 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x7f2, 0x2 );
WR: 0x007F2 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x7f2 );
RD: 0x007F2 = 0x0002
--> (cs_status) ten_reg_write( 0x0, 0x9f3, 0x3 );
WR: 0x009F3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x9f3 );
RD: 0x009F3 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x80 );
WR: 0x00010 = 0x0080
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0080
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x8000 );
WR: 0x00010 = 0x8000
--> (cs_uint16) ten_reg_read( 0x0, 0x10 );
RD: 0x00010 = 0x8000
--> (cs_status) ten_reg_write( 0x0, 0x10, 0x0 );
WR: 0x00010 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x7f2 );
RD: 0x007F2 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x9f3 );
RD: 0x009F3 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x15 );
RD: 0x00015 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x15, 0x0 );
WR: 0x00015 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0xfc0 );
RD: 0x00FC0 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0xfc3 );
RD: 0x00FC3 = 0x3210
--> (cs_status) ten_reg_write( 0x0, 0xfc0, 0xfc0 );
WR: 0x00FC0 = 0x0FC0
--> (cs_uint16) ten_reg_read( 0x0, 0xfc0 );
RD: 0x00FC0 = 0x0FC0
--> (cs_status) ten_reg_write( 0x0, 0xfc3, 0x743 );
WR: 0x00FC3 = 0x0743
--> (cs_uint16) ten_reg_read( 0x0, 0xfc3 );
RD: 0x00FC3 = 0x0743
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x24 );
WR: 0x00003 = 0x0024
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0024
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0xfc0 );
RD: 0x00FC0 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0xfc3 );
RD: 0x00FC3 = 0x3210
--> (cs_status) ten_reg_write( 0x0, 0x16, 0x0 );
WR: 0x00016 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x17, 0x0 );
WR: 0x00017 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x4, 0x0 );
WR: 0x00004 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1048 );
RD: 0x01048 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1051 );
RD: 0x01051 = 0xFF00
--> (cs_uint16) ten_reg_read( 0x0, 0x18fd );
RD: 0x018FD = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x18eb );
RD: 0x018EB = 0x0087
--> (cs_uint16) ten_reg_read( 0x0, 0x1904 );
RD: 0x01904 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x190d );
RD: 0x0190D = 0x003F
--> (cs_status) ten_reg_write( 0x0, 0x1048, 0x1008 );
WR: 0x01048 = 0x1008
--> (cs_uint16) ten_reg_read( 0x0, 0x1048 );
RD: 0x01048 = 0x1008
--> (cs_status) ten_reg_write( 0x0, 0x1051, 0x1051 );
WR: 0x01051 = 0x1051
--> (cs_uint16) ten_reg_read( 0x0, 0x1051 );
RD: 0x01051 = 0x1051
--> (cs_status) ten_reg_write( 0x0, 0x18fd, 0x18fd );
WR: 0x018FD = 0x18FD
--> (cs_uint16) ten_reg_read( 0x0, 0x18fd );
RD: 0x018FD = 0x18FD
--> (cs_status) ten_reg_write( 0x0, 0x18eb, 0xeb );
WR: 0x018EB = 0x00EB
--> (cs_uint16) ten_reg_read( 0x0, 0x18eb );
RD: 0x018EB = 0x00EB
--> (cs_status) ten_reg_write( 0x0, 0x1904, 0x1904 );
WR: 0x01904 = 0x1904
--> (cs_uint16) ten_reg_read( 0x0, 0x1904 );
RD: 0x01904 = 0x1904
--> (cs_status) ten_reg_write( 0x0, 0x190d, 0x10d );
WR: 0x0190D = 0x010D
--> (cs_uint16) ten_reg_read( 0x0, 0x190d );
RD: 0x0190D = 0x010D
--> (cs_uint16) ten_reg_read( 0x0, 0x2048 );
RD: 0x02048 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x2051 );
RD: 0x02051 = 0xFF00
--> (cs_uint16) ten_reg_read( 0x0, 0x28fd );
RD: 0x028FD = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x28eb );
RD: 0x028EB = 0x0087
--> (cs_uint16) ten_reg_read( 0x0, 0x2904 );
RD: 0x02904 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x290d );
RD: 0x0290D = 0x003F
--> (cs_status) ten_reg_write( 0x0, 0x2048, 0x1008 );
WR: 0x02048 = 0x1008
--> (cs_uint16) ten_reg_read( 0x0, 0x2048 );
RD: 0x02048 = 0x1008
--> (cs_status) ten_reg_write( 0x0, 0x2051, 0x1051 );
WR: 0x02051 = 0x1051
--> (cs_uint16) ten_reg_read( 0x0, 0x2051 );
RD: 0x02051 = 0x1051
--> (cs_status) ten_reg_write( 0x0, 0x28fd, 0x18fd );
WR: 0x028FD = 0x18FD
--> (cs_uint16) ten_reg_read( 0x0, 0x28fd );
RD: 0x028FD = 0x18FD
--> (cs_status) ten_reg_write( 0x0, 0x28eb, 0xeb );
WR: 0x028EB = 0x00EB
--> (cs_uint16) ten_reg_read( 0x0, 0x28eb );
RD: 0x028EB = 0x00EB
--> (cs_status) ten_reg_write( 0x0, 0x2904, 0x1904 );
WR: 0x02904 = 0x1904
--> (cs_uint16) ten_reg_read( 0x0, 0x2904 );
RD: 0x02904 = 0x1904
--> (cs_status) ten_reg_write( 0x0, 0x290d, 0x10d );
WR: 0x0290D = 0x010D
--> (cs_uint16) ten_reg_read( 0x0, 0x290d );
RD: 0x0290D = 0x010D
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x13, 0xffff );
WR: 0x00013 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x13, 0x0 );
WR: 0x00013 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x15 );
RD: 0x00015 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x15, 0x0 );
WR: 0x00015 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4002 );
RD: 0x04002 = 0x003F
--> (cs_uint16) ten_reg_read( 0x0, 0x4401 );
RD: 0x04401 = 0x1F00
--> (cs_uint16) ten_reg_read( 0x0, 0x4401 );
RD: 0x04401 = 0x1F00
--> (cs_uint16) ten_reg_read( 0x0, 0x4089 );
RD: 0x04089 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4501 );
RD: 0x04501 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4705 );
RD: 0x04705 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4806 );
RD: 0x04806 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x40c9 );
RD: 0x040C9 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4541 );
RD: 0x04541 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4725 );
RD: 0x04725 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4826 );
RD: 0x04826 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4109 );
RD: 0x04109 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4581 );
RD: 0x04581 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4745 );
RD: 0x04745 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4846 );
RD: 0x04846 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4149 );
RD: 0x04149 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x45c1 );
RD: 0x045C1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4765 );
RD: 0x04765 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4866 );
RD: 0x04866 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4189 );
RD: 0x04189 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4601 );
RD: 0x04601 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4785 );
RD: 0x04785 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4886 );
RD: 0x04886 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x41c9 );
RD: 0x041C9 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4641 );
RD: 0x04641 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47a5 );
RD: 0x047A5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48a6 );
RD: 0x048A6 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4209 );
RD: 0x04209 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4681 );
RD: 0x04681 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47c5 );
RD: 0x047C5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48c6 );
RD: 0x048C6 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4249 );
RD: 0x04249 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x46c1 );
RD: 0x046C1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47e5 );
RD: 0x047E5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48e6 );
RD: 0x048E6 = 0x3322
--> (cs_status) ten_reg_write( 0x0, 0x4002, 0x3f );
WR: 0x04002 = 0x003F
--> (cs_uint16) ten_reg_read( 0x0, 0x4002 );
RD: 0x04002 = 0x003F
--> (cs_status) ten_reg_write( 0x0, 0x4401, 0x401 );
WR: 0x04401 = 0x0401
--> (cs_uint16) ten_reg_read( 0x0, 0x4401 );
RD: 0x04401 = 0x0401
--> (cs_status) ten_reg_write( 0x0, 0x4441, 0x401 );
WR: 0x04441 = 0x0401
--> (cs_uint16) ten_reg_read( 0x0, 0x4441 );
RD: 0x04441 = 0x0401
--> (cs_status) ten_reg_write( 0x0, 0x4089, 0x89 );
WR: 0x04089 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4089 );
RD: 0x04089 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4501, 0x1 );
WR: 0x04501 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4501 );
RD: 0x04501 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x4705, 0x4705 );
WR: 0x04705 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x4705 );
RD: 0x04705 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x4806, 0x4806 );
WR: 0x04806 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x4806 );
RD: 0x04806 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x40c9, 0x89 );
WR: 0x040C9 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x40c9 );
RD: 0x040C9 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4541, 0x1 );
WR: 0x04541 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4541 );
RD: 0x04541 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x4725, 0x4705 );
WR: 0x04725 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x4725 );
RD: 0x04725 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x4826, 0x4806 );
WR: 0x04826 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x4826 );
RD: 0x04826 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x4109, 0x89 );
WR: 0x04109 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4109 );
RD: 0x04109 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4581, 0x1 );
WR: 0x04581 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4581 );
RD: 0x04581 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x4745, 0x4705 );
WR: 0x04745 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x4745 );
RD: 0x04745 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x4846, 0x4806 );
WR: 0x04846 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x4846 );
RD: 0x04846 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x4149, 0x89 );
WR: 0x04149 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4149 );
RD: 0x04149 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x45c1, 0x1 );
WR: 0x045C1 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x45c1 );
RD: 0x045C1 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x4765, 0x4705 );
WR: 0x04765 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x4765 );
RD: 0x04765 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x4866, 0x4806 );
WR: 0x04866 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x4866 );
RD: 0x04866 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x4189, 0x89 );
WR: 0x04189 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4189 );
RD: 0x04189 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4601, 0x1 );
WR: 0x04601 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4601 );
RD: 0x04601 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x4785, 0x4705 );
WR: 0x04785 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x4785 );
RD: 0x04785 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x4886, 0x4806 );
WR: 0x04886 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x4886 );
RD: 0x04886 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x41c9, 0x89 );
WR: 0x041C9 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x41c9 );
RD: 0x041C9 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4641, 0x1 );
WR: 0x04641 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4641 );
RD: 0x04641 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x47a5, 0x4705 );
WR: 0x047A5 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x47a5 );
RD: 0x047A5 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x48a6, 0x4806 );
WR: 0x048A6 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x48a6 );
RD: 0x048A6 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x4209, 0x89 );
WR: 0x04209 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4209 );
RD: 0x04209 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x4681, 0x1 );
WR: 0x04681 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x4681 );
RD: 0x04681 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x47c5, 0x4705 );
WR: 0x047C5 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x47c5 );
RD: 0x047C5 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x48c6, 0x4806 );
WR: 0x048C6 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x48c6 );
RD: 0x048C6 = 0x4806
--> (cs_status) ten_reg_write( 0x0, 0x4249, 0x89 );
WR: 0x04249 = 0x0089
--> (cs_uint16) ten_reg_read( 0x0, 0x4249 );
RD: 0x04249 = 0x0089
--> (cs_status) ten_reg_write( 0x0, 0x46c1, 0x1 );
WR: 0x046C1 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x46c1 );
RD: 0x046C1 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x47e5, 0x4705 );
WR: 0x047E5 = 0x4705
--> (cs_uint16) ten_reg_read( 0x0, 0x47e5 );
RD: 0x047E5 = 0x4705
--> (cs_status) ten_reg_write( 0x0, 0x48e6, 0x4806 );
WR: 0x048E6 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x48e6 );
RD: 0x048E6 = 0x4806
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x22 );
WR: 0x00003 = 0x0022
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0022
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x4002 );
RD: 0x04002 = 0x003F
--> (cs_uint16) ten_reg_read( 0x0, 0x4401 );
RD: 0x04401 = 0x1F00
--> (cs_uint16) ten_reg_read( 0x0, 0x4401 );
RD: 0x04401 = 0x1F00
--> (cs_uint16) ten_reg_read( 0x0, 0x4089 );
RD: 0x04089 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4501 );
RD: 0x04501 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4705 );
RD: 0x04705 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4806 );
RD: 0x04806 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x40c9 );
RD: 0x040C9 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4541 );
RD: 0x04541 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4725 );
RD: 0x04725 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4826 );
RD: 0x04826 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4109 );
RD: 0x04109 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4581 );
RD: 0x04581 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4745 );
RD: 0x04745 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4846 );
RD: 0x04846 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4149 );
RD: 0x04149 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x45c1 );
RD: 0x045C1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4765 );
RD: 0x04765 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4866 );
RD: 0x04866 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4189 );
RD: 0x04189 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4601 );
RD: 0x04601 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x4785 );
RD: 0x04785 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x4886 );
RD: 0x04886 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x41c9 );
RD: 0x041C9 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4641 );
RD: 0x04641 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47a5 );
RD: 0x047A5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48a6 );
RD: 0x048A6 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4209 );
RD: 0x04209 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x4681 );
RD: 0x04681 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47c5 );
RD: 0x047C5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48c6 );
RD: 0x048C6 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x4249 );
RD: 0x04249 = 0x0002
--> (cs_uint16) ten_reg_read( 0x0, 0x46c1 );
RD: 0x046C1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x47e5 );
RD: 0x047E5 = 0x1100
--> (cs_uint16) ten_reg_read( 0x0, 0x48e6 );
RD: 0x048E6 = 0x3322
--> (cs_uint16) ten_reg_read( 0x0, 0x15 );
RD: 0x00015 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x15, 0x1 );
WR: 0x00015 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x18, 0x0 );
WR: 0x00018 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x5 );
WR: 0x00009 = 0x0005
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfffa );
WR: 0x00009 = 0xFFFA
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x5 );
WR: 0x00009 = 0x0005
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfffa );
WR: 0x00009 = 0xFFFA
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xa );
WR: 0x00009 = 0x000A
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfff5 );
WR: 0x00009 = 0xFFF5
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xa );
WR: 0x00009 = 0x000A
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfff5 );
WR: 0x00009 = 0xFFF5
--> (cs_status) ten_reg_write( 0x0, 0x18, 0xffff );
WR: 0x00018 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x18, 0x0 );
WR: 0x00018 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x0 );
WR: 0x00009 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x90 );
WR: 0x00009 = 0x0090
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xff6f );
WR: 0x00009 = 0xFF6F
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x90 );
WR: 0x00009 = 0x0090
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xff6f );
WR: 0x00009 = 0xFF6F
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x120 );
WR: 0x00009 = 0x0120
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfedf );
WR: 0x00009 = 0xFEDF
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x120 );
WR: 0x00009 = 0x0120
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfedf );
WR: 0x00009 = 0xFEDF
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x240 );
WR: 0x00009 = 0x0240
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfdbf );
WR: 0x00009 = 0xFDBF
--> (cs_status) ten_reg_write( 0x0, 0x9, 0x240 );
WR: 0x00009 = 0x0240
--> (cs_status) ten_reg_write( 0x0, 0x9, 0xfdbf );
WR: 0x00009 = 0xFDBF
--> (cs_status) ten_reg_write( 0x0, 0x18, 0xffff );
WR: 0x00018 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x19, 0x0 );
WR: 0x00019 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x0 );
WR: 0x0000A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x11 );
WR: 0x0000A = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffee );
WR: 0x0000A = 0xFFEE
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x11 );
WR: 0x0000A = 0x0011
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffee );
WR: 0x0000A = 0xFFEE
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x22 );
WR: 0x0000A = 0x0022
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffdd );
WR: 0x0000A = 0xFFDD
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x22 );
WR: 0x0000A = 0x0022
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffdd );
WR: 0x0000A = 0xFFDD
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x44 );
WR: 0x0000A = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffbb );
WR: 0x0000A = 0xFFBB
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x44 );
WR: 0x0000A = 0x0044
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xffbb );
WR: 0x0000A = 0xFFBB
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x88 );
WR: 0x0000A = 0x0088
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xff77 );
WR: 0x0000A = 0xFF77
--> (cs_status) ten_reg_write( 0x0, 0xa, 0x88 );
WR: 0x0000A = 0x0088
--> (cs_status) ten_reg_write( 0x0, 0xa, 0xff77 );
WR: 0x0000A = 0xFF77
--> (cs_status) ten_reg_write( 0x0, 0x19, 0xffff );
WR: 0x00019 = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x1a, 0x0 );
WR: 0x0001A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b, 0x0 );
WR: 0x0001B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x0 );
WR: 0x0000B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x15 );
WR: 0x0000B = 0x0015
--> (cs_status) ten_reg_write( 0x0, 0xb, 0xffea );
WR: 0x0000B = 0xFFEA
--> (cs_uint16) ten_reg_read( 0x0, 0x7000 );
RD: 0x07000 = 0x0177
--> (cs_status) ten_reg_write( 0x0, 0x7000, 0x0 );
WR: 0x07000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x7000 );
RD: 0x07000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x15 );
WR: 0x0000B = 0x0015
--> (cs_status) ten_reg_write( 0x0, 0xb, 0xffea );
WR: 0x0000B = 0xFFEA
--> (cs_uint16) ten_reg_read( 0x0, 0x7000 );
RD: 0x07000 = 0x0177
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x2a );
WR: 0x0000B = 0x002A
--> (cs_status) ten_reg_write( 0x0, 0xb, 0xffd5 );
WR: 0x0000B = 0xFFD5
--> (cs_uint16) ten_reg_read( 0x0, 0x8000 );
RD: 0x08000 = 0x0177
--> (cs_status) ten_reg_write( 0x0, 0x8000, 0x0 );
WR: 0x08000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x8000 );
RD: 0x08000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xb, 0x2a );
WR: 0x0000B = 0x002A
--> (cs_status) ten_reg_write( 0x0, 0xb, 0xffd5 );
WR: 0x0000B = 0xFFD5
--> (cs_uint16) ten_reg_read( 0x0, 0x8000 );
RD: 0x08000 = 0x0177
--> (cs_status) ten_reg_write( 0x0, 0x1a, 0xffff );
WR: 0x0001A = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x1b, 0xffff );
WR: 0x0001B = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x15 );
RD: 0x00015 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x15, 0x1 );
WR: 0x00015 = 0x0001
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x28 );
WR: 0x00003 = 0x0028
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0028
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x9242 );
RD: 0x09242 = 0x1FFF
--> (cs_status) ten_reg_write( 0x0, 0x9242, 0x1242 );
WR: 0x09242 = 0x1242
--> (cs_uint16) ten_reg_read( 0x0, 0x9242 );
RD: 0x09242 = 0x1242
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x28 );
WR: 0x00003 = 0x0028
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0028
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0x9242 );
RD: 0x09242 = 0x1FFF
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x30 );
WR: 0x00003 = 0x0030
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0030
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0xd242 );
RD: 0x0D242 = 0x1FFF
--> (cs_status) ten_reg_write( 0x0, 0xd242, 0x1242 );
WR: 0x0D242 = 0x1242
--> (cs_uint16) ten_reg_read( 0x0, 0xd242 );
RD: 0x0D242 = 0x1242
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0020
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x30 );
WR: 0x00003 = 0x0030
--> (cs_uint16) ten_reg_read( 0x0, 0x3 );
RD: 0x00003 = 0x0030
--> (cs_status) ten_reg_write( 0x0, 0x3, 0x20 );
WR: 0x00003 = 0x0020
--> (cs_uint16) ten_reg_read( 0x0, 0xd242 );
RD: 0x0D242 = 0x1FFF
--> (cs_uint16) ten_reg_read( 0x0, 0x15 );
RD: 0x00015 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x15, 0xd );
WR: 0x00015 = 0x000D
--> (cs_status) ten_reg_write( 0x0, 0x1c, 0x0 );
WR: 0x0001C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1d, 0x0 );
WR: 0x0001D = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x111 );
WR: 0x0000C = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfeee );
WR: 0x0000C = 0xFEEE
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xffff );
WR: 0x0000D = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x11000 );
RD: 0x11000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x11000, 0x0 );
WR: 0x11000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x11000 );
RD: 0x11000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x111 );
WR: 0x0000C = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfeee );
WR: 0x0000C = 0xFEEE
--> (cs_uint16) ten_reg_read( 0x0, 0x11000 );
RD: 0x11000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x222 );
WR: 0x0000C = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfddd );
WR: 0x0000C = 0xFDDD
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xffff );
WR: 0x0000D = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x12000 );
RD: 0x12000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x12000, 0x0 );
WR: 0x12000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x12000 );
RD: 0x12000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x222 );
WR: 0x0000C = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfddd );
WR: 0x0000C = 0xFDDD
--> (cs_uint16) ten_reg_read( 0x0, 0x12000 );
RD: 0x12000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x444 );
WR: 0x0000C = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfbbb );
WR: 0x0000C = 0xFBBB
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xffff );
WR: 0x0000D = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x13000 );
RD: 0x13000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x13000, 0x0 );
WR: 0x13000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x13000 );
RD: 0x13000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x444 );
WR: 0x0000C = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xfbbb );
WR: 0x0000C = 0xFBBB
--> (cs_uint16) ten_reg_read( 0x0, 0x13000 );
RD: 0x13000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x888 );
WR: 0x0000C = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xf777 );
WR: 0x0000C = 0xF777
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xffff );
WR: 0x0000D = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x14000 );
RD: 0x14000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x14000, 0x0 );
WR: 0x14000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x14000 );
RD: 0x14000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xc, 0x888 );
WR: 0x0000C = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xf777 );
WR: 0x0000C = 0xF777
--> (cs_uint16) ten_reg_read( 0x0, 0x14000 );
RD: 0x14000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x111 );
WR: 0x0000D = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfeee );
WR: 0x0000D = 0xFEEE
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xffff );
WR: 0x0000C = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x15000 );
RD: 0x15000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x15000, 0x0 );
WR: 0x15000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x15000 );
RD: 0x15000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x111 );
WR: 0x0000D = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfeee );
WR: 0x0000D = 0xFEEE
--> (cs_uint16) ten_reg_read( 0x0, 0x15000 );
RD: 0x15000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x222 );
WR: 0x0000D = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfddd );
WR: 0x0000D = 0xFDDD
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xffff );
WR: 0x0000C = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x16000 );
RD: 0x16000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x16000, 0x0 );
WR: 0x16000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x16000 );
RD: 0x16000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x222 );
WR: 0x0000D = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfddd );
WR: 0x0000D = 0xFDDD
--> (cs_uint16) ten_reg_read( 0x0, 0x16000 );
RD: 0x16000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x444 );
WR: 0x0000D = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfbbb );
WR: 0x0000D = 0xFBBB
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xffff );
WR: 0x0000C = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x17000 );
RD: 0x17000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x17000, 0x0 );
WR: 0x17000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x17000 );
RD: 0x17000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x444 );
WR: 0x0000D = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xfbbb );
WR: 0x0000D = 0xFBBB
--> (cs_uint16) ten_reg_read( 0x0, 0x17000 );
RD: 0x17000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x888 );
WR: 0x0000D = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xf777 );
WR: 0x0000D = 0xF777
--> (cs_status) ten_reg_write( 0x0, 0xc, 0xffff );
WR: 0x0000C = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x18000 );
RD: 0x18000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x18000, 0x0 );
WR: 0x18000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x18000 );
RD: 0x18000 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xd, 0x888 );
WR: 0x0000D = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xd, 0xf777 );
WR: 0x0000D = 0xF777
--> (cs_uint16) ten_reg_read( 0x0, 0x18000 );
RD: 0x18000 = 0x017F
--> (cs_status) ten_reg_write( 0x0, 0x1c, 0xffff );
WR: 0x0001C = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x1d, 0xffff );
WR: 0x0001D = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x1e, 0x0 );
WR: 0x0001E = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1f, 0x0 );
WR: 0x0001F = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19101, 0x1ff );
WR: 0x19101 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x19102, 0x7f );
WR: 0x19102 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19103, 0x1 );
WR: 0x19103 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19104, 0x3 );
WR: 0x19104 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19100, 0x0 );
WR: 0x19100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19501, 0x1ff );
WR: 0x19501 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x19502, 0x7f );
WR: 0x19502 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19503, 0x1 );
WR: 0x19503 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19504, 0x3 );
WR: 0x19504 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19500, 0x0 );
WR: 0x19500 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19901, 0x1ff );
WR: 0x19901 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x19902, 0x7f );
WR: 0x19902 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19903, 0x1 );
WR: 0x19903 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19904, 0x3 );
WR: 0x19904 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19900, 0x0 );
WR: 0x19900 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19d01, 0x1ff );
WR: 0x19D01 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x19d02, 0x7f );
WR: 0x19D02 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x19d03, 0x1 );
WR: 0x19D03 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x19d04, 0x3 );
WR: 0x19D04 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x19d00, 0x0 );
WR: 0x19D00 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a101, 0x1ff );
WR: 0x1A101 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x1a102, 0x7f );
WR: 0x1A102 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a103, 0x1 );
WR: 0x1A103 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a104, 0x3 );
WR: 0x1A104 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a100, 0x0 );
WR: 0x1A100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a501, 0x1ff );
WR: 0x1A501 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x1a502, 0x7f );
WR: 0x1A502 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a503, 0x1 );
WR: 0x1A503 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a504, 0x3 );
WR: 0x1A504 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a500, 0x0 );
WR: 0x1A500 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a901, 0x1ff );
WR: 0x1A901 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x1a902, 0x7f );
WR: 0x1A902 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1a903, 0x1 );
WR: 0x1A903 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1a904, 0x3 );
WR: 0x1A904 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1a900, 0x0 );
WR: 0x1A900 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1ad01, 0x1ff );
WR: 0x1AD01 = 0x01FF
--> (cs_status) ten_reg_write( 0x0, 0x1ad02, 0x7f );
WR: 0x1AD02 = 0x007F
--> (cs_status) ten_reg_write( 0x0, 0x1ad03, 0x1 );
WR: 0x1AD03 = 0x0001
--> (cs_status) ten_reg_write( 0x0, 0x1ad04, 0x3 );
WR: 0x1AD04 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x1ad00, 0x0 );
WR: 0x1AD00 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x111 );
WR: 0x0000E = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfeee );
WR: 0x0000E = 0xFEEE
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xffff );
WR: 0x0000F = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x19110 );
RD: 0x19110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19089 );
RD: 0x19089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x190d1 );
RD: 0x190D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191eb );
RD: 0x191EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191cf );
RD: 0x191CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19244 );
RD: 0x19244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19110, 0xff );
WR: 0x19110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19110 );
RD: 0x19110 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x19089, 0x5ee );
WR: 0x19089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19089 );
RD: 0x19089 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x190d1, 0x0 );
WR: 0x190D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x190d1 );
RD: 0x190D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x191eb, 0x0 );
WR: 0x191EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191eb );
RD: 0x191EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x191cf, 0x0 );
WR: 0x191CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191cf );
RD: 0x191CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19244, 0x0 );
WR: 0x19244 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19244 );
RD: 0x19244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x111 );
WR: 0x0000E = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfeee );
WR: 0x0000E = 0xFEEE
--> (cs_uint16) ten_reg_read( 0x0, 0x19110 );
RD: 0x19110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19089 );
RD: 0x19089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x190d1 );
RD: 0x190D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191eb );
RD: 0x191EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x191cf );
RD: 0x191CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19244 );
RD: 0x19244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x222 );
WR: 0x0000E = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfddd );
WR: 0x0000E = 0xFDDD
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xffff );
WR: 0x0000F = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x19510 );
RD: 0x19510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19489 );
RD: 0x19489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x194d1 );
RD: 0x194D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195eb );
RD: 0x195EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195cf );
RD: 0x195CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19644 );
RD: 0x19644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19510, 0xff );
WR: 0x19510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19510 );
RD: 0x19510 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x19489, 0x5ee );
WR: 0x19489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19489 );
RD: 0x19489 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x194d1, 0x0 );
WR: 0x194D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x194d1 );
RD: 0x194D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x195eb, 0x0 );
WR: 0x195EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195eb );
RD: 0x195EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x195cf, 0x0 );
WR: 0x195CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195cf );
RD: 0x195CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19644, 0x0 );
WR: 0x19644 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19644 );
RD: 0x19644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x222 );
WR: 0x0000E = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfddd );
WR: 0x0000E = 0xFDDD
--> (cs_uint16) ten_reg_read( 0x0, 0x19510 );
RD: 0x19510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19489 );
RD: 0x19489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x194d1 );
RD: 0x194D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195eb );
RD: 0x195EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x195cf );
RD: 0x195CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19644 );
RD: 0x19644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x444 );
WR: 0x0000E = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfbbb );
WR: 0x0000E = 0xFBBB
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xffff );
WR: 0x0000F = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x19910 );
RD: 0x19910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19889 );
RD: 0x19889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x198d1 );
RD: 0x198D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199eb );
RD: 0x199EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199cf );
RD: 0x199CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19a44 );
RD: 0x19A44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19910, 0xff );
WR: 0x19910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19910 );
RD: 0x19910 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x19889, 0x5ee );
WR: 0x19889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19889 );
RD: 0x19889 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x198d1, 0x0 );
WR: 0x198D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x198d1 );
RD: 0x198D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x199eb, 0x0 );
WR: 0x199EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199eb );
RD: 0x199EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x199cf, 0x0 );
WR: 0x199CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199cf );
RD: 0x199CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19a44, 0x0 );
WR: 0x19A44 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19a44 );
RD: 0x19A44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x444 );
WR: 0x0000E = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xfbbb );
WR: 0x0000E = 0xFBBB
--> (cs_uint16) ten_reg_read( 0x0, 0x19910 );
RD: 0x19910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19889 );
RD: 0x19889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x198d1 );
RD: 0x198D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199eb );
RD: 0x199EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x199cf );
RD: 0x199CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19a44 );
RD: 0x19A44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x888 );
WR: 0x0000E = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xf777 );
WR: 0x0000E = 0xF777
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xffff );
WR: 0x0000F = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x19d10 );
RD: 0x19D10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19c89 );
RD: 0x19C89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19cd1 );
RD: 0x19CD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19deb );
RD: 0x19DEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19dcf );
RD: 0x19DCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19e44 );
RD: 0x19E44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19d10, 0xff );
WR: 0x19D10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19d10 );
RD: 0x19D10 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x19c89, 0x5ee );
WR: 0x19C89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19c89 );
RD: 0x19C89 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x19cd1, 0x0 );
WR: 0x19CD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19cd1 );
RD: 0x19CD1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19deb, 0x0 );
WR: 0x19DEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19deb );
RD: 0x19DEB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19dcf, 0x0 );
WR: 0x19DCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19dcf );
RD: 0x19DCF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x19e44, 0x0 );
WR: 0x19E44 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19e44 );
RD: 0x19E44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xe, 0x888 );
WR: 0x0000E = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xf777 );
WR: 0x0000E = 0xF777
--> (cs_uint16) ten_reg_read( 0x0, 0x19d10 );
RD: 0x19D10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x19c89 );
RD: 0x19C89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x19cd1 );
RD: 0x19CD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19deb );
RD: 0x19DEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19dcf );
RD: 0x19DCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x19e44 );
RD: 0x19E44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x111 );
WR: 0x0000F = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfeee );
WR: 0x0000F = 0xFEEE
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xffff );
WR: 0x0000E = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a110 );
RD: 0x1A110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a089 );
RD: 0x1A089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a0d1 );
RD: 0x1A0D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1eb );
RD: 0x1A1EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1cf );
RD: 0x1A1CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a244 );
RD: 0x1A244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a110, 0xff );
WR: 0x1A110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a110 );
RD: 0x1A110 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x1a089, 0x5ee );
WR: 0x1A089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a089 );
RD: 0x1A089 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x1a0d1, 0x0 );
WR: 0x1A0D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a0d1 );
RD: 0x1A0D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a1eb, 0x0 );
WR: 0x1A1EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1eb );
RD: 0x1A1EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a1cf, 0x0 );
WR: 0x1A1CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1cf );
RD: 0x1A1CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a244, 0x0 );
WR: 0x1A244 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a244 );
RD: 0x1A244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x111 );
WR: 0x0000F = 0x0111
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfeee );
WR: 0x0000F = 0xFEEE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a110 );
RD: 0x1A110 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a089 );
RD: 0x1A089 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a0d1 );
RD: 0x1A0D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1eb );
RD: 0x1A1EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a1cf );
RD: 0x1A1CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a244 );
RD: 0x1A244 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x222 );
WR: 0x0000F = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfddd );
WR: 0x0000F = 0xFDDD
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xffff );
WR: 0x0000E = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a510 );
RD: 0x1A510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a489 );
RD: 0x1A489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a4d1 );
RD: 0x1A4D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5eb );
RD: 0x1A5EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5cf );
RD: 0x1A5CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a644 );
RD: 0x1A644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a510, 0xff );
WR: 0x1A510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a510 );
RD: 0x1A510 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x1a489, 0x5ee );
WR: 0x1A489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a489 );
RD: 0x1A489 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x1a4d1, 0x0 );
WR: 0x1A4D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a4d1 );
RD: 0x1A4D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a5eb, 0x0 );
WR: 0x1A5EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5eb );
RD: 0x1A5EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a5cf, 0x0 );
WR: 0x1A5CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5cf );
RD: 0x1A5CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a644, 0x0 );
WR: 0x1A644 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a644 );
RD: 0x1A644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x222 );
WR: 0x0000F = 0x0222
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfddd );
WR: 0x0000F = 0xFDDD
--> (cs_uint16) ten_reg_read( 0x0, 0x1a510 );
RD: 0x1A510 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a489 );
RD: 0x1A489 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a4d1 );
RD: 0x1A4D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5eb );
RD: 0x1A5EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a5cf );
RD: 0x1A5CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a644 );
RD: 0x1A644 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x444 );
WR: 0x0000F = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfbbb );
WR: 0x0000F = 0xFBBB
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xffff );
WR: 0x0000E = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a910 );
RD: 0x1A910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a889 );
RD: 0x1A889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a8d1 );
RD: 0x1A8D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9eb );
RD: 0x1A9EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9cf );
RD: 0x1A9CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1aa44 );
RD: 0x1AA44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a910, 0xff );
WR: 0x1A910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a910 );
RD: 0x1A910 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x1a889, 0x5ee );
WR: 0x1A889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a889 );
RD: 0x1A889 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x1a8d1, 0x0 );
WR: 0x1A8D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a8d1 );
RD: 0x1A8D1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a9eb, 0x0 );
WR: 0x1A9EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9eb );
RD: 0x1A9EB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1a9cf, 0x0 );
WR: 0x1A9CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9cf );
RD: 0x1A9CF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1aa44, 0x0 );
WR: 0x1AA44 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1aa44 );
RD: 0x1AA44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x444 );
WR: 0x0000F = 0x0444
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xfbbb );
WR: 0x0000F = 0xFBBB
--> (cs_uint16) ten_reg_read( 0x0, 0x1a910 );
RD: 0x1A910 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1a889 );
RD: 0x1A889 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1a8d1 );
RD: 0x1A8D1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9eb );
RD: 0x1A9EB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1a9cf );
RD: 0x1A9CF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1aa44 );
RD: 0x1AA44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x888 );
WR: 0x0000F = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xf777 );
WR: 0x0000F = 0xF777
--> (cs_status) ten_reg_write( 0x0, 0xe, 0xffff );
WR: 0x0000E = 0xFFFF
--> (cs_uint16) ten_reg_read( 0x0, 0x1ad10 );
RD: 0x1AD10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1ac89 );
RD: 0x1AC89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1acd1 );
RD: 0x1ACD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adeb );
RD: 0x1ADEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adcf );
RD: 0x1ADCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1ae44 );
RD: 0x1AE44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1ad10, 0xff );
WR: 0x1AD10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1ad10 );
RD: 0x1AD10 = 0x00FF
--> (cs_status) ten_reg_write( 0x0, 0x1ac89, 0x5ee );
WR: 0x1AC89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1ac89 );
RD: 0x1AC89 = 0x05EE
--> (cs_status) ten_reg_write( 0x0, 0x1acd1, 0x0 );
WR: 0x1ACD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1acd1 );
RD: 0x1ACD1 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1adeb, 0x0 );
WR: 0x1ADEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adeb );
RD: 0x1ADEB = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1adcf, 0x0 );
WR: 0x1ADCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adcf );
RD: 0x1ADCF = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1ae44, 0x0 );
WR: 0x1AE44 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1ae44 );
RD: 0x1AE44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0xf, 0x888 );
WR: 0x0000F = 0x0888
--> (cs_status) ten_reg_write( 0x0, 0xf, 0xf777 );
WR: 0x0000F = 0xF777
--> (cs_uint16) ten_reg_read( 0x0, 0x1ad10 );
RD: 0x1AD10 = 0x00FF
--> (cs_uint16) ten_reg_read( 0x0, 0x1ac89 );
RD: 0x1AC89 = 0x05EE
--> (cs_uint16) ten_reg_read( 0x0, 0x1acd1 );
RD: 0x1ACD1 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adeb );
RD: 0x1ADEB = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1adcf );
RD: 0x1ADCF = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1ae44 );
RD: 0x1AE44 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1e, 0xffff );
WR: 0x0001E = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x1f, 0xffff );
WR: 0x0001F = 0xFFFF
--> (cs_status) ten_reg_write( 0x0, 0x10a, 0x0 );
WR: 0x0010A = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x100, 0x0 );
WR: 0x00100 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b000, 0x0 );
WR: 0x1B000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1b023 );
RD: 0x1B023 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b023, 0x1f );
WR: 0x1B023 = 0x001F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b023 );
RD: 0x1B023 = 0x001F
--> (cs_status) ten_reg_write( 0x0, 0x1b100, 0x0 );
WR: 0x1B100 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1b123 );
RD: 0x1B123 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b123, 0x1f );
WR: 0x1B123 = 0x001F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b123 );
RD: 0x1B123 = 0x001F
--> (cs_status) ten_reg_write( 0x0, 0x10c, 0x0 );
WR: 0x0010C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x0, 0x0 );
WR: 0x00000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1b439 );
RD: 0x1B439 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b439, 0x3 );
WR: 0x1B439 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b439 );
RD: 0x1B439 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b479 );
RD: 0x1B479 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b479, 0x3 );
WR: 0x1B479 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b479 );
RD: 0x1B479 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b4b9 );
RD: 0x1B4B9 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b4b9, 0x3 );
WR: 0x1B4B9 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b4b9 );
RD: 0x1B4B9 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b4f9 );
RD: 0x1B4F9 = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b4f9, 0x3 );
WR: 0x1B4F9 = 0x0003
--> (cs_uint16) ten_reg_read( 0x0, 0x1b4f9 );
RD: 0x1B4F9 = 0x0003
--> (cs_status) ten_reg_write( 0x0, 0x10b, 0x0 );
WR: 0x0010B = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x0, 0x0 );
WR: 0x00000 = 0x0000
--> (cs_uint16) ten_reg_read( 0x0, 0x1b21c );
RD: 0x1B21C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b21c, 0xf );
WR: 0x1B21C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b21c );
RD: 0x1B21C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b29c );
RD: 0x1B29C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b29c, 0xf );
WR: 0x1B29C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b29c );
RD: 0x1B29C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b31c );
RD: 0x1B31C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b31c, 0xf );
WR: 0x1B31C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b31c );
RD: 0x1B31C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b39c );
RD: 0x1B39C = 0x0000
--> (cs_status) ten_reg_write( 0x0, 0x1b39c, 0xf );
WR: 0x1B39C = 0x000F
--> (cs_uint16) ten_reg_read( 0x0, 0x1b39c );
RD: 0x1B39C = 0x000F
--> cs_trans_server_stop( 0x1 );
ten_drvr_unload
ten_dev_unregister
ten_mod_close
module id 0x0000 closed.
ten_mod_close
module id 0x0001 closed.
T41 device (0) unregistered!
T41 Driver Unloaded.
No driver caused errors found while closing phy
SERVER: cs_trans_server_stop() ... exiting!
