module lab4_3 (
	input wire clk,
	input wire rst,
	input wire load,
	input wire [6:0] din,
	input wire dir,
    
	output wire [6:0] q);
	
	wire rst_int;
	wire load_int;
	wire [6:0] din_int;
	wire dir_int;
	
	parameter top_cmd = 25_000_000;
	
	always @(posedge clk) begin
		din_int <= din;
		dir_int <= dir;
		load_int <= load;
	end
	
	always @(posedge clk, negedge rst) begin
		rst_int <= 1'b1;
	end