# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /fpga_riscv32_minimal/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# fpga_riscv32_minimal
wave create -pattern none -portmode in -language vhdl /fpga_riscv32_minimal/reset
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_1_pc_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_1_instruction
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/Stage_2_rs1_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/Stage_2_rs2_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_2_rs1_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_2_rs2_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_input_0
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_input_1
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 1 0 /fpga_riscv32_minimal/Stage_5_Wb_sel
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Control_immediate
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 3 0 /fpga_riscv32_minimal/Control_ALU_operation
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 2 0 /fpga_riscv32_minimal/Control_forward_mux_0
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 2 0 /fpga_riscv32_minimal/Control_forward_mux_1
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl /fpga_riscv32_minimal/Control_wr_write
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/IDEXE_rs1_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/IDEXE_rs2_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/IDEXE_rs1_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/EXMEM_wr_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/EXMEM_alu_outpu
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 1 0 /fpga_riscv32_minimal/MEMWB_Wb_sel
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl /fpga_riscv32_minimal/MEMWB_wr_data
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/MEMWB_wr_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/MEMWB_alu_output
# fpga_riscv32_minimal
# Compile of fpga_riscv32_minimal.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /fpga_riscv32_minimal/clock
# fpga_riscv32_minimal
wave create -pattern none -portmode in -language vhdl /fpga_riscv32_minimal/reset
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_1_pc_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_1_instruction
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/Stage_2_rs1_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/Stage_2_rs2_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_2_rs1_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_2_rs2_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_input_0
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_input_1
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Stage_3_ALU_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 1 0 /fpga_riscv32_minimal/Stage_5_Wb_sel
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/Control_immediate
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 3 0 /fpga_riscv32_minimal/Control_ALU_operation
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 2 0 /fpga_riscv32_minimal/Control_forward_mux_0
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 2 0 /fpga_riscv32_minimal/Control_forward_mux_1
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl /fpga_riscv32_minimal/Control_wr_write
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/IDEXE_rs1_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/IDEXE_rs2_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/IDEXE_rs1_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/EXMEM_wr_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/EXMEM_alu_output
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 1 0 /fpga_riscv32_minimal/MEMWB_Wb_sel
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl /fpga_riscv32_minimal/MEMWB_wr_data
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 4 0 /fpga_riscv32_minimal/MEMWB_wr_reg_idx
# fpga_riscv32_minimal
wave create -pattern none -portmode out -language vhdl -range 31 0 /fpga_riscv32_minimal/MEMWB_alu_output
# fpga_riscv32_minimal
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_1_pc_output
add wave -position 2 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_1_instruction
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_2_rs1_idx
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_2_rs2_idx
add wave -position 6 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_2_rs1_output
add wave -position 7 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_2_rs2_output
add wave -position 9 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_3_alu_input_0
add wave -position 10 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_3_alu_input_1
add wave -position 11 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_3_alu_output
add wave -position 0 -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/clock
add wave -position 1 -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/reset
add wave -position end -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_data
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_reg_idx
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_alu_output
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wb_sel
add wave -position 23 -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_data
add wave -position 24 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_reg_idx
add wave -position 25 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_alu_output
add wave -position 26 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wb_sel
add wave -position 14 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/exmem_wr_reg_idx
add wave -position 15 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/exmem_alu_output
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/stage_5_wb_sel
add wave -position end -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
add wave -position end -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/reset
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_immediate
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_alu_operation
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_forward_mux_0
add wave -position end -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_forward_mux_1
add wave -position end -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_wr_write
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do -append
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /hazard_control_unit/clear
# hazard_control_unit
wave create -pattern none -portmode in -language vhdl /hazard_control_unit/clock
# hazard_control_unit
wave create -pattern none -portmode in -language vhdl /hazard_control_unit/flushing_control
# hazard_control_unit
wave create -pattern none -portmode out -language vhdl /hazard_control_unit/flushing_output
# hazard_control_unit
add wave -position end -format Logic -height 17 -editable 2 NewSig:/hazard_control_unit/flushing_control
add wave -position end -format Logic -height 17 -editable 2 NewSig:/hazard_control_unit/flushing_output
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /ifid_register/clock
# ifid_register
wave create -pattern none -portmode in -language vhdl /ifid_register/clear
# ifid_register
wave create -pattern none -portmode in -language vhdl /ifid_register/enable
# ifid_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /ifid_register/pc_count_in
# ifid_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /ifid_register/pc_added_in
# ifid_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /ifid_register/pc_count_out
# ifid_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /ifid_register/pc_added_out
# ifid_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /ifid_register/instruction_data_in
# ifid_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /ifid_register/instruction_data_out
# ifid_register
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/ifid_register/pc_count_out
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /pc/clock
# pc
wave create -pattern none -portmode in -language vhdl /pc/clear
# pc
wave create -pattern none -portmode in -language vhdl -range 31 0 /pc/pc_in
# pc
wave create -pattern none -portmode in -language vhdl /pc/pc_enable
# pc
wave create -pattern none -portmode out -language vhdl -range 31 0 /pc/pc_count
# pc
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl -range 31 0 /mux2/value1
# mux2
wave create -pattern none -portmode in -language vhdl -range 31 0 /mux2/value2
# mux2
wave create -pattern none -portmode in -language vhdl /mux2/selection
# mux2
wave create -pattern none -portmode out -language vhdl -range 31 0 /mux2/mux_result
# mux2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /datapath/clock
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/reset
# datapath
wave create -pattern none -portmode in -language vhdl -range 4 0 /datapath/rs1_reg_idx
# datapath
wave create -pattern none -portmode in -language vhdl -range 4 0 /datapath/rs2_reg_idx
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/wr_data
# datapath
wave create -pattern none -portmode in -language vhdl -range 4 0 /datapath/wr_reg_idx
# datapath
wave create -pattern none -portmode in -language vhdl -range 31 0 /datapath/immediate
# datapath
wave create -pattern none -portmode in -language vhdl -range 3 0 /datapath/alu_operation
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/alu_branch
# datapath
wave create -pattern none -portmode in -language vhdl -range 2 0 /datapath/alu_branch_control
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/JTU_mux_sel
# datapath
wave create -pattern none -portmode in -language vhdl -range 2 0 /datapath/data_format
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/datamem_write
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/jump_flag
# datapath
wave create -pattern none -portmode in -language vhdl -range 1 0 /datapath/mux0_sel
# datapath
wave create -pattern none -portmode in -language vhdl /datapath/mux1_sel
# datapath
wave create -pattern none -portmode buffer -language vhdl -range 31 0 /datapath/instruction
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_instruction_address
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_alu_output
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_alu_input_0
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_alu_input_1
# datapath
wave create -pattern none -portmode out -language vhdl -range 2 0 /datapath/debug_forward_mux_0
# datapath
wave create -pattern none -portmode out -language vhdl -range 2 0 /datapath/debug_forward_mux_1
# datapath
wave create -pattern none -portmode out -language vhdl -range 4 0 /datapath/debug_rs1_reg_idx_ID_EXE
# datapath
wave create -pattern none -portmode out -language vhdl -range 4 0 /datapath/debug_wr_reg_idx_EX_MEM
# datapath
wave create -pattern none -portmode out -language vhdl -range 1 0 /datapath/debug_mux0_sel_MEM_WB
# datapath
wave create -pattern none -portmode out -language vhdl /datapath/debug_wr_data_MEM_WB
# datapath
wave create -pattern none -portmode out -language vhdl -range 4 0 /datapath/debug_wr_reg_idx_MEM_WB
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_alu_output_MEM_WB
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_alu_output_EX_MEM
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_register_bank_output_0
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_register_bank_output_1
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_register_bank_output_0_ID_EX
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_register_bank_output_1_ID_EX
# datapath
wave create -pattern none -portmode out -language vhdl -range 31 0 /datapath/debug_instruction
# datapath
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/datapath/wr_reg_idx
add wave -position 10 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/datapath/wr_reg_idx
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do -append
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /idex_register/clock
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/clear
# idex_register
wave create -pattern none -portmode in -language vhdl -range 3 0 /idex_register/ALU_operation_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/ALU_branch_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 2 0 /idex_register/ALU_branch_control_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/mux1_sel_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/JTU_mux_sel_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 2 0 /idex_register/data_format_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/datamem_write_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/jump_flag_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 1 0 /idex_register/mux0_sel_in
# idex_register
wave create -pattern none -portmode in -language vhdl /idex_register/reg_file_write_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 4 0 /idex_register/reg_file_write_address_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 4 0 /idex_register/register_file_read_address_0_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 4 0 /idex_register/register_file_read_address_1_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /idex_register/register_file_output_0_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /idex_register/register_file_output_1_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /idex_register/immediate_in
# idex_register
wave create -pattern none -portmode in -language vhdl -range 31 0 /idex_register/instruction_address_in
# idex_register
wave create -pattern none -portmode out -language vhdl -range 3 0 /idex_register/ALU_operation_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/ALU_branch_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 2 0 /idex_register/ALU_branch_control_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/mux1_sel_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/JTU_mux_sel_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 2 0 /idex_register/data_format_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/datamem_write_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/jump_flag_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 1 0 /idex_register/mux0_sel_out
# idex_register
wave create -pattern none -portmode out -language vhdl /idex_register/reg_file_write_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 4 0 /idex_register/reg_file_write_address_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 4 0 /idex_register/register_file_read_address_0_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 4 0 /idex_register/register_file_read_address_1_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /idex_register/register_file_output_0_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /idex_register/register_file_output_1_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /idex_register/immediate_out
# idex_register
wave create -pattern none -portmode out -language vhdl -range 31 0 /idex_register/instruction_address_out
# idex_register
add wave -position 11 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/instruction_address_out
add wave -position 10 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_immediate
add wave -position 11 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_alu_operation
add wave -position 12 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_forward_mux_0
add wave -position 13 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_forward_mux_1
add wave -position 14 -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/control_wr_write
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl -range 4 0 /forwarding_unit/reg_file_read_address_0_ID_EXE
# forwarding_unit
wave create -pattern none -portmode in -language vhdl -range 4 0 /forwarding_unit/reg_file_read_address_1_ID_EXE
# forwarding_unit
wave create -pattern none -portmode in -language vhdl /forwarding_unit/reg_file_write_EX_MEM
# forwarding_unit
wave create -pattern none -portmode in -language vhdl -range 4 0 /forwarding_unit/reg_file_write_address_EX_MEM
# forwarding_unit
wave create -pattern none -portmode in -language vhdl -range 1 0 /forwarding_unit/mux_0_sel_EX_MEM
# forwarding_unit
wave create -pattern none -portmode in -language vhdl /forwarding_unit/reg_file_write_MEM_WB
# forwarding_unit
wave create -pattern none -portmode in -language vhdl -range 4 0 /forwarding_unit/reg_file_write_address_MEM_WB
# forwarding_unit
wave create -pattern none -portmode in -language vhdl -range 1 0 /forwarding_unit/mux_0_sel_MEM_WB
# forwarding_unit
wave create -pattern none -portmode out -language vhdl -range 2 0 /forwarding_unit/forward_mux_0_control
# forwarding_unit
wave create -pattern none -portmode out -language vhdl -range 2 0 /forwarding_unit/forward_mux_1_control
# forwarding_unit
add wave -position 17 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/immediate_out
add wave -position 22 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/reg_file_write_address_out
add wave -position 22 -format Logic -height 17 -editable 2 NewSig:/idex_register/reg_file_write_out
add wave -position 24 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/alu_operation_out
add wave -position 25 -format Logic -height 17 -editable 2 NewSig:/idex_register/alu_branch_out
add wave -position 26 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/alu_branch_control_out
add wave -position 27 -format Logic -height 17 -editable 2 NewSig:/idex_register/mux1_sel_out
add wave -position 28 -format Logic -height 17 -editable 2 NewSig:/idex_register/jtu_mux_sel_out
add wave -position 29 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/data_format_out
add wave -position 30 -format Logic -height 17 -editable 2 NewSig:/idex_register/datamem_write_out
add wave -position 31 -format Logic -height 17 -editable 2 NewSig:/idex_register/jump_flag_out
add wave -position 32 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/idex_register/mux0_sel_out
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /controller/clock
# controller
wave create -pattern none -portmode in -language vhdl /controller/reset
# controller
wave create -pattern none -portmode in -language vhdl -range 31 0 /controller/instruction
# controller
wave create -pattern none -portmode out -language vhdl -range 4 0 /controller/r1_reg_idx
# controller
wave create -pattern none -portmode out -language vhdl -range 4 0 /controller/r2_reg_idx
# controller
wave create -pattern none -portmode out -language vhdl /controller/reg_file_write
# controller
wave create -pattern none -portmode out -language vhdl -range 4 0 /controller/wr_reg_idx
# controller
wave create -pattern none -portmode out -language vhdl -range 31 0 /controller/immediate
# controller
wave create -pattern none -portmode out -language vhdl -range 3 0 /controller/ALU_operation
# controller
wave create -pattern none -portmode out -language vhdl /controller/ALU_branch
# controller
wave create -pattern none -portmode out -language vhdl -range 2 0 /controller/ALU_branch_control
# controller
wave create -pattern none -portmode out -language vhdl /controller/JTU_mux_sel
# controller
wave create -pattern none -portmode out -language vhdl -range 2 0 /controller/data_format
# controller
wave create -pattern none -portmode out -language vhdl /controller/datamem_write
# controller
wave create -pattern none -portmode out -language vhdl /controller/jump_flag
# controller
wave create -pattern none -portmode out -language vhdl -range 1 0 /controller/mux0_sel
# controller
wave create -pattern none -portmode out -language vhdl /controller/mux1_sel
# controller
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/instruction
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/r1_reg_idx
add wave -position 6 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/r2_reg_idx
add wave -position 7 -format Logic -height 17 -editable 2 NewSig:/controller/reg_file_write
add wave -position 8 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/wr_reg_idx
add wave -position 9 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/immediate
add wave -position 10 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/alu_operation
add wave -position 11 -format Logic -height 17 -editable 2 NewSig:/controller/alu_branch
add wave -position 12 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/alu_branch_control
add wave -position 13 -format Logic -height 17 -editable 2 NewSig:/controller/jtu_mux_sel
add wave -position 14 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/data_format
add wave -position 15 -format Logic -height 17 -editable 2 NewSig:/controller/datamem_write
add wave -position 16 -format Logic -height 17 -editable 2 NewSig:/controller/jump_flag
add wave -position 17 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/controller/mux0_sel
add wave -position 18 -format Logic -height 17 -editable 2 NewSig:/controller/mux1_sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do -append
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/clock
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/clear
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 2 0 /exmem_pipeline/data_format_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/datamem_write_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/jump_flag_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 1 0 /exmem_pipeline/mux0_sel_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/reg_file_write_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 4 0 /exmem_pipeline/reg_file_write_address_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/ALU_output_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/register_file_output_1_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/ALU_branch_response_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/instruction_address_in
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 2 0 /exmem_pipeline/data_format_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/datamem_write_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/jump_flag_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 1 0 /exmem_pipeline/mux0_sel_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/reg_file_write_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 4 0 /exmem_pipeline/reg_file_write_address_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/ALU_output_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/register_file_output_1_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/ALU_branch_response_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/instruction_address_out
# exmem_pipeline
add wave -position 42 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/data_format_out
add wave -position 43 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/datamem_write_out
add wave -position 44 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/jump_flag_out
add wave -position 45 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/mux0_sel_out
add wave -position 46 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/reg_file_write_out
add wave -position 47 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/reg_file_write_address_out
add wave -position 48 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/alu_output_out
add wave -position 49 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/register_file_output_1_out
add wave -position 50 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/alu_branch_response_out
add wave -position 51 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/instruction_address_out
add wave -position 42 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/exmem_pipeline/instruction_address_out
add wave -position 43 -format Logic -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_data
add wave -position 44 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wr_reg_idx
add wave -position 45 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_alu_output
add wave -position 46 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/fpga_riscv32_minimal/memwb_wb_sel
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /jump_target_unit/mux_sel
# jump_target_unit
wave create -pattern none -portmode in -language vhdl -range 31 0 /jump_target_unit/current_instruction_address
# jump_target_unit
wave create -pattern none -portmode in -language vhdl -range 31 0 /jump_target_unit/regfile_address
# jump_target_unit
wave create -pattern none -portmode in -language vhdl -range 31 0 /jump_target_unit/immediate
# jump_target_unit
wave create -pattern none -portmode out -language vhdl -range 31 0 /jump_target_unit/target_address
# jump_target_unit
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do -append
add wave -position 52 -format Logic -height 17 -editable 2 NewSig:/jump_target_unit/mux_sel
add wave -position 53 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/jump_target_unit/current_instruction_address
add wave -position 54 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/jump_target_unit/regfile_address
add wave -position 55 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/jump_target_unit/immediate
add wave -position 56 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/jump_target_unit/target_address
add wave -position 52 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/jump_flag_out
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/clock
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/clear
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 2 0 /exmem_pipeline/data_format_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/datamem_write_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/jump_flag_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 1 0 /exmem_pipeline/mux0_sel_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/reg_file_write_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 4 0 /exmem_pipeline/reg_file_write_address_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/ALU_output_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/register_file_output_1_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl /exmem_pipeline/ALU_branch_response_in
# exmem_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /exmem_pipeline/instruction_address_in
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 2 0 /exmem_pipeline/data_format_out
# /exmem_pipeline/data_format_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/datamem_write_out
# /exmem_pipeline/datamem_write_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/jump_flag_out
# /exmem_pipeline/jump_flag_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode out -language vhdl -range 1 0 /exmem_pipeline/mux0_sel_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/reg_file_write_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 4 0 /exmem_pipeline/reg_file_write_address_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/ALU_output_out
# exmem_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/register_file_output_1_out
# /exmem_pipeline/register_file_output_1_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode out -language vhdl /exmem_pipeline/ALU_branch_response_out
# /exmem_pipeline/alu_branch_response_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave create -pattern none -portmode out -language vhdl -range 31 0 /exmem_pipeline/instruction_address_out
# /exmem_pipeline/instruction_address_out already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
wave create -pattern none -portmode in -language vhdl /memwb_pipeline/clock
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl /memwb_pipeline/clear
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl -range 1 0 /memwb_pipeline/mux0_sel_in
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl /memwb_pipeline/reg_file_write_in
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl -range 4 0 /memwb_pipeline/reg_file_write_address_in
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /memwb_pipeline/ALU_output_in
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /memwb_pipeline/datamem_output_in
# memwb_pipeline
wave create -pattern none -portmode in -language vhdl -range 31 0 /memwb_pipeline/instruction_address_in
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl -range 1 0 /memwb_pipeline/mux0_sel_out
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl /memwb_pipeline/reg_file_write_out
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl -range 4 0 /memwb_pipeline/reg_file_write_address_out
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /memwb_pipeline/ALU_output_out
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /memwb_pipeline/datamem_output_out
# memwb_pipeline
wave create -pattern none -portmode out -language vhdl -range 31 0 /memwb_pipeline/instruction_address_out
# memwb_pipeline
add wave -position 58 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/memwb_pipeline/instruction_address_out
add wave -position 49 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/memwb_pipeline/datamem_output_in
add wave -position 50 -format Logic -height 17 -editable 2 NewSig:/exmem_pipeline/datamem_write_out
add wave -position 50 -autoscale 1 -format Literal -height 17 -editable 2 NewSig:/memwb_pipeline/datamem_output_in
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/allinstructions.do -append
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 2900ns NewSig:/fpga_riscv32_minimal/clock
# memwb_pipeline
wave modify -driver freeze -pattern constant -value 1 -starttime 0ns -endtime 100ns NewSig:/fpga_riscv32_minimal/reset
# memwb_pipeline
wave modify -driver freeze -pattern constant -value 0 -starttime 100ns -endtime 2900ns NewSig:/fpga_riscv32_minimal/reset
# memwb_pipeline
wave export -file tballinst -starttime 0 -endtime 2900 -format vhdl -designunit fpga_riscv32_minimal
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Compile of tballinst.vhd was successful.
wave editwrite -file F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/model.do
vsim work.tballinst
# vsim work.tballinst 
# Start time: 13:01:48 on Dec 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tballinst(tballinst_arch)
# Loading ieee.numeric_std(body)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
add wave -position end sim:/tballinst/*
add wave -position end sim:/tballinst/DUT/*
add wave -position end sim:/tballinst/DUT/controller_0/*
add wave -position end sim:/tballinst/DUT/datapath_0/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
add wave -position end sim:/tballinst/DUT/datapath_0/MEM_WB_PLR/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/wave.do
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
add wave -position 59 sim:/tballinst/DUT/datapath_0/MEM_WB_PLR/instruction_address_reg/*
add wave -position 59 sim:/tballinst/DUT/datapath_0/mux_0/*
add wave -position end sim:/tballinst/DUT/datapath_0/MEM_WB_PLR/*
add wave -position end sim:/tballinst/DUT/datapath_0/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/wave.do
add wave -position 45 sim:/tballinst/DUT/datapath_0/*
add wave -position 3 sim:/tballinst/DUT/datapath_0/pc_mux/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
add wave -position 28 sim:/tballinst/DUT/datapath_0/JTU_0/*
# Compile of idex_register.vhd failed with 6 errors.
# Compile of idex_register.vhd failed with 5 errors.
# Compile of idex_register.vhd failed with 4 errors.
# Compile of idex_register.vhd was successful.
# Compile of datapath.vhd failed with 1 errors.
# Compile of datapath.vhd was successful.
# Compile of datapath.vhd was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.datapath(arch_datapath)
# Loading work.idex_register(arch_idex_register)
add wave -position 9 sim:/tballinst/DUT/datapath_0/ID_EX_PLR/*
add wave -position 35 sim:/tballinst/DUT/datapath_0/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Compile of controller.vhd was successful with warnings.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.controller(behavioral)
# Compile of controller.vhd was successful with warnings.
# A time value could not be extracted from the current line
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 30 (0 to 29).
#    Time: 1050 ns  Iteration: 6  Process: /tballinst/DUT/controller_0/logic File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
# Fatal error in Process logic at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd line 380
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.controller(behavioral)
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
quit -sim
# End time: 19:54:14 on Dec 13,2020, Elapsed time: 6:52:26
# Errors: 0, Warnings: 1
# Errors: 0, Warnings: 0
# Compile of adder.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of alu.vhd was successful.
# Errors: 0, Warnings: 1
# Compile of controller.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datamem.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datamem_interface.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of forwarding_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of hazard_control_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of instmem.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux2.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux3_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux5_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux32_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register1b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register2b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register3b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register4b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register5b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register32b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register32b_falling.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of exmem_pipeline.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of idex_register.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ifid_register.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of jump_target_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of memwb_pipeline.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of pc.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register_bank.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datapath.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of fpga_riscv32_minimal.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of tballinst.vhd was successful.
vsim work.tballinst
# vsim work.tballinst 
# Start time: 19:55:08 on Dec 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tballinst(tballinst_arch)
# Loading ieee.numeric_std(body)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
add wave -position end sim:/tballinst/*
add wave -position end model:/tballinst/*
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 30 (0 to 29).
#    Time: 1050 ns  Iteration: 6  Process: /tballinst/DUT/controller_0/logic File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
# Fatal error in Process logic at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd line 380
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
quit -sim
# End time: 19:57:35 on Dec 13,2020, Elapsed time: 0:02:27
# Errors: 1, Warnings: 14
quit -sim
vsim work.tballinst
# vsim work.tballinst 
# Start time: 19:58:57 on Dec 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tballinst(tballinst_arch)
# Loading ieee.numeric_std(body)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
do wave.do
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 30 (0 to 29).
#    Time: 1050 ns  Iteration: 6  Process: /tballinst/DUT/controller_0/logic File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
# Fatal error in Process logic at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd line 380
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
# Compile of controller.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of adder.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of alu.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of controller.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datamem.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datamem_interface.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of forwarding_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of hazard_control_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of instmem.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux2.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux3_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux5_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of mux32_1.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register1b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register2b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register3b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register4b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register5b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register32b.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register32b_falling.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of exmem_pipeline.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of idex_register.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ifid_register.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of jump_target_unit.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of memwb_pipeline.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of pc.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of register_bank.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of datapath.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of fpga_riscv32_minimal.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of tballinst.vhd was successful.
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
# Compile of controller.vhd was successful with warnings.
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful with warnings.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 31 (0 to 30).
#    Time: 1050 ns  Iteration: 6  Process: /tballinst/DUT/controller_0/logic File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd
# Fatal error in Process logic at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd line 380
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/controller.vhd 380 Process logic
# 
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1650 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
run
run
run
run
run
run
run
run
run
run
add wave -position end sim:/tballinst/DUT/datapath_0/JTU_0/*
restart -f
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd failed with 1 errors.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 1 failed with 1 error.
# Compile of exmem_pipeline.vhd failed with 1 errors.
# Compile of exmem_pipeline.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position 0 sim:/tballinst/DUT/datapath_0/pc_mux/*
restart -f
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 2 sim:/tballinst/DUT/datapath_0/FLUSH/*
restart -f
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3 sim:/tballinst/DUT/datapath_0/program_counter/*
restart -f
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 9 sim:/tballinst/DUT/datapath_0/instruction_memory/*
add wave -position 14 sim:/tballinst/DUT/datapath_0/alu_pc/*
restart -f
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# ** Error: (vsim-3170) Could not find 'register32b_falling(arch_register32b)'.
#         Searched libraries:
#             F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/work
# Load interrupted
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
run
# No Design Loaded!
# Load canceled
quit -sim
# End time: 21:40:57 on Dec 13,2020, Elapsed time: 1:42:00
# Errors: 0, Warnings: 3
vsim work.tballinst
# vsim work.tballinst 
# Start time: 21:41:01 on Dec 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.tballinst(tballinst_arch)
# Loading ieee.numeric_std(body)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 17 sim:/tballinst/DUT/datapath_0/*
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/latest
run
run
# ** Fatal: (vsim-3734) Index value 49152 is out of range 8192 downto 0.
#    Time: 2 us  Iteration: 5  Process: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3/line__24 File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd
# Fatal error in Architecture behavioural at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd line 24
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd 24 Architecture behavioural
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd 24 Architecture behavioural
# 
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1600 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
#  Trace back: invalid command name ".main_pane.cs.9.pw"
#     while executing
# "$w cget -opaqueresize"
#     (procedure "::tk::panedwindow::ReleaseSash" line 2)
#     invoked from within
# "::tk::panedwindow::ReleaseSash $w $opaque"
#     (procedure "::tk::panedwindow::2DReleaseSash" line 8)
#     invoked from within
# "::tk::panedwindow::2DReleaseSash .main_pane.wave.interior.cs.body.pw 1438 376 1849 537 0"
#     (command bound to event)
#    <2:F:/intelFPGA/20.1/modelsim_ase/win32aloem/tk8.6/bgerror.tcl:106: ::tkerror {invalid command name ".main_pane.cs.9.pw"}
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3734) Index value 32768 is out of range 8192 downto 0.
#    Time: 3 us  Iteration: 5  Process: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3/line__24 File: F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd
# Fatal error in Architecture behavioural at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd line 24
# 
# HDL call sequence:
# Stopped at F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/datamem.vhd 24 Architecture behavioural
# 
# Compile of datamem.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of hazard_control_unit.vhd failed with 1 errors.
# Compile of hazard_control_unit.vhd failed with 1 errors.
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd failed with 1 errors.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 1 failed with 1 error.
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
add wave -position 0 sim:/tballinst/DUT/datapath_0/program_counter/*
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1700 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd failed with 1 errors.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 1 failed with 1 error.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 0 sim:/tballinst/DUT/datapath_0/IF_ID_PLR/*
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 47 sim:/tballinst/DUT/datapath_0/datamem_module_0/*
write format wave -window .main_pane.wave.interior.cs.body.pw.wf F:/QuartusProjects/fpga-riscv32-minimal/simulation/modelsim/RISC_ALL_INSTRUCTIONS/latest
# Compile of adder.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of datamem.vhd was successful.
# Compile of datamem_interface.vhd was successful.
# Compile of forwarding_unit.vhd was successful.
# Compile of hazard_control_unit.vhd was successful.
# Compile of instmem.vhd was successful.
# Compile of mux2.vhd was successful.
# Compile of mux3_1.vhd was successful.
# Compile of mux5_1.vhd was successful.
# Compile of mux32_1.vhd was successful.
# Compile of register1b.vhd was successful.
# Compile of register2b.vhd was successful.
# Compile of register3b.vhd was successful.
# Compile of register4b.vhd was successful.
# Compile of register5b.vhd was successful.
# Compile of register32b.vhd was successful.
# Compile of register32b_falling.vhd was successful.
# Compile of exmem_pipeline.vhd was successful.
# Compile of idex_register.vhd was successful.
# Compile of ifid_register.vhd was successful.
# Compile of jump_target_unit.vhd was successful.
# Compile of memwb_pipeline.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of register_bank.vhd was successful.
# Compile of tb.vhd was successful.
# Compile of datapath.vhd was successful.
# Compile of fpga_riscv32_minimal.vhd was successful.
# Compile of tballinst.vhd was successful.
# 30 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tballinst(tballinst_arch)
# Loading work.fpga_riscv32_minimal(arch_minimal_riscv32)
# Loading work.controller(behavioral)
# Loading work.datapath(arch_datapath)
# Loading work.pc(behavioral)
# Loading work.register32b(arch_register32b)
# Loading work.instmem(description)
# Loading work.adder(adder32)
# Loading work.mux2(behavioral)
# Loading work.ifid_register(behavioral)
# Loading work.mux3_1(arch_mux3_1)
# Loading work.register_bank(arch_register_bank)
# Loading work.register32b_falling(arch_register32b_falling)
# Loading work.mux32_1(arch_mux32_1)
# Loading work.idex_register(arch_idex_register)
# Loading work.register4b(arch_register4b)
# Loading work.register1b(arch_register1b)
# Loading work.register3b(arch_register3b)
# Loading work.register2b(arch_register2b)
# Loading work.register5b(arch_register5b)
# Loading work.forwarding_unit(arch_forwarding)
# Loading work.mux5_1(arch_mux5_1)
# Loading work.alu(arch_alu)
# Loading work.jump_target_unit(arch_jump_unit)
# Loading work.exmem_pipeline(arch_exmem)
# Loading work.hazard_control_unit(arch_hazard_unit)
# Loading work.datamem_interface(behavioural)
# Loading work.datamem(behavioural)
# Loading work.memwb_pipeline(arch_memwb_register)
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /tballinst/DUT/datapath_0/alu_pc
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /tballinst/DUT/datapath_0/JTU_0/internal_adder
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 1500 ns  Iteration: 5  Instance: /tballinst/DUT/datapath_0/datamem_module_0/datamem_3
run
run
run
run
run
quit -sim
# End time: 15:50:23 on Dec 14,2020, Elapsed time: 18:09:22
# Errors: 0, Warnings: 21
