# Ignore Verilog Language
*.v linguist-detectable=false
# Detectable VHDL Language
*.vhd linguist-detectable=true
