// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.3
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Loop_Row_DCT_Loop_pr (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        buf_2d_in_0_address0,
        buf_2d_in_0_ce0,
        buf_2d_in_0_q0,
        buf_2d_in_0_address1,
        buf_2d_in_0_ce1,
        buf_2d_in_0_q1,
        buf_2d_in_1_address0,
        buf_2d_in_1_ce0,
        buf_2d_in_1_q0,
        buf_2d_in_1_address1,
        buf_2d_in_1_ce1,
        buf_2d_in_1_q1,
        buf_2d_in_2_address0,
        buf_2d_in_2_ce0,
        buf_2d_in_2_q0,
        buf_2d_in_2_address1,
        buf_2d_in_2_ce1,
        buf_2d_in_2_q1,
        buf_2d_in_3_address0,
        buf_2d_in_3_ce0,
        buf_2d_in_3_q0,
        buf_2d_in_3_address1,
        buf_2d_in_3_ce1,
        buf_2d_in_3_q1,
        buf_2d_in_4_address0,
        buf_2d_in_4_ce0,
        buf_2d_in_4_q0,
        buf_2d_in_4_address1,
        buf_2d_in_4_ce1,
        buf_2d_in_4_q1,
        buf_2d_in_5_address0,
        buf_2d_in_5_ce0,
        buf_2d_in_5_q0,
        buf_2d_in_5_address1,
        buf_2d_in_5_ce1,
        buf_2d_in_5_q1,
        buf_2d_in_6_address0,
        buf_2d_in_6_ce0,
        buf_2d_in_6_q0,
        buf_2d_in_6_address1,
        buf_2d_in_6_ce1,
        buf_2d_in_6_q1,
        buf_2d_in_7_address0,
        buf_2d_in_7_ce0,
        buf_2d_in_7_q0,
        buf_2d_in_7_address1,
        buf_2d_in_7_ce1,
        buf_2d_in_7_q1,
        row_outbuf_i_address0,
        row_outbuf_i_ce0,
        row_outbuf_i_we0,
        row_outbuf_i_d0
);

parameter    ap_ST_fsm_state1 = 3'b1;
parameter    ap_ST_fsm_state2 = 3'b10;
parameter    ap_ST_fsm_state3 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_1 = 4'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [2:0] buf_2d_in_0_address0;
output   buf_2d_in_0_ce0;
input  [15:0] buf_2d_in_0_q0;
output  [2:0] buf_2d_in_0_address1;
output   buf_2d_in_0_ce1;
input  [15:0] buf_2d_in_0_q1;
output  [2:0] buf_2d_in_1_address0;
output   buf_2d_in_1_ce0;
input  [15:0] buf_2d_in_1_q0;
output  [2:0] buf_2d_in_1_address1;
output   buf_2d_in_1_ce1;
input  [15:0] buf_2d_in_1_q1;
output  [2:0] buf_2d_in_2_address0;
output   buf_2d_in_2_ce0;
input  [15:0] buf_2d_in_2_q0;
output  [2:0] buf_2d_in_2_address1;
output   buf_2d_in_2_ce1;
input  [15:0] buf_2d_in_2_q1;
output  [2:0] buf_2d_in_3_address0;
output   buf_2d_in_3_ce0;
input  [15:0] buf_2d_in_3_q0;
output  [2:0] buf_2d_in_3_address1;
output   buf_2d_in_3_ce1;
input  [15:0] buf_2d_in_3_q1;
output  [2:0] buf_2d_in_4_address0;
output   buf_2d_in_4_ce0;
input  [15:0] buf_2d_in_4_q0;
output  [2:0] buf_2d_in_4_address1;
output   buf_2d_in_4_ce1;
input  [15:0] buf_2d_in_4_q1;
output  [2:0] buf_2d_in_5_address0;
output   buf_2d_in_5_ce0;
input  [15:0] buf_2d_in_5_q0;
output  [2:0] buf_2d_in_5_address1;
output   buf_2d_in_5_ce1;
input  [15:0] buf_2d_in_5_q1;
output  [2:0] buf_2d_in_6_address0;
output   buf_2d_in_6_ce0;
input  [15:0] buf_2d_in_6_q0;
output  [2:0] buf_2d_in_6_address1;
output   buf_2d_in_6_ce1;
input  [15:0] buf_2d_in_6_q1;
output  [2:0] buf_2d_in_7_address0;
output   buf_2d_in_7_ce0;
input  [15:0] buf_2d_in_7_q0;
output  [2:0] buf_2d_in_7_address1;
output   buf_2d_in_7_ce1;
input  [15:0] buf_2d_in_7_q1;
output  [5:0] row_outbuf_i_address0;
output   row_outbuf_i_ce0;
output   row_outbuf_i_we0;
output  [15:0] row_outbuf_i_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
wire   [3:0] i_fu_110_p2;
reg   [3:0] i_reg_119;
wire   [0:0] ap_CS_fsm_state2;
wire    grp_dct_1d_1_fu_62_ap_start;
wire    grp_dct_1d_1_fu_62_ap_done;
wire    grp_dct_1d_1_fu_62_ap_idle;
wire    grp_dct_1d_1_fu_62_ap_ready;
wire   [2:0] grp_dct_1d_1_fu_62_src_0_address0;
wire    grp_dct_1d_1_fu_62_src_0_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_0_address1;
wire    grp_dct_1d_1_fu_62_src_0_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_1_address0;
wire    grp_dct_1d_1_fu_62_src_1_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_1_address1;
wire    grp_dct_1d_1_fu_62_src_1_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_2_address0;
wire    grp_dct_1d_1_fu_62_src_2_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_2_address1;
wire    grp_dct_1d_1_fu_62_src_2_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_3_address0;
wire    grp_dct_1d_1_fu_62_src_3_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_3_address1;
wire    grp_dct_1d_1_fu_62_src_3_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_4_address0;
wire    grp_dct_1d_1_fu_62_src_4_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_4_address1;
wire    grp_dct_1d_1_fu_62_src_4_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_5_address0;
wire    grp_dct_1d_1_fu_62_src_5_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_5_address1;
wire    grp_dct_1d_1_fu_62_src_5_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_6_address0;
wire    grp_dct_1d_1_fu_62_src_6_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_6_address1;
wire    grp_dct_1d_1_fu_62_src_6_ce1;
wire   [2:0] grp_dct_1d_1_fu_62_src_7_address0;
wire    grp_dct_1d_1_fu_62_src_7_ce0;
wire   [2:0] grp_dct_1d_1_fu_62_src_7_address1;
wire    grp_dct_1d_1_fu_62_src_7_ce1;
wire   [5:0] grp_dct_1d_1_fu_62_dst_address0;
wire    grp_dct_1d_1_fu_62_dst_ce0;
wire    grp_dct_1d_1_fu_62_dst_we0;
wire   [15:0] grp_dct_1d_1_fu_62_dst_d0;
reg   [3:0] i_0_i_reg_50;
wire   [0:0] ap_CS_fsm_state3;
reg    ap_reg_grp_dct_1d_1_fu_62_ap_start;
wire   [0:0] tmp_fu_104_p2;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'b1;
#0 ap_reg_grp_dct_1d_1_fu_62_ap_start = 1'b0;
end

dct_1d_1 grp_dct_1d_1_fu_62(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dct_1d_1_fu_62_ap_start),
    .ap_done(grp_dct_1d_1_fu_62_ap_done),
    .ap_idle(grp_dct_1d_1_fu_62_ap_idle),
    .ap_ready(grp_dct_1d_1_fu_62_ap_ready),
    .src_0_address0(grp_dct_1d_1_fu_62_src_0_address0),
    .src_0_ce0(grp_dct_1d_1_fu_62_src_0_ce0),
    .src_0_q0(buf_2d_in_0_q0),
    .src_0_address1(grp_dct_1d_1_fu_62_src_0_address1),
    .src_0_ce1(grp_dct_1d_1_fu_62_src_0_ce1),
    .src_0_q1(buf_2d_in_0_q1),
    .src_1_address0(grp_dct_1d_1_fu_62_src_1_address0),
    .src_1_ce0(grp_dct_1d_1_fu_62_src_1_ce0),
    .src_1_q0(buf_2d_in_1_q0),
    .src_1_address1(grp_dct_1d_1_fu_62_src_1_address1),
    .src_1_ce1(grp_dct_1d_1_fu_62_src_1_ce1),
    .src_1_q1(buf_2d_in_1_q1),
    .src_2_address0(grp_dct_1d_1_fu_62_src_2_address0),
    .src_2_ce0(grp_dct_1d_1_fu_62_src_2_ce0),
    .src_2_q0(buf_2d_in_2_q0),
    .src_2_address1(grp_dct_1d_1_fu_62_src_2_address1),
    .src_2_ce1(grp_dct_1d_1_fu_62_src_2_ce1),
    .src_2_q1(buf_2d_in_2_q1),
    .src_3_address0(grp_dct_1d_1_fu_62_src_3_address0),
    .src_3_ce0(grp_dct_1d_1_fu_62_src_3_ce0),
    .src_3_q0(buf_2d_in_3_q0),
    .src_3_address1(grp_dct_1d_1_fu_62_src_3_address1),
    .src_3_ce1(grp_dct_1d_1_fu_62_src_3_ce1),
    .src_3_q1(buf_2d_in_3_q1),
    .src_4_address0(grp_dct_1d_1_fu_62_src_4_address0),
    .src_4_ce0(grp_dct_1d_1_fu_62_src_4_ce0),
    .src_4_q0(buf_2d_in_4_q0),
    .src_4_address1(grp_dct_1d_1_fu_62_src_4_address1),
    .src_4_ce1(grp_dct_1d_1_fu_62_src_4_ce1),
    .src_4_q1(buf_2d_in_4_q1),
    .src_5_address0(grp_dct_1d_1_fu_62_src_5_address0),
    .src_5_ce0(grp_dct_1d_1_fu_62_src_5_ce0),
    .src_5_q0(buf_2d_in_5_q0),
    .src_5_address1(grp_dct_1d_1_fu_62_src_5_address1),
    .src_5_ce1(grp_dct_1d_1_fu_62_src_5_ce1),
    .src_5_q1(buf_2d_in_5_q1),
    .src_6_address0(grp_dct_1d_1_fu_62_src_6_address0),
    .src_6_ce0(grp_dct_1d_1_fu_62_src_6_ce0),
    .src_6_q0(buf_2d_in_6_q0),
    .src_6_address1(grp_dct_1d_1_fu_62_src_6_address1),
    .src_6_ce1(grp_dct_1d_1_fu_62_src_6_ce1),
    .src_6_q1(buf_2d_in_6_q1),
    .src_7_address0(grp_dct_1d_1_fu_62_src_7_address0),
    .src_7_ce0(grp_dct_1d_1_fu_62_src_7_ce0),
    .src_7_q0(buf_2d_in_7_q0),
    .src_7_address1(grp_dct_1d_1_fu_62_src_7_address1),
    .src_7_ce1(grp_dct_1d_1_fu_62_src_7_ce1),
    .src_7_q1(buf_2d_in_7_q1),
    .i_2_i(i_0_i_reg_50),
    .dst_address0(grp_dct_1d_1_fu_62_dst_address0),
    .dst_ce0(grp_dct_1d_1_fu_62_dst_ce0),
    .dst_we0(grp_dct_1d_1_fu_62_dst_we0),
    .dst_d0(grp_dct_1d_1_fu_62_dst_d0),
    .i_2_i1(i_0_i_reg_50)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_fu_104_p2 == 1'b0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dct_1d_1_fu_62_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (tmp_fu_104_p2 == 1'b0))) begin
            ap_reg_grp_dct_1d_1_fu_62_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dct_1d_1_fu_62_ap_ready)) begin
            ap_reg_grp_dct_1d_1_fu_62_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == grp_dct_1d_1_fu_62_ap_done))) begin
        i_0_i_reg_50 <= i_reg_119;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        i_0_i_reg_50 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_119 <= i_fu_110_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state2) & ~(tmp_fu_104_p2 == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(tmp_fu_104_p2 == 1'b0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (~(tmp_fu_104_p2 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == grp_dct_1d_1_fu_62_ap_done)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign buf_2d_in_0_address0 = grp_dct_1d_1_fu_62_src_0_address0;

assign buf_2d_in_0_address1 = grp_dct_1d_1_fu_62_src_0_address1;

assign buf_2d_in_0_ce0 = grp_dct_1d_1_fu_62_src_0_ce0;

assign buf_2d_in_0_ce1 = grp_dct_1d_1_fu_62_src_0_ce1;

assign buf_2d_in_1_address0 = grp_dct_1d_1_fu_62_src_1_address0;

assign buf_2d_in_1_address1 = grp_dct_1d_1_fu_62_src_1_address1;

assign buf_2d_in_1_ce0 = grp_dct_1d_1_fu_62_src_1_ce0;

assign buf_2d_in_1_ce1 = grp_dct_1d_1_fu_62_src_1_ce1;

assign buf_2d_in_2_address0 = grp_dct_1d_1_fu_62_src_2_address0;

assign buf_2d_in_2_address1 = grp_dct_1d_1_fu_62_src_2_address1;

assign buf_2d_in_2_ce0 = grp_dct_1d_1_fu_62_src_2_ce0;

assign buf_2d_in_2_ce1 = grp_dct_1d_1_fu_62_src_2_ce1;

assign buf_2d_in_3_address0 = grp_dct_1d_1_fu_62_src_3_address0;

assign buf_2d_in_3_address1 = grp_dct_1d_1_fu_62_src_3_address1;

assign buf_2d_in_3_ce0 = grp_dct_1d_1_fu_62_src_3_ce0;

assign buf_2d_in_3_ce1 = grp_dct_1d_1_fu_62_src_3_ce1;

assign buf_2d_in_4_address0 = grp_dct_1d_1_fu_62_src_4_address0;

assign buf_2d_in_4_address1 = grp_dct_1d_1_fu_62_src_4_address1;

assign buf_2d_in_4_ce0 = grp_dct_1d_1_fu_62_src_4_ce0;

assign buf_2d_in_4_ce1 = grp_dct_1d_1_fu_62_src_4_ce1;

assign buf_2d_in_5_address0 = grp_dct_1d_1_fu_62_src_5_address0;

assign buf_2d_in_5_address1 = grp_dct_1d_1_fu_62_src_5_address1;

assign buf_2d_in_5_ce0 = grp_dct_1d_1_fu_62_src_5_ce0;

assign buf_2d_in_5_ce1 = grp_dct_1d_1_fu_62_src_5_ce1;

assign buf_2d_in_6_address0 = grp_dct_1d_1_fu_62_src_6_address0;

assign buf_2d_in_6_address1 = grp_dct_1d_1_fu_62_src_6_address1;

assign buf_2d_in_6_ce0 = grp_dct_1d_1_fu_62_src_6_ce0;

assign buf_2d_in_6_ce1 = grp_dct_1d_1_fu_62_src_6_ce1;

assign buf_2d_in_7_address0 = grp_dct_1d_1_fu_62_src_7_address0;

assign buf_2d_in_7_address1 = grp_dct_1d_1_fu_62_src_7_address1;

assign buf_2d_in_7_ce0 = grp_dct_1d_1_fu_62_src_7_ce0;

assign buf_2d_in_7_ce1 = grp_dct_1d_1_fu_62_src_7_ce1;

assign grp_dct_1d_1_fu_62_ap_start = ap_reg_grp_dct_1d_1_fu_62_ap_start;

assign i_fu_110_p2 = (i_0_i_reg_50 + ap_const_lv4_1);

assign row_outbuf_i_address0 = grp_dct_1d_1_fu_62_dst_address0;

assign row_outbuf_i_ce0 = grp_dct_1d_1_fu_62_dst_ce0;

assign row_outbuf_i_d0 = grp_dct_1d_1_fu_62_dst_d0;

assign row_outbuf_i_we0 = grp_dct_1d_1_fu_62_dst_we0;

assign tmp_fu_104_p2 = ((i_0_i_reg_50 == ap_const_lv4_8) ? 1'b1 : 1'b0);

endmodule //Loop_Row_DCT_Loop_pr
