{
  "design": {
    "design_info": {
      "boundary_crc": "0x91E6AF75282A1469",
      "device": "xc7z010clg400-1",
      "name": "ila_axi4_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ila_0": "",
      "axi_protocol_checker_0": "",
      "ila_1": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "axi4": {
        "mode": "Monitor",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ila_axi4_bd_axiClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "156000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "axiClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "axi4:axi4"
          },
          "ASSOCIATED_RESET": {
            "value": "axiRstN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "ila_axi4_bd_axiClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "axiRstN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ila_axi4_bd_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "true"
          },
          "C_MONITOR_TYPE": {
            "value": "AXI"
          },
          "C_NUM_OF_PROBES": {
            "value": "44"
          },
          "C_TRIGIN_EN": {
            "value": "true"
          },
          "C_TRIGOUT_EN": {
            "value": "true"
          }
        }
      },
      "axi_protocol_checker_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_checker:2.0",
        "xci_name": "ila_axi4_bd_axi_protocol_checker_0_0"
      },
      "ila_1": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "ila_axi4_bd_ila_1_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_WIDTH": {
            "value": "161"
          },
          "C_TRIGIN_EN": {
            "value": "true"
          },
          "C_TRIGOUT_EN": {
            "value": "true"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ila_axi4_bd_xlconcat_0_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "160"
          }
        }
      }
    },
    "interface_nets": {
      "ila_0_TRIG_OUT": {
        "interface_ports": [
          "ila_0/TRIG_OUT",
          "ila_1/TRIG_IN"
        ]
      },
      "ila_1_TRIG_OUT": {
        "interface_ports": [
          "ila_0/TRIG_IN",
          "ila_1/TRIG_OUT"
        ]
      },
      "Conn": {
        "interface_ports": [
          "ila_0/SLOT_0_AXI",
          "axi_protocol_checker_0/PC_AXI",
          "axi4"
        ]
      }
    },
    "nets": {
      "axiClk_1": {
        "ports": [
          "axiClk",
          "ila_0/clk",
          "axi_protocol_checker_0/aclk",
          "ila_1/clk"
        ]
      },
      "axi_protocol_checker_0_pc_status": {
        "ports": [
          "axi_protocol_checker_0/pc_status",
          "xlconcat_0/In0"
        ]
      },
      "axi_protocol_checker_0_pc_asserted": {
        "ports": [
          "axi_protocol_checker_0/pc_asserted",
          "xlconcat_0/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "ila_1/probe0"
        ]
      },
      "aResetN_1": {
        "ports": [
          "axiRstN",
          "axi_protocol_checker_0/aresetn"
        ]
      }
    }
  }
}