Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 22 02:27:33 2020
| Host         : DESKTOP-5MA8GOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab6_control_sets_placed.rpt
| Design       : lab6
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    23 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              63 |           20 |
| Yes          | No                    | No                     |             364 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             504 |          113 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+-------------------------+------------------+----------------+--------------+
|      Clock Signal      |      Enable Signal     |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG         | uart/tx_out_i_1_n_0    |                         |                1 |              1 |         1.00 |
|  P_next_reg[2]_i_2_n_0 |                        |                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG         | CEP                    | clear                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG         |                        | P[2]_i_1_n_0            |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG         | CEP                    | P[2]_i_1_n_0            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG         |                        | send_counter[7]_i_1_n_0 |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG         | uart/tx_bits_remaining |                         |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG         | m_read_idx             | P[2]_i_1_n_0            |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG         | m3_reg[0]0             |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | m3_reg[10]0            |                         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | m3_reg[12]0            |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | m3_reg[14]0            |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | m3_reg[2]0             |                         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | m3_reg[6]0             |                         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | m3_reg[7]0             |                         |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG         | m3_reg[1]0             |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | m3_reg[3]0             |                         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | m3_reg[4]0             |                         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | m3_reg[5]0             |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         | m3_reg[11]0            |                         |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG         | m3_reg[13]0            |                         |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG         | m3_reg[15]0            |                         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | m3_reg[8]0             |                         |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG         | m3_reg[9]0             |                         |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG         |                        |                         |                9 |             22 |         2.44 |
|  clk_IBUF_BUFG         |                        | btn_db0/clear           |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         |                        | btn_db1/clear           |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG         | p_0_in4_in             |                         |                8 |             64 |         8.00 |
|  clk_IBUF_BUFG         | p_0_in0_out            |                         |                8 |             64 |         8.00 |
|  clk_IBUF_BUFG         | CEP                    |                         |               24 |             64 |         2.67 |
|  clk_IBUF_BUFG         | data[42][1]_i_1_n_0    | P[2]_i_1_n_0            |              106 |            480 |         4.53 |
+------------------------+------------------------+-------------------------+------------------+----------------+--------------+


