{
  "name": "arch::irq::chip::ioapic::IoApic::interrupt_base",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::irq::chip::ioapic::IoApic": [
      "DerefVariantField(VariantIdx(None)-FieldIdx(Some(1)))",
      "Ref"
    ]
  },
  "path": 1120,
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:141:5: 143:6",
  "src": "pub(super) fn interrupt_base(&self) -> u32 {\n        self.interrupt_base\n    }",
  "mir": "fn arch::irq::chip::ioapic::IoApic::interrupt_base(_1: &arch::irq::chip::ioapic::IoApic) -> u32 {\n    let mut _0: u32;\n    debug self => _1;\n    bb0: {\n        _0 = ((*_1).1: u32);\n        return;\n    }\n}\n",
  "doc": " Returns the base number of the global system interrupts controlled by the I/O APIC.\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}