#PART EK-88XVS-KT-001
1	Section 1	System Architecture
1	Chapter 1	The Physical System
2	1.1	Manual Scope
2	1.2	Manual Organization
2	1.3	System Cabinet Layout
2	1.4	Kernel Block Diagram
2	1.5	Cabinet Layout (Rear View)
2	1.6	Module Identification
2	1.7	Power System Module Identification
2	1.8	Module Layout
2	1.9	System Jumpers
3	1.9.1	Revision Jumpers
3	1.9.2	Serial Number Jumpers
2	1.10	Backplane Pins
2	1.11	F-Series Pins
1	Chapter 2	System Mapping and Device Memory Allocation
2	2.1	Virtual Memory Addressing
2	2.2	Physical Address Map
2	2.3	NMI Address Selection
2	2.4	System Control Block
1	Section 2	Hardware
1	Chapter 3	Hardware Reference Documentation
1	Chapter 4	Cables, Jumpers, and Revision Control
2	4.1	CPU Backplane Assembly
2	4.2	Cabinet Assembly (Front View)
2	4.3	Cabinet Assembly (Side View)
2	4.4	Cabinet Assembly (Rear View)
2	4.5	Cabinet Assembly (Cable Installation)
2	4.6	CPU Backplane Connections
2	4.7	Parts List
2	4.8	NBI Cables to VAXBI Backplanes
1	Chapter 5	Power System Complex
2	5.1	VAX 8700/8800 System Circuit Breakers
2	5.2	Upper Power Rack
2	5.3	Power Distribution
2	5.4	Console Cabling
2	5.5	Power-Up Sequence
2	5.6	Power Up From BBU
2	5.7	Power-Down Sequence
2	5.8	Power Down/Power Interrupt With BBU
2	5.9	Console/EMM Power Up
2	5.10	Console/EMM Power Down
2	5.11	Console/EMM Power Failure
2	5.12	H7170 LEDs and Error Codes
2	5.13	MPS LEDs and Error Codes
2	5.14	EMM LEDs and Error Codes
2	5.15	Power/Environmental System
3	5.15.1	Module Placement Verification
3	5.15.2	Module Key Test
3	5.15.3	Module Key Test Block Diagram
3	5.15.4	Module Key Test Connections
3	5.15.5	Module Placement
2	5.16	Power Monitoring/Error Reporting
3	5.16.1	Default Mode Error Reporting
3	5.16.2	Operational Error Handling
2	5.17	Power System Circuit Breakers
2	5.18	Power System Connectors
2	5.19	Power System MPS Backplane Connectors
2	5.20	Console Power Connectors
2	5.21	NBOX Port Conditioner (Front View)
1	Chapter 6	Kernel Diagrams and Interconnects
2	6.1	VAX 8700/8800 System Block Diagram
2	6.2	Console Block Diagram
2	6.3	Console Interface
2	6.4	Clock Module Block Diagram
2	6.5	CPU Block Diagram
2	6.6	IBox Block Diagram
2	6.7	EBox Block Diagram
2	6.8	CBox Block Diagram
2	6.9	MBox Block Diagram
2	6.10	I/O Interconnects and Adapters
2	6.11	NMI Signals and Timing
2	6.12	NMI Signals
2	6.13	NMI Signals Descriptions
2	6.14	NMI Write Transaction
2	6.15	NMI Read Transaction
2	6.16	NMI Write Transaction Types
2	6.17	NMI Read Transaction Types
2	6.18	Detailed NMI Arbitration Line Timing
2	6.19	Memory Busy Timing
2	6.20	Fault Signal Timing
1	Chapter 7	Register Descriptions
2	7.1	Console-to-VAX Data/Status/Control Registers
2	7.2	VAX-to-Console Data/Status/Control Registers
2	7.3	Real-Time Interface
2	7.4	VAX Architectural IPRs
3	7.4.1	Stack Pointers
3	7.4.2	P0/P1 Base Registers
3	7.4.3	System Base Register
3	7.4.4	P0/P1/System Length Registers
3	7.4.5	Process Control Block Base
3	7.4.6	System Control Block Base
3	7.4.7	Interrupt Priority Level
3	7.4.8	Asynchronous System Trap (AST) Level
3	7.4.9	Software Interrupt Request
3	7.4.10	Software Interrupt Summary
3	7.4.11	Memory Management Enable
3	7.4.12	Translation Buffer Invalidate All
3	7.4.13	Translation Buffer Invalidate Single
2	7.5	Machine Specific IPRs
3	7.5.1	Machine Check Status
3	7.5.2	Performance Monitor Enable
3	7.5.3	System Identification
3	7.5.4	Cache On
3	7.5.5	Revision Register 1
3	7.5.6	Revision Register 2
2	7.6	NMI Registers
3	7.6.1	NMI Interrupt Control
3	7.6.2	NMI Fault Summary
3	7.6.3	NMI Silo Data
3	7.6.4	NMI Error Address
3	7.6.5	Interrupt Other Processor
2	7.7	I/O Register Space Addressing
3	7.7.1	Node ID and Window Space Address
3	7.7.2	I/O Registers in NBI and Memory Controller
2	7.8	NBI Registers
3	7.8.1	NBIA Control/Status Register 0 (CSR0)
3	7.8.2	NBIA Control/Status Register 1 (CSR1)
3	7.8.3	NBIA BR4 Vector Register (BR4VR)
3	7.8.4	NBIA BR5 Vector Register (BR5VR)
3	7.8.5	NBIA BR6 Vector Register (BR6VR)
3	7.8.6	NBIA BR7 Vector Register (BR7VR)
3	7.8.7	NBIB Registers
3	7.8.8	NBIB Device Type Register (R/W, DMW, DCLOL)
3	7.8.9	NBIB Control and Status Register
3	7.8.10	NBIB Bus Error Register (W1C, DCLOC)
3	7.8.11	NBIB Error Interrupt Control Register
3	7.8.12	NBIB Interrupt Destination Register (R/W, DCLOC)
3	7.8.13	NBIB IP Interrupt Mask Register (R/W, DCLOC)
3	7.8.14	NBIB IP Interrupt Destination Register (R/W, DCLOC)
3	7.8.15	NBIB IP Interrupt Source Register (W1C, DCLOC)
3	7.8.16	NBIB Starting Address Register (R/W, DCLOC)
3	7.8.17	NBIB Ending Address Register (R/W, DCLOC)
3	7.8.18	NBIB BCI Control Register
3	7.8.19	NBIB Write Status Register (W1C, DCLOC)
3	7.8.20	NBIB User Interrupt Control Register
2	7.9	MCL Control and Status Registers
2	7.10	Maintenance Aids
3	7.10.1	VBus Directory
3	7.10.2	CBox Error Register -- IPR A0
3	7.10.3	IBox Error Register -- IPR C0
3	7.10.4	EBox Error Register -- IPR B0
2	7.11	EMM Registers
2	7.12	UET Setup
1	Section 3	Console Subsystem
1	Chapter 8	Console Software
2	8.1	Required Components (Hardware/Software)
2	8.2	Required Components (Console Software)
1	Chapter 9	Start-Up and Initialization
2	9.1	Console Power-Up Flow
2	9.2	The Big Picture
2	9.3	Loading and Access Registers
2	9.4	Miscellaneous Registers
2	9.5	PPI Control Word Register
2	9.6	Port Formats
2	9.7	RXDB/TXDB Formats
2	9.8	Control Registers 0, 1, 2
2	9.9	Firmware Load Path
2	9.10	Power-Up Procedure
3	9.10.1	EMM Power-Up
4	9.10.1.1	EMM Errors
4	9.10.1.2	EMM Default Parameters
4	9.10.1.3	EMM Response to Console Commands
3	9.10.2	Console (PRO) Power-Up and Initialization
4	9.10.2.1	Boot PRO38N Operating System/Run Console
4	9.10.2.2	Initialize Console Database
4	9.10.2.3	Spawn RTI Driver
4	9.10.2.4	Test EMM Communications and Read EMM Revision Number
4	9.10.2.5	Check EMM Software Revision Number/Test for Compatibility
4	9.10.2.6	Program EMM with VAX 8800 Environmental Parameters
4	9.10.2.7	Unlock/Open Logfile
4	9.10.2.8	Reconstruct Console State
4	9.10.2.9	Test for Previous System INIT in Progress Flag
4	9.10.2.10	Test VAX 8800 Power Status
4	9.10.2.11	Set System INIT in Progress Flag
4	9.10.2.12	Force @SYSINIT.COM into Console Command Stream
4	9.10.2.13	System Initialization (SYSINIT.COM)
3	9.10.3	Summary of SYSINIT.COM
1	Section 4	Microcode
1	Chapter 10	Microcode Charts
2	10.1	Microcode Overview
2	10.2	CS0 Segment Chart
2	10.3	CS1 Segment Chart
2	10.4	CS2 Segment Chart
1	Chapter 11	Entry Point Microaddress Formats
2	11.1	Field Definitions/Operand Specifier Entry
2	11.2	Field Definitions/Instruction Entry
2	11.3	Field Definitions/Trap Addresses
2	11.4	Entry Point Label Definitions/Macros
3	11.4.1	Field Definitions/Special Addresses
3	11.4.2	Field Definitions/Hardcoded Addresses
3	11.4.3	Macro Definitions/Operand Specifier and Instruction Entry
3	11.4.4	Macro Definitions/Trap and Special Addresses
3	11.4.5	Macro Definitions/Hardcoded Addresses
1	Chapter 12	Interrupts and Exceptions
2	12.1	IE/Execute Microcode Protocol
2	12.2	Vectors
2	12.3	VAXBI NBIA 0 Vectors (No UNIBUS)
2	12.4	VAXBI NBIA 1 Vectors (No UNIBUS)
2	12.5	UNIBUS Vectors
2	12.6	VAXBI NBIA 0 Vectors (Two UNIBUSs)
2	12.7	VAXBI NBIA 1 Vectors (Two UNIBUSs)
1	Chapter 13	Console Support Microcode
2	13.1	Console Support Microcode Entry Points
2	13.2	Console Support Microcode Commands
2	13.3	Console Support Microcode Initialization
3	13.3.1	Micromachine and VAX Initialization
3	13.3.2	Micromachine Initialization
3	13.3.3	Initializing Memory Subsystem
3	13.3.4	Initializing Translation Buffer
3	13.3.5	Initializing Cache
3	13.3.6	Initializing Processor Registers
2	13.4	Console Support Microcode -- Registers
3	13.4.1	Architectural Processor Registers
3	13.4.2	VAX 8800 Specific Internal Processor Registers
3	13.4.3	VAX 8800 Microcode-Visible Registers
3	13.4.4	Processor Registers Initialized by Microcode
4	13.4.4.1	Stack Pointers
4	13.4.4.2	Mapping Registers
4	13.4.4.3	Control Block Registers
4	13.4.4.4	IPL/PSL
4	13.4.4.5	ASTLVL
4	13.4.4.6	SIRR
4	13.4.4.7	SISR
4	13.4.4.8	Interval Timer Registers
4	13.4.4.9	TODR
4	13.4.4.10	Console Communication Registers
4	13.4.4.11	Memory Management
4	13.4.4.12	Translation Buffer Registers
4	13.4.4.13	Performance Monitor
4	13.4.4.14	SID
4	13.4.4.15	NMIIC
4	13.4.4.16	CCR
4	13.4.4.17	MCSTS
4	13.4.4.18	REVR1, REV2
4	13.4.4.19	CIOP
4	13.4.4.20	IBox Error Register
4	13.4.4.21	EBox Error Register
4	13.4.4.22	CBox Error Register
4	13.4.4.23	Diagnostic Control Register
1	Section 5	Software
1	Chapter 14	VMS Library
1	Chapter 15	System Boot Procedures
2	15.1	Overview
2	15.2	Restart/Boot/Halt Flow
2	15.3	Detailed Boot Process
2	15.4	Software Switches (Boot Flags)
2	15.5	Boot Control Flags
3	15.5.1	BCIBOO.COM
3	15.5.2	BDABOO.COM
3	15.5.3	DEFBOO.COM
3	15.5.4	RESTAR.COM
3	15.5.5	SECBOO.COM
3	15.5.6	SYSINIT.COM
2	15.6	VMB.EXE Header Information
2	15.7	VAX 8800 Specific VMB Components
2	15.8	VMB.EXE Primary Bootstrap Error Messages
2	15.9	VMB Bad Page Mapping Memos
1	Chapter 16	System Error Gathering
2	16.1	VAXBI Error Entry
2	16.2	Machine Check Entry
2	16.3	Uncorrectable Memory Error Entry
2	16.4	Correctable Memory Error Entry
2	16.5	NMI Fault Entry
2	16.6	Console Timeout Entry
2	16.7	EMM Entry
1	Section 6	Diagnostics and Maintenance
1	Chapter 17	Diagnostic Hierarchy
2	17.1	Diagnostic Overview
3	17.1.1	General
3	17.1.2	Bottom-Up Testing
2	17.2	Diagnostics
3	17.2.1	Console Self-Test
3	17.2.2	Microdiagnostics
3	17.2.3	Micromonitor Commands
4	17.2.3.1	Continue Command
4	17.2.3.2	Diagnose Command
4	17.2.3.3	Exit Command
4	17.2.3.4	Load Command
4	17.2.3.5	Loop Command
4	17.2.3.6	Select Command
4	17.2.3.7	Set/Clear Flags Commands
4	17.2.3.8	Verify Module Command
2	17.3	VAX 8800 Microdiagnostics Breakdown
2	17.4	Sample Diagnostic Using the Micromonitor
2	17.5	Diagnostic/Module Cross Reference
3	17.5.1	EZKAA
3	17.5.2	EZKAB
3	17.5.3	EZKAC
3	17.5.4	EZKAD
3	17.5.5	EZKAE
3	17.5.6	EZKAF
3	17.5.7	EZKAH
3	17.5.8	EZKAJ
3	17.5.9	EZKAK
3	17.5.10	EZKAL
3	17.5.11	EZKAM
3	17.5.12	EZKAN
3	17.5.13	EZKAP
3	17.5.14	EZKAR
3	17.5.15	EZKAS
3	17.5.16	EZKAT
3	17.5.17	EZKAU
3	17.5.18	EZKAV
3	17.5.19	EZKAW
3	17.5.20	EZKAY
3	17.5.21	EZKAZ
3	17.5.22	EZKBA
3	17.5.23	EZKBB
3	17.5.24	EZKBC
3	17.5.25	EZKBD
2	17.6	Microdiagnostic Flowchart
2	17.7	Scope Loops
2	17.8	Nested Scope Loops
2	17.9	Sample Error Report
2	17.10	Microdiagnostics Overview
2	17.11	Device Names/Conventions
2	17.12	Running the Diagnostics
3	17.12.1	Diagnostic Notes
3	17.12.2	Running EVKAA -- Hardcore Instructions Exerciser
3	17.12.3	Running EVKAB/EVKAC/EVKAE/EVKAX
3	17.12.4	Running EZCJA/EZXCA/EVCBB
3	17.12.5	Running DMF32 Standalone Diagnostics
3	17.12.6	Running EVDWA/EVMBB
3	17.12.7	Running CIBCI Diagnostics
3	17.12.8	Running Disk Diagnostics
3	17.12.9	On-Line Diagnostics
4	17.12.9.1	DMF32 Diagnostics
4	17.12.9.2	DEUNA Diagnostics
4	17.12.9.3	EVAAA Line Printer Diagnostic
4	17.12.9.4	EVTAA VAX Terminal Diagnostic
4	17.12.9.5	EVTBA VAX Terminal Exerciser
1	Chapter 18	Remote Services Console (RSC) Setup Procedures
2	18.1	Introduction
2	18.2	Remote Services Console (RSC) Overview
2	18.3	RSC Setup Procedure
3	18.3.1	Console Communications Software Setup
3	18.3.2	Console Application Software Setup
3	18.3.3	VAX/VMS SYSGEN Parameter Setup
3	18.3.4	Basic Modem Test
1	Chapter 19	Machine Check and Related Information
2	19.1	Machine Checks
2	19.2	Machine Check SDF Error Bank
2	19.3	Initiating a Macrohandler
2	19.4	Machine Checks/Bug Checks
2	19.5	Interpreting the Machine Check State
3	19.5.1	MCSTS
2	19.6	IBER/CBER
2	19.7	EBER/NMIFSR
2	19.8	NMIEAR
2	19.9	Machine Check vs FRUs
2	19.10	IBox Failure Matrix
2	19.11	EBox Failure Matrix
2	19.12	CBox Failure Matrix
2	19.13	NMI Failure Matrix
2	19.14	IBox Errors
2	19.15	CBox Errors
2	19.16	EBox Errors
2	19.17	IBox Parity Error/FRU Cross Reference
2	19.18	EBox Parity Error/FRU Cross Reference
2	19.19	CBox Parity Error/FRU Cross Reference
2	19.20	Machine Specific IPRs
2	19.21	Handy Routines
2	19.22	Memory Array Board Stack Probe
2	19.23	Environmental Problems/Solutions
1	Chapter 20	Removal and Replacement
2	20.1	Introduction
2	20.2	Guidelines and Cautions
2	20.3	Electro-static Discharge Procedures/Module Replacement
2	20.4	ESD Connections
2	20.5	Filter Replacement
2	20.6	876 Power Controller Main Power Circuit Breaker Location
2	20.7	Air Mover Assembly Replacement
2	20.8	Air Mover Removal
2	20.9	Airflow Sensor Replacement
2	20.10	Airflow Sensor Locations
2	20.11	Temperature Sensor Replacement
2	20.12	Temperature Sensor Locations
2	20.13	Power Regulator Module Replacement
2	20.14	Power Module Example
2	20.15	CPU Backplane Replacement
2	20.16	CPU Backplane Replacement Steps Illustrated
2	20.17	Memory Backplane Replacement
2	20.18	Memory Backplane Replacement Steps Illustrated
2	20.19	VAXBI Backplane (VAXBI-0) Replacement
2	20.20	VAXBI Backplane (VAXBI-0) Replacement Steps Illustrated
2	20.21	VAXBI Backplane (VAXBI-1) Replacement
2	20.22	VAXBI Backplane (VAXBI-1) Replacement Steps Illustrated
2	20.23	MPS Backplane (MPS 2) Replacement
2	20.24	MPS Backplane (MPS 2) Removal Steps Illustrated
2	20.25	MPS Backplane (MPS 1) Replacement
2	20.26	MPS Backplane (MPS 1) Removal Steps Illustrated
1	Section 7	VAX 8530/8550 Power and Packaging
1	Chapter 21	Power System Components, Block Diagrams, and Flowcharts
2	21.1	Main System Cabinet -- Front View
2	21.2	Main System Cabinet -- Rear View
2	21.3	Power System Simplified Block Diagram
2	21.4	H405A/H405B UCI Assemblies
2	21.5	Power System AC Components
2	21.6	AC Power Distribution
2	21.7	H405A (Domestic) UCI Schematic
2	21.8	H405B (Nondomestic) UCI Schematic
2	21.9	H405A/H405B Rear Panel Connectors
2	21.10	Stepdown Transformer (Nondomestic Supplies)
2	21.11	SPC Input/Output Connectors
2	21.12	SPC Major Outputs
2	21.13	SPC Internal Backplane Interconnect Diagram
2	21.14	H7176 PCM Block Diagram
2	21.15	H7060 CSP Block Diagram
2	21.16	H7060 CSP Inputs and Outputs
2	21.17	H7061 ILM Inputs and Outputs
2	21.18	H7061 ILM Signal Conversions
2	21.19	MPS Regulator Block Diagram (Typical)
2	21.20	MPS Regulator Status Indicator
2	21.21	H7186 Regulator Block Diagram
2	21.22	H7180 Regulator Block Diagram
2	21.23	H7189 Regulator Block Diagram
2	21.24	H7189 Regulator PCB Interconnect Diagram
2	21.25	Main System Cabling Diagram
2	21.26	MPS Backplane Connections
2	21.27	MPS Backplane Interconnect Diagram
2	21.28	MPS Backplane Connector Locations
2	21.29	H7188 EMM Front Panel Layout
2	21.30	EMM Functional Block Diagram
2	21.31	EMM Module Keying Test Connections
2	21.32	EMM Module Keying Test Block Diagram
2	21.33	EMM Voltage Margining Circuit
2	21.34	EMM AC Lo/DC Lo Circuits
2	21.35	EMM AC Lo/DC Lo Timing Diagram
2	21.36	EMM Temperature Sensing Circuit
2	21.37	EMM Voltage Measuring Circuit
2	21.38	EMM Voltage Measuring Technique
2	21.39	EMM Air Flow Sensing Circuit
2	21.40	Power-Up Flow -- Hardware Initiated Events
2	21.41	Power-Up Flow -- Console Initiated Events
2	21.42	Power-Down Flow
1	Chapter 22	Removal and Replacement Procedures
2	22.1	Introduction
2	22.2	Guidelines
2	22.3	Safety Precautions
2	22.4	Electrostatic Discharge (ESD) Procedures
2	22.5	System Power Down
2	22.6	System Power Up
2	22.7	Replacing a CPU Module
2	22.8	Replacing a Power Regulator Module
2	22.9	Replacing a SPC Module
2	22.10	Replacing the CPU Module
2	22.11	Replacing the Memory Backplane
2	22.12	Replacing the MPS Backplane
2	22.13	Replacing the SPC Backplane
2	22.14	Replacing the Filters
1	Section 8	MS88-CA Memory Array Module
