void F_1 ( struct V_1 * V_2 , bool V_3 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nstruct V_7 * V_8 = & V_2 -> V_9 . V_10 ;\r\nif ( F_2 ( V_5 ) ) {\r\nif ( V_5 -> V_11 >= V_12 ) {\r\nif ( F_3 ( V_8 -> V_13 . V_14 )\r\n& F_4 ( 30 ) )\r\nV_3 = false ;\r\n} else if ( V_5 -> V_11 >= V_15 ) {\r\nif ( F_3 ( V_8 -> V_13 . V_14 )\r\n& F_4 ( 29 ) )\r\nV_3 = false ;\r\n} else {\r\nif ( F_3 ( V_8 -> V_13 . V_14 )\r\n& F_4 ( 28 ) )\r\nV_3 = false ;\r\n}\r\n}\r\nif ( V_3 ) {\r\nV_2 -> V_16 = true ;\r\nF_5 ( V_2 , V_5 , false ) ;\r\n}\r\nF_6 ( V_2 , V_17 ,\r\nV_18 , ! ! V_3 ) ;\r\nif ( V_2 -> V_19 . V_20 & F_4 ( 1 ) )\r\nF_6 ( V_2 , V_21 ,\r\nV_18 , ! ! V_3 ) ;\r\nif ( V_2 -> V_19 . V_20 & F_4 ( 2 ) )\r\nF_6 ( V_2 , V_22 ,\r\nV_18 , ! ! V_3 ) ;\r\n}\r\nstatic int F_7 ( struct V_1 * V_2 )\r\n{\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nunsigned int V_23 , V_24 , V_25 ;\r\nV_24 = F_8 ( V_2 , V_5 ) ;\r\nV_23 = F_9 ( V_2 , V_26 ,\r\nV_27 ) ;\r\nV_25 = abs ( ( int ) V_2 -> V_28 - ( int ) V_23 ) ;\r\nif ( V_25 > V_24 )\r\nreturn - 1 ;\r\nif ( V_25 < 4 )\r\nV_23 -= 4 - V_25 ;\r\nreturn V_23 ;\r\n}\r\nstatic int F_10 ( struct V_1 * V_2 )\r\n{\r\nstruct V_29 * V_30 = F_11 ( V_2 ) ;\r\nstruct V_4 * V_5 = V_2 -> V_6 ;\r\nunsigned int V_23 , V_24 , V_25 ;\r\nV_24 = F_8 ( V_2 , V_5 ) ;\r\nif ( F_12 ( V_5 ) )\r\nV_23 = F_9 ( V_2 , V_31 ,\r\nV_32 ) ;\r\nelse\r\nV_23 = F_9 ( V_2 , V_33 ,\r\nV_34 ) ;\r\nV_23 += V_24 ;\r\nV_25 = abs ( ( int ) V_2 -> V_28 - ( int ) V_23 ) ;\r\nif ( V_25 > V_24 )\r\nreturn - 1 ;\r\nswitch ( F_13 ( V_2 -> V_35 ) ) {\r\ncase 1 :\r\nV_25 = 6 ;\r\nbreak;\r\ncase 2 :\r\nV_25 = 4 ;\r\nbreak;\r\ncase 3 :\r\nV_25 = 2 ;\r\nbreak;\r\ndefault:\r\nV_25 = 0 ;\r\nF_14 ( V_30 , V_36 , L_1 ,\r\nV_2 -> V_35 ) ;\r\n}\r\nV_23 += V_25 ;\r\nreturn V_23 ;\r\n}\r\nstatic int F_15 ( struct V_1 * V_2 )\r\n{\r\nstruct V_29 * V_30 = F_11 ( V_2 ) ;\r\nstatic const T_1 V_37 [ 3 ] = {\r\nV_17 ,\r\nV_21 ,\r\nV_22\r\n} ;\r\nstatic const T_1 V_38 [ 3 ] = {\r\nV_39 ,\r\nV_40 ,\r\nV_41\r\n} ;\r\nint V_42 ;\r\nint V_43 , V_3 ;\r\nif ( F_16 ( V_2 -> V_6 ) )\r\nV_42 = F_7 ( V_2 ) ;\r\nelse\r\nV_42 = F_10 ( V_2 ) ;\r\nF_14 ( V_30 , V_36 , L_2 ,\r\nV_42 , V_2 -> V_28 ) ;\r\nif ( V_42 < 0 ) {\r\nF_14 ( V_30 , V_36 ,\r\nL_3 ) ;\r\nreturn - V_44 ;\r\n}\r\nV_2 -> V_45 = V_42 ;\r\nF_6 ( V_2 , V_46 , V_47 ,\r\nV_2 -> V_48 ) ;\r\nF_6 ( V_2 , V_49 , V_50 ,\r\nV_2 -> V_48 ) ;\r\nF_6 ( V_2 , V_51 , V_52 ,\r\nV_2 -> V_53 ) ;\r\nfor ( V_43 = 0 ; V_43 < V_2 -> V_19 . V_54 ; V_43 ++ ) {\r\nF_6 ( V_2 , V_37 [ V_43 ] ,\r\nV_55 , 1 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_56 , 1 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_57 , 1 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_58 , 0 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_59 , 181 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_60 , 361 ) ;\r\nF_6 ( V_2 , V_38 [ V_43 ] ,\r\nV_58 , 0 ) ;\r\nF_6 ( V_2 , V_37 [ V_43 ] ,\r\nV_61 , 3 ) ;\r\n}\r\nF_1 ( V_2 , false ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_63 , 0x30 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_64 , 1 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_65 , 1 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_66 , 0 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_67 , 0 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_68 , 28 ) ;\r\nF_6 ( V_2 , V_62 ,\r\nV_69 , 1 ) ;\r\nV_3 = F_17 ( V_2 ) ? 0x91 : 147 ;\r\nF_6 ( V_2 , V_70 ,\r\nV_71 , V_3 ) ;\r\nF_6 ( V_2 , V_72 ,\r\nV_73 , 4 ) ;\r\nF_6 ( V_2 , V_72 ,\r\nV_74 , 4 ) ;\r\nF_6 ( V_2 , V_72 ,\r\nV_75 , 7 ) ;\r\nF_6 ( V_2 , V_72 ,\r\nV_76 , 1 ) ;\r\nif ( F_18 ( V_2 ) || F_17 ( V_2 ) )\r\nF_6 ( V_2 , V_72 ,\r\nV_77 ,\r\n- 3 ) ;\r\nelse\r\nF_6 ( V_2 , V_72 ,\r\nV_77 ,\r\n- 6 ) ;\r\nV_3 = F_17 ( V_2 ) ? - 10 : - 15 ;\r\nF_6 ( V_2 , V_72 ,\r\nV_78 ,\r\nV_3 ) ;\r\nF_6 ( V_2 , V_72 ,\r\nV_79 , 1 ) ;\r\nF_6 ( V_2 , V_80 ,\r\nV_81 , 0 ) ;\r\nF_6 ( V_2 , V_80 ,\r\nV_82 , 400 ) ;\r\nF_6 ( V_2 , V_80 ,\r\nV_83 ,\r\n100 ) ;\r\nF_6 ( V_2 , V_84 ,\r\nV_85 , 261376 ) ;\r\nF_6 ( V_2 , V_86 ,\r\nV_85 , 248079 ) ;\r\nF_6 ( V_2 , V_87 ,\r\nV_85 , 233759 ) ;\r\nF_6 ( V_2 , V_88 ,\r\nV_85 , 220464 ) ;\r\nF_6 ( V_2 , V_89 ,\r\nV_85 , 208194 ) ;\r\nF_6 ( V_2 , V_90 ,\r\nV_85 , 196949 ) ;\r\nF_6 ( V_2 , V_91 ,\r\nV_85 , 185706 ) ;\r\nF_6 ( V_2 , V_92 ,\r\nV_85 , 175487 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_19 ( struct V_1 * V_2 )\r\n{\r\nT_1 * V_93 = V_2 -> V_94 ;\r\nT_2 * V_95 = V_2 -> V_96 ;\r\nT_1 V_97 = V_98 ;\r\nint V_43 ;\r\nmemset ( V_93 , 0 , sizeof( V_2 -> V_94 ) ) ;\r\nmemset ( V_95 , 0 , sizeof( V_2 -> V_96 ) ) ;\r\nfor ( V_43 = 0 ; V_43 < V_99 ; V_43 ++ ) {\r\nV_93 [ V_43 ] = F_20 ( V_2 , V_97 ) ;\r\nV_95 [ V_43 ] = ( V_93 [ V_43 ] >> 24 ) & 0xff ;\r\nV_97 += 4 ;\r\n}\r\n}\r\nstatic unsigned int F_21 ( struct V_1 * V_2 , int V_100 ,\r\nint V_101 )\r\n{\r\nint V_102 = 0 , V_103 ;\r\nint V_104 , V_105 ;\r\nint V_106 , V_107 ;\r\nint V_108 , V_109 ;\r\nint V_110 , V_111 ;\r\nint V_112 , V_113 = 0 ;\r\nT_1 V_114 = 0 , V_115 = 0 ;\r\nF_22 ( V_2 , V_116 ,\r\nV_117 ) ;\r\nV_112 = F_9 ( V_2 , V_118 ,\r\nV_119 ) ;\r\nV_104 = F_9 ( V_2 , V_120 ,\r\nV_121 ) ;\r\nV_105 = F_9 ( V_2 , V_120 ,\r\nV_122 ) ;\r\nV_106 = F_9 ( V_2 , V_123 ,\r\nV_124 ) ;\r\nV_107 = F_9 ( V_2 , V_123 ,\r\nV_125 ) ;\r\nV_108 = F_9 ( V_2 , V_126 ,\r\nV_127 ) ;\r\nV_109 = F_9 ( V_2 , V_126 ,\r\nV_128 ) ;\r\nswitch ( V_100 ) {\r\ncase 0 :\r\nV_114 = V_129 ;\r\nV_115 = V_130 ;\r\nbreak;\r\ncase 1 :\r\nV_114 = V_131 ;\r\nV_115 = V_132 ;\r\nbreak;\r\ncase 2 :\r\nV_114 = V_133 ;\r\nV_115 = V_134 ;\r\nbreak;\r\ndefault:\r\nF_14 ( F_11 ( V_2 ) , V_36 ,\r\nL_4 , V_100 ) ;\r\nbreak;\r\n}\r\nV_102 = F_9 ( V_2 , V_114 ,\r\nV_135 ) ;\r\nV_103 = F_9 ( V_2 , V_115 ,\r\nV_136 ) ;\r\nif ( V_102 >= 128 )\r\nV_102 = V_102 - 256 ;\r\nV_110 = ( V_104 * ( V_108 - V_106 ) +\r\n( 256 / 2 ) ) / 256 ;\r\nV_111 = ( V_105 * ( V_109 - V_107 ) +\r\n( 128 / 2 ) ) / 128 ;\r\nV_113 = V_101 - V_102 - V_110 -\r\nV_111 + V_112 + V_103 ;\r\nreturn V_113 ;\r\n}\r\nstatic void F_23 ( struct V_1 * V_2 , unsigned int V_137 )\r\n{\r\nint V_138 , V_139 , V_140 , V_141 ;\r\nint V_142 , V_143 , V_144 , V_145 ;\r\nT_1 * V_146 = V_2 -> V_94 ;\r\nV_138 = V_146 [ V_137 ] ;\r\nV_139 = V_138 & 0x7 ;\r\nV_140 = ( V_138 >> 3 ) & 0x3 ;\r\nV_141 = ( V_138 >> 5 ) & 0xf ;\r\nV_142 = ( V_138 >> 9 ) & 0xf ;\r\nV_143 = ( V_138 >> 13 ) & 0xf ;\r\nV_144 = ( V_138 >> 17 ) & 0xf ;\r\nV_145 = ( V_138 >> 21 ) & 0x3 ;\r\nF_6 ( V_2 , V_147 ,\r\nV_148 , V_139 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_149 , V_140 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_150 , V_141 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_151 , V_142 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_152 , V_143 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_153 , V_144 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_154 , V_145 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_155 , 0 ) ;\r\nF_6 ( V_2 , V_147 ,\r\nV_156 , 0 ) ;\r\nF_6 ( V_2 , V_157 , V_158 , 0 ) ;\r\nF_6 ( V_2 , V_157 , V_159 , 0 ) ;\r\n}\r\nstatic inline int F_24 ( int V_160 )\r\n{\r\nreturn F_25 ( V_160 ) - 1 ;\r\n}\r\nstatic inline int F_26 ( int V_161 , int V_162 )\r\n{\r\nreturn ( V_161 > V_162 ) ? V_161 - 10 : 0 ;\r\n}\r\nstatic bool F_27 ( T_1 * V_163 , T_1 * V_164 , T_1 * V_165 , T_3 * V_166 )\r\n{\r\nunsigned int V_167 ;\r\nint V_168 [ V_169 + 1 ] , V_170 [ V_169 + 1 ] , V_171 [ V_169 + 1 ] ;\r\nint V_172 [ V_169 + 1 ] ;\r\nint V_173 [ V_169 + 1 ] , V_174 [ V_169 + 1 ] ;\r\nunsigned int V_175 , V_176 ;\r\nint V_177 , V_178 ;\r\nint V_179 [ V_169 + 1 ] ;\r\nint V_180 , V_181 [ V_169 + 1 ] ;\r\nunsigned int V_182 ;\r\nint V_183 , V_184 , V_185 , V_186 , V_187 , V_188 , V_189 , V_190 ;\r\nint V_191 , V_192 , V_193 , V_194 , V_195 , V_196 ;\r\nint V_197 , V_198 , V_199 , V_200 , V_201 , V_202 , V_203 ;\r\nint V_204 , V_205 , V_206 , V_207 ;\r\nint V_208 , V_209 , V_210 ;\r\nint V_211 = 0 ;\r\nint V_43 ;\r\nV_167 = 16 ;\r\nV_178 = 5 ;\r\nV_177 = 0 ;\r\nmemset ( V_171 , 0 , sizeof( V_171 ) ) ;\r\nmemset ( V_168 , 0 , sizeof( V_168 ) ) ;\r\nmemset ( V_170 , 0 , sizeof( V_170 ) ) ;\r\nmemset ( V_179 , 0 , sizeof( V_179 ) ) ;\r\nmemset ( V_181 , 0 , sizeof( V_181 ) ) ;\r\nfor ( V_43 = 0 ; V_43 < V_169 ; V_43 ++ ) {\r\nT_4 V_212 , V_213 , V_214 , V_215 ;\r\nV_212 = V_163 [ V_43 ] & 0xffff ;\r\nif ( V_212 <= V_167 )\r\ncontinue;\r\nV_213 = ( ( V_163 [ V_43 ] >> 16 ) & 0xffff ) |\r\n( ( V_164 [ V_43 ] & 0x7ff ) << 16 ) ;\r\nV_214 = ( ( V_164 [ V_43 ] >> 11 ) & 0x1f ) |\r\n( ( V_163 [ V_43 + 23 ] & 0xffff ) << 5 ) ;\r\nV_215 = ( ( V_163 [ V_43 + 23 ] >> 16 ) & 0xffff ) |\r\n( ( V_164 [ V_43 + 23 ] & 0x7ff ) << 16 ) ;\r\nV_213 <<= V_178 ;\r\nV_214 <<= V_178 ;\r\nV_168 [ V_43 + 1 ] = ( ( ( V_213 + V_212 ) / V_212 ) + 32 ) >>\r\nV_178 ;\r\nV_170 [ V_43 + 1 ] = ( ( ( ( V_214 + V_212 ) / V_212 ) + 32 ) >>\r\nV_178 ) +\r\n( 1 << V_178 ) * V_177 + 16 ;\r\nif ( V_215 >= ( 1 << 26 ) )\r\nV_215 -= 1 << 27 ;\r\nV_171 [ V_43 + 1 ] = ( ( V_215 * ( 1 << V_178 ) ) + V_212 ) /\r\nV_212 ;\r\nV_177 ++ ;\r\n}\r\nfor ( V_43 = 1 ; V_43 < 6 ; V_43 ++ )\r\nV_211 += V_171 [ V_43 ] ;\r\nV_211 = V_211 / 5 ;\r\nfor ( V_43 = 1 ; V_43 < 6 ; V_43 ++ )\r\nV_171 [ V_43 ] = V_211 ;\r\nV_171 [ 0 ] = V_211 ;\r\nfor ( V_43 = 0 ; V_43 <= V_177 ; V_43 ++ )\r\nV_171 [ V_43 ] -= V_211 ;\r\nV_168 [ 0 ] = 0 ;\r\nV_170 [ 0 ] = 0 ;\r\nV_178 = 8 ;\r\nif ( V_168 [ 6 ] == V_168 [ 3 ] )\r\nreturn false ;\r\nV_183 =\r\n( ( ( V_170 [ 6 ] - V_170 [ 3 ] ) * 1 << V_178 ) +\r\n( V_168 [ 6 ] - V_168 [ 3 ] ) ) / ( V_168 [ 6 ] - V_168 [ 3 ] ) ;\r\nif ( V_183 == 0 )\r\nreturn false ;\r\nV_184 =\r\n( V_183 * ( V_168 [ 0 ] - V_168 [ 3 ] ) +\r\n( 1 << V_178 ) ) / ( 1 << V_178 ) + V_170 [ 3 ] ;\r\nfor ( V_43 = 0 ; V_43 <= V_177 ; V_43 ++ )\r\nV_179 [ V_43 ] = V_170 [ V_43 ] - V_184 ;\r\nfor ( V_43 = 0 ; V_43 <= 3 ; V_43 ++ ) {\r\nV_179 [ V_43 ] = V_43 * 32 ;\r\nV_168 [ V_43 ] = ( ( V_179 [ V_43 ] * 1 << V_178 ) + V_183 ) / V_183 ;\r\n}\r\nif ( V_179 [ V_177 ] == 0 )\r\nreturn false ;\r\nV_180 =\r\nV_168 [ V_177 ] - ( ( 1 << V_178 ) * V_179 [ V_177 ] +\r\nV_183 ) / V_183 ;\r\nV_185 =\r\n( V_180 + V_179 [ V_177 ] ) / V_179 [ V_177 ] ;\r\nif ( V_185 == 0 )\r\nV_186 = 10 ;\r\nelse if ( V_185 == 1 )\r\nV_186 = 9 ;\r\nelse\r\nV_186 = 8 ;\r\nV_187 = ( V_177 > 15 ) ? 7 : V_177 >> 1 ;\r\nV_188 = V_177 - V_187 ;\r\nV_178 = 8 ;\r\nV_189 = 0 ;\r\nV_190 = 0 ;\r\nV_182 = 0 ;\r\nfor ( V_43 = 0 ; V_43 <= V_188 ; V_43 ++ ) {\r\nunsigned int V_216 ;\r\nunsigned int V_217 ;\r\nunsigned int V_218 ;\r\nif ( V_179 [ V_43 + V_187 ] == 0 )\r\nreturn false ;\r\nV_180 =\r\nV_168 [ V_43 + V_187 ] - ( ( 1 << V_178 ) * V_179 [ V_43 + V_187 ] +\r\nV_183 ) / V_183 ;\r\nV_181 [ V_43 ] =\r\n( V_180 * ( 1 << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 +\r\nV_187 ] ;\r\nV_181 [ V_43 ] =\r\n( V_181 [ V_43 ] * ( 1 << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 + V_187 ] ;\r\nV_181 [ V_43 ] =\r\n( V_181 [ V_43 ] * ( 1 << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 + V_187 ] ;\r\nV_216 =\r\n( V_179 [ V_43 + V_187 ] * V_179 [ V_43 + V_187 ] +\r\n( V_178 * V_178 ) ) / ( V_178 *\r\nV_178 ) ;\r\nV_218 = abs ( V_181 [ V_43 ] ) ;\r\nif ( V_218 > V_182 )\r\nV_182 = V_218 ;\r\nV_217 = V_216 * V_216 ;\r\nV_189 = V_189 + V_216 ;\r\nV_190 = V_190 + V_217 ;\r\nV_173 [ V_43 ] = V_216 * ( V_188 + 1 ) ;\r\nV_174 [ V_43 ] = V_216 ;\r\n}\r\nV_175 = 0 ;\r\nV_176 = 0 ;\r\nfor ( V_43 = 0 ; V_43 <= V_188 ; V_43 ++ ) {\r\nint V_219 ;\r\nV_173 [ V_43 ] -= V_189 ;\r\nV_174 [ V_43 ] = V_190 - V_189 * V_174 [ V_43 ] ;\r\nV_219 = abs ( V_173 [ V_43 ] ) ;\r\nif ( V_219 > V_175 )\r\nV_175 = V_219 ;\r\nV_219 = abs ( V_174 [ V_43 ] ) ;\r\nif ( V_219 > V_176 )\r\nV_176 = V_219 ;\r\n}\r\nV_191 = F_26 ( F_24 ( V_182 ) , 10 ) ;\r\nV_192 = F_26 ( F_24 ( V_175 ) , 10 ) ;\r\nV_193 = F_26 ( F_24 ( V_176 ) , 10 ) ;\r\nV_194 = 0 ;\r\nV_195 = 0 ;\r\nfor ( V_43 = 0 ; V_43 <= V_188 ; V_43 ++ ) {\r\nV_181 [ V_43 ] = V_181 [ V_43 ] / ( 1 << V_191 ) ;\r\nV_173 [ V_43 ] = V_173 [ V_43 ] / ( 1 << V_192 ) ;\r\nV_174 [ V_43 ] = V_174 [ V_43 ] / ( 1 << V_193 ) ;\r\nV_194 = V_194 + V_173 [ V_43 ] * V_181 [ V_43 ] ;\r\nV_195 = V_195 + V_174 [ V_43 ] * V_181 [ V_43 ] ;\r\n}\r\nV_196 =\r\n( ( V_190 / V_178 ) * ( V_188 + 1 ) -\r\n( V_189 / V_178 ) * V_189 ) * V_178 ;\r\nV_197 = F_26 ( F_24 ( abs ( V_196 ) ) , 10 ) ;\r\nV_196 = V_196 / ( 1 << V_197 ) ;\r\nif ( V_196 == 0 )\r\nreturn false ;\r\nV_198 = F_26 ( F_24 ( abs ( V_194 ) ) , 10 ) ;\r\nV_199 = F_26 ( F_24 ( abs ( V_195 ) ) , 10 ) ;\r\nV_194 = V_194 / ( 1 << V_198 ) ;\r\nV_195 = V_195 / ( 1 << V_199 ) ;\r\nV_200 = ( V_195 << 10 ) / V_196 ;\r\nV_201 = ( V_194 << 10 ) / V_196 ;\r\nV_202 = 3 * V_186 - V_191 - V_192 - V_198 + 10 + V_197 ;\r\nV_203 = 3 * V_186 - V_191 - V_193 - V_199 + 10 + V_197 ;\r\nV_204 = V_202 / 5 ;\r\nV_205 = V_203 / 3 ;\r\nV_206 = V_202 - 5 * V_204 ;\r\nV_207 = V_203 - 3 * V_205 ;\r\nfor ( V_43 = 0 ; V_43 < V_220 ; V_43 ++ ) {\r\nV_210 = V_43 * 32 ;\r\nV_208 = ( ( V_201 * V_210 ) >> 6 ) >> V_204 ;\r\nV_208 = ( V_208 * V_210 ) >> V_204 ;\r\nV_208 = ( V_208 * V_210 ) >> V_204 ;\r\nV_208 = ( V_208 * V_210 ) >> V_204 ;\r\nV_208 = ( V_208 * V_210 ) >> V_204 ;\r\nV_208 = V_208 >> V_206 ;\r\nV_209 = ( V_200 * V_210 ) >> V_205 ;\r\nV_209 = ( V_209 * V_210 ) >> V_205 ;\r\nV_209 = ( V_209 * V_210 ) >> V_205 ;\r\nV_209 = V_209 >> V_207 ;\r\nV_172 [ V_43 ] = V_208 + V_209 + ( 256 * V_210 ) / V_183 ;\r\nif ( V_43 >= 2 ) {\r\nV_210 = V_172 [ V_43 ] - V_172 [ V_43 - 1 ] ;\r\nif ( V_210 < 0 )\r\nV_172 [ V_43 ] =\r\nV_172 [ V_43 - 1 ] + ( V_172 [ V_43 - 1 ] -\r\nV_172 [ V_43 - 2 ] ) ;\r\n}\r\nV_172 [ V_43 ] = ( V_172 [ V_43 ] < 1400 ) ? V_172 [ V_43 ] : 1400 ;\r\n}\r\nV_194 = 0 ;\r\nV_195 = 0 ;\r\nfor ( V_43 = 0 ; V_43 <= V_188 ; V_43 ++ ) {\r\nint V_221 =\r\n( ( V_171 [ V_43 + V_187 ] << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 + V_187 ] ;\r\nV_221 =\r\n( ( V_221 << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 + V_187 ] ;\r\nV_221 =\r\n( ( V_221 << V_186 ) + V_179 [ V_43 + V_187 ] ) / V_179 [ V_43 + V_187 ] ;\r\nV_194 = V_194 + V_173 [ V_43 ] * V_221 ;\r\nV_195 = V_195 + V_174 [ V_43 ] * V_221 ;\r\n}\r\nV_198 = F_26 ( F_24 ( abs ( V_194 ) ) , 10 ) ;\r\nV_199 = F_26 ( F_24 ( abs ( V_195 ) ) , 10 ) ;\r\nV_194 = V_194 / ( 1 << V_198 ) ;\r\nV_195 = V_195 / ( 1 << V_199 ) ;\r\nV_200 = ( V_195 << 10 ) / V_196 ;\r\nV_201 = ( V_194 << 10 ) / V_196 ;\r\nV_202 = 3 * V_186 - V_191 - V_192 - V_198 + 10 + V_197 + 5 ;\r\nV_203 = 3 * V_186 - V_191 - V_193 - V_199 + 10 + V_197 + 5 ;\r\nV_204 = V_202 / 5 ;\r\nV_205 = V_203 / 3 ;\r\nV_206 = V_202 - 5 * V_204 ;\r\nV_207 = V_203 - 3 * V_205 ;\r\nfor ( V_43 = 0 ; V_43 < V_220 ; V_43 ++ ) {\r\nint V_222 ;\r\nif ( V_43 == 4 )\r\ncontinue;\r\nV_210 = V_43 * 32 ;\r\nif ( V_201 > 0 )\r\nV_208 = ( ( ( V_201 * V_210 - 64 ) >> 6 ) -\r\n( 1 << V_204 ) ) / ( 1 << V_204 ) ;\r\nelse\r\nV_208 = ( ( ( ( V_201 * V_210 - 64 ) >> 6 ) +\r\n( 1 << V_204 ) ) / ( 1 << V_204 ) ) ;\r\nV_208 = ( V_208 * V_210 ) / ( 1 << V_204 ) ;\r\nV_208 = ( V_208 * V_210 ) / ( 1 << V_204 ) ;\r\nV_208 = ( V_208 * V_210 ) / ( 1 << V_204 ) ;\r\nV_208 = ( V_208 * V_210 ) / ( 1 << V_204 ) ;\r\nV_208 = V_208 / ( 1 << V_206 ) ;\r\nif ( V_201 > 0 )\r\nV_209 = ( V_200 * V_210 -\r\n( 1 << V_205 ) ) / ( 1 << V_205 ) ;\r\nelse\r\nV_209 = ( V_200 * V_210 +\r\n( 1 << V_205 ) ) / ( 1 << V_205 ) ;\r\nV_209 = ( V_209 * V_210 ) / ( 1 << V_205 ) ;\r\nV_209 = ( V_209 * V_210 ) / ( 1 << V_205 ) ;\r\nV_209 = V_209 / ( 1 << V_207 ) ;\r\nif ( V_43 < 4 ) {\r\nV_222 = 0 ;\r\n} else {\r\nV_222 = V_208 + V_209 ;\r\nif ( V_222 < - 150 )\r\nV_222 = - 150 ;\r\nelse if ( V_222 > 150 )\r\nV_222 = 150 ;\r\n}\r\nV_165 [ V_43 ] = ( ( V_172 [ V_43 ] & 0x7ff ) << 11 ) + ( V_222 & 0x7ff ) ;\r\nif ( V_43 == 5 ) {\r\nV_222 = ( V_222 + 2 ) >> 1 ;\r\nV_165 [ V_43 - 1 ] = ( ( V_172 [ V_43 - 1 ] & 0x7ff ) << 11 ) +\r\n( V_222 & 0x7ff ) ;\r\n}\r\n}\r\n* V_166 = V_183 ;\r\nreturn true ;\r\n}\r\nvoid F_28 ( struct V_1 * V_2 ,\r\nstruct V_223 * V_224 ,\r\nint V_100 )\r\n{\r\nT_1 * V_225 = V_224 -> V_165 [ V_100 ] ;\r\nT_1 V_226 = V_224 -> V_226 [ V_100 ] ;\r\nT_1 V_42 = V_2 -> V_45 ;\r\nT_1 V_97 = 0 ;\r\nint V_43 ;\r\nif ( V_100 == 0 )\r\nV_97 = V_227 ;\r\nelse if ( V_100 == 1 )\r\nV_97 = V_228 ;\r\nelse if ( V_100 == 2 )\r\nV_97 = V_229 ;\r\nfor ( V_43 = 0 ; V_43 < V_220 ; V_43 ++ ) {\r\nF_29 ( V_2 , V_97 , V_225 [ V_43 ] ) ;\r\nV_97 = V_97 + 4 ;\r\n}\r\nif ( V_100 == 0 )\r\nV_97 = V_230 ;\r\nelse if ( V_100 == 1 )\r\nV_97 = V_231 ;\r\nelse\r\nV_97 = V_232 ;\r\nF_6 ( V_2 , V_97 , V_233 , V_226 ) ;\r\nF_6 ( V_2 , V_39 ,\r\nV_234 ,\r\nV_42 ) ;\r\nif ( V_2 -> V_19 . V_20 & F_4 ( 1 ) )\r\nF_6 ( V_2 , V_40 ,\r\nV_234 ,\r\nV_42 ) ;\r\nif ( V_2 -> V_19 . V_20 & F_4 ( 2 ) )\r\nF_6 ( V_2 , V_41 ,\r\nV_234 ,\r\nV_42 ) ;\r\n}\r\nint F_30 ( struct V_1 * V_2 , int V_100 )\r\n{\r\nunsigned int V_43 , V_113 , V_137 ;\r\nunsigned int V_235 = V_2 -> V_45 ;\r\nV_113 = F_21 ( V_2 , V_100 , V_235 ) ;\r\nV_137 = 0 ;\r\nfor ( V_43 = 0 ; V_43 < V_99 ; V_43 ++ ) {\r\nif ( V_2 -> V_96 [ V_43 ] >= V_113 )\r\nbreak;\r\nV_137 ++ ;\r\n}\r\nF_23 ( V_2 , V_137 ) ;\r\nF_22 ( V_2 , V_116 ,\r\nV_117 ) ;\r\nreturn 0 ;\r\n}\r\nint F_31 ( struct V_1 * V_2 ,\r\nstruct V_223 * V_224 , int V_100 )\r\n{\r\nT_3 * V_226 = & V_224 -> V_226 [ V_100 ] ;\r\nT_1 * V_165 = V_224 -> V_165 [ V_100 ] ;\r\nT_1 * V_163 , * V_164 ;\r\nint V_43 , V_236 = 0 ;\r\nT_1 * V_237 ;\r\nT_1 V_97 ;\r\nmemset ( V_224 -> V_165 [ V_100 ] , 0 , sizeof( V_224 -> V_165 [ V_100 ] ) ) ;\r\nV_237 = F_32 ( 2 * 48 * sizeof( T_1 ) , V_238 ) ;\r\nif ( ! V_237 )\r\nreturn - V_239 ;\r\nV_163 = & V_237 [ 0 ] ;\r\nV_164 = & V_237 [ 48 ] ;\r\nF_22 ( V_2 , V_240 ,\r\nV_241 ) ;\r\nV_97 = V_242 ;\r\nfor ( V_43 = 0 ; V_43 < 48 ; V_43 ++ )\r\nV_163 [ V_43 ] = F_20 ( V_2 , V_97 + ( V_43 << 2 ) ) ;\r\nF_33 ( V_2 , V_240 ,\r\nV_241 ) ;\r\nfor ( V_43 = 0 ; V_43 < 48 ; V_43 ++ )\r\nV_164 [ V_43 ] = F_20 ( V_2 , V_97 + ( V_43 << 2 ) ) ;\r\nif ( ! F_27 ( V_163 , V_164 , V_165 , V_226 ) )\r\nV_236 = - 2 ;\r\nF_22 ( V_2 , V_116 ,\r\nV_117 ) ;\r\nF_34 ( V_237 ) ;\r\nreturn V_236 ;\r\n}\r\nint F_35 ( struct V_1 * V_2 )\r\n{\r\nint V_243 ;\r\nV_243 = F_15 ( V_2 ) ;\r\nif ( V_243 < 0 )\r\nreturn V_243 ;\r\nF_19 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nbool F_36 ( struct V_1 * V_2 )\r\n{\r\nint V_244 , V_245 ;\r\nV_244 = F_9 ( V_2 , V_116 ,\r\nV_117 ) ;\r\nif ( V_244 == 0x1 ) {\r\nV_245 = F_9 ( V_2 , V_116 ,\r\nV_246 ) ;\r\nF_14 ( F_11 ( V_2 ) , V_36 ,\r\nL_5 ,\r\nV_245 , V_244 ) ;\r\nif ( V_245 <= V_247 )\r\nV_244 = 0 ;\r\n}\r\nreturn ! ! V_244 ;\r\n}
