ARM GAS  /tmp/cc3VTrlQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dac.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DAC1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DAC1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_DAC1_Init:
  27              	.LFB132:
  28              		.file 1 "Core/Src/dac.c"
   1:Core/Src/dac.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dac.c **** /**
   3:Core/Src/dac.c ****   ******************************************************************************
   4:Core/Src/dac.c ****   * @file    dac.c
   5:Core/Src/dac.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dac.c ****   *          of the DAC instances.
   7:Core/Src/dac.c ****   ******************************************************************************
   8:Core/Src/dac.c ****   * @attention
   9:Core/Src/dac.c ****   *
  10:Core/Src/dac.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/dac.c ****   * All rights reserved.
  12:Core/Src/dac.c ****   *
  13:Core/Src/dac.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dac.c ****   * in the root directory of this software component.
  15:Core/Src/dac.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dac.c ****   *
  17:Core/Src/dac.c ****   ******************************************************************************
  18:Core/Src/dac.c ****   */
  19:Core/Src/dac.c **** /* USER CODE END Header */
  20:Core/Src/dac.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/dac.c **** #include "dac.h"
  22:Core/Src/dac.c **** 
  23:Core/Src/dac.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/dac.c **** 
  25:Core/Src/dac.c **** /* USER CODE END 0 */
  26:Core/Src/dac.c **** 
  27:Core/Src/dac.c **** DAC_HandleTypeDef hdac1;
  28:Core/Src/dac.c **** DMA_HandleTypeDef hdma_dac1_ch1;
  29:Core/Src/dac.c **** DMA_HandleTypeDef hdma_dac1_ch2;
  30:Core/Src/dac.c **** 
ARM GAS  /tmp/cc3VTrlQ.s 			page 2


  31:Core/Src/dac.c **** /* DAC1 init function */
  32:Core/Src/dac.c **** void MX_DAC1_Init(void)
  33:Core/Src/dac.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  34:Core/Src/dac.c **** 
  35:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 0 */
  36:Core/Src/dac.c **** 
  37:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 0 */
  38:Core/Src/dac.c **** 
  39:Core/Src/dac.c ****   DAC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 39 3 view .LVU1
  41              		.loc 1 39 26 is_stmt 0 view .LVU2
  42 0004 3022     		movs	r2, #48
  43 0006 0021     		movs	r1, #0
  44 0008 6846     		mov	r0, sp
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  40:Core/Src/dac.c **** 
  41:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 1 */
  42:Core/Src/dac.c **** 
  43:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 1 */
  44:Core/Src/dac.c **** 
  45:Core/Src/dac.c ****   /** DAC Initialization
  46:Core/Src/dac.c ****   */
  47:Core/Src/dac.c ****   hdac1.Instance = DAC1;
  47              		.loc 1 47 3 is_stmt 1 view .LVU3
  48              		.loc 1 47 18 is_stmt 0 view .LVU4
  49 000e 1648     		ldr	r0, .L9
  50 0010 164B     		ldr	r3, .L9+4
  51 0012 0360     		str	r3, [r0]
  48:Core/Src/dac.c ****   if (HAL_DAC_Init(&hdac1) != HAL_OK)
  52              		.loc 1 48 3 is_stmt 1 view .LVU5
  53              		.loc 1 48 7 is_stmt 0 view .LVU6
  54 0014 FFF7FEFF 		bl	HAL_DAC_Init
  55              	.LVL1:
  56              		.loc 1 48 6 view .LVU7
  57 0018 E0B9     		cbnz	r0, .L6
  58              	.L2:
  49:Core/Src/dac.c ****   {
  50:Core/Src/dac.c ****     Error_Handler();
  51:Core/Src/dac.c ****   }
  52:Core/Src/dac.c **** 
  53:Core/Src/dac.c ****   /** DAC channel OUT1 config
  54:Core/Src/dac.c ****   */
  55:Core/Src/dac.c ****   sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
  59              		.loc 1 55 3 is_stmt 1 view .LVU8
  60              		.loc 1 55 29 is_stmt 0 view .LVU9
ARM GAS  /tmp/cc3VTrlQ.s 			page 3


  61 001a 0223     		movs	r3, #2
  62 001c 0093     		str	r3, [sp]
  56:Core/Src/dac.c ****   sConfig.DAC_DMADoubleDataMode = DISABLE;
  63              		.loc 1 56 3 is_stmt 1 view .LVU10
  64              		.loc 1 56 33 is_stmt 0 view .LVU11
  65 001e 0022     		movs	r2, #0
  66 0020 8DF80420 		strb	r2, [sp, #4]
  57:Core/Src/dac.c ****   sConfig.DAC_SignedFormat = DISABLE;
  67              		.loc 1 57 3 is_stmt 1 view .LVU12
  68              		.loc 1 57 28 is_stmt 0 view .LVU13
  69 0024 8DF80520 		strb	r2, [sp, #5]
  58:Core/Src/dac.c ****   sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
  70              		.loc 1 58 3 is_stmt 1 view .LVU14
  71              		.loc 1 58 29 is_stmt 0 view .LVU15
  72 0028 0292     		str	r2, [sp, #8]
  59:Core/Src/dac.c ****   sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
  73              		.loc 1 59 3 is_stmt 1 view .LVU16
  74              		.loc 1 59 23 is_stmt 0 view .LVU17
  75 002a 0623     		movs	r3, #6
  76 002c 0393     		str	r3, [sp, #12]
  60:Core/Src/dac.c ****   sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
  77              		.loc 1 60 3 is_stmt 1 view .LVU18
  78              		.loc 1 60 24 is_stmt 0 view .LVU19
  79 002e 0492     		str	r2, [sp, #16]
  61:Core/Src/dac.c ****   sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  80              		.loc 1 61 3 is_stmt 1 view .LVU20
  81              		.loc 1 61 28 is_stmt 0 view .LVU21
  82 0030 0592     		str	r2, [sp, #20]
  62:Core/Src/dac.c ****   sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
  83              		.loc 1 62 3 is_stmt 1 view .LVU22
  84              		.loc 1 62 39 is_stmt 0 view .LVU23
  85 0032 0123     		movs	r3, #1
  86 0034 0693     		str	r3, [sp, #24]
  63:Core/Src/dac.c ****   sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  87              		.loc 1 63 3 is_stmt 1 view .LVU24
  88              		.loc 1 63 28 is_stmt 0 view .LVU25
  89 0036 0792     		str	r2, [sp, #28]
  64:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
  90              		.loc 1 64 3 is_stmt 1 view .LVU26
  91              		.loc 1 64 7 is_stmt 0 view .LVU27
  92 0038 6946     		mov	r1, sp
  93 003a 0B48     		ldr	r0, .L9
  94 003c FFF7FEFF 		bl	HAL_DAC_ConfigChannel
  95              	.LVL2:
  96              		.loc 1 64 6 view .LVU28
  97 0040 58B9     		cbnz	r0, .L7
  98              	.L3:
  65:Core/Src/dac.c ****   {
  66:Core/Src/dac.c ****     Error_Handler();
  67:Core/Src/dac.c ****   }
  68:Core/Src/dac.c **** 
  69:Core/Src/dac.c ****   /** DAC channel OUT2 config
  70:Core/Src/dac.c ****   */
  71:Core/Src/dac.c ****   if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
  99              		.loc 1 71 3 is_stmt 1 view .LVU29
 100              		.loc 1 71 7 is_stmt 0 view .LVU30
 101 0042 1022     		movs	r2, #16
ARM GAS  /tmp/cc3VTrlQ.s 			page 4


 102 0044 6946     		mov	r1, sp
 103 0046 0848     		ldr	r0, .L9
 104 0048 FFF7FEFF 		bl	HAL_DAC_ConfigChannel
 105              	.LVL3:
 106              		.loc 1 71 6 view .LVU31
 107 004c 40B9     		cbnz	r0, .L8
 108              	.L1:
  72:Core/Src/dac.c ****   {
  73:Core/Src/dac.c ****     Error_Handler();
  74:Core/Src/dac.c ****   }
  75:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_Init 2 */
  76:Core/Src/dac.c **** 
  77:Core/Src/dac.c ****   /* USER CODE END DAC1_Init 2 */
  78:Core/Src/dac.c **** 
  79:Core/Src/dac.c **** }
 109              		.loc 1 79 1 view .LVU32
 110 004e 0DB0     		add	sp, sp, #52
 111              	.LCFI2:
 112              		.cfi_remember_state
 113              		.cfi_def_cfa_offset 4
 114              		@ sp needed
 115 0050 5DF804FB 		ldr	pc, [sp], #4
 116              	.L6:
 117              	.LCFI3:
 118              		.cfi_restore_state
  50:Core/Src/dac.c ****   }
 119              		.loc 1 50 5 is_stmt 1 view .LVU33
 120 0054 FFF7FEFF 		bl	Error_Handler
 121              	.LVL4:
 122 0058 DFE7     		b	.L2
 123              	.L7:
  66:Core/Src/dac.c ****   }
 124              		.loc 1 66 5 view .LVU34
 125 005a FFF7FEFF 		bl	Error_Handler
 126              	.LVL5:
 127 005e F0E7     		b	.L3
 128              	.L8:
  73:Core/Src/dac.c ****   }
 129              		.loc 1 73 5 view .LVU35
 130 0060 FFF7FEFF 		bl	Error_Handler
 131              	.LVL6:
 132              		.loc 1 79 1 is_stmt 0 view .LVU36
 133 0064 F3E7     		b	.L1
 134              	.L10:
 135 0066 00BF     		.align	2
 136              	.L9:
 137 0068 00000000 		.word	.LANCHOR0
 138 006c 00080050 		.word	1342179328
 139              		.cfi_endproc
 140              	.LFE132:
 142              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
 143              		.align	1
 144              		.global	HAL_DAC_MspInit
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc3VTrlQ.s 			page 5


 150              	HAL_DAC_MspInit:
 151              	.LVL7:
 152              	.LFB133:
  80:Core/Src/dac.c **** 
  81:Core/Src/dac.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
  82:Core/Src/dac.c **** {
 153              		.loc 1 82 1 is_stmt 1 view -0
 154              		.cfi_startproc
 155              		@ args = 0, pretend = 0, frame = 32
 156              		@ frame_needed = 0, uses_anonymous_args = 0
 157              		.loc 1 82 1 is_stmt 0 view .LVU38
 158 0000 10B5     		push	{r4, lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 8
 161              		.cfi_offset 4, -8
 162              		.cfi_offset 14, -4
 163 0002 88B0     		sub	sp, sp, #32
 164              	.LCFI5:
 165              		.cfi_def_cfa_offset 40
  83:Core/Src/dac.c **** 
  84:Core/Src/dac.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 166              		.loc 1 84 3 is_stmt 1 view .LVU39
 167              		.loc 1 84 20 is_stmt 0 view .LVU40
 168 0004 0023     		movs	r3, #0
 169 0006 0393     		str	r3, [sp, #12]
 170 0008 0493     		str	r3, [sp, #16]
 171 000a 0593     		str	r3, [sp, #20]
 172 000c 0693     		str	r3, [sp, #24]
 173 000e 0793     		str	r3, [sp, #28]
  85:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 174              		.loc 1 85 3 is_stmt 1 view .LVU41
 175              		.loc 1 85 15 is_stmt 0 view .LVU42
 176 0010 0268     		ldr	r2, [r0]
 177              		.loc 1 85 5 view .LVU43
 178 0012 324B     		ldr	r3, .L19
 179 0014 9A42     		cmp	r2, r3
 180 0016 01D0     		beq	.L16
 181              	.LVL8:
 182              	.L11:
  86:Core/Src/dac.c ****   {
  87:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspInit 0 */
  88:Core/Src/dac.c **** 
  89:Core/Src/dac.c ****   /* USER CODE END DAC1_MspInit 0 */
  90:Core/Src/dac.c ****     /* DAC1 clock enable */
  91:Core/Src/dac.c ****     __HAL_RCC_DAC1_CLK_ENABLE();
  92:Core/Src/dac.c **** 
  93:Core/Src/dac.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  94:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
  95:Core/Src/dac.c ****     PA4     ------> DAC1_OUT1
  96:Core/Src/dac.c ****     PA5     ------> DAC1_OUT2
  97:Core/Src/dac.c ****     */
  98:Core/Src/dac.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
  99:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 100:Core/Src/dac.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/dac.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 102:Core/Src/dac.c **** 
 103:Core/Src/dac.c ****     /* DAC1 DMA Init */
ARM GAS  /tmp/cc3VTrlQ.s 			page 6


 104:Core/Src/dac.c ****     /* DAC1_CH1 Init */
 105:Core/Src/dac.c ****     hdma_dac1_ch1.Instance = DMA1_Channel3;
 106:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 107:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 108:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 109:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 110:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 111:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 112:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 113:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 114:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 115:Core/Src/dac.c ****     {
 116:Core/Src/dac.c ****       Error_Handler();
 117:Core/Src/dac.c ****     }
 118:Core/Src/dac.c **** 
 119:Core/Src/dac.c ****     __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 120:Core/Src/dac.c **** 
 121:Core/Src/dac.c ****     /* DAC1_CH2 Init */
 122:Core/Src/dac.c ****     hdma_dac1_ch2.Instance = DMA1_Channel4;
 123:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CHANNEL2;
 124:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 125:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 126:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 127:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 128:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 129:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 130:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 131:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 132:Core/Src/dac.c ****     {
 133:Core/Src/dac.c ****       Error_Handler();
 134:Core/Src/dac.c ****     }
 135:Core/Src/dac.c **** 
 136:Core/Src/dac.c ****     __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac1_ch2);
 137:Core/Src/dac.c **** 
 138:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspInit 1 */
 139:Core/Src/dac.c **** 
 140:Core/Src/dac.c ****   /* USER CODE END DAC1_MspInit 1 */
 141:Core/Src/dac.c ****   }
 142:Core/Src/dac.c **** }
 183              		.loc 1 142 1 view .LVU44
 184 0018 08B0     		add	sp, sp, #32
 185              	.LCFI6:
 186              		.cfi_remember_state
 187              		.cfi_def_cfa_offset 8
 188              		@ sp needed
 189 001a 10BD     		pop	{r4, pc}
 190              	.LVL9:
 191              	.L16:
 192              	.LCFI7:
 193              		.cfi_restore_state
 194              		.loc 1 142 1 view .LVU45
 195 001c 0446     		mov	r4, r0
  91:Core/Src/dac.c **** 
 196              		.loc 1 91 5 is_stmt 1 view .LVU46
 197              	.LBB2:
  91:Core/Src/dac.c **** 
 198              		.loc 1 91 5 view .LVU47
ARM GAS  /tmp/cc3VTrlQ.s 			page 7


  91:Core/Src/dac.c **** 
 199              		.loc 1 91 5 view .LVU48
 200 001e 03F17043 		add	r3, r3, #-268435456
 201 0022 03F50233 		add	r3, r3, #133120
 202 0026 DA6C     		ldr	r2, [r3, #76]
 203 0028 42F48032 		orr	r2, r2, #65536
 204 002c DA64     		str	r2, [r3, #76]
  91:Core/Src/dac.c **** 
 205              		.loc 1 91 5 view .LVU49
 206 002e DA6C     		ldr	r2, [r3, #76]
 207 0030 02F48032 		and	r2, r2, #65536
 208 0034 0192     		str	r2, [sp, #4]
  91:Core/Src/dac.c **** 
 209              		.loc 1 91 5 view .LVU50
 210 0036 019A     		ldr	r2, [sp, #4]
 211              	.LBE2:
  91:Core/Src/dac.c **** 
 212              		.loc 1 91 5 view .LVU51
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 213              		.loc 1 93 5 view .LVU52
 214              	.LBB3:
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 215              		.loc 1 93 5 view .LVU53
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 216              		.loc 1 93 5 view .LVU54
 217 0038 DA6C     		ldr	r2, [r3, #76]
 218 003a 42F00102 		orr	r2, r2, #1
 219 003e DA64     		str	r2, [r3, #76]
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 220              		.loc 1 93 5 view .LVU55
 221 0040 DB6C     		ldr	r3, [r3, #76]
 222 0042 03F00103 		and	r3, r3, #1
 223 0046 0293     		str	r3, [sp, #8]
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 224              		.loc 1 93 5 view .LVU56
 225 0048 029B     		ldr	r3, [sp, #8]
 226              	.LBE3:
  93:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 227              		.loc 1 93 5 view .LVU57
  98:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 228              		.loc 1 98 5 view .LVU58
  98:Core/Src/dac.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 229              		.loc 1 98 25 is_stmt 0 view .LVU59
 230 004a 3023     		movs	r3, #48
 231 004c 0393     		str	r3, [sp, #12]
  99:Core/Src/dac.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 99 5 is_stmt 1 view .LVU60
  99:Core/Src/dac.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 99 26 is_stmt 0 view .LVU61
 234 004e 0323     		movs	r3, #3
 235 0050 0493     		str	r3, [sp, #16]
 100:Core/Src/dac.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 236              		.loc 1 100 5 is_stmt 1 view .LVU62
 101:Core/Src/dac.c **** 
 237              		.loc 1 101 5 view .LVU63
 238 0052 03A9     		add	r1, sp, #12
 239 0054 4FF09040 		mov	r0, #1207959552
ARM GAS  /tmp/cc3VTrlQ.s 			page 8


 240              	.LVL10:
 101:Core/Src/dac.c **** 
 241              		.loc 1 101 5 is_stmt 0 view .LVU64
 242 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL11:
 105:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 244              		.loc 1 105 5 is_stmt 1 view .LVU65
 105:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 245              		.loc 1 105 28 is_stmt 0 view .LVU66
 246 005c 2048     		ldr	r0, .L19+4
 247 005e 214B     		ldr	r3, .L19+8
 248 0060 0360     		str	r3, [r0]
 106:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 249              		.loc 1 106 5 is_stmt 1 view .LVU67
 106:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 250              		.loc 1 106 32 is_stmt 0 view .LVU68
 251 0062 0623     		movs	r3, #6
 252 0064 4360     		str	r3, [r0, #4]
 107:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 253              		.loc 1 107 5 is_stmt 1 view .LVU69
 107:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 254              		.loc 1 107 34 is_stmt 0 view .LVU70
 255 0066 1023     		movs	r3, #16
 256 0068 8360     		str	r3, [r0, #8]
 108:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 257              		.loc 1 108 5 is_stmt 1 view .LVU71
 108:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 258              		.loc 1 108 34 is_stmt 0 view .LVU72
 259 006a 0023     		movs	r3, #0
 260 006c C360     		str	r3, [r0, #12]
 109:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 261              		.loc 1 109 5 is_stmt 1 view .LVU73
 109:Core/Src/dac.c ****     hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 262              		.loc 1 109 31 is_stmt 0 view .LVU74
 263 006e 8023     		movs	r3, #128
 264 0070 0361     		str	r3, [r0, #16]
 110:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 265              		.loc 1 110 5 is_stmt 1 view .LVU75
 110:Core/Src/dac.c ****     hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 266              		.loc 1 110 44 is_stmt 0 view .LVU76
 267 0072 4FF40073 		mov	r3, #512
 268 0076 4361     		str	r3, [r0, #20]
 111:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 269              		.loc 1 111 5 is_stmt 1 view .LVU77
 111:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 270              		.loc 1 111 41 is_stmt 0 view .LVU78
 271 0078 4FF40063 		mov	r3, #2048
 272 007c 8361     		str	r3, [r0, #24]
 112:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 273              		.loc 1 112 5 is_stmt 1 view .LVU79
 112:Core/Src/dac.c ****     hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 274              		.loc 1 112 29 is_stmt 0 view .LVU80
 275 007e 2023     		movs	r3, #32
 276 0080 C361     		str	r3, [r0, #28]
 113:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 277              		.loc 1 113 5 is_stmt 1 view .LVU81
 113:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
ARM GAS  /tmp/cc3VTrlQ.s 			page 9


 278              		.loc 1 113 33 is_stmt 0 view .LVU82
 279 0082 4FF48053 		mov	r3, #4096
 280 0086 0362     		str	r3, [r0, #32]
 114:Core/Src/dac.c ****     {
 281              		.loc 1 114 5 is_stmt 1 view .LVU83
 114:Core/Src/dac.c ****     {
 282              		.loc 1 114 9 is_stmt 0 view .LVU84
 283 0088 FFF7FEFF 		bl	HAL_DMA_Init
 284              	.LVL12:
 114:Core/Src/dac.c ****     {
 285              		.loc 1 114 8 view .LVU85
 286 008c F8B9     		cbnz	r0, .L17
 287              	.L13:
 119:Core/Src/dac.c **** 
 288              		.loc 1 119 5 is_stmt 1 view .LVU86
 119:Core/Src/dac.c **** 
 289              		.loc 1 119 5 view .LVU87
 290 008e 144B     		ldr	r3, .L19+4
 291 0090 A360     		str	r3, [r4, #8]
 119:Core/Src/dac.c **** 
 292              		.loc 1 119 5 view .LVU88
 293 0092 9C62     		str	r4, [r3, #40]
 119:Core/Src/dac.c **** 
 294              		.loc 1 119 5 view .LVU89
 122:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CHANNEL2;
 295              		.loc 1 122 5 view .LVU90
 122:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Request = DMA_REQUEST_DAC1_CHANNEL2;
 296              		.loc 1 122 28 is_stmt 0 view .LVU91
 297 0094 1448     		ldr	r0, .L19+12
 298 0096 154B     		ldr	r3, .L19+16
 299 0098 0360     		str	r3, [r0]
 123:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 300              		.loc 1 123 5 is_stmt 1 view .LVU92
 123:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 301              		.loc 1 123 32 is_stmt 0 view .LVU93
 302 009a 0723     		movs	r3, #7
 303 009c 4360     		str	r3, [r0, #4]
 124:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 304              		.loc 1 124 5 is_stmt 1 view .LVU94
 124:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 305              		.loc 1 124 34 is_stmt 0 view .LVU95
 306 009e 1023     		movs	r3, #16
 307 00a0 8360     		str	r3, [r0, #8]
 125:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 308              		.loc 1 125 5 is_stmt 1 view .LVU96
 125:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 309              		.loc 1 125 34 is_stmt 0 view .LVU97
 310 00a2 0023     		movs	r3, #0
 311 00a4 C360     		str	r3, [r0, #12]
 126:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 312              		.loc 1 126 5 is_stmt 1 view .LVU98
 126:Core/Src/dac.c ****     hdma_dac1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 313              		.loc 1 126 31 is_stmt 0 view .LVU99
 314 00a6 8023     		movs	r3, #128
 315 00a8 0361     		str	r3, [r0, #16]
 127:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 316              		.loc 1 127 5 is_stmt 1 view .LVU100
ARM GAS  /tmp/cc3VTrlQ.s 			page 10


 127:Core/Src/dac.c ****     hdma_dac1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 317              		.loc 1 127 44 is_stmt 0 view .LVU101
 318 00aa 4FF40073 		mov	r3, #512
 319 00ae 4361     		str	r3, [r0, #20]
 128:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 320              		.loc 1 128 5 is_stmt 1 view .LVU102
 128:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Mode = DMA_CIRCULAR;
 321              		.loc 1 128 41 is_stmt 0 view .LVU103
 322 00b0 4FF40063 		mov	r3, #2048
 323 00b4 8361     		str	r3, [r0, #24]
 129:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 324              		.loc 1 129 5 is_stmt 1 view .LVU104
 129:Core/Src/dac.c ****     hdma_dac1_ch2.Init.Priority = DMA_PRIORITY_MEDIUM;
 325              		.loc 1 129 29 is_stmt 0 view .LVU105
 326 00b6 2023     		movs	r3, #32
 327 00b8 C361     		str	r3, [r0, #28]
 130:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 328              		.loc 1 130 5 is_stmt 1 view .LVU106
 130:Core/Src/dac.c ****     if (HAL_DMA_Init(&hdma_dac1_ch2) != HAL_OK)
 329              		.loc 1 130 33 is_stmt 0 view .LVU107
 330 00ba 4FF48053 		mov	r3, #4096
 331 00be 0362     		str	r3, [r0, #32]
 131:Core/Src/dac.c ****     {
 332              		.loc 1 131 5 is_stmt 1 view .LVU108
 131:Core/Src/dac.c ****     {
 333              		.loc 1 131 9 is_stmt 0 view .LVU109
 334 00c0 FFF7FEFF 		bl	HAL_DMA_Init
 335              	.LVL13:
 131:Core/Src/dac.c ****     {
 336              		.loc 1 131 8 view .LVU110
 337 00c4 30B9     		cbnz	r0, .L18
 338              	.L14:
 136:Core/Src/dac.c **** 
 339              		.loc 1 136 5 is_stmt 1 view .LVU111
 136:Core/Src/dac.c **** 
 340              		.loc 1 136 5 view .LVU112
 341 00c6 084B     		ldr	r3, .L19+12
 342 00c8 E360     		str	r3, [r4, #12]
 136:Core/Src/dac.c **** 
 343              		.loc 1 136 5 view .LVU113
 344 00ca 9C62     		str	r4, [r3, #40]
 136:Core/Src/dac.c **** 
 345              		.loc 1 136 5 view .LVU114
 346              		.loc 1 142 1 is_stmt 0 view .LVU115
 347 00cc A4E7     		b	.L11
 348              	.L17:
 116:Core/Src/dac.c ****     }
 349              		.loc 1 116 7 is_stmt 1 view .LVU116
 350 00ce FFF7FEFF 		bl	Error_Handler
 351              	.LVL14:
 352 00d2 DCE7     		b	.L13
 353              	.L18:
 133:Core/Src/dac.c ****     }
 354              		.loc 1 133 7 view .LVU117
 355 00d4 FFF7FEFF 		bl	Error_Handler
 356              	.LVL15:
 357 00d8 F5E7     		b	.L14
ARM GAS  /tmp/cc3VTrlQ.s 			page 11


 358              	.L20:
 359 00da 00BF     		.align	2
 360              	.L19:
 361 00dc 00080050 		.word	1342179328
 362 00e0 00000000 		.word	.LANCHOR1
 363 00e4 30000240 		.word	1073872944
 364 00e8 00000000 		.word	.LANCHOR2
 365 00ec 44000240 		.word	1073872964
 366              		.cfi_endproc
 367              	.LFE133:
 369              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 370              		.align	1
 371              		.global	HAL_DAC_MspDeInit
 372              		.syntax unified
 373              		.thumb
 374              		.thumb_func
 375              		.fpu fpv4-sp-d16
 377              	HAL_DAC_MspDeInit:
 378              	.LVL16:
 379              	.LFB134:
 143:Core/Src/dac.c **** 
 144:Core/Src/dac.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* dacHandle)
 145:Core/Src/dac.c **** {
 380              		.loc 1 145 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 0
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 146:Core/Src/dac.c **** 
 147:Core/Src/dac.c ****   if(dacHandle->Instance==DAC1)
 384              		.loc 1 147 3 view .LVU119
 385              		.loc 1 147 15 is_stmt 0 view .LVU120
 386 0000 0268     		ldr	r2, [r0]
 387              		.loc 1 147 5 view .LVU121
 388 0002 0B4B     		ldr	r3, .L28
 389 0004 9A42     		cmp	r2, r3
 390 0006 00D0     		beq	.L27
 391 0008 7047     		bx	lr
 392              	.L27:
 145:Core/Src/dac.c **** 
 393              		.loc 1 145 1 view .LVU122
 394 000a 10B5     		push	{r4, lr}
 395              	.LCFI8:
 396              		.cfi_def_cfa_offset 8
 397              		.cfi_offset 4, -8
 398              		.cfi_offset 14, -4
 399 000c 0446     		mov	r4, r0
 148:Core/Src/dac.c ****   {
 149:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspDeInit 0 */
 150:Core/Src/dac.c **** 
 151:Core/Src/dac.c ****   /* USER CODE END DAC1_MspDeInit 0 */
 152:Core/Src/dac.c ****     /* Peripheral clock disable */
 153:Core/Src/dac.c ****     __HAL_RCC_DAC1_CLK_DISABLE();
 400              		.loc 1 153 5 is_stmt 1 view .LVU123
 401 000e 094A     		ldr	r2, .L28+4
 402 0010 D36C     		ldr	r3, [r2, #76]
 403 0012 23F48033 		bic	r3, r3, #65536
 404 0016 D364     		str	r3, [r2, #76]
ARM GAS  /tmp/cc3VTrlQ.s 			page 12


 154:Core/Src/dac.c **** 
 155:Core/Src/dac.c ****     /**DAC1 GPIO Configuration
 156:Core/Src/dac.c ****     PA4     ------> DAC1_OUT1
 157:Core/Src/dac.c ****     PA5     ------> DAC1_OUT2
 158:Core/Src/dac.c ****     */
 159:Core/Src/dac.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5);
 405              		.loc 1 159 5 view .LVU124
 406 0018 3021     		movs	r1, #48
 407 001a 4FF09040 		mov	r0, #1207959552
 408              	.LVL17:
 409              		.loc 1 159 5 is_stmt 0 view .LVU125
 410 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 411              	.LVL18:
 160:Core/Src/dac.c **** 
 161:Core/Src/dac.c ****     /* DAC1 DMA DeInit */
 162:Core/Src/dac.c ****     HAL_DMA_DeInit(dacHandle->DMA_Handle1);
 412              		.loc 1 162 5 is_stmt 1 view .LVU126
 413 0022 A068     		ldr	r0, [r4, #8]
 414 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 415              	.LVL19:
 163:Core/Src/dac.c ****     HAL_DMA_DeInit(dacHandle->DMA_Handle2);
 416              		.loc 1 163 5 view .LVU127
 417 0028 E068     		ldr	r0, [r4, #12]
 418 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 419              	.LVL20:
 164:Core/Src/dac.c ****   /* USER CODE BEGIN DAC1_MspDeInit 1 */
 165:Core/Src/dac.c **** 
 166:Core/Src/dac.c ****   /* USER CODE END DAC1_MspDeInit 1 */
 167:Core/Src/dac.c ****   }
 168:Core/Src/dac.c **** }
 420              		.loc 1 168 1 is_stmt 0 view .LVU128
 421 002e 10BD     		pop	{r4, pc}
 422              	.LVL21:
 423              	.L29:
 424              		.loc 1 168 1 view .LVU129
 425              		.align	2
 426              	.L28:
 427 0030 00080050 		.word	1342179328
 428 0034 00100240 		.word	1073876992
 429              		.cfi_endproc
 430              	.LFE134:
 432              		.global	hdma_dac1_ch2
 433              		.global	hdma_dac1_ch1
 434              		.global	hdac1
 435              		.section	.bss.hdac1,"aw",%nobits
 436              		.align	2
 437              		.set	.LANCHOR0,. + 0
 440              	hdac1:
 441 0000 00000000 		.space	20
 441      00000000 
 441      00000000 
 441      00000000 
 441      00000000 
 442              		.section	.bss.hdma_dac1_ch1,"aw",%nobits
 443              		.align	2
 444              		.set	.LANCHOR1,. + 0
 447              	hdma_dac1_ch1:
ARM GAS  /tmp/cc3VTrlQ.s 			page 13


 448 0000 00000000 		.space	96
 448      00000000 
 448      00000000 
 448      00000000 
 448      00000000 
 449              		.section	.bss.hdma_dac1_ch2,"aw",%nobits
 450              		.align	2
 451              		.set	.LANCHOR2,. + 0
 454              	hdma_dac1_ch2:
 455 0000 00000000 		.space	96
 455      00000000 
 455      00000000 
 455      00000000 
 455      00000000 
 456              		.text
 457              	.Letext0:
 458              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 459              		.file 3 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 460              		.file 4 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g4xx.h"
 461              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 462              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 463              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 464              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dac.h"
 465              		.file 9 "Core/Inc/dac.h"
 466              		.file 10 "Core/Inc/main.h"
 467              		.file 11 "<built-in>"
ARM GAS  /tmp/cc3VTrlQ.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dac.c
     /tmp/cc3VTrlQ.s:18     .text.MX_DAC1_Init:0000000000000000 $t
     /tmp/cc3VTrlQ.s:26     .text.MX_DAC1_Init:0000000000000000 MX_DAC1_Init
     /tmp/cc3VTrlQ.s:137    .text.MX_DAC1_Init:0000000000000068 $d
     /tmp/cc3VTrlQ.s:143    .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/cc3VTrlQ.s:150    .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/cc3VTrlQ.s:361    .text.HAL_DAC_MspInit:00000000000000dc $d
     /tmp/cc3VTrlQ.s:370    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/cc3VTrlQ.s:377    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/cc3VTrlQ.s:427    .text.HAL_DAC_MspDeInit:0000000000000030 $d
     /tmp/cc3VTrlQ.s:454    .bss.hdma_dac1_ch2:0000000000000000 hdma_dac1_ch2
     /tmp/cc3VTrlQ.s:447    .bss.hdma_dac1_ch1:0000000000000000 hdma_dac1_ch1
     /tmp/cc3VTrlQ.s:440    .bss.hdac1:0000000000000000 hdac1
     /tmp/cc3VTrlQ.s:436    .bss.hdac1:0000000000000000 $d
     /tmp/cc3VTrlQ.s:443    .bss.hdma_dac1_ch1:0000000000000000 $d
     /tmp/cc3VTrlQ.s:450    .bss.hdma_dac1_ch2:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_DAC_Init
HAL_DAC_ConfigChannel
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_GPIO_DeInit
HAL_DMA_DeInit
