
---------- Begin Simulation Statistics ----------
final_tick                                99970078500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182980                       # Simulator instruction rate (inst/s)
host_mem_usage                                 722188                       # Number of bytes of host memory used
host_op_rate                                   183339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   546.51                       # Real time elapsed on the host
host_tick_rate                              182924876                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099970                       # Number of seconds simulated
sim_ticks                                 99970078500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.999402                       # CPI: cycles per instruction
system.cpu.discardedOps                        188348                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        65440049                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500150                       # IPC: instructions per cycle
system.cpu.numCycles                        199940157                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       134500108                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       345208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        953935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           51                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       926142                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1862395                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1383                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4480297                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3730942                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2100476                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2099017                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.930540                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65121                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              374                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          169                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51118118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51118118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51118433                       # number of overall hits
system.cpu.dcache.overall_hits::total        51118433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1057219                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1057219                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1065323                       # number of overall misses
system.cpu.dcache.overall_misses::total       1065323                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  62614400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62614400500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  62614400500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62614400500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52175337                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52175337                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52183756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52183756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020263                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020415                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020415                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59225.572469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59225.572469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58775.038650                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58775.038650                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7278                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               104                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.980769                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       735090                       # number of writebacks
system.cpu.dcache.writebacks::total            735090                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       130993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130993                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       130993                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130993                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       926226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       926226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       934330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       934330                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  53277671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  53277671000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  53889181999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  53889181999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017752                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017752                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017905                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017905                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57521.243196                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57521.243196                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57676.818682                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57676.818682                       # average overall mshr miss latency
system.cpu.dcache.replacements                 926139                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40773590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40773590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452602                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18403593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18403593000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41226192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41226192                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40661.758013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40661.758013                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7835                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       444767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       444767                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17341615500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17341615500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38990.337637                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38990.337637                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10313308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10313308                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       604325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       604325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  44201632500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44201632500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10917633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73142.154470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73142.154470                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       123158                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       123158                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       481167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       481167                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  35927172500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35927172500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.044072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044072                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74666.742524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74666.742524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8104                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8104                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.962585                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.962585                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8104                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8104                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    611510999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    611510999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.962585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.962585                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75457.921890                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75457.921890                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        31220                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        31220                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          292                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          292                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      9175000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      9175000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        31512                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.009266                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.009266                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31421.232877                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31421.232877                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          292                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          292                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      8883000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      8883000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.009266                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.009266                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30421.232877                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30421.232877                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8048.355469                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52052839                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            934331                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.711347                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8048.355469                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982465                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1003                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         6171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          850                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1670816955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1670816955                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42662310                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43463192                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11021548                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     20982500                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20982500                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20982500                       # number of overall hits
system.cpu.icache.overall_hits::total        20982500                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1925                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1925                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1925                       # number of overall misses
system.cpu.icache.overall_misses::total          1925                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    147447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147447000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147447000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20984425                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20984425                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20984425                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20984425                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76595.844156                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76595.844156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76595.844156                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76595.844156                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1925                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1925                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1925                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1925                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145522000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145522000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145522000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 75595.844156                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75595.844156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 75595.844156                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75595.844156                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20982500                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20982500                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1925                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1925                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20984425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20984425                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76595.844156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76595.844156                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1925                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1925                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145522000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 75595.844156                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75595.844156                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1382.872136                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20984425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1925                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                 10901                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1382.872136                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.168808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.168808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1925                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          430                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1495                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.234985                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          83939625                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         83939625                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  99970078500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               327485                       # number of demand (read+write) hits
system.l2.demand_hits::total                   327513                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  28                       # number of overall hits
system.l2.overall_hits::.cpu.data              327485                       # number of overall hits
system.l2.overall_hits::total                  327513                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             606552                       # number of demand (read+write) misses
system.l2.demand_misses::total                 608449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1897                       # number of overall misses
system.l2.overall_misses::.cpu.data            606552                       # number of overall misses
system.l2.overall_misses::total                608449                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    142312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  49020997000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49163309500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    142312500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  49020997000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49163309500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           934037                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               935962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          934037                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              935962                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.649388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.650079                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.649388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.650079                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75019.768055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80819.116910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80801.035913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75019.768055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80819.116910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80801.035913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              182232                       # number of writebacks
system.l2.writebacks::total                    182232                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        606547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            608442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       606547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           608442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123264500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  42955226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43078491000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123264500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  42955226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43078491000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.649382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.649382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.650071                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65047.229551                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70819.287706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70801.310560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65047.229551                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70819.287706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70801.310560                       # average overall mshr miss latency
system.l2.replacements                         346587                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       735090                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           735090                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       735090                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       735090                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             63166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 63166                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          417999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              417999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  34522692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34522692000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        481165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            481165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.868723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.868723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82590.369833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82590.369833                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       417999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         417999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  30342702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30342702000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.868723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.868723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72590.369833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72590.369833                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    142312500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    142312500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985455                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75019.768055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75019.768055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123264500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65047.229551                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65047.229551                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        264319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            264319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       188553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          188553                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  14498305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14498305000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       452872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        452872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.416349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.416349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76892.465248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76892.465248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       188548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       188548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12612524500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12612524500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.416338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.416338                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66892.910559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66892.910559                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          289                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             289                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          294                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           294                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.982993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.982993                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          289                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5560000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5560000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.982993                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.982993                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19238.754325                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19238.754325                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 241110.302005                       # Cycle average of tags in use
system.l2.tags.total_refs                     1862048                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    608736                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.058876                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     124.388038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       441.835097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     240544.078869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.917603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.919763                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23340                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       238804                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60203744                       # Number of tag accesses
system.l2.tags.data_accesses                 60203744                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    134466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    606547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003097076250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1415112                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             126680                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      608442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     182232                       # Number of write requests accepted
system.mem_ctrls.readBursts                    608442                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   182232                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 47766                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                608442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               182232                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  453912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  154363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      76.103617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.158629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    183.837202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7729     96.72%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            4      0.05%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            7      0.09%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          249      3.12%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.824553                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.793519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4789     59.93%     59.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              107      1.34%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2808     35.14%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              282      3.53%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 9735072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2915712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     97.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     29.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   95043012500                       # Total gap between requests
system.mem_ctrls.avgGap                     120205.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30320                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9704752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2151120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 303290.749141504348                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97076566.764924556017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 21517638.400173906237                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1895                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       606547                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       182232                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     45831250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  17968352500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2228925122250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24185.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29624.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  12231249.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9704752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       9735072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30320                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2915712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2915712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1895                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       606547                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         608442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       182232                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        182232                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       303291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97076567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         97379858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       303291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       303291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     29165847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        29165847                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     29165847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       303291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97076567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       126545704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               608442                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              134445                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        38176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        38560                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        38403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        38402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        38397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        37766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        37805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        37614                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        37938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        37194                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        38187                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        38164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        38164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        38166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        37833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        37673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8360                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8958                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         7816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7884                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              6605896250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3042210000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        18014183750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10857.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29607.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              453877                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              88110                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           65.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       200900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   236.658875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.928027                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   324.698228                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       131826     65.62%     65.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        22572     11.24%     76.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3444      1.71%     78.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         6160      3.07%     81.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8614      4.29%     85.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          992      0.49%     86.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1784      0.89%     87.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2975      1.48%     88.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        22533     11.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       200900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              38940288                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8604480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              389.519430                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.070554                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.67                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       723953160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       384790230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2178578220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     354646800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7891362960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  28735993110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14189779200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54459103680                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.754035                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36513527750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3338140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  60118410750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       710472840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       377625270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2165697660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     347156100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7891362960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  28121691570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  14707085760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54321092160                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   543.373507                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  37858252250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3338140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  58773686250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             190443                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       182232                       # Transaction distribution
system.membus.trans_dist::CleanEvict           162972                       # Transaction distribution
system.membus.trans_dist::ReadExReq            417999                       # Transaction distribution
system.membus.trans_dist::ReadExResp           417999                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        190443                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           289                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1562377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1562377                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     12650784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                12650784                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            608731                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  608731    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              608731                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1294218000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1439011250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            454797                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       917322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          355404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           481165                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          481165                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       452872                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          294                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          294                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3850                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2794801                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2798651                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26706032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               26736832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          346587                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2915712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1282843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033450                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1281406     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1437      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1282843                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  99970078500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1298742500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1925998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         934186495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
