Simulator report for exp6
Thu Nov 19 11:08:39 2009
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 200.0 us     ;
; Simulation Netlist Size     ; 148 nodes    ;
; Simulation Coverage         ;      79.75 % ;
; Total Number of Transitions ; 12748342     ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                       ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Option                                                                                     ; Setting     ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------+---------------+
; Simulation mode                                                                            ; Functional  ; Timing        ;
; Start time                                                                                 ; 0 ns        ; 0 ns          ;
; Simulation results format                                                                  ; CVWF        ;               ;
; Vector input source                                                                        ; count24.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On          ; On            ;
; Check outputs                                                                              ; Off         ; Off           ;
; Report simulation coverage                                                                 ; On          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On          ; On            ;
; Display missing 1-value coverage report                                                    ; On          ; On            ;
; Display missing 0-value coverage report                                                    ; On          ; On            ;
; Detect setup and hold time violations                                                      ; Off         ; Off           ;
; Detect glitches                                                                            ; Off         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off         ; Off           ;
; Generate Signal Activity File                                                              ; Off         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off         ; Off           ;
; Group bus channels in simulation results                                                   ; Off         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto        ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      79.75 % ;
; Total nodes checked                                 ; 148          ;
; Total output ports checked                          ; 158          ;
; Total output ports with complete 1/0-value coverage ; 126          ;
; Total output ports with no 1/0-value coverage       ; 32           ;
; Total output ports with no 1-value coverage         ; 32           ;
; Total output ports with no 0-value coverage         ; 32           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                    ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; Node Name                                                                    ; Output Port Name                                                             ; Output Port Type ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+
; |count24|temp_clk~0                                                          ; |count24|temp_clk~0                                                          ; out              ;
; |count24|temp_clk~reg0                                                       ; |count24|temp_clk~reg0                                                       ; regout           ;
; |count24|process1~0                                                          ; |count24|process1~0                                                          ; out0             ;
; |count24|CountOut[0]~reg0                                                    ; |count24|CountOut[0]~reg0                                                    ; regout           ;
; |count24|CountOut~0                                                          ; |count24|CountOut~0                                                          ; out              ;
; |count24|CountOut~1                                                          ; |count24|CountOut~1                                                          ; out              ;
; |count24|CountOut~2                                                          ; |count24|CountOut~2                                                          ; out              ;
; |count24|CountOut~3                                                          ; |count24|CountOut~3                                                          ; out              ;
; |count24|CountOut~4                                                          ; |count24|CountOut~4                                                          ; out              ;
; |count24|CountOut~5                                                          ; |count24|CountOut~5                                                          ; out              ;
; |count24|CountOut~6                                                          ; |count24|CountOut~6                                                          ; out              ;
; |count24|CountOut~7                                                          ; |count24|CountOut~7                                                          ; out              ;
; |count24|CountOut~8                                                          ; |count24|CountOut~8                                                          ; out              ;
; |count24|CountOut~9                                                          ; |count24|CountOut~9                                                          ; out              ;
; |count24|CountOut~10                                                         ; |count24|CountOut~10                                                         ; out              ;
; |count24|CountOut~11                                                         ; |count24|CountOut~11                                                         ; out              ;
; |count24|pre_temp_clk                                                        ; |count24|pre_temp_clk                                                        ; regout           ;
; |count24|CountOut[5]~reg0                                                    ; |count24|CountOut[5]~reg0                                                    ; regout           ;
; |count24|CountOut[4]~reg0                                                    ; |count24|CountOut[4]~reg0                                                    ; regout           ;
; |count24|CountOut[3]~reg0                                                    ; |count24|CountOut[3]~reg0                                                    ; regout           ;
; |count24|CountOut[2]~reg0                                                    ; |count24|CountOut[2]~reg0                                                    ; regout           ;
; |count24|CountOut[1]~reg0                                                    ; |count24|CountOut[1]~reg0                                                    ; regout           ;
; |count24|Clk_10KHz                                                           ; |count24|Clk_10KHz                                                           ; out              ;
; |count24|Reset                                                               ; |count24|Reset                                                               ; out              ;
; |count24|Clk                                                                 ; |count24|Clk                                                                 ; out              ;
; |count24|Clk_5Hz                                                             ; |count24|Clk_5Hz                                                             ; out              ;
; |count24|SET                                                                 ; |count24|SET                                                                 ; out              ;
; |count24|temp_clk                                                            ; |count24|temp_clk                                                            ; pin_out          ;
; |count24|CountOut[0]                                                         ; |count24|CountOut[0]                                                         ; pin_out          ;
; |count24|CountOut[1]                                                         ; |count24|CountOut[1]                                                         ; pin_out          ;
; |count24|CountOut[2]                                                         ; |count24|CountOut[2]                                                         ; pin_out          ;
; |count24|CountOut[3]                                                         ; |count24|CountOut[3]                                                         ; pin_out          ;
; |count24|CountOut[4]                                                         ; |count24|CountOut[4]                                                         ; pin_out          ;
; |count24|CountOut[5]                                                         ; |count24|CountOut[5]                                                         ; pin_out          ;
; |count24|Equal0~6                                                            ; |count24|Equal0~6                                                            ; out0             ;
; |count24|Equal1~7                                                            ; |count24|Equal1~7                                                            ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[0]                                     ; |count24|lpm_add_sub:Add1|result_node[0]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[1]                                     ; |count24|lpm_add_sub:Add1|result_node[1]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[2]                                     ; |count24|lpm_add_sub:Add1|result_node[2]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[3]                                     ; |count24|lpm_add_sub:Add1|result_node[3]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[4]                                     ; |count24|lpm_add_sub:Add1|result_node[4]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|result_node[5]                                     ; |count24|lpm_add_sub:Add1|result_node[5]                                     ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |count24|lpm_add_sub:Add1|addcore:adder|_~0                                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |count24|lpm_add_sub:Add1|addcore:adder|_~3                                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~1                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]~1                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~2                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]~2                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~3                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~3                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~4                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~4                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~5                  ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~5                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |count24|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |count24|lpm_add_sub:Add1|addcore:adder|_~9                                  ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~10                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~11                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~11                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~12                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~12                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~13                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~13                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~15                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~15                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~16                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~16                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~17                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~17                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~18                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~18                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~20                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~20                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~21                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~21                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~22                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~22                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~23                                 ; |count24|lpm_add_sub:Add1|addcore:adder|_~23                                 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |count24|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
; |count24|lpm_add_sub:Add0|result_node[0]                                     ; |count24|lpm_add_sub:Add0|result_node[0]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|result_node[1]                                     ; |count24|lpm_add_sub:Add0|result_node[1]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|result_node[2]                                     ; |count24|lpm_add_sub:Add0|result_node[2]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|result_node[3]                                     ; |count24|lpm_add_sub:Add0|result_node[3]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|result_node[4]                                     ; |count24|lpm_add_sub:Add0|result_node[4]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|result_node[5]                                     ; |count24|lpm_add_sub:Add0|result_node[5]                                     ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |count24|lpm_add_sub:Add0|addcore:adder|_~0                                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |count24|lpm_add_sub:Add0|addcore:adder|_~3                                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~1                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~2                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~2                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~3                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~3                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~4                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~4                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~5                  ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~5                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |count24|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |count24|lpm_add_sub:Add0|addcore:adder|_~7                                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |count24|lpm_add_sub:Add0|addcore:adder|_~8                                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |count24|lpm_add_sub:Add0|addcore:adder|_~9                                  ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~10                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~11                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~14                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~15                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~16                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~16                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~17                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~17                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~18                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~19                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~20                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~21                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~22                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~22                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~23                                 ; |count24|lpm_add_sub:Add0|addcore:adder|_~23                                 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; sout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[4]      ; cout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; sout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[3]      ; cout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; sout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[2]      ; cout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; sout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[1]      ; cout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; sout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cout[0]      ; cout             ;
; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |count24|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; sout             ;
+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0 ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~1             ; |count24|lpm_add_sub:Add1|addcore:adder|_~1             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~2             ; |count24|lpm_add_sub:Add1|addcore:adder|_~2             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]~1 ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]~1 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[4]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[4]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[3]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[3]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[2]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[2]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[1]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[1]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~4             ; |count24|lpm_add_sub:Add1|addcore:adder|_~4             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~5             ; |count24|lpm_add_sub:Add1|addcore:adder|_~5             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~6             ; |count24|lpm_add_sub:Add1|addcore:adder|_~6             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~7             ; |count24|lpm_add_sub:Add1|addcore:adder|_~7             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~8             ; |count24|lpm_add_sub:Add1|addcore:adder|_~8             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~14            ; |count24|lpm_add_sub:Add1|addcore:adder|_~14            ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~19            ; |count24|lpm_add_sub:Add1|addcore:adder|_~19            ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~1             ; |count24|lpm_add_sub:Add0|addcore:adder|_~1             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~2             ; |count24|lpm_add_sub:Add0|addcore:adder|_~2             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1 ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[4]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[4]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[3]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[3]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~4             ; |count24|lpm_add_sub:Add0|addcore:adder|_~4             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~5             ; |count24|lpm_add_sub:Add0|addcore:adder|_~5             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~6             ; |count24|lpm_add_sub:Add0|addcore:adder|_~6             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~12            ; |count24|lpm_add_sub:Add0|addcore:adder|_~12            ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~13            ; |count24|lpm_add_sub:Add0|addcore:adder|_~13            ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; Node Name                                               ; Output Port Name                                        ; Output Port Type ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0 ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[0]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~1             ; |count24|lpm_add_sub:Add1|addcore:adder|_~1             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~2             ; |count24|lpm_add_sub:Add1|addcore:adder|_~2             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]~1 ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]~1 ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[5]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[4]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[4]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[3]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[3]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[2]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[2]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[1]   ; |count24|lpm_add_sub:Add1|addcore:adder|datab_node[1]   ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~4             ; |count24|lpm_add_sub:Add1|addcore:adder|_~4             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~5             ; |count24|lpm_add_sub:Add1|addcore:adder|_~5             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~6             ; |count24|lpm_add_sub:Add1|addcore:adder|_~6             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~7             ; |count24|lpm_add_sub:Add1|addcore:adder|_~7             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~8             ; |count24|lpm_add_sub:Add1|addcore:adder|_~8             ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~14            ; |count24|lpm_add_sub:Add1|addcore:adder|_~14            ; out0             ;
; |count24|lpm_add_sub:Add1|addcore:adder|_~19            ; |count24|lpm_add_sub:Add1|addcore:adder|_~19            ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[0]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~1             ; |count24|lpm_add_sub:Add0|addcore:adder|_~1             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~2             ; |count24|lpm_add_sub:Add0|addcore:adder|_~2             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1 ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]~1 ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[5]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[4]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[4]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[3]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[3]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[2]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; |count24|lpm_add_sub:Add0|addcore:adder|datab_node[1]   ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~4             ; |count24|lpm_add_sub:Add0|addcore:adder|_~4             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~5             ; |count24|lpm_add_sub:Add0|addcore:adder|_~5             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~6             ; |count24|lpm_add_sub:Add0|addcore:adder|_~6             ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~12            ; |count24|lpm_add_sub:Add0|addcore:adder|_~12            ; out0             ;
; |count24|lpm_add_sub:Add0|addcore:adder|_~13            ; |count24|lpm_add_sub:Add0|addcore:adder|_~13            ; out0             ;
+---------------------------------------------------------+---------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 7.1 Build 156 04/30/2007 SJ Full Version
    Info: Processing started: Thu Nov 19 11:08:10 2009
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off exp6 -c exp6
Info: Using vector source file "G:/EDA实验例程/EDA/数字钟(异步进位)/count24.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      79.75 %
Info: Number of transitions in simulation is 12748342
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 94 megabytes of memory during processing
    Info: Processing ended: Thu Nov 19 11:08:39 2009
    Info: Elapsed time: 00:00:29


