
PlantNanny.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000369c  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003758  08003758  00013758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003790  08003790  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003790  08003790  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003790  08003790  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003790  08003790  00013790  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003794  08003794  00013794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003798  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  2000000c  080037a4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a0  080037a4  000201a0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cba5  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a68  00000000  00000000  0002cbd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002e648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002f088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b17a  00000000  00000000  0002fa20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d53f  00000000  00000000  0004ab9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4621  00000000  00000000  000580d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fc6fa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002478  00000000  00000000  000fc750  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003740 	.word	0x08003740

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08003740 	.word	0x08003740

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000222:	f000 fb8d 	bl	8000940 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000226:	f000 f845 	bl	80002b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022a:	f000 f973 	bl	8000514 <MX_GPIO_Init>
  MX_ADC_Init();
 800022e:	f000 f8a5 	bl	800037c <MX_ADC_Init>
  MX_USART1_UART_Init();
 8000232:	f000 f93f 	bl	80004b4 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8000236:	f000 f8fd 	bl	8000434 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

//  HAL_ADCEx_Calibration_Start(&hadc);
  CCS811_begin();
 800023a:	f000 f9dd 	bl	80005f8 <CCS811_begin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t test = 0;
 800023e:	1dfb      	adds	r3, r7, #7
 8000240:	2200      	movs	r2, #0
 8000242:	701a      	strb	r2, [r3, #0]
  uint8_t toggle = 0;
 8000244:	1dbb      	adds	r3, r7, #6
 8000246:	2200      	movs	r2, #0
 8000248:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    HAL_Delay(5000);
 800024a:	4b16      	ldr	r3, [pc, #88]	; (80002a4 <main+0x88>)
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fbdb 	bl	8000a08 <HAL_Delay>
    HAL_GPIO_TogglePin(air_GPIO_Port, air_Pin);
 8000252:	2390      	movs	r3, #144	; 0x90
 8000254:	05db      	lsls	r3, r3, #23
 8000256:	2180      	movs	r1, #128	; 0x80
 8000258:	0018      	movs	r0, r3
 800025a:	f001 f890 	bl	800137e <HAL_GPIO_TogglePin>

    uint16_t co2_value = CCS811_get_eCO2();
 800025e:	f000 f9f7 	bl	8000650 <CCS811_get_eCO2>
 8000262:	0003      	movs	r3, r0
 8000264:	001a      	movs	r2, r3
 8000266:	1d3b      	adds	r3, r7, #4
 8000268:	801a      	strh	r2, [r3, #0]
    static uint8_t packet[100] = {0};
    packet[0] = 0xFF;
 800026a:	4b0f      	ldr	r3, [pc, #60]	; (80002a8 <main+0x8c>)
 800026c:	22ff      	movs	r2, #255	; 0xff
 800026e:	701a      	strb	r2, [r3, #0]
    packet[1] = 0xEE;
 8000270:	4b0d      	ldr	r3, [pc, #52]	; (80002a8 <main+0x8c>)
 8000272:	22ee      	movs	r2, #238	; 0xee
 8000274:	705a      	strb	r2, [r3, #1]
    packet[2] = 0xDD;
 8000276:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <main+0x8c>)
 8000278:	22dd      	movs	r2, #221	; 0xdd
 800027a:	709a      	strb	r2, [r3, #2]
    packet[3] = 0x00;
 800027c:	4b0a      	ldr	r3, [pc, #40]	; (80002a8 <main+0x8c>)
 800027e:	2200      	movs	r2, #0
 8000280:	70da      	strb	r2, [r3, #3]
    memcpy(&packet[4], &co2_value, 2);
 8000282:	1d39      	adds	r1, r7, #4
 8000284:	4b09      	ldr	r3, [pc, #36]	; (80002ac <main+0x90>)
 8000286:	2202      	movs	r2, #2
 8000288:	0018      	movs	r0, r3
 800028a:	f003 fa47 	bl	800371c <memcpy>
    packet[6] = '\r';
 800028e:	4b06      	ldr	r3, [pc, #24]	; (80002a8 <main+0x8c>)
 8000290:	220d      	movs	r2, #13
 8000292:	719a      	strb	r2, [r3, #6]
    HAL_UART_Transmit(&huart1, packet, 7, 1000);
 8000294:	23fa      	movs	r3, #250	; 0xfa
 8000296:	009b      	lsls	r3, r3, #2
 8000298:	4903      	ldr	r1, [pc, #12]	; (80002a8 <main+0x8c>)
 800029a:	4805      	ldr	r0, [pc, #20]	; (80002b0 <main+0x94>)
 800029c:	2207      	movs	r2, #7
 800029e:	f002 fdc7 	bl	8002e30 <HAL_UART_Transmit>
  {
 80002a2:	e7d2      	b.n	800024a <main+0x2e>
 80002a4:	00001388 	.word	0x00001388
 80002a8:	20000028 	.word	0x20000028
 80002ac:	2000002c 	.word	0x2000002c
 80002b0:	200000d8 	.word	0x200000d8

080002b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b590      	push	{r4, r7, lr}
 80002b6:	b099      	sub	sp, #100	; 0x64
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	242c      	movs	r4, #44	; 0x2c
 80002bc:	193b      	adds	r3, r7, r4
 80002be:	0018      	movs	r0, r3
 80002c0:	2334      	movs	r3, #52	; 0x34
 80002c2:	001a      	movs	r2, r3
 80002c4:	2100      	movs	r1, #0
 80002c6:	f003 fa32 	bl	800372e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002ca:	231c      	movs	r3, #28
 80002cc:	18fb      	adds	r3, r7, r3
 80002ce:	0018      	movs	r0, r3
 80002d0:	2310      	movs	r3, #16
 80002d2:	001a      	movs	r2, r3
 80002d4:	2100      	movs	r1, #0
 80002d6:	f003 fa2a 	bl	800372e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002da:	003b      	movs	r3, r7
 80002dc:	0018      	movs	r0, r3
 80002de:	231c      	movs	r3, #28
 80002e0:	001a      	movs	r2, r3
 80002e2:	2100      	movs	r1, #0
 80002e4:	f003 fa23 	bl	800372e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 80002e8:	0021      	movs	r1, r4
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2232      	movs	r2, #50	; 0x32
 80002ee:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2201      	movs	r2, #1
 80002f4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80002f6:	187b      	adds	r3, r7, r1
 80002f8:	2201      	movs	r2, #1
 80002fa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80002fc:	187b      	adds	r3, r7, r1
 80002fe:	2201      	movs	r2, #1
 8000300:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000302:	187b      	adds	r3, r7, r1
 8000304:	2210      	movs	r2, #16
 8000306:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8000308:	187b      	adds	r3, r7, r1
 800030a:	2210      	movs	r2, #16
 800030c:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800030e:	187b      	adds	r3, r7, r1
 8000310:	2200      	movs	r2, #0
 8000312:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000314:	187b      	adds	r3, r7, r1
 8000316:	0018      	movs	r0, r3
 8000318:	f001 ff36 	bl	8002188 <HAL_RCC_OscConfig>
 800031c:	1e03      	subs	r3, r0, #0
 800031e:	d001      	beq.n	8000324 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000320:	f000 f9bc 	bl	800069c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000324:	211c      	movs	r1, #28
 8000326:	187b      	adds	r3, r7, r1
 8000328:	2207      	movs	r2, #7
 800032a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800032c:	187b      	adds	r3, r7, r1
 800032e:	2203      	movs	r2, #3
 8000330:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2200      	movs	r2, #0
 8000336:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2200      	movs	r2, #0
 800033c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2101      	movs	r1, #1
 8000342:	0018      	movs	r0, r3
 8000344:	f002 faa6 	bl	8002894 <HAL_RCC_ClockConfig>
 8000348:	1e03      	subs	r3, r0, #0
 800034a:	d001      	beq.n	8000350 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800034c:	f000 f9a6 	bl	800069c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 8000350:	003b      	movs	r3, r7
 8000352:	2221      	movs	r2, #33	; 0x21
 8000354:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000356:	003b      	movs	r3, r7
 8000358:	2200      	movs	r2, #0
 800035a:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800035c:	003b      	movs	r3, r7
 800035e:	2200      	movs	r2, #0
 8000360:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000362:	003b      	movs	r3, r7
 8000364:	0018      	movs	r0, r3
 8000366:	f002 fc0f 	bl	8002b88 <HAL_RCCEx_PeriphCLKConfig>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800036e:	f000 f995 	bl	800069c <Error_Handler>
  }
}
 8000372:	46c0      	nop			; (mov r8, r8)
 8000374:	46bd      	mov	sp, r7
 8000376:	b019      	add	sp, #100	; 0x64
 8000378:	bd90      	pop	{r4, r7, pc}
	...

0800037c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b084      	sub	sp, #16
 8000380:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	0018      	movs	r0, r3
 8000386:	230c      	movs	r3, #12
 8000388:	001a      	movs	r2, r3
 800038a:	2100      	movs	r1, #0
 800038c:	f003 f9cf 	bl	800372e <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000390:	4b26      	ldr	r3, [pc, #152]	; (800042c <MX_ADC_Init+0xb0>)
 8000392:	4a27      	ldr	r2, [pc, #156]	; (8000430 <MX_ADC_Init+0xb4>)
 8000394:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000396:	4b25      	ldr	r3, [pc, #148]	; (800042c <MX_ADC_Init+0xb0>)
 8000398:	2200      	movs	r2, #0
 800039a:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 800039c:	4b23      	ldr	r3, [pc, #140]	; (800042c <MX_ADC_Init+0xb0>)
 800039e:	2210      	movs	r2, #16
 80003a0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003a2:	4b22      	ldr	r3, [pc, #136]	; (800042c <MX_ADC_Init+0xb0>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003a8:	4b20      	ldr	r3, [pc, #128]	; (800042c <MX_ADC_Init+0xb0>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003ae:	4b1f      	ldr	r3, [pc, #124]	; (800042c <MX_ADC_Init+0xb0>)
 80003b0:	2204      	movs	r2, #4
 80003b2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003b4:	4b1d      	ldr	r3, [pc, #116]	; (800042c <MX_ADC_Init+0xb0>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003ba:	4b1c      	ldr	r3, [pc, #112]	; (800042c <MX_ADC_Init+0xb0>)
 80003bc:	2200      	movs	r2, #0
 80003be:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003c0:	4b1a      	ldr	r3, [pc, #104]	; (800042c <MX_ADC_Init+0xb0>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003c6:	4b19      	ldr	r3, [pc, #100]	; (800042c <MX_ADC_Init+0xb0>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003cc:	4b17      	ldr	r3, [pc, #92]	; (800042c <MX_ADC_Init+0xb0>)
 80003ce:	22c2      	movs	r2, #194	; 0xc2
 80003d0:	32ff      	adds	r2, #255	; 0xff
 80003d2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003d4:	4b15      	ldr	r3, [pc, #84]	; (800042c <MX_ADC_Init+0xb0>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80003da:	4b14      	ldr	r3, [pc, #80]	; (800042c <MX_ADC_Init+0xb0>)
 80003dc:	2224      	movs	r2, #36	; 0x24
 80003de:	2100      	movs	r1, #0
 80003e0:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003e2:	4b12      	ldr	r3, [pc, #72]	; (800042c <MX_ADC_Init+0xb0>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80003e8:	4b10      	ldr	r3, [pc, #64]	; (800042c <MX_ADC_Init+0xb0>)
 80003ea:	0018      	movs	r0, r3
 80003ec:	f000 fb30 	bl	8000a50 <HAL_ADC_Init>
 80003f0:	1e03      	subs	r3, r0, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003f4:	f000 f952 	bl	800069c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003f8:	1d3b      	adds	r3, r7, #4
 80003fa:	2200      	movs	r2, #0
 80003fc:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003fe:	1d3b      	adds	r3, r7, #4
 8000400:	2280      	movs	r2, #128	; 0x80
 8000402:	0152      	lsls	r2, r2, #5
 8000404:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000406:	1d3b      	adds	r3, r7, #4
 8000408:	2280      	movs	r2, #128	; 0x80
 800040a:	0552      	lsls	r2, r2, #21
 800040c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800040e:	1d3a      	adds	r2, r7, #4
 8000410:	4b06      	ldr	r3, [pc, #24]	; (800042c <MX_ADC_Init+0xb0>)
 8000412:	0011      	movs	r1, r2
 8000414:	0018      	movs	r0, r3
 8000416:	f000 fc5b 	bl	8000cd0 <HAL_ADC_ConfigChannel>
 800041a:	1e03      	subs	r3, r0, #0
 800041c:	d001      	beq.n	8000422 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800041e:	f000 f93d 	bl	800069c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000422:	46c0      	nop			; (mov r8, r8)
 8000424:	46bd      	mov	sp, r7
 8000426:	b004      	add	sp, #16
 8000428:	bd80      	pop	{r7, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	2000015c 	.word	0x2000015c
 8000430:	40012400 	.word	0x40012400

08000434 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000438:	4b1b      	ldr	r3, [pc, #108]	; (80004a8 <MX_I2C1_Init+0x74>)
 800043a:	4a1c      	ldr	r2, [pc, #112]	; (80004ac <MX_I2C1_Init+0x78>)
 800043c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 800043e:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000440:	4a1b      	ldr	r2, [pc, #108]	; (80004b0 <MX_I2C1_Init+0x7c>)
 8000442:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000444:	4b18      	ldr	r3, [pc, #96]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000446:	2200      	movs	r2, #0
 8000448:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800044a:	4b17      	ldr	r3, [pc, #92]	; (80004a8 <MX_I2C1_Init+0x74>)
 800044c:	2201      	movs	r2, #1
 800044e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000450:	4b15      	ldr	r3, [pc, #84]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000452:	2200      	movs	r2, #0
 8000454:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000456:	4b14      	ldr	r3, [pc, #80]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000458:	2200      	movs	r2, #0
 800045a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800045c:	4b12      	ldr	r3, [pc, #72]	; (80004a8 <MX_I2C1_Init+0x74>)
 800045e:	2200      	movs	r2, #0
 8000460:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000462:	4b11      	ldr	r3, [pc, #68]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000464:	2200      	movs	r2, #0
 8000466:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000468:	4b0f      	ldr	r3, [pc, #60]	; (80004a8 <MX_I2C1_Init+0x74>)
 800046a:	2200      	movs	r2, #0
 800046c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800046e:	4b0e      	ldr	r3, [pc, #56]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000470:	0018      	movs	r0, r3
 8000472:	f000 ff9f 	bl	80013b4 <HAL_I2C_Init>
 8000476:	1e03      	subs	r3, r0, #0
 8000478:	d001      	beq.n	800047e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800047a:	f000 f90f 	bl	800069c <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800047e:	4b0a      	ldr	r3, [pc, #40]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000480:	2100      	movs	r1, #0
 8000482:	0018      	movs	r0, r3
 8000484:	f001 fde8 	bl	8002058 <HAL_I2CEx_ConfigAnalogFilter>
 8000488:	1e03      	subs	r3, r0, #0
 800048a:	d001      	beq.n	8000490 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800048c:	f000 f906 	bl	800069c <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <MX_I2C1_Init+0x74>)
 8000492:	2100      	movs	r1, #0
 8000494:	0018      	movs	r0, r3
 8000496:	f001 fe2b 	bl	80020f0 <HAL_I2CEx_ConfigDigitalFilter>
 800049a:	1e03      	subs	r3, r0, #0
 800049c:	d001      	beq.n	80004a2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800049e:	f000 f8fd 	bl	800069c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004a2:	46c0      	nop			; (mov r8, r8)
 80004a4:	46bd      	mov	sp, r7
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	2000008c 	.word	0x2000008c
 80004ac:	40005400 	.word	0x40005400
 80004b0:	2000090e 	.word	0x2000090e

080004b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004b8:	4b14      	ldr	r3, [pc, #80]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004ba:	4a15      	ldr	r2, [pc, #84]	; (8000510 <MX_USART1_UART_Init+0x5c>)
 80004bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80004be:	4b13      	ldr	r3, [pc, #76]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004c0:	2296      	movs	r2, #150	; 0x96
 80004c2:	0192      	lsls	r2, r2, #6
 80004c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004c6:	4b11      	ldr	r3, [pc, #68]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004cc:	4b0f      	ldr	r3, [pc, #60]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004d2:	4b0e      	ldr	r3, [pc, #56]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 80004d8:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004da:	2208      	movs	r2, #8
 80004dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004de:	4b0b      	ldr	r3, [pc, #44]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e4:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ea:	4b08      	ldr	r3, [pc, #32]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f0:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80004f6:	4b05      	ldr	r3, [pc, #20]	; (800050c <MX_USART1_UART_Init+0x58>)
 80004f8:	0018      	movs	r0, r3
 80004fa:	f002 fc45 	bl	8002d88 <HAL_UART_Init>
 80004fe:	1e03      	subs	r3, r0, #0
 8000500:	d001      	beq.n	8000506 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000502:	f000 f8cb 	bl	800069c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	46bd      	mov	sp, r7
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000d8 	.word	0x200000d8
 8000510:	40013800 	.word	0x40013800

08000514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000514:	b590      	push	{r4, r7, lr}
 8000516:	b089      	sub	sp, #36	; 0x24
 8000518:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051a:	240c      	movs	r4, #12
 800051c:	193b      	adds	r3, r7, r4
 800051e:	0018      	movs	r0, r3
 8000520:	2314      	movs	r3, #20
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f003 f902 	bl	800372e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800052a:	4b31      	ldr	r3, [pc, #196]	; (80005f0 <MX_GPIO_Init+0xdc>)
 800052c:	695a      	ldr	r2, [r3, #20]
 800052e:	4b30      	ldr	r3, [pc, #192]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000530:	2180      	movs	r1, #128	; 0x80
 8000532:	0289      	lsls	r1, r1, #10
 8000534:	430a      	orrs	r2, r1
 8000536:	615a      	str	r2, [r3, #20]
 8000538:	4b2d      	ldr	r3, [pc, #180]	; (80005f0 <MX_GPIO_Init+0xdc>)
 800053a:	695a      	ldr	r2, [r3, #20]
 800053c:	2380      	movs	r3, #128	; 0x80
 800053e:	029b      	lsls	r3, r3, #10
 8000540:	4013      	ands	r3, r2
 8000542:	60bb      	str	r3, [r7, #8]
 8000544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000546:	4b2a      	ldr	r3, [pc, #168]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000548:	695a      	ldr	r2, [r3, #20]
 800054a:	4b29      	ldr	r3, [pc, #164]	; (80005f0 <MX_GPIO_Init+0xdc>)
 800054c:	2180      	movs	r1, #128	; 0x80
 800054e:	0309      	lsls	r1, r1, #12
 8000550:	430a      	orrs	r2, r1
 8000552:	615a      	str	r2, [r3, #20]
 8000554:	4b26      	ldr	r3, [pc, #152]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000556:	695a      	ldr	r2, [r3, #20]
 8000558:	2380      	movs	r3, #128	; 0x80
 800055a:	031b      	lsls	r3, r3, #12
 800055c:	4013      	ands	r3, r2
 800055e:	607b      	str	r3, [r7, #4]
 8000560:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000562:	4b23      	ldr	r3, [pc, #140]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000564:	695a      	ldr	r2, [r3, #20]
 8000566:	4b22      	ldr	r3, [pc, #136]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000568:	2180      	movs	r1, #128	; 0x80
 800056a:	02c9      	lsls	r1, r1, #11
 800056c:	430a      	orrs	r2, r1
 800056e:	615a      	str	r2, [r3, #20]
 8000570:	4b1f      	ldr	r3, [pc, #124]	; (80005f0 <MX_GPIO_Init+0xdc>)
 8000572:	695a      	ldr	r2, [r3, #20]
 8000574:	2380      	movs	r3, #128	; 0x80
 8000576:	02db      	lsls	r3, r3, #11
 8000578:	4013      	ands	r3, r2
 800057a:	603b      	str	r3, [r7, #0]
 800057c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, heat_Pin|water_Pin|light_Pin|air_Pin, GPIO_PIN_RESET);
 800057e:	2390      	movs	r3, #144	; 0x90
 8000580:	05db      	lsls	r3, r3, #23
 8000582:	2200      	movs	r2, #0
 8000584:	21f0      	movs	r1, #240	; 0xf0
 8000586:	0018      	movs	r0, r3
 8000588:	f000 fedc 	bl	8001344 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800058c:	23f0      	movs	r3, #240	; 0xf0
 800058e:	009b      	lsls	r3, r3, #2
 8000590:	4818      	ldr	r0, [pc, #96]	; (80005f4 <MX_GPIO_Init+0xe0>)
 8000592:	2200      	movs	r2, #0
 8000594:	0019      	movs	r1, r3
 8000596:	f000 fed5 	bl	8001344 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : heat_Pin water_Pin light_Pin air_Pin */
  GPIO_InitStruct.Pin = heat_Pin|water_Pin|light_Pin|air_Pin;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	22f0      	movs	r2, #240	; 0xf0
 800059e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2201      	movs	r2, #1
 80005a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	2200      	movs	r2, #0
 80005b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b2:	193a      	adds	r2, r7, r4
 80005b4:	2390      	movs	r3, #144	; 0x90
 80005b6:	05db      	lsls	r3, r3, #23
 80005b8:	0011      	movs	r1, r2
 80005ba:	0018      	movs	r0, r3
 80005bc:	f000 fd4a 	bl	8001054 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80005c0:	0021      	movs	r1, r4
 80005c2:	187b      	adds	r3, r7, r1
 80005c4:	22f0      	movs	r2, #240	; 0xf0
 80005c6:	0092      	lsls	r2, r2, #2
 80005c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2201      	movs	r2, #1
 80005ce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2200      	movs	r2, #0
 80005d4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	4a05      	ldr	r2, [pc, #20]	; (80005f4 <MX_GPIO_Init+0xe0>)
 80005e0:	0019      	movs	r1, r3
 80005e2:	0010      	movs	r0, r2
 80005e4:	f000 fd36 	bl	8001054 <HAL_GPIO_Init>

}
 80005e8:	46c0      	nop			; (mov r8, r8)
 80005ea:	46bd      	mov	sp, r7
 80005ec:	b009      	add	sp, #36	; 0x24
 80005ee:	bd90      	pop	{r4, r7, pc}
 80005f0:	40021000 	.word	0x40021000
 80005f4:	48000800 	.word	0x48000800

080005f8 <CCS811_begin>:

/* USER CODE BEGIN 4 */

static void CCS811_begin(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af04      	add	r7, sp, #16
  uint8_t byte_buffer = CCS811_BOOTLOADER_APP_START;
 80005fe:	1dfb      	adds	r3, r7, #7
 8000600:	22f4      	movs	r2, #244	; 0xf4
 8000602:	701a      	strb	r2, [r3, #0]
  if (HAL_OK != HAL_I2C_Master_Transmit(&hi2c1, CCS811_I2C_ADDR << 1, (uint8_t *) &byte_buffer, 1, 1000))
 8000604:	1dfa      	adds	r2, r7, #7
 8000606:	4811      	ldr	r0, [pc, #68]	; (800064c <CCS811_begin+0x54>)
 8000608:	23fa      	movs	r3, #250	; 0xfa
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	2301      	movs	r3, #1
 8000610:	21b4      	movs	r1, #180	; 0xb4
 8000612:	f000 ff65 	bl	80014e0 <HAL_I2C_Master_Transmit>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d000      	beq.n	800061c <CCS811_begin+0x24>
  {
    while (1);
 800061a:	e7fe      	b.n	800061a <CCS811_begin+0x22>
  }

  byte_buffer = 0b10000;
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	2210      	movs	r2, #16
 8000620:	701a      	strb	r2, [r3, #0]
  if (HAL_OK != HAL_I2C_Mem_Write(&hi2c1, CCS811_I2C_ADDR << 1, CCS811_REG_MEAS_MODE, 1, &byte_buffer, 1, 1000))
 8000622:	480a      	ldr	r0, [pc, #40]	; (800064c <CCS811_begin+0x54>)
 8000624:	23fa      	movs	r3, #250	; 0xfa
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	9302      	str	r3, [sp, #8]
 800062a:	2301      	movs	r3, #1
 800062c:	9301      	str	r3, [sp, #4]
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	9300      	str	r3, [sp, #0]
 8000632:	2301      	movs	r3, #1
 8000634:	2201      	movs	r2, #1
 8000636:	21b4      	movs	r1, #180	; 0xb4
 8000638:	f001 f85a 	bl	80016f0 <HAL_I2C_Mem_Write>
 800063c:	1e03      	subs	r3, r0, #0
 800063e:	d000      	beq.n	8000642 <CCS811_begin+0x4a>
  {
    while (1);
 8000640:	e7fe      	b.n	8000640 <CCS811_begin+0x48>
  }
}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b002      	add	sp, #8
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	2000008c 	.word	0x2000008c

08000650 <CCS811_get_eCO2>:

static uint16_t CCS811_get_eCO2(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b086      	sub	sp, #24
 8000654:	af04      	add	r7, sp, #16
  uint8_t result[2] = {0};
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	2200      	movs	r2, #0
 800065a:	801a      	strh	r2, [r3, #0]
  if (HAL_OK != HAL_I2C_Mem_Read(&hi2c1, CCS811_I2C_ADDR << 1, CCS811_REG_ALG_RESULT_DATA, 1, (uint8_t *) &result, 2, 1000))
 800065c:	480e      	ldr	r0, [pc, #56]	; (8000698 <CCS811_get_eCO2+0x48>)
 800065e:	23fa      	movs	r3, #250	; 0xfa
 8000660:	009b      	lsls	r3, r3, #2
 8000662:	9302      	str	r3, [sp, #8]
 8000664:	2302      	movs	r3, #2
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	1d3b      	adds	r3, r7, #4
 800066a:	9300      	str	r3, [sp, #0]
 800066c:	2301      	movs	r3, #1
 800066e:	2202      	movs	r2, #2
 8000670:	21b4      	movs	r1, #180	; 0xb4
 8000672:	f001 f96b 	bl	800194c <HAL_I2C_Mem_Read>
 8000676:	1e03      	subs	r3, r0, #0
 8000678:	d000      	beq.n	800067c <CCS811_get_eCO2+0x2c>
    {
      while (1);
 800067a:	e7fe      	b.n	800067a <CCS811_get_eCO2+0x2a>
    }
  return (((uint16_t) result[0] << 8) | (uint16_t) result[1]);
 800067c:	1d3b      	adds	r3, r7, #4
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	021b      	lsls	r3, r3, #8
 8000682:	b21a      	sxth	r2, r3
 8000684:	1d3b      	adds	r3, r7, #4
 8000686:	785b      	ldrb	r3, [r3, #1]
 8000688:	b21b      	sxth	r3, r3
 800068a:	4313      	orrs	r3, r2
 800068c:	b21b      	sxth	r3, r3
 800068e:	b29b      	uxth	r3, r3
}
 8000690:	0018      	movs	r0, r3
 8000692:	46bd      	mov	sp, r7
 8000694:	b002      	add	sp, #8
 8000696:	bd80      	pop	{r7, pc}
 8000698:	2000008c 	.word	0x2000008c

0800069c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a0:	b672      	cpsid	i
}
 80006a2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a4:	e7fe      	b.n	80006a4 <Error_Handler+0x8>
	...

080006a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <HAL_MspInit+0x44>)
 80006b0:	699a      	ldr	r2, [r3, #24]
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <HAL_MspInit+0x44>)
 80006b4:	2101      	movs	r1, #1
 80006b6:	430a      	orrs	r2, r1
 80006b8:	619a      	str	r2, [r3, #24]
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <HAL_MspInit+0x44>)
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	2201      	movs	r2, #1
 80006c0:	4013      	ands	r3, r2
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006c6:	4b09      	ldr	r3, [pc, #36]	; (80006ec <HAL_MspInit+0x44>)
 80006c8:	69da      	ldr	r2, [r3, #28]
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <HAL_MspInit+0x44>)
 80006cc:	2180      	movs	r1, #128	; 0x80
 80006ce:	0549      	lsls	r1, r1, #21
 80006d0:	430a      	orrs	r2, r1
 80006d2:	61da      	str	r2, [r3, #28]
 80006d4:	4b05      	ldr	r3, [pc, #20]	; (80006ec <HAL_MspInit+0x44>)
 80006d6:	69da      	ldr	r2, [r3, #28]
 80006d8:	2380      	movs	r3, #128	; 0x80
 80006da:	055b      	lsls	r3, r3, #21
 80006dc:	4013      	ands	r3, r2
 80006de:	603b      	str	r3, [r7, #0]
 80006e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e2:	46c0      	nop			; (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	b002      	add	sp, #8
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	46c0      	nop			; (mov r8, r8)
 80006ec:	40021000 	.word	0x40021000

080006f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b08b      	sub	sp, #44	; 0x2c
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f8:	2414      	movs	r4, #20
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	0018      	movs	r0, r3
 80006fe:	2314      	movs	r3, #20
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f003 f813 	bl	800372e <memset>
  if(hadc->Instance==ADC1)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a19      	ldr	r2, [pc, #100]	; (8000774 <HAL_ADC_MspInit+0x84>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d12b      	bne.n	800076a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000712:	4b19      	ldr	r3, [pc, #100]	; (8000778 <HAL_ADC_MspInit+0x88>)
 8000714:	699a      	ldr	r2, [r3, #24]
 8000716:	4b18      	ldr	r3, [pc, #96]	; (8000778 <HAL_ADC_MspInit+0x88>)
 8000718:	2180      	movs	r1, #128	; 0x80
 800071a:	0089      	lsls	r1, r1, #2
 800071c:	430a      	orrs	r2, r1
 800071e:	619a      	str	r2, [r3, #24]
 8000720:	4b15      	ldr	r3, [pc, #84]	; (8000778 <HAL_ADC_MspInit+0x88>)
 8000722:	699a      	ldr	r2, [r3, #24]
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	009b      	lsls	r3, r3, #2
 8000728:	4013      	ands	r3, r2
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072e:	4b12      	ldr	r3, [pc, #72]	; (8000778 <HAL_ADC_MspInit+0x88>)
 8000730:	695a      	ldr	r2, [r3, #20]
 8000732:	4b11      	ldr	r3, [pc, #68]	; (8000778 <HAL_ADC_MspInit+0x88>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	0289      	lsls	r1, r1, #10
 8000738:	430a      	orrs	r2, r1
 800073a:	615a      	str	r2, [r3, #20]
 800073c:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <HAL_ADC_MspInit+0x88>)
 800073e:	695a      	ldr	r2, [r3, #20]
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	029b      	lsls	r3, r3, #10
 8000744:	4013      	ands	r3, r2
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2201      	movs	r2, #1
 800074e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000750:	193b      	adds	r3, r7, r4
 8000752:	2203      	movs	r2, #3
 8000754:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	193b      	adds	r3, r7, r4
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800075c:	193a      	adds	r2, r7, r4
 800075e:	2390      	movs	r3, #144	; 0x90
 8000760:	05db      	lsls	r3, r3, #23
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f000 fc75 	bl	8001054 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800076a:	46c0      	nop			; (mov r8, r8)
 800076c:	46bd      	mov	sp, r7
 800076e:	b00b      	add	sp, #44	; 0x2c
 8000770:	bd90      	pop	{r4, r7, pc}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	40012400 	.word	0x40012400
 8000778:	40021000 	.word	0x40021000

0800077c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b08b      	sub	sp, #44	; 0x2c
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	2414      	movs	r4, #20
 8000786:	193b      	adds	r3, r7, r4
 8000788:	0018      	movs	r0, r3
 800078a:	2314      	movs	r3, #20
 800078c:	001a      	movs	r2, r3
 800078e:	2100      	movs	r1, #0
 8000790:	f002 ffcd 	bl	800372e <memset>
  if(hi2c->Instance==I2C1)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a1c      	ldr	r2, [pc, #112]	; (800080c <HAL_I2C_MspInit+0x90>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d131      	bne.n	8000802 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b1c      	ldr	r3, [pc, #112]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007a0:	695a      	ldr	r2, [r3, #20]
 80007a2:	4b1b      	ldr	r3, [pc, #108]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	02c9      	lsls	r1, r1, #11
 80007a8:	430a      	orrs	r2, r1
 80007aa:	615a      	str	r2, [r3, #20]
 80007ac:	4b18      	ldr	r3, [pc, #96]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007ae:	695a      	ldr	r2, [r3, #20]
 80007b0:	2380      	movs	r3, #128	; 0x80
 80007b2:	02db      	lsls	r3, r3, #11
 80007b4:	4013      	ands	r3, r2
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007ba:	0021      	movs	r1, r4
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	22c0      	movs	r2, #192	; 0xc0
 80007c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2212      	movs	r2, #18
 80007c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2201      	movs	r2, #1
 80007cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2203      	movs	r2, #3
 80007d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80007d4:	187b      	adds	r3, r7, r1
 80007d6:	2201      	movs	r2, #1
 80007d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007da:	187b      	adds	r3, r7, r1
 80007dc:	4a0d      	ldr	r2, [pc, #52]	; (8000814 <HAL_I2C_MspInit+0x98>)
 80007de:	0019      	movs	r1, r3
 80007e0:	0010      	movs	r0, r2
 80007e2:	f000 fc37 	bl	8001054 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007e6:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007e8:	69da      	ldr	r2, [r3, #28]
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007ec:	2180      	movs	r1, #128	; 0x80
 80007ee:	0389      	lsls	r1, r1, #14
 80007f0:	430a      	orrs	r2, r1
 80007f2:	61da      	str	r2, [r3, #28]
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <HAL_I2C_MspInit+0x94>)
 80007f6:	69da      	ldr	r2, [r3, #28]
 80007f8:	2380      	movs	r3, #128	; 0x80
 80007fa:	039b      	lsls	r3, r3, #14
 80007fc:	4013      	ands	r3, r2
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000802:	46c0      	nop			; (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	b00b      	add	sp, #44	; 0x2c
 8000808:	bd90      	pop	{r4, r7, pc}
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	40005400 	.word	0x40005400
 8000810:	40021000 	.word	0x40021000
 8000814:	48000400 	.word	0x48000400

08000818 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000818:	b590      	push	{r4, r7, lr}
 800081a:	b08b      	sub	sp, #44	; 0x2c
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000820:	2414      	movs	r4, #20
 8000822:	193b      	adds	r3, r7, r4
 8000824:	0018      	movs	r0, r3
 8000826:	2314      	movs	r3, #20
 8000828:	001a      	movs	r2, r3
 800082a:	2100      	movs	r1, #0
 800082c:	f002 ff7f 	bl	800372e <memset>
  if(huart->Instance==USART1)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	4a1d      	ldr	r2, [pc, #116]	; (80008ac <HAL_UART_MspInit+0x94>)
 8000836:	4293      	cmp	r3, r2
 8000838:	d133      	bne.n	80008a2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800083a:	4b1d      	ldr	r3, [pc, #116]	; (80008b0 <HAL_UART_MspInit+0x98>)
 800083c:	699a      	ldr	r2, [r3, #24]
 800083e:	4b1c      	ldr	r3, [pc, #112]	; (80008b0 <HAL_UART_MspInit+0x98>)
 8000840:	2180      	movs	r1, #128	; 0x80
 8000842:	01c9      	lsls	r1, r1, #7
 8000844:	430a      	orrs	r2, r1
 8000846:	619a      	str	r2, [r3, #24]
 8000848:	4b19      	ldr	r3, [pc, #100]	; (80008b0 <HAL_UART_MspInit+0x98>)
 800084a:	699a      	ldr	r2, [r3, #24]
 800084c:	2380      	movs	r3, #128	; 0x80
 800084e:	01db      	lsls	r3, r3, #7
 8000850:	4013      	ands	r3, r2
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b16      	ldr	r3, [pc, #88]	; (80008b0 <HAL_UART_MspInit+0x98>)
 8000858:	695a      	ldr	r2, [r3, #20]
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <HAL_UART_MspInit+0x98>)
 800085c:	2180      	movs	r1, #128	; 0x80
 800085e:	0289      	lsls	r1, r1, #10
 8000860:	430a      	orrs	r2, r1
 8000862:	615a      	str	r2, [r3, #20]
 8000864:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <HAL_UART_MspInit+0x98>)
 8000866:	695a      	ldr	r2, [r3, #20]
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	029b      	lsls	r3, r3, #10
 800086c:	4013      	ands	r3, r2
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000872:	193b      	adds	r3, r7, r4
 8000874:	22c0      	movs	r2, #192	; 0xc0
 8000876:	00d2      	lsls	r2, r2, #3
 8000878:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	0021      	movs	r1, r4
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2202      	movs	r2, #2
 8000880:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2203      	movs	r2, #3
 800088c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2201      	movs	r2, #1
 8000892:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	187a      	adds	r2, r7, r1
 8000896:	2390      	movs	r3, #144	; 0x90
 8000898:	05db      	lsls	r3, r3, #23
 800089a:	0011      	movs	r1, r2
 800089c:	0018      	movs	r0, r3
 800089e:	f000 fbd9 	bl	8001054 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b00b      	add	sp, #44	; 0x2c
 80008a8:	bd90      	pop	{r4, r7, pc}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	40013800 	.word	0x40013800
 80008b0:	40021000 	.word	0x40021000

080008b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008b8:	e7fe      	b.n	80008b8 <NMI_Handler+0x4>

080008ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ba:	b580      	push	{r7, lr}
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008be:	e7fe      	b.n	80008be <HardFault_Handler+0x4>

080008c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}

080008ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008ca:	b580      	push	{r7, lr}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008d8:	f000 f87a 	bl	80009d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008dc:	46c0      	nop			; (mov r8, r8)
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}

080008e2 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008e2:	b580      	push	{r7, lr}
 80008e4:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008e6:	46c0      	nop			; (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008ec:	480d      	ldr	r0, [pc, #52]	; (8000924 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ee:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008f0:	480d      	ldr	r0, [pc, #52]	; (8000928 <LoopForever+0x6>)
  ldr r1, =_edata
 80008f2:	490e      	ldr	r1, [pc, #56]	; (800092c <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f4:	4a0e      	ldr	r2, [pc, #56]	; (8000930 <LoopForever+0xe>)
  movs r3, #0
 80008f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008f8:	e002      	b.n	8000900 <LoopCopyDataInit>

080008fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008fe:	3304      	adds	r3, #4

08000900 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000900:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000902:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000904:	d3f9      	bcc.n	80008fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000906:	4a0b      	ldr	r2, [pc, #44]	; (8000934 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000908:	4c0b      	ldr	r4, [pc, #44]	; (8000938 <LoopForever+0x16>)
  movs r3, #0
 800090a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800090c:	e001      	b.n	8000912 <LoopFillZerobss>

0800090e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800090e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000910:	3204      	adds	r2, #4

08000912 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000912:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000914:	d3fb      	bcc.n	800090e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000916:	f7ff ffe4 	bl	80008e2 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800091a:	f002 fedb 	bl	80036d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800091e:	f7ff fc7d 	bl	800021c <main>

08000922 <LoopForever>:

LoopForever:
    b LoopForever
 8000922:	e7fe      	b.n	8000922 <LoopForever>
  ldr   r0, =_estack
 8000924:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000928:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800092c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000930:	08003798 	.word	0x08003798
  ldr r2, =_sbss
 8000934:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000938:	200001a0 	.word	0x200001a0

0800093c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800093c:	e7fe      	b.n	800093c <ADC1_COMP_IRQHandler>
	...

08000940 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000944:	4b07      	ldr	r3, [pc, #28]	; (8000964 <HAL_Init+0x24>)
 8000946:	681a      	ldr	r2, [r3, #0]
 8000948:	4b06      	ldr	r3, [pc, #24]	; (8000964 <HAL_Init+0x24>)
 800094a:	2110      	movs	r1, #16
 800094c:	430a      	orrs	r2, r1
 800094e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000950:	2003      	movs	r0, #3
 8000952:	f000 f809 	bl	8000968 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000956:	f7ff fea7 	bl	80006a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800095a:	2300      	movs	r3, #0
}
 800095c:	0018      	movs	r0, r3
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			; (mov r8, r8)
 8000964:	40022000 	.word	0x40022000

08000968 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000968:	b590      	push	{r4, r7, lr}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000970:	4b14      	ldr	r3, [pc, #80]	; (80009c4 <HAL_InitTick+0x5c>)
 8000972:	681c      	ldr	r4, [r3, #0]
 8000974:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <HAL_InitTick+0x60>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	0019      	movs	r1, r3
 800097a:	23fa      	movs	r3, #250	; 0xfa
 800097c:	0098      	lsls	r0, r3, #2
 800097e:	f7ff fbc1 	bl	8000104 <__udivsi3>
 8000982:	0003      	movs	r3, r0
 8000984:	0019      	movs	r1, r3
 8000986:	0020      	movs	r0, r4
 8000988:	f7ff fbbc 	bl	8000104 <__udivsi3>
 800098c:	0003      	movs	r3, r0
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fb53 	bl	800103a <HAL_SYSTICK_Config>
 8000994:	1e03      	subs	r3, r0, #0
 8000996:	d001      	beq.n	800099c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000998:	2301      	movs	r3, #1
 800099a:	e00f      	b.n	80009bc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2b03      	cmp	r3, #3
 80009a0:	d80b      	bhi.n	80009ba <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009a2:	6879      	ldr	r1, [r7, #4]
 80009a4:	2301      	movs	r3, #1
 80009a6:	425b      	negs	r3, r3
 80009a8:	2200      	movs	r2, #0
 80009aa:	0018      	movs	r0, r3
 80009ac:	f000 fb30 	bl	8001010 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80009b0:	4b06      	ldr	r3, [pc, #24]	; (80009cc <HAL_InitTick+0x64>)
 80009b2:	687a      	ldr	r2, [r7, #4]
 80009b4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80009b6:	2300      	movs	r3, #0
 80009b8:	e000      	b.n	80009bc <HAL_InitTick+0x54>
    return HAL_ERROR;
 80009ba:	2301      	movs	r3, #1
}
 80009bc:	0018      	movs	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	b003      	add	sp, #12
 80009c2:	bd90      	pop	{r4, r7, pc}
 80009c4:	20000000 	.word	0x20000000
 80009c8:	20000008 	.word	0x20000008
 80009cc:	20000004 	.word	0x20000004

080009d0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <HAL_IncTick+0x1c>)
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	001a      	movs	r2, r3
 80009da:	4b05      	ldr	r3, [pc, #20]	; (80009f0 <HAL_IncTick+0x20>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	18d2      	adds	r2, r2, r3
 80009e0:	4b03      	ldr	r3, [pc, #12]	; (80009f0 <HAL_IncTick+0x20>)
 80009e2:	601a      	str	r2, [r3, #0]
}
 80009e4:	46c0      	nop			; (mov r8, r8)
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	20000008 	.word	0x20000008
 80009f0:	2000019c 	.word	0x2000019c

080009f4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	af00      	add	r7, sp, #0
  return uwTick;
 80009f8:	4b02      	ldr	r3, [pc, #8]	; (8000a04 <HAL_GetTick+0x10>)
 80009fa:	681b      	ldr	r3, [r3, #0]
}
 80009fc:	0018      	movs	r0, r3
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}
 8000a02:	46c0      	nop			; (mov r8, r8)
 8000a04:	2000019c 	.word	0x2000019c

08000a08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a10:	f7ff fff0 	bl	80009f4 <HAL_GetTick>
 8000a14:	0003      	movs	r3, r0
 8000a16:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a1c:	68fb      	ldr	r3, [r7, #12]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	d005      	beq.n	8000a2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a22:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <HAL_Delay+0x44>)
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	001a      	movs	r2, r3
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	189b      	adds	r3, r3, r2
 8000a2c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	f7ff ffe0 	bl	80009f4 <HAL_GetTick>
 8000a34:	0002      	movs	r2, r0
 8000a36:	68bb      	ldr	r3, [r7, #8]
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	68fa      	ldr	r2, [r7, #12]
 8000a3c:	429a      	cmp	r2, r3
 8000a3e:	d8f7      	bhi.n	8000a30 <HAL_Delay+0x28>
  {
  }
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46c0      	nop			; (mov r8, r8)
 8000a44:	46bd      	mov	sp, r7
 8000a46:	b004      	add	sp, #16
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	20000008 	.word	0x20000008

08000a50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a58:	230f      	movs	r3, #15
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000a60:	2300      	movs	r3, #0
 8000a62:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d101      	bne.n	8000a6e <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	e125      	b.n	8000cba <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d10a      	bne.n	8000a8c <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2200      	movs	r2, #0
 8000a7a:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	2234      	movs	r2, #52	; 0x34
 8000a80:	2100      	movs	r1, #0
 8000a82:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	0018      	movs	r0, r3
 8000a88:	f7ff fe32 	bl	80006f0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a90:	2210      	movs	r2, #16
 8000a92:	4013      	ands	r3, r2
 8000a94:	d000      	beq.n	8000a98 <HAL_ADC_Init+0x48>
 8000a96:	e103      	b.n	8000ca0 <HAL_ADC_Init+0x250>
 8000a98:	230f      	movs	r3, #15
 8000a9a:	18fb      	adds	r3, r7, r3
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d000      	beq.n	8000aa4 <HAL_ADC_Init+0x54>
 8000aa2:	e0fd      	b.n	8000ca0 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	689b      	ldr	r3, [r3, #8]
 8000aaa:	2204      	movs	r2, #4
 8000aac:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000aae:	d000      	beq.n	8000ab2 <HAL_ADC_Init+0x62>
 8000ab0:	e0f6      	b.n	8000ca0 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ab6:	4a83      	ldr	r2, [pc, #524]	; (8000cc4 <HAL_ADC_Init+0x274>)
 8000ab8:	4013      	ands	r3, r2
 8000aba:	2202      	movs	r2, #2
 8000abc:	431a      	orrs	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	689b      	ldr	r3, [r3, #8]
 8000ac8:	2203      	movs	r2, #3
 8000aca:	4013      	ands	r3, r2
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d112      	bne.n	8000af6 <HAL_ADC_Init+0xa6>
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	4013      	ands	r3, r2
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d009      	beq.n	8000af2 <HAL_ADC_Init+0xa2>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	68da      	ldr	r2, [r3, #12]
 8000ae4:	2380      	movs	r3, #128	; 0x80
 8000ae6:	021b      	lsls	r3, r3, #8
 8000ae8:	401a      	ands	r2, r3
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	021b      	lsls	r3, r3, #8
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d101      	bne.n	8000af6 <HAL_ADC_Init+0xa6>
 8000af2:	2301      	movs	r3, #1
 8000af4:	e000      	b.n	8000af8 <HAL_ADC_Init+0xa8>
 8000af6:	2300      	movs	r3, #0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d116      	bne.n	8000b2a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	2218      	movs	r2, #24
 8000b04:	4393      	bics	r3, r2
 8000b06:	0019      	movs	r1, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689a      	ldr	r2, [r3, #8]
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	430a      	orrs	r2, r1
 8000b12:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	691b      	ldr	r3, [r3, #16]
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	0899      	lsrs	r1, r3, #2
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	685a      	ldr	r2, [r3, #4]
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	430a      	orrs	r2, r1
 8000b28:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	68da      	ldr	r2, [r3, #12]
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4964      	ldr	r1, [pc, #400]	; (8000cc8 <HAL_ADC_Init+0x278>)
 8000b36:	400a      	ands	r2, r1
 8000b38:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	7e1b      	ldrb	r3, [r3, #24]
 8000b3e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	7e5b      	ldrb	r3, [r3, #25]
 8000b44:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b46:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	7e9b      	ldrb	r3, [r3, #26]
 8000b4c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000b4e:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d002      	beq.n	8000b5e <HAL_ADC_Init+0x10e>
 8000b58:	2380      	movs	r3, #128	; 0x80
 8000b5a:	015b      	lsls	r3, r3, #5
 8000b5c:	e000      	b.n	8000b60 <HAL_ADC_Init+0x110>
 8000b5e:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000b60:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000b66:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	691b      	ldr	r3, [r3, #16]
 8000b6c:	2b02      	cmp	r3, #2
 8000b6e:	d101      	bne.n	8000b74 <HAL_ADC_Init+0x124>
 8000b70:	2304      	movs	r3, #4
 8000b72:	e000      	b.n	8000b76 <HAL_ADC_Init+0x126>
 8000b74:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000b76:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2124      	movs	r1, #36	; 0x24
 8000b7c:	5c5b      	ldrb	r3, [r3, r1]
 8000b7e:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000b80:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000b82:	68ba      	ldr	r2, [r7, #8]
 8000b84:	4313      	orrs	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	7edb      	ldrb	r3, [r3, #27]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d115      	bne.n	8000bbc <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	7e9b      	ldrb	r3, [r3, #26]
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d105      	bne.n	8000ba4 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	2280      	movs	r2, #128	; 0x80
 8000b9c:	0252      	lsls	r2, r2, #9
 8000b9e:	4313      	orrs	r3, r2
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	e00b      	b.n	8000bbc <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ba8:	2220      	movs	r2, #32
 8000baa:	431a      	orrs	r2, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	431a      	orrs	r2, r3
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	69da      	ldr	r2, [r3, #28]
 8000bc0:	23c2      	movs	r3, #194	; 0xc2
 8000bc2:	33ff      	adds	r3, #255	; 0xff
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d007      	beq.n	8000bd8 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000bd0:	4313      	orrs	r3, r2
 8000bd2:	68ba      	ldr	r2, [r7, #8]
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	68d9      	ldr	r1, [r3, #12]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	68ba      	ldr	r2, [r7, #8]
 8000be4:	430a      	orrs	r2, r1
 8000be6:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bec:	2380      	movs	r3, #128	; 0x80
 8000bee:	055b      	lsls	r3, r3, #21
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d01b      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d017      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d013      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d00f      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c10:	2b04      	cmp	r3, #4
 8000c12:	d00b      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c18:	2b05      	cmp	r3, #5
 8000c1a:	d007      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c20:	2b06      	cmp	r3, #6
 8000c22:	d003      	beq.n	8000c2c <HAL_ADC_Init+0x1dc>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c28:	2b07      	cmp	r3, #7
 8000c2a:	d112      	bne.n	8000c52 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	695a      	ldr	r2, [r3, #20]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	2107      	movs	r1, #7
 8000c38:	438a      	bics	r2, r1
 8000c3a:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	6959      	ldr	r1, [r3, #20]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c46:	2207      	movs	r2, #7
 8000c48:	401a      	ands	r2, r3
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	4a1c      	ldr	r2, [pc, #112]	; (8000ccc <HAL_ADC_Init+0x27c>)
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	68ba      	ldr	r2, [r7, #8]
 8000c5e:	429a      	cmp	r2, r3
 8000c60:	d10b      	bne.n	8000c7a <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2200      	movs	r2, #0
 8000c66:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c6c:	2203      	movs	r2, #3
 8000c6e:	4393      	bics	r3, r2
 8000c70:	2201      	movs	r2, #1
 8000c72:	431a      	orrs	r2, r3
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c78:	e01c      	b.n	8000cb4 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c7e:	2212      	movs	r2, #18
 8000c80:	4393      	bics	r3, r2
 8000c82:	2210      	movs	r2, #16
 8000c84:	431a      	orrs	r2, r3
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c8e:	2201      	movs	r2, #1
 8000c90:	431a      	orrs	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000c96:	230f      	movs	r3, #15
 8000c98:	18fb      	adds	r3, r7, r3
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000c9e:	e009      	b.n	8000cb4 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ca4:	2210      	movs	r2, #16
 8000ca6:	431a      	orrs	r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000cac:	230f      	movs	r3, #15
 8000cae:	18fb      	adds	r3, r7, r3
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000cb4:	230f      	movs	r3, #15
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	781b      	ldrb	r3, [r3, #0]
}
 8000cba:	0018      	movs	r0, r3
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	b004      	add	sp, #16
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	46c0      	nop			; (mov r8, r8)
 8000cc4:	fffffefd 	.word	0xfffffefd
 8000cc8:	fffe0219 	.word	0xfffe0219
 8000ccc:	833fffe7 	.word	0x833fffe7

08000cd0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000cda:	230f      	movs	r3, #15
 8000cdc:	18fb      	adds	r3, r7, r3
 8000cde:	2200      	movs	r2, #0
 8000ce0:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cea:	2380      	movs	r3, #128	; 0x80
 8000cec:	055b      	lsls	r3, r3, #21
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	d011      	beq.n	8000d16 <HAL_ADC_ConfigChannel+0x46>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf6:	2b01      	cmp	r3, #1
 8000cf8:	d00d      	beq.n	8000d16 <HAL_ADC_ConfigChannel+0x46>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cfe:	2b02      	cmp	r3, #2
 8000d00:	d009      	beq.n	8000d16 <HAL_ADC_ConfigChannel+0x46>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d06:	2b03      	cmp	r3, #3
 8000d08:	d005      	beq.n	8000d16 <HAL_ADC_ConfigChannel+0x46>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	d001      	beq.n	8000d16 <HAL_ADC_ConfigChannel+0x46>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2234      	movs	r2, #52	; 0x34
 8000d1a:	5c9b      	ldrb	r3, [r3, r2]
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	d101      	bne.n	8000d24 <HAL_ADC_ConfigChannel+0x54>
 8000d20:	2302      	movs	r3, #2
 8000d22:	e0d0      	b.n	8000ec6 <HAL_ADC_ConfigChannel+0x1f6>
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2234      	movs	r2, #52	; 0x34
 8000d28:	2101      	movs	r1, #1
 8000d2a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	2204      	movs	r2, #4
 8000d34:	4013      	ands	r3, r2
 8000d36:	d000      	beq.n	8000d3a <HAL_ADC_ConfigChannel+0x6a>
 8000d38:	e0b4      	b.n	8000ea4 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000d3a:	683b      	ldr	r3, [r7, #0]
 8000d3c:	685b      	ldr	r3, [r3, #4]
 8000d3e:	4a64      	ldr	r2, [pc, #400]	; (8000ed0 <HAL_ADC_ConfigChannel+0x200>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d100      	bne.n	8000d46 <HAL_ADC_ConfigChannel+0x76>
 8000d44:	e082      	b.n	8000e4c <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	2201      	movs	r2, #1
 8000d52:	409a      	lsls	r2, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	055b      	lsls	r3, r3, #21
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d037      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d033      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d74:	2b02      	cmp	r3, #2
 8000d76:	d02f      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7c:	2b03      	cmp	r3, #3
 8000d7e:	d02b      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d84:	2b04      	cmp	r3, #4
 8000d86:	d027      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d8c:	2b05      	cmp	r3, #5
 8000d8e:	d023      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d94:	2b06      	cmp	r3, #6
 8000d96:	d01f      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d9c:	2b07      	cmp	r3, #7
 8000d9e:	d01b      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	689a      	ldr	r2, [r3, #8]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	695b      	ldr	r3, [r3, #20]
 8000daa:	2107      	movs	r1, #7
 8000dac:	400b      	ands	r3, r1
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d012      	beq.n	8000dd8 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	695a      	ldr	r2, [r3, #20]
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2107      	movs	r1, #7
 8000dbe:	438a      	bics	r2, r1
 8000dc0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	6959      	ldr	r1, [r3, #20]
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	2207      	movs	r2, #7
 8000dce:	401a      	ands	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b10      	cmp	r3, #16
 8000dde:	d007      	beq.n	8000df0 <HAL_ADC_ConfigChannel+0x120>
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2b11      	cmp	r3, #17
 8000de6:	d003      	beq.n	8000df0 <HAL_ADC_ConfigChannel+0x120>
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	2b12      	cmp	r3, #18
 8000dee:	d163      	bne.n	8000eb8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000df0:	4b38      	ldr	r3, [pc, #224]	; (8000ed4 <HAL_ADC_ConfigChannel+0x204>)
 8000df2:	6819      	ldr	r1, [r3, #0]
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b10      	cmp	r3, #16
 8000dfa:	d009      	beq.n	8000e10 <HAL_ADC_ConfigChannel+0x140>
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2b11      	cmp	r3, #17
 8000e02:	d102      	bne.n	8000e0a <HAL_ADC_ConfigChannel+0x13a>
 8000e04:	2380      	movs	r3, #128	; 0x80
 8000e06:	03db      	lsls	r3, r3, #15
 8000e08:	e004      	b.n	8000e14 <HAL_ADC_ConfigChannel+0x144>
 8000e0a:	2380      	movs	r3, #128	; 0x80
 8000e0c:	045b      	lsls	r3, r3, #17
 8000e0e:	e001      	b.n	8000e14 <HAL_ADC_ConfigChannel+0x144>
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	041b      	lsls	r3, r3, #16
 8000e14:	4a2f      	ldr	r2, [pc, #188]	; (8000ed4 <HAL_ADC_ConfigChannel+0x204>)
 8000e16:	430b      	orrs	r3, r1
 8000e18:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2b10      	cmp	r3, #16
 8000e20:	d14a      	bne.n	8000eb8 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e22:	4b2d      	ldr	r3, [pc, #180]	; (8000ed8 <HAL_ADC_ConfigChannel+0x208>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	492d      	ldr	r1, [pc, #180]	; (8000edc <HAL_ADC_ConfigChannel+0x20c>)
 8000e28:	0018      	movs	r0, r3
 8000e2a:	f7ff f96b 	bl	8000104 <__udivsi3>
 8000e2e:	0003      	movs	r3, r0
 8000e30:	001a      	movs	r2, r3
 8000e32:	0013      	movs	r3, r2
 8000e34:	009b      	lsls	r3, r3, #2
 8000e36:	189b      	adds	r3, r3, r2
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e3c:	e002      	b.n	8000e44 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	3b01      	subs	r3, #1
 8000e42:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e44:	68bb      	ldr	r3, [r7, #8]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d1f9      	bne.n	8000e3e <HAL_ADC_ConfigChannel+0x16e>
 8000e4a:	e035      	b.n	8000eb8 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2101      	movs	r1, #1
 8000e58:	4099      	lsls	r1, r3
 8000e5a:	000b      	movs	r3, r1
 8000e5c:	43d9      	mvns	r1, r3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	400a      	ands	r2, r1
 8000e64:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	2b10      	cmp	r3, #16
 8000e6c:	d007      	beq.n	8000e7e <HAL_ADC_ConfigChannel+0x1ae>
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	2b11      	cmp	r3, #17
 8000e74:	d003      	beq.n	8000e7e <HAL_ADC_ConfigChannel+0x1ae>
 8000e76:	683b      	ldr	r3, [r7, #0]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	2b12      	cmp	r3, #18
 8000e7c:	d11c      	bne.n	8000eb8 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000e7e:	4b15      	ldr	r3, [pc, #84]	; (8000ed4 <HAL_ADC_ConfigChannel+0x204>)
 8000e80:	6819      	ldr	r1, [r3, #0]
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2b10      	cmp	r3, #16
 8000e88:	d007      	beq.n	8000e9a <HAL_ADC_ConfigChannel+0x1ca>
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	2b11      	cmp	r3, #17
 8000e90:	d101      	bne.n	8000e96 <HAL_ADC_ConfigChannel+0x1c6>
 8000e92:	4b13      	ldr	r3, [pc, #76]	; (8000ee0 <HAL_ADC_ConfigChannel+0x210>)
 8000e94:	e002      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x1cc>
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <HAL_ADC_ConfigChannel+0x214>)
 8000e98:	e000      	b.n	8000e9c <HAL_ADC_ConfigChannel+0x1cc>
 8000e9a:	4b13      	ldr	r3, [pc, #76]	; (8000ee8 <HAL_ADC_ConfigChannel+0x218>)
 8000e9c:	4a0d      	ldr	r2, [pc, #52]	; (8000ed4 <HAL_ADC_ConfigChannel+0x204>)
 8000e9e:	400b      	ands	r3, r1
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	e009      	b.n	8000eb8 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea8:	2220      	movs	r2, #32
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000eb0:	230f      	movs	r3, #15
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2234      	movs	r2, #52	; 0x34
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000ec0:	230f      	movs	r3, #15
 8000ec2:	18fb      	adds	r3, r7, r3
 8000ec4:	781b      	ldrb	r3, [r3, #0]
}
 8000ec6:	0018      	movs	r0, r3
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	b004      	add	sp, #16
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	00001001 	.word	0x00001001
 8000ed4:	40012708 	.word	0x40012708
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	000f4240 	.word	0x000f4240
 8000ee0:	ffbfffff 	.word	0xffbfffff
 8000ee4:	feffffff 	.word	0xfeffffff
 8000ee8:	ff7fffff 	.word	0xff7fffff

08000eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	0002      	movs	r2, r0
 8000ef4:	6039      	str	r1, [r7, #0]
 8000ef6:	1dfb      	adds	r3, r7, #7
 8000ef8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000efa:	1dfb      	adds	r3, r7, #7
 8000efc:	781b      	ldrb	r3, [r3, #0]
 8000efe:	2b7f      	cmp	r3, #127	; 0x7f
 8000f00:	d828      	bhi.n	8000f54 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f02:	4a2f      	ldr	r2, [pc, #188]	; (8000fc0 <__NVIC_SetPriority+0xd4>)
 8000f04:	1dfb      	adds	r3, r7, #7
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	089b      	lsrs	r3, r3, #2
 8000f0c:	33c0      	adds	r3, #192	; 0xc0
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	589b      	ldr	r3, [r3, r2]
 8000f12:	1dfa      	adds	r2, r7, #7
 8000f14:	7812      	ldrb	r2, [r2, #0]
 8000f16:	0011      	movs	r1, r2
 8000f18:	2203      	movs	r2, #3
 8000f1a:	400a      	ands	r2, r1
 8000f1c:	00d2      	lsls	r2, r2, #3
 8000f1e:	21ff      	movs	r1, #255	; 0xff
 8000f20:	4091      	lsls	r1, r2
 8000f22:	000a      	movs	r2, r1
 8000f24:	43d2      	mvns	r2, r2
 8000f26:	401a      	ands	r2, r3
 8000f28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	019b      	lsls	r3, r3, #6
 8000f2e:	22ff      	movs	r2, #255	; 0xff
 8000f30:	401a      	ands	r2, r3
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	0018      	movs	r0, r3
 8000f38:	2303      	movs	r3, #3
 8000f3a:	4003      	ands	r3, r0
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f40:	481f      	ldr	r0, [pc, #124]	; (8000fc0 <__NVIC_SetPriority+0xd4>)
 8000f42:	1dfb      	adds	r3, r7, #7
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	b25b      	sxtb	r3, r3
 8000f48:	089b      	lsrs	r3, r3, #2
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	33c0      	adds	r3, #192	; 0xc0
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f52:	e031      	b.n	8000fb8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f54:	4a1b      	ldr	r2, [pc, #108]	; (8000fc4 <__NVIC_SetPriority+0xd8>)
 8000f56:	1dfb      	adds	r3, r7, #7
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	0019      	movs	r1, r3
 8000f5c:	230f      	movs	r3, #15
 8000f5e:	400b      	ands	r3, r1
 8000f60:	3b08      	subs	r3, #8
 8000f62:	089b      	lsrs	r3, r3, #2
 8000f64:	3306      	adds	r3, #6
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	18d3      	adds	r3, r2, r3
 8000f6a:	3304      	adds	r3, #4
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	1dfa      	adds	r2, r7, #7
 8000f70:	7812      	ldrb	r2, [r2, #0]
 8000f72:	0011      	movs	r1, r2
 8000f74:	2203      	movs	r2, #3
 8000f76:	400a      	ands	r2, r1
 8000f78:	00d2      	lsls	r2, r2, #3
 8000f7a:	21ff      	movs	r1, #255	; 0xff
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	000a      	movs	r2, r1
 8000f80:	43d2      	mvns	r2, r2
 8000f82:	401a      	ands	r2, r3
 8000f84:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	019b      	lsls	r3, r3, #6
 8000f8a:	22ff      	movs	r2, #255	; 0xff
 8000f8c:	401a      	ands	r2, r3
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	0018      	movs	r0, r3
 8000f94:	2303      	movs	r3, #3
 8000f96:	4003      	ands	r3, r0
 8000f98:	00db      	lsls	r3, r3, #3
 8000f9a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f9c:	4809      	ldr	r0, [pc, #36]	; (8000fc4 <__NVIC_SetPriority+0xd8>)
 8000f9e:	1dfb      	adds	r3, r7, #7
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	001c      	movs	r4, r3
 8000fa4:	230f      	movs	r3, #15
 8000fa6:	4023      	ands	r3, r4
 8000fa8:	3b08      	subs	r3, #8
 8000faa:	089b      	lsrs	r3, r3, #2
 8000fac:	430a      	orrs	r2, r1
 8000fae:	3306      	adds	r3, #6
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	18c3      	adds	r3, r0, r3
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	601a      	str	r2, [r3, #0]
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	b003      	add	sp, #12
 8000fbe:	bd90      	pop	{r4, r7, pc}
 8000fc0:	e000e100 	.word	0xe000e100
 8000fc4:	e000ed00 	.word	0xe000ed00

08000fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	1e5a      	subs	r2, r3, #1
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	045b      	lsls	r3, r3, #17
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d301      	bcc.n	8000fe0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e010      	b.n	8001002 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fe0:	4b0a      	ldr	r3, [pc, #40]	; (800100c <SysTick_Config+0x44>)
 8000fe2:	687a      	ldr	r2, [r7, #4]
 8000fe4:	3a01      	subs	r2, #1
 8000fe6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe8:	2301      	movs	r3, #1
 8000fea:	425b      	negs	r3, r3
 8000fec:	2103      	movs	r1, #3
 8000fee:	0018      	movs	r0, r3
 8000ff0:	f7ff ff7c 	bl	8000eec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff4:	4b05      	ldr	r3, [pc, #20]	; (800100c <SysTick_Config+0x44>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffa:	4b04      	ldr	r3, [pc, #16]	; (800100c <SysTick_Config+0x44>)
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001000:	2300      	movs	r3, #0
}
 8001002:	0018      	movs	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	b002      	add	sp, #8
 8001008:	bd80      	pop	{r7, pc}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	e000e010 	.word	0xe000e010

08001010 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	60b9      	str	r1, [r7, #8]
 8001018:	607a      	str	r2, [r7, #4]
 800101a:	210f      	movs	r1, #15
 800101c:	187b      	adds	r3, r7, r1
 800101e:	1c02      	adds	r2, r0, #0
 8001020:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001022:	68ba      	ldr	r2, [r7, #8]
 8001024:	187b      	adds	r3, r7, r1
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b25b      	sxtb	r3, r3
 800102a:	0011      	movs	r1, r2
 800102c:	0018      	movs	r0, r3
 800102e:	f7ff ff5d 	bl	8000eec <__NVIC_SetPriority>
}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	46bd      	mov	sp, r7
 8001036:	b004      	add	sp, #16
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b082      	sub	sp, #8
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	0018      	movs	r0, r3
 8001046:	f7ff ffbf 	bl	8000fc8 <SysTick_Config>
 800104a:	0003      	movs	r3, r0
}
 800104c:	0018      	movs	r0, r3
 800104e:	46bd      	mov	sp, r7
 8001050:	b002      	add	sp, #8
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b086      	sub	sp, #24
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800105e:	2300      	movs	r3, #0
 8001060:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001062:	e155      	b.n	8001310 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	2101      	movs	r1, #1
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	4091      	lsls	r1, r2
 800106e:	000a      	movs	r2, r1
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d100      	bne.n	800107c <HAL_GPIO_Init+0x28>
 800107a:	e146      	b.n	800130a <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	2203      	movs	r2, #3
 8001082:	4013      	ands	r3, r2
 8001084:	2b01      	cmp	r3, #1
 8001086:	d005      	beq.n	8001094 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	2203      	movs	r2, #3
 800108e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001090:	2b02      	cmp	r3, #2
 8001092:	d130      	bne.n	80010f6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689b      	ldr	r3, [r3, #8]
 8001098:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	2203      	movs	r2, #3
 80010a0:	409a      	lsls	r2, r3
 80010a2:	0013      	movs	r3, r2
 80010a4:	43da      	mvns	r2, r3
 80010a6:	693b      	ldr	r3, [r7, #16]
 80010a8:	4013      	ands	r3, r2
 80010aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	68da      	ldr	r2, [r3, #12]
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	409a      	lsls	r2, r3
 80010b6:	0013      	movs	r3, r2
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	685b      	ldr	r3, [r3, #4]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010ca:	2201      	movs	r2, #1
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	409a      	lsls	r2, r3
 80010d0:	0013      	movs	r3, r2
 80010d2:	43da      	mvns	r2, r3
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4013      	ands	r3, r2
 80010d8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	091b      	lsrs	r3, r3, #4
 80010e0:	2201      	movs	r2, #1
 80010e2:	401a      	ands	r2, r3
 80010e4:	697b      	ldr	r3, [r7, #20]
 80010e6:	409a      	lsls	r2, r3
 80010e8:	0013      	movs	r3, r2
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	2203      	movs	r2, #3
 80010fc:	4013      	ands	r3, r2
 80010fe:	2b03      	cmp	r3, #3
 8001100:	d017      	beq.n	8001132 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	2203      	movs	r2, #3
 800110e:	409a      	lsls	r2, r3
 8001110:	0013      	movs	r3, r2
 8001112:	43da      	mvns	r2, r3
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	4013      	ands	r3, r2
 8001118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	689a      	ldr	r2, [r3, #8]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	409a      	lsls	r2, r3
 8001124:	0013      	movs	r3, r2
 8001126:	693a      	ldr	r2, [r7, #16]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	693a      	ldr	r2, [r7, #16]
 8001130:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	2203      	movs	r2, #3
 8001138:	4013      	ands	r3, r2
 800113a:	2b02      	cmp	r3, #2
 800113c:	d123      	bne.n	8001186 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	08da      	lsrs	r2, r3, #3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3208      	adds	r2, #8
 8001146:	0092      	lsls	r2, r2, #2
 8001148:	58d3      	ldr	r3, [r2, r3]
 800114a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	2207      	movs	r2, #7
 8001150:	4013      	ands	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	220f      	movs	r2, #15
 8001156:	409a      	lsls	r2, r3
 8001158:	0013      	movs	r3, r2
 800115a:	43da      	mvns	r2, r3
 800115c:	693b      	ldr	r3, [r7, #16]
 800115e:	4013      	ands	r3, r2
 8001160:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	691a      	ldr	r2, [r3, #16]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	2107      	movs	r1, #7
 800116a:	400b      	ands	r3, r1
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	409a      	lsls	r2, r3
 8001170:	0013      	movs	r3, r2
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	4313      	orrs	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001178:	697b      	ldr	r3, [r7, #20]
 800117a:	08da      	lsrs	r2, r3, #3
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	3208      	adds	r2, #8
 8001180:	0092      	lsls	r2, r2, #2
 8001182:	6939      	ldr	r1, [r7, #16]
 8001184:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	2203      	movs	r2, #3
 8001192:	409a      	lsls	r2, r3
 8001194:	0013      	movs	r3, r2
 8001196:	43da      	mvns	r2, r3
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	4013      	ands	r3, r2
 800119c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2203      	movs	r2, #3
 80011a4:	401a      	ands	r2, r3
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	409a      	lsls	r2, r3
 80011ac:	0013      	movs	r3, r2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685a      	ldr	r2, [r3, #4]
 80011be:	23c0      	movs	r3, #192	; 0xc0
 80011c0:	029b      	lsls	r3, r3, #10
 80011c2:	4013      	ands	r3, r2
 80011c4:	d100      	bne.n	80011c8 <HAL_GPIO_Init+0x174>
 80011c6:	e0a0      	b.n	800130a <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c8:	4b57      	ldr	r3, [pc, #348]	; (8001328 <HAL_GPIO_Init+0x2d4>)
 80011ca:	699a      	ldr	r2, [r3, #24]
 80011cc:	4b56      	ldr	r3, [pc, #344]	; (8001328 <HAL_GPIO_Init+0x2d4>)
 80011ce:	2101      	movs	r1, #1
 80011d0:	430a      	orrs	r2, r1
 80011d2:	619a      	str	r2, [r3, #24]
 80011d4:	4b54      	ldr	r3, [pc, #336]	; (8001328 <HAL_GPIO_Init+0x2d4>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	2201      	movs	r2, #1
 80011da:	4013      	ands	r3, r2
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80011e0:	4a52      	ldr	r2, [pc, #328]	; (800132c <HAL_GPIO_Init+0x2d8>)
 80011e2:	697b      	ldr	r3, [r7, #20]
 80011e4:	089b      	lsrs	r3, r3, #2
 80011e6:	3302      	adds	r3, #2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	589b      	ldr	r3, [r3, r2]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	2203      	movs	r2, #3
 80011f2:	4013      	ands	r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	409a      	lsls	r2, r3
 80011fa:	0013      	movs	r3, r2
 80011fc:	43da      	mvns	r2, r3
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4013      	ands	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001204:	687a      	ldr	r2, [r7, #4]
 8001206:	2390      	movs	r3, #144	; 0x90
 8001208:	05db      	lsls	r3, r3, #23
 800120a:	429a      	cmp	r2, r3
 800120c:	d019      	beq.n	8001242 <HAL_GPIO_Init+0x1ee>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a47      	ldr	r2, [pc, #284]	; (8001330 <HAL_GPIO_Init+0x2dc>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d013      	beq.n	800123e <HAL_GPIO_Init+0x1ea>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a46      	ldr	r2, [pc, #280]	; (8001334 <HAL_GPIO_Init+0x2e0>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d00d      	beq.n	800123a <HAL_GPIO_Init+0x1e6>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a45      	ldr	r2, [pc, #276]	; (8001338 <HAL_GPIO_Init+0x2e4>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d007      	beq.n	8001236 <HAL_GPIO_Init+0x1e2>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a44      	ldr	r2, [pc, #272]	; (800133c <HAL_GPIO_Init+0x2e8>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d101      	bne.n	8001232 <HAL_GPIO_Init+0x1de>
 800122e:	2304      	movs	r3, #4
 8001230:	e008      	b.n	8001244 <HAL_GPIO_Init+0x1f0>
 8001232:	2305      	movs	r3, #5
 8001234:	e006      	b.n	8001244 <HAL_GPIO_Init+0x1f0>
 8001236:	2303      	movs	r3, #3
 8001238:	e004      	b.n	8001244 <HAL_GPIO_Init+0x1f0>
 800123a:	2302      	movs	r3, #2
 800123c:	e002      	b.n	8001244 <HAL_GPIO_Init+0x1f0>
 800123e:	2301      	movs	r3, #1
 8001240:	e000      	b.n	8001244 <HAL_GPIO_Init+0x1f0>
 8001242:	2300      	movs	r3, #0
 8001244:	697a      	ldr	r2, [r7, #20]
 8001246:	2103      	movs	r1, #3
 8001248:	400a      	ands	r2, r1
 800124a:	0092      	lsls	r2, r2, #2
 800124c:	4093      	lsls	r3, r2
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001254:	4935      	ldr	r1, [pc, #212]	; (800132c <HAL_GPIO_Init+0x2d8>)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	089b      	lsrs	r3, r3, #2
 800125a:	3302      	adds	r3, #2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001262:	4b37      	ldr	r3, [pc, #220]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	43da      	mvns	r2, r3
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	4013      	ands	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	685a      	ldr	r2, [r3, #4]
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	025b      	lsls	r3, r3, #9
 800127a:	4013      	ands	r3, r2
 800127c:	d003      	beq.n	8001286 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800127e:	693a      	ldr	r2, [r7, #16]
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	4313      	orrs	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001286:	4b2e      	ldr	r3, [pc, #184]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800128c:	4b2c      	ldr	r3, [pc, #176]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	43da      	mvns	r2, r3
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685a      	ldr	r2, [r3, #4]
 80012a0:	2380      	movs	r3, #128	; 0x80
 80012a2:	029b      	lsls	r3, r3, #10
 80012a4:	4013      	ands	r3, r2
 80012a6:	d003      	beq.n	80012b0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80012a8:	693a      	ldr	r2, [r7, #16]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	4313      	orrs	r3, r2
 80012ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80012b0:	4b23      	ldr	r3, [pc, #140]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012b6:	4b22      	ldr	r3, [pc, #136]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	43da      	mvns	r2, r3
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	4013      	ands	r3, r2
 80012c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	2380      	movs	r3, #128	; 0x80
 80012cc:	035b      	lsls	r3, r3, #13
 80012ce:	4013      	ands	r3, r2
 80012d0:	d003      	beq.n	80012da <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4313      	orrs	r3, r2
 80012d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80012da:	4b19      	ldr	r3, [pc, #100]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80012e0:	4b17      	ldr	r3, [pc, #92]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 80012e2:	68db      	ldr	r3, [r3, #12]
 80012e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	43da      	mvns	r2, r3
 80012ea:	693b      	ldr	r3, [r7, #16]
 80012ec:	4013      	ands	r3, r2
 80012ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	2380      	movs	r3, #128	; 0x80
 80012f6:	039b      	lsls	r3, r3, #14
 80012f8:	4013      	ands	r3, r2
 80012fa:	d003      	beq.n	8001304 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80012fc:	693a      	ldr	r2, [r7, #16]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4313      	orrs	r3, r2
 8001302:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001304:	4b0e      	ldr	r3, [pc, #56]	; (8001340 <HAL_GPIO_Init+0x2ec>)
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	3301      	adds	r3, #1
 800130e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	40da      	lsrs	r2, r3
 8001318:	1e13      	subs	r3, r2, #0
 800131a:	d000      	beq.n	800131e <HAL_GPIO_Init+0x2ca>
 800131c:	e6a2      	b.n	8001064 <HAL_GPIO_Init+0x10>
  } 
}
 800131e:	46c0      	nop			; (mov r8, r8)
 8001320:	46c0      	nop			; (mov r8, r8)
 8001322:	46bd      	mov	sp, r7
 8001324:	b006      	add	sp, #24
 8001326:	bd80      	pop	{r7, pc}
 8001328:	40021000 	.word	0x40021000
 800132c:	40010000 	.word	0x40010000
 8001330:	48000400 	.word	0x48000400
 8001334:	48000800 	.word	0x48000800
 8001338:	48000c00 	.word	0x48000c00
 800133c:	48001000 	.word	0x48001000
 8001340:	40010400 	.word	0x40010400

08001344 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	0008      	movs	r0, r1
 800134e:	0011      	movs	r1, r2
 8001350:	1cbb      	adds	r3, r7, #2
 8001352:	1c02      	adds	r2, r0, #0
 8001354:	801a      	strh	r2, [r3, #0]
 8001356:	1c7b      	adds	r3, r7, #1
 8001358:	1c0a      	adds	r2, r1, #0
 800135a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800135c:	1c7b      	adds	r3, r7, #1
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d004      	beq.n	800136e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001364:	1cbb      	adds	r3, r7, #2
 8001366:	881a      	ldrh	r2, [r3, #0]
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800136c:	e003      	b.n	8001376 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800136e:	1cbb      	adds	r3, r7, #2
 8001370:	881a      	ldrh	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001376:	46c0      	nop			; (mov r8, r8)
 8001378:	46bd      	mov	sp, r7
 800137a:	b002      	add	sp, #8
 800137c:	bd80      	pop	{r7, pc}

0800137e <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	b084      	sub	sp, #16
 8001382:	af00      	add	r7, sp, #0
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	000a      	movs	r2, r1
 8001388:	1cbb      	adds	r3, r7, #2
 800138a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	695b      	ldr	r3, [r3, #20]
 8001390:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001392:	1cbb      	adds	r3, r7, #2
 8001394:	881b      	ldrh	r3, [r3, #0]
 8001396:	68fa      	ldr	r2, [r7, #12]
 8001398:	4013      	ands	r3, r2
 800139a:	041a      	lsls	r2, r3, #16
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	43db      	mvns	r3, r3
 80013a0:	1cb9      	adds	r1, r7, #2
 80013a2:	8809      	ldrh	r1, [r1, #0]
 80013a4:	400b      	ands	r3, r1
 80013a6:	431a      	orrs	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	619a      	str	r2, [r3, #24]
}
 80013ac:	46c0      	nop			; (mov r8, r8)
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b004      	add	sp, #16
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d101      	bne.n	80013c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80013c2:	2301      	movs	r3, #1
 80013c4:	e082      	b.n	80014cc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2241      	movs	r2, #65	; 0x41
 80013ca:	5c9b      	ldrb	r3, [r3, r2]
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d107      	bne.n	80013e2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2240      	movs	r2, #64	; 0x40
 80013d6:	2100      	movs	r1, #0
 80013d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	0018      	movs	r0, r3
 80013de:	f7ff f9cd 	bl	800077c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2241      	movs	r2, #65	; 0x41
 80013e6:	2124      	movs	r1, #36	; 0x24
 80013e8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2101      	movs	r1, #1
 80013f6:	438a      	bics	r2, r1
 80013f8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685a      	ldr	r2, [r3, #4]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4934      	ldr	r1, [pc, #208]	; (80014d4 <HAL_I2C_Init+0x120>)
 8001404:	400a      	ands	r2, r1
 8001406:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	689a      	ldr	r2, [r3, #8]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4931      	ldr	r1, [pc, #196]	; (80014d8 <HAL_I2C_Init+0x124>)
 8001414:	400a      	ands	r2, r1
 8001416:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b01      	cmp	r3, #1
 800141e:	d108      	bne.n	8001432 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	689a      	ldr	r2, [r3, #8]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2180      	movs	r1, #128	; 0x80
 800142a:	0209      	lsls	r1, r1, #8
 800142c:	430a      	orrs	r2, r1
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	e007      	b.n	8001442 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	689a      	ldr	r2, [r3, #8]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	2184      	movs	r1, #132	; 0x84
 800143c:	0209      	lsls	r1, r1, #8
 800143e:	430a      	orrs	r2, r1
 8001440:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	68db      	ldr	r3, [r3, #12]
 8001446:	2b02      	cmp	r3, #2
 8001448:	d104      	bne.n	8001454 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2280      	movs	r2, #128	; 0x80
 8001450:	0112      	lsls	r2, r2, #4
 8001452:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	491f      	ldr	r1, [pc, #124]	; (80014dc <HAL_I2C_Init+0x128>)
 8001460:	430a      	orrs	r2, r1
 8001462:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	491a      	ldr	r1, [pc, #104]	; (80014d8 <HAL_I2C_Init+0x124>)
 8001470:	400a      	ands	r2, r1
 8001472:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	691a      	ldr	r2, [r3, #16]
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	695b      	ldr	r3, [r3, #20]
 800147c:	431a      	orrs	r2, r3
 800147e:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	430a      	orrs	r2, r1
 800148c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	69d9      	ldr	r1, [r3, #28]
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	6a1a      	ldr	r2, [r3, #32]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	430a      	orrs	r2, r1
 800149c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2101      	movs	r1, #1
 80014aa:	430a      	orrs	r2, r1
 80014ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2200      	movs	r2, #0
 80014b2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2241      	movs	r2, #65	; 0x41
 80014b8:	2120      	movs	r1, #32
 80014ba:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2200      	movs	r2, #0
 80014c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	2242      	movs	r2, #66	; 0x42
 80014c6:	2100      	movs	r1, #0
 80014c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80014ca:	2300      	movs	r3, #0
}
 80014cc:	0018      	movs	r0, r3
 80014ce:	46bd      	mov	sp, r7
 80014d0:	b002      	add	sp, #8
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	f0ffffff 	.word	0xf0ffffff
 80014d8:	ffff7fff 	.word	0xffff7fff
 80014dc:	02008000 	.word	0x02008000

080014e0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80014e0:	b590      	push	{r4, r7, lr}
 80014e2:	b089      	sub	sp, #36	; 0x24
 80014e4:	af02      	add	r7, sp, #8
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	0008      	movs	r0, r1
 80014ea:	607a      	str	r2, [r7, #4]
 80014ec:	0019      	movs	r1, r3
 80014ee:	230a      	movs	r3, #10
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	1c02      	adds	r2, r0, #0
 80014f4:	801a      	strh	r2, [r3, #0]
 80014f6:	2308      	movs	r3, #8
 80014f8:	18fb      	adds	r3, r7, r3
 80014fa:	1c0a      	adds	r2, r1, #0
 80014fc:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	2241      	movs	r2, #65	; 0x41
 8001502:	5c9b      	ldrb	r3, [r3, r2]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b20      	cmp	r3, #32
 8001508:	d000      	beq.n	800150c <HAL_I2C_Master_Transmit+0x2c>
 800150a:	e0e7      	b.n	80016dc <HAL_I2C_Master_Transmit+0x1fc>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	2240      	movs	r2, #64	; 0x40
 8001510:	5c9b      	ldrb	r3, [r3, r2]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d101      	bne.n	800151a <HAL_I2C_Master_Transmit+0x3a>
 8001516:	2302      	movs	r3, #2
 8001518:	e0e1      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	2240      	movs	r2, #64	; 0x40
 800151e:	2101      	movs	r1, #1
 8001520:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001522:	f7ff fa67 	bl	80009f4 <HAL_GetTick>
 8001526:	0003      	movs	r3, r0
 8001528:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	0219      	lsls	r1, r3, #8
 800152e:	68f8      	ldr	r0, [r7, #12]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	2319      	movs	r3, #25
 8001536:	2201      	movs	r2, #1
 8001538:	f000 fc24 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 800153c:	1e03      	subs	r3, r0, #0
 800153e:	d001      	beq.n	8001544 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e0cc      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	2241      	movs	r2, #65	; 0x41
 8001548:	2121      	movs	r1, #33	; 0x21
 800154a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	2242      	movs	r2, #66	; 0x42
 8001550:	2110      	movs	r1, #16
 8001552:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2200      	movs	r2, #0
 8001558:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2208      	movs	r2, #8
 8001564:	18ba      	adds	r2, r7, r2
 8001566:	8812      	ldrh	r2, [r2, #0]
 8001568:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	2200      	movs	r2, #0
 800156e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001574:	b29b      	uxth	r3, r3
 8001576:	2bff      	cmp	r3, #255	; 0xff
 8001578:	d911      	bls.n	800159e <HAL_I2C_Master_Transmit+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	22ff      	movs	r2, #255	; 0xff
 800157e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001584:	b2da      	uxtb	r2, r3
 8001586:	2380      	movs	r3, #128	; 0x80
 8001588:	045c      	lsls	r4, r3, #17
 800158a:	230a      	movs	r3, #10
 800158c:	18fb      	adds	r3, r7, r3
 800158e:	8819      	ldrh	r1, [r3, #0]
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	4b55      	ldr	r3, [pc, #340]	; (80016e8 <HAL_I2C_Master_Transmit+0x208>)
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	0023      	movs	r3, r4
 8001598:	f000 fd28 	bl	8001fec <I2C_TransferConfig>
 800159c:	e075      	b.n	800168a <HAL_I2C_Master_Transmit+0x1aa>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80015ac:	b2da      	uxtb	r2, r3
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	049c      	lsls	r4, r3, #18
 80015b2:	230a      	movs	r3, #10
 80015b4:	18fb      	adds	r3, r7, r3
 80015b6:	8819      	ldrh	r1, [r3, #0]
 80015b8:	68f8      	ldr	r0, [r7, #12]
 80015ba:	4b4b      	ldr	r3, [pc, #300]	; (80016e8 <HAL_I2C_Master_Transmit+0x208>)
 80015bc:	9300      	str	r3, [sp, #0]
 80015be:	0023      	movs	r3, r4
 80015c0:	f000 fd14 	bl	8001fec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80015c4:	e061      	b.n	800168a <HAL_I2C_Master_Transmit+0x1aa>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	0018      	movs	r0, r3
 80015ce:	f000 fc18 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 80015d2:	1e03      	subs	r3, r0, #0
 80015d4:	d001      	beq.n	80015da <HAL_I2C_Master_Transmit+0xfa>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e081      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015de:	781a      	ldrb	r2, [r3, #0]
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ea:	1c5a      	adds	r2, r3, #1
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	3b01      	subs	r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001602:	3b01      	subs	r3, #1
 8001604:	b29a      	uxth	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800160e:	b29b      	uxth	r3, r3
 8001610:	2b00      	cmp	r3, #0
 8001612:	d03a      	beq.n	800168a <HAL_I2C_Master_Transmit+0x1aa>
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001618:	2b00      	cmp	r3, #0
 800161a:	d136      	bne.n	800168a <HAL_I2C_Master_Transmit+0x1aa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800161c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	0013      	movs	r3, r2
 8001626:	2200      	movs	r2, #0
 8001628:	2180      	movs	r1, #128	; 0x80
 800162a:	f000 fbab 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 800162e:	1e03      	subs	r3, r0, #0
 8001630:	d001      	beq.n	8001636 <HAL_I2C_Master_Transmit+0x156>
        {
          return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e053      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800163a:	b29b      	uxth	r3, r3
 800163c:	2bff      	cmp	r3, #255	; 0xff
 800163e:	d911      	bls.n	8001664 <HAL_I2C_Master_Transmit+0x184>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	22ff      	movs	r2, #255	; 0xff
 8001644:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800164a:	b2da      	uxtb	r2, r3
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	045c      	lsls	r4, r3, #17
 8001650:	230a      	movs	r3, #10
 8001652:	18fb      	adds	r3, r7, r3
 8001654:	8819      	ldrh	r1, [r3, #0]
 8001656:	68f8      	ldr	r0, [r7, #12]
 8001658:	2300      	movs	r3, #0
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	0023      	movs	r3, r4
 800165e:	f000 fcc5 	bl	8001fec <I2C_TransferConfig>
 8001662:	e012      	b.n	800168a <HAL_I2C_Master_Transmit+0x1aa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001668:	b29a      	uxth	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001672:	b2da      	uxtb	r2, r3
 8001674:	2380      	movs	r3, #128	; 0x80
 8001676:	049c      	lsls	r4, r3, #18
 8001678:	230a      	movs	r3, #10
 800167a:	18fb      	adds	r3, r7, r3
 800167c:	8819      	ldrh	r1, [r3, #0]
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	2300      	movs	r3, #0
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	0023      	movs	r3, r4
 8001686:	f000 fcb1 	bl	8001fec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800168e:	b29b      	uxth	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d198      	bne.n	80015c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001694:	697a      	ldr	r2, [r7, #20]
 8001696:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	0018      	movs	r0, r3
 800169c:	f000 fbf0 	bl	8001e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 80016a0:	1e03      	subs	r3, r0, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_I2C_Master_Transmit+0x1c8>
    {
      return HAL_ERROR;
 80016a4:	2301      	movs	r3, #1
 80016a6:	e01a      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2220      	movs	r2, #32
 80016ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	685a      	ldr	r2, [r3, #4]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	490c      	ldr	r1, [pc, #48]	; (80016ec <HAL_I2C_Master_Transmit+0x20c>)
 80016bc:	400a      	ands	r2, r1
 80016be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	2241      	movs	r2, #65	; 0x41
 80016c4:	2120      	movs	r1, #32
 80016c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2242      	movs	r2, #66	; 0x42
 80016cc:	2100      	movs	r1, #0
 80016ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2240      	movs	r2, #64	; 0x40
 80016d4:	2100      	movs	r1, #0
 80016d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016d8:	2300      	movs	r3, #0
 80016da:	e000      	b.n	80016de <HAL_I2C_Master_Transmit+0x1fe>
  }
  else
  {
    return HAL_BUSY;
 80016dc:	2302      	movs	r3, #2
  }
}
 80016de:	0018      	movs	r0, r3
 80016e0:	46bd      	mov	sp, r7
 80016e2:	b007      	add	sp, #28
 80016e4:	bd90      	pop	{r4, r7, pc}
 80016e6:	46c0      	nop			; (mov r8, r8)
 80016e8:	80002000 	.word	0x80002000
 80016ec:	fe00e800 	.word	0xfe00e800

080016f0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b089      	sub	sp, #36	; 0x24
 80016f4:	af02      	add	r7, sp, #8
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	000c      	movs	r4, r1
 80016fa:	0010      	movs	r0, r2
 80016fc:	0019      	movs	r1, r3
 80016fe:	230a      	movs	r3, #10
 8001700:	18fb      	adds	r3, r7, r3
 8001702:	1c22      	adds	r2, r4, #0
 8001704:	801a      	strh	r2, [r3, #0]
 8001706:	2308      	movs	r3, #8
 8001708:	18fb      	adds	r3, r7, r3
 800170a:	1c02      	adds	r2, r0, #0
 800170c:	801a      	strh	r2, [r3, #0]
 800170e:	1dbb      	adds	r3, r7, #6
 8001710:	1c0a      	adds	r2, r1, #0
 8001712:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2241      	movs	r2, #65	; 0x41
 8001718:	5c9b      	ldrb	r3, [r3, r2]
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b20      	cmp	r3, #32
 800171e:	d000      	beq.n	8001722 <HAL_I2C_Mem_Write+0x32>
 8001720:	e10c      	b.n	800193c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001724:	2b00      	cmp	r3, #0
 8001726:	d004      	beq.n	8001732 <HAL_I2C_Mem_Write+0x42>
 8001728:	232c      	movs	r3, #44	; 0x2c
 800172a:	18fb      	adds	r3, r7, r3
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d105      	bne.n	800173e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2280      	movs	r2, #128	; 0x80
 8001736:	0092      	lsls	r2, r2, #2
 8001738:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e0ff      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2240      	movs	r2, #64	; 0x40
 8001742:	5c9b      	ldrb	r3, [r3, r2]
 8001744:	2b01      	cmp	r3, #1
 8001746:	d101      	bne.n	800174c <HAL_I2C_Mem_Write+0x5c>
 8001748:	2302      	movs	r3, #2
 800174a:	e0f8      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2240      	movs	r2, #64	; 0x40
 8001750:	2101      	movs	r1, #1
 8001752:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001754:	f7ff f94e 	bl	80009f4 <HAL_GetTick>
 8001758:	0003      	movs	r3, r0
 800175a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	0219      	lsls	r1, r3, #8
 8001760:	68f8      	ldr	r0, [r7, #12]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	2319      	movs	r3, #25
 8001768:	2201      	movs	r2, #1
 800176a:	f000 fb0b 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 800176e:	1e03      	subs	r3, r0, #0
 8001770:	d001      	beq.n	8001776 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e0e3      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	2241      	movs	r2, #65	; 0x41
 800177a:	2121      	movs	r1, #33	; 0x21
 800177c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	2242      	movs	r2, #66	; 0x42
 8001782:	2140      	movs	r1, #64	; 0x40
 8001784:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001790:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	222c      	movs	r2, #44	; 0x2c
 8001796:	18ba      	adds	r2, r7, r2
 8001798:	8812      	ldrh	r2, [r2, #0]
 800179a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2200      	movs	r2, #0
 80017a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80017a2:	1dbb      	adds	r3, r7, #6
 80017a4:	881c      	ldrh	r4, [r3, #0]
 80017a6:	2308      	movs	r3, #8
 80017a8:	18fb      	adds	r3, r7, r3
 80017aa:	881a      	ldrh	r2, [r3, #0]
 80017ac:	230a      	movs	r3, #10
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	8819      	ldrh	r1, [r3, #0]
 80017b2:	68f8      	ldr	r0, [r7, #12]
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	9301      	str	r3, [sp, #4]
 80017b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	0023      	movs	r3, r4
 80017be:	f000 f9f9 	bl	8001bb4 <I2C_RequestMemoryWrite>
 80017c2:	1e03      	subs	r3, r0, #0
 80017c4:	d005      	beq.n	80017d2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2240      	movs	r2, #64	; 0x40
 80017ca:	2100      	movs	r1, #0
 80017cc:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e0b5      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	2bff      	cmp	r3, #255	; 0xff
 80017da:	d911      	bls.n	8001800 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	22ff      	movs	r2, #255	; 0xff
 80017e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	045c      	lsls	r4, r3, #17
 80017ec:	230a      	movs	r3, #10
 80017ee:	18fb      	adds	r3, r7, r3
 80017f0:	8819      	ldrh	r1, [r3, #0]
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	2300      	movs	r3, #0
 80017f6:	9300      	str	r3, [sp, #0]
 80017f8:	0023      	movs	r3, r4
 80017fa:	f000 fbf7 	bl	8001fec <I2C_TransferConfig>
 80017fe:	e012      	b.n	8001826 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001804:	b29a      	uxth	r2, r3
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800180e:	b2da      	uxtb	r2, r3
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	049c      	lsls	r4, r3, #18
 8001814:	230a      	movs	r3, #10
 8001816:	18fb      	adds	r3, r7, r3
 8001818:	8819      	ldrh	r1, [r3, #0]
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	2300      	movs	r3, #0
 800181e:	9300      	str	r3, [sp, #0]
 8001820:	0023      	movs	r3, r4
 8001822:	f000 fbe3 	bl	8001fec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	0018      	movs	r0, r3
 800182e:	f000 fae8 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 8001832:	1e03      	subs	r3, r0, #0
 8001834:	d001      	beq.n	800183a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e081      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183e:	781a      	ldrb	r2, [r3, #0]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001854:	b29b      	uxth	r3, r3
 8001856:	3b01      	subs	r3, #1
 8001858:	b29a      	uxth	r2, r3
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001862:	3b01      	subs	r3, #1
 8001864:	b29a      	uxth	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800186e:	b29b      	uxth	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d03a      	beq.n	80018ea <HAL_I2C_Mem_Write+0x1fa>
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001878:	2b00      	cmp	r3, #0
 800187a:	d136      	bne.n	80018ea <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800187c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800187e:	68f8      	ldr	r0, [r7, #12]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	0013      	movs	r3, r2
 8001886:	2200      	movs	r2, #0
 8001888:	2180      	movs	r1, #128	; 0x80
 800188a:	f000 fa7b 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 800188e:	1e03      	subs	r3, r0, #0
 8001890:	d001      	beq.n	8001896 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e053      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800189a:	b29b      	uxth	r3, r3
 800189c:	2bff      	cmp	r3, #255	; 0xff
 800189e:	d911      	bls.n	80018c4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	22ff      	movs	r2, #255	; 0xff
 80018a4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	2380      	movs	r3, #128	; 0x80
 80018ae:	045c      	lsls	r4, r3, #17
 80018b0:	230a      	movs	r3, #10
 80018b2:	18fb      	adds	r3, r7, r3
 80018b4:	8819      	ldrh	r1, [r3, #0]
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	2300      	movs	r3, #0
 80018ba:	9300      	str	r3, [sp, #0]
 80018bc:	0023      	movs	r3, r4
 80018be:	f000 fb95 	bl	8001fec <I2C_TransferConfig>
 80018c2:	e012      	b.n	80018ea <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018c8:	b29a      	uxth	r2, r3
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	2380      	movs	r3, #128	; 0x80
 80018d6:	049c      	lsls	r4, r3, #18
 80018d8:	230a      	movs	r3, #10
 80018da:	18fb      	adds	r3, r7, r3
 80018dc:	8819      	ldrh	r1, [r3, #0]
 80018de:	68f8      	ldr	r0, [r7, #12]
 80018e0:	2300      	movs	r3, #0
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	0023      	movs	r3, r4
 80018e6:	f000 fb81 	bl	8001fec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018ee:	b29b      	uxth	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d198      	bne.n	8001826 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80018f4:	697a      	ldr	r2, [r7, #20]
 80018f6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	0018      	movs	r0, r3
 80018fc:	f000 fac0 	bl	8001e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001900:	1e03      	subs	r3, r0, #0
 8001902:	d001      	beq.n	8001908 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e01a      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2220      	movs	r2, #32
 800190e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	685a      	ldr	r2, [r3, #4]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	490b      	ldr	r1, [pc, #44]	; (8001948 <HAL_I2C_Mem_Write+0x258>)
 800191c:	400a      	ands	r2, r1
 800191e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2241      	movs	r2, #65	; 0x41
 8001924:	2120      	movs	r1, #32
 8001926:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2242      	movs	r2, #66	; 0x42
 800192c:	2100      	movs	r1, #0
 800192e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	2240      	movs	r2, #64	; 0x40
 8001934:	2100      	movs	r1, #0
 8001936:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	e000      	b.n	800193e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800193c:	2302      	movs	r3, #2
  }
}
 800193e:	0018      	movs	r0, r3
 8001940:	46bd      	mov	sp, r7
 8001942:	b007      	add	sp, #28
 8001944:	bd90      	pop	{r4, r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	fe00e800 	.word	0xfe00e800

0800194c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800194c:	b590      	push	{r4, r7, lr}
 800194e:	b089      	sub	sp, #36	; 0x24
 8001950:	af02      	add	r7, sp, #8
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	000c      	movs	r4, r1
 8001956:	0010      	movs	r0, r2
 8001958:	0019      	movs	r1, r3
 800195a:	230a      	movs	r3, #10
 800195c:	18fb      	adds	r3, r7, r3
 800195e:	1c22      	adds	r2, r4, #0
 8001960:	801a      	strh	r2, [r3, #0]
 8001962:	2308      	movs	r3, #8
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	1c02      	adds	r2, r0, #0
 8001968:	801a      	strh	r2, [r3, #0]
 800196a:	1dbb      	adds	r3, r7, #6
 800196c:	1c0a      	adds	r2, r1, #0
 800196e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2241      	movs	r2, #65	; 0x41
 8001974:	5c9b      	ldrb	r3, [r3, r2]
 8001976:	b2db      	uxtb	r3, r3
 8001978:	2b20      	cmp	r3, #32
 800197a:	d000      	beq.n	800197e <HAL_I2C_Mem_Read+0x32>
 800197c:	e110      	b.n	8001ba0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800197e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001980:	2b00      	cmp	r3, #0
 8001982:	d004      	beq.n	800198e <HAL_I2C_Mem_Read+0x42>
 8001984:	232c      	movs	r3, #44	; 0x2c
 8001986:	18fb      	adds	r3, r7, r3
 8001988:	881b      	ldrh	r3, [r3, #0]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d105      	bne.n	800199a <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2280      	movs	r2, #128	; 0x80
 8001992:	0092      	lsls	r2, r2, #2
 8001994:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e103      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2240      	movs	r2, #64	; 0x40
 800199e:	5c9b      	ldrb	r3, [r3, r2]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d101      	bne.n	80019a8 <HAL_I2C_Mem_Read+0x5c>
 80019a4:	2302      	movs	r3, #2
 80019a6:	e0fc      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2240      	movs	r2, #64	; 0x40
 80019ac:	2101      	movs	r1, #1
 80019ae:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80019b0:	f7ff f820 	bl	80009f4 <HAL_GetTick>
 80019b4:	0003      	movs	r3, r0
 80019b6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	0219      	lsls	r1, r3, #8
 80019bc:	68f8      	ldr	r0, [r7, #12]
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	2319      	movs	r3, #25
 80019c4:	2201      	movs	r2, #1
 80019c6:	f000 f9dd 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 80019ca:	1e03      	subs	r3, r0, #0
 80019cc:	d001      	beq.n	80019d2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80019ce:	2301      	movs	r3, #1
 80019d0:	e0e7      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2241      	movs	r2, #65	; 0x41
 80019d6:	2122      	movs	r1, #34	; 0x22
 80019d8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	2242      	movs	r2, #66	; 0x42
 80019de:	2140      	movs	r1, #64	; 0x40
 80019e0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2200      	movs	r2, #0
 80019e6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	222c      	movs	r2, #44	; 0x2c
 80019f2:	18ba      	adds	r2, r7, r2
 80019f4:	8812      	ldrh	r2, [r2, #0]
 80019f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	2200      	movs	r2, #0
 80019fc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80019fe:	1dbb      	adds	r3, r7, #6
 8001a00:	881c      	ldrh	r4, [r3, #0]
 8001a02:	2308      	movs	r3, #8
 8001a04:	18fb      	adds	r3, r7, r3
 8001a06:	881a      	ldrh	r2, [r3, #0]
 8001a08:	230a      	movs	r3, #10
 8001a0a:	18fb      	adds	r3, r7, r3
 8001a0c:	8819      	ldrh	r1, [r3, #0]
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a16:	9300      	str	r3, [sp, #0]
 8001a18:	0023      	movs	r3, r4
 8001a1a:	f000 f92f 	bl	8001c7c <I2C_RequestMemoryRead>
 8001a1e:	1e03      	subs	r3, r0, #0
 8001a20:	d005      	beq.n	8001a2e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2240      	movs	r2, #64	; 0x40
 8001a26:	2100      	movs	r1, #0
 8001a28:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e0b9      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2bff      	cmp	r3, #255	; 0xff
 8001a36:	d911      	bls.n	8001a5c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	22ff      	movs	r2, #255	; 0xff
 8001a3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a42:	b2da      	uxtb	r2, r3
 8001a44:	2380      	movs	r3, #128	; 0x80
 8001a46:	045c      	lsls	r4, r3, #17
 8001a48:	230a      	movs	r3, #10
 8001a4a:	18fb      	adds	r3, r7, r3
 8001a4c:	8819      	ldrh	r1, [r3, #0]
 8001a4e:	68f8      	ldr	r0, [r7, #12]
 8001a50:	4b56      	ldr	r3, [pc, #344]	; (8001bac <HAL_I2C_Mem_Read+0x260>)
 8001a52:	9300      	str	r3, [sp, #0]
 8001a54:	0023      	movs	r3, r4
 8001a56:	f000 fac9 	bl	8001fec <I2C_TransferConfig>
 8001a5a:	e012      	b.n	8001a82 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	2380      	movs	r3, #128	; 0x80
 8001a6e:	049c      	lsls	r4, r3, #18
 8001a70:	230a      	movs	r3, #10
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	8819      	ldrh	r1, [r3, #0]
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	4b4c      	ldr	r3, [pc, #304]	; (8001bac <HAL_I2C_Mem_Read+0x260>)
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	0023      	movs	r3, r4
 8001a7e:	f000 fab5 	bl	8001fec <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001a82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a84:	68f8      	ldr	r0, [r7, #12]
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	9300      	str	r3, [sp, #0]
 8001a8a:	0013      	movs	r3, r2
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2104      	movs	r1, #4
 8001a90:	f000 f978 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 8001a94:	1e03      	subs	r3, r0, #0
 8001a96:	d001      	beq.n	8001a9c <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e082      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aae:	1c5a      	adds	r2, r3, #1
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ab8:	3b01      	subs	r3, #1
 8001aba:	b29a      	uxth	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d03a      	beq.n	8001b4e <HAL_I2C_Mem_Read+0x202>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d136      	bne.n	8001b4e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ae2:	68f8      	ldr	r0, [r7, #12]
 8001ae4:	697b      	ldr	r3, [r7, #20]
 8001ae6:	9300      	str	r3, [sp, #0]
 8001ae8:	0013      	movs	r3, r2
 8001aea:	2200      	movs	r2, #0
 8001aec:	2180      	movs	r1, #128	; 0x80
 8001aee:	f000 f949 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 8001af2:	1e03      	subs	r3, r0, #0
 8001af4:	d001      	beq.n	8001afa <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e053      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	2bff      	cmp	r3, #255	; 0xff
 8001b02:	d911      	bls.n	8001b28 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	22ff      	movs	r2, #255	; 0xff
 8001b08:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	2380      	movs	r3, #128	; 0x80
 8001b12:	045c      	lsls	r4, r3, #17
 8001b14:	230a      	movs	r3, #10
 8001b16:	18fb      	adds	r3, r7, r3
 8001b18:	8819      	ldrh	r1, [r3, #0]
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	9300      	str	r3, [sp, #0]
 8001b20:	0023      	movs	r3, r4
 8001b22:	f000 fa63 	bl	8001fec <I2C_TransferConfig>
 8001b26:	e012      	b.n	8001b4e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	2380      	movs	r3, #128	; 0x80
 8001b3a:	049c      	lsls	r4, r3, #18
 8001b3c:	230a      	movs	r3, #10
 8001b3e:	18fb      	adds	r3, r7, r3
 8001b40:	8819      	ldrh	r1, [r3, #0]
 8001b42:	68f8      	ldr	r0, [r7, #12]
 8001b44:	2300      	movs	r3, #0
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	0023      	movs	r3, r4
 8001b4a:	f000 fa4f 	bl	8001fec <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d194      	bne.n	8001a82 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	0018      	movs	r0, r3
 8001b60:	f000 f98e 	bl	8001e80 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001b64:	1e03      	subs	r3, r0, #0
 8001b66:	d001      	beq.n	8001b6c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e01a      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2220      	movs	r2, #32
 8001b72:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	490c      	ldr	r1, [pc, #48]	; (8001bb0 <HAL_I2C_Mem_Read+0x264>)
 8001b80:	400a      	ands	r2, r1
 8001b82:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2241      	movs	r2, #65	; 0x41
 8001b88:	2120      	movs	r1, #32
 8001b8a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	2242      	movs	r2, #66	; 0x42
 8001b90:	2100      	movs	r1, #0
 8001b92:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2240      	movs	r2, #64	; 0x40
 8001b98:	2100      	movs	r1, #0
 8001b9a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	e000      	b.n	8001ba2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8001ba0:	2302      	movs	r3, #2
  }
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b007      	add	sp, #28
 8001ba8:	bd90      	pop	{r4, r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	80002400 	.word	0x80002400
 8001bb0:	fe00e800 	.word	0xfe00e800

08001bb4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8001bb4:	b5b0      	push	{r4, r5, r7, lr}
 8001bb6:	b086      	sub	sp, #24
 8001bb8:	af02      	add	r7, sp, #8
 8001bba:	60f8      	str	r0, [r7, #12]
 8001bbc:	000c      	movs	r4, r1
 8001bbe:	0010      	movs	r0, r2
 8001bc0:	0019      	movs	r1, r3
 8001bc2:	250a      	movs	r5, #10
 8001bc4:	197b      	adds	r3, r7, r5
 8001bc6:	1c22      	adds	r2, r4, #0
 8001bc8:	801a      	strh	r2, [r3, #0]
 8001bca:	2308      	movs	r3, #8
 8001bcc:	18fb      	adds	r3, r7, r3
 8001bce:	1c02      	adds	r2, r0, #0
 8001bd0:	801a      	strh	r2, [r3, #0]
 8001bd2:	1dbb      	adds	r3, r7, #6
 8001bd4:	1c0a      	adds	r2, r1, #0
 8001bd6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001bd8:	1dbb      	adds	r3, r7, #6
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	b2da      	uxtb	r2, r3
 8001bde:	2380      	movs	r3, #128	; 0x80
 8001be0:	045c      	lsls	r4, r3, #17
 8001be2:	197b      	adds	r3, r7, r5
 8001be4:	8819      	ldrh	r1, [r3, #0]
 8001be6:	68f8      	ldr	r0, [r7, #12]
 8001be8:	4b23      	ldr	r3, [pc, #140]	; (8001c78 <I2C_RequestMemoryWrite+0xc4>)
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	0023      	movs	r3, r4
 8001bee:	f000 f9fd 	bl	8001fec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bf4:	6a39      	ldr	r1, [r7, #32]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	0018      	movs	r0, r3
 8001bfa:	f000 f902 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 8001bfe:	1e03      	subs	r3, r0, #0
 8001c00:	d001      	beq.n	8001c06 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e033      	b.n	8001c6e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c06:	1dbb      	adds	r3, r7, #6
 8001c08:	881b      	ldrh	r3, [r3, #0]
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d107      	bne.n	8001c1e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c0e:	2308      	movs	r3, #8
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	629a      	str	r2, [r3, #40]	; 0x28
 8001c1c:	e019      	b.n	8001c52 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c1e:	2308      	movs	r3, #8
 8001c20:	18fb      	adds	r3, r7, r3
 8001c22:	881b      	ldrh	r3, [r3, #0]
 8001c24:	0a1b      	lsrs	r3, r3, #8
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	b2da      	uxtb	r2, r3
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c32:	6a39      	ldr	r1, [r7, #32]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	0018      	movs	r0, r3
 8001c38:	f000 f8e3 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c3c:	1e03      	subs	r3, r0, #0
 8001c3e:	d001      	beq.n	8001c44 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8001c40:	2301      	movs	r3, #1
 8001c42:	e014      	b.n	8001c6e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c44:	2308      	movs	r3, #8
 8001c46:	18fb      	adds	r3, r7, r3
 8001c48:	881b      	ldrh	r3, [r3, #0]
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001c52:	6a3a      	ldr	r2, [r7, #32]
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	0013      	movs	r3, r2
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2180      	movs	r1, #128	; 0x80
 8001c60:	f000 f890 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 8001c64:	1e03      	subs	r3, r0, #0
 8001c66:	d001      	beq.n	8001c6c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e000      	b.n	8001c6e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	0018      	movs	r0, r3
 8001c70:	46bd      	mov	sp, r7
 8001c72:	b004      	add	sp, #16
 8001c74:	bdb0      	pop	{r4, r5, r7, pc}
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	80002000 	.word	0x80002000

08001c7c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8001c7c:	b5b0      	push	{r4, r5, r7, lr}
 8001c7e:	b086      	sub	sp, #24
 8001c80:	af02      	add	r7, sp, #8
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	000c      	movs	r4, r1
 8001c86:	0010      	movs	r0, r2
 8001c88:	0019      	movs	r1, r3
 8001c8a:	250a      	movs	r5, #10
 8001c8c:	197b      	adds	r3, r7, r5
 8001c8e:	1c22      	adds	r2, r4, #0
 8001c90:	801a      	strh	r2, [r3, #0]
 8001c92:	2308      	movs	r3, #8
 8001c94:	18fb      	adds	r3, r7, r3
 8001c96:	1c02      	adds	r2, r0, #0
 8001c98:	801a      	strh	r2, [r3, #0]
 8001c9a:	1dbb      	adds	r3, r7, #6
 8001c9c:	1c0a      	adds	r2, r1, #0
 8001c9e:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001ca0:	1dbb      	adds	r3, r7, #6
 8001ca2:	881b      	ldrh	r3, [r3, #0]
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	197b      	adds	r3, r7, r5
 8001ca8:	8819      	ldrh	r1, [r3, #0]
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	4b23      	ldr	r3, [pc, #140]	; (8001d3c <I2C_RequestMemoryRead+0xc0>)
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	f000 f99b 	bl	8001fec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cb8:	6a39      	ldr	r1, [r7, #32]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	f000 f8a0 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 8001cc2:	1e03      	subs	r3, r0, #0
 8001cc4:	d001      	beq.n	8001cca <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e033      	b.n	8001d32 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001cca:	1dbb      	adds	r3, r7, #6
 8001ccc:	881b      	ldrh	r3, [r3, #0]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d107      	bne.n	8001ce2 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001cd2:	2308      	movs	r3, #8
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b2da      	uxtb	r2, r3
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	629a      	str	r2, [r3, #40]	; 0x28
 8001ce0:	e019      	b.n	8001d16 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001ce2:	2308      	movs	r3, #8
 8001ce4:	18fb      	adds	r3, r7, r3
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cf4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf6:	6a39      	ldr	r1, [r7, #32]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	0018      	movs	r0, r3
 8001cfc:	f000 f881 	bl	8001e02 <I2C_WaitOnTXISFlagUntilTimeout>
 8001d00:	1e03      	subs	r3, r0, #0
 8001d02:	d001      	beq.n	8001d08 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e014      	b.n	8001d32 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001d08:	2308      	movs	r3, #8
 8001d0a:	18fb      	adds	r3, r7, r3
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	b2da      	uxtb	r2, r3
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001d16:	6a3a      	ldr	r2, [r7, #32]
 8001d18:	68f8      	ldr	r0, [r7, #12]
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d1c:	9300      	str	r3, [sp, #0]
 8001d1e:	0013      	movs	r3, r2
 8001d20:	2200      	movs	r2, #0
 8001d22:	2140      	movs	r1, #64	; 0x40
 8001d24:	f000 f82e 	bl	8001d84 <I2C_WaitOnFlagUntilTimeout>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	d001      	beq.n	8001d30 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e000      	b.n	8001d32 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001d30:	2300      	movs	r3, #0
}
 8001d32:	0018      	movs	r0, r3
 8001d34:	46bd      	mov	sp, r7
 8001d36:	b004      	add	sp, #16
 8001d38:	bdb0      	pop	{r4, r5, r7, pc}
 8001d3a:	46c0      	nop			; (mov r8, r8)
 8001d3c:	80002000 	.word	0x80002000

08001d40 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699b      	ldr	r3, [r3, #24]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	4013      	ands	r3, r2
 8001d52:	2b02      	cmp	r3, #2
 8001d54:	d103      	bne.n	8001d5e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	2201      	movs	r2, #1
 8001d66:	4013      	ands	r3, r2
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d007      	beq.n	8001d7c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2101      	movs	r1, #1
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	619a      	str	r2, [r3, #24]
  }
}
 8001d7c:	46c0      	nop			; (mov r8, r8)
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	b002      	add	sp, #8
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	603b      	str	r3, [r7, #0]
 8001d90:	1dfb      	adds	r3, r7, #7
 8001d92:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d94:	e021      	b.n	8001dda <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	d01e      	beq.n	8001dda <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d9c:	f7fe fe2a 	bl	80009f4 <HAL_GetTick>
 8001da0:	0002      	movs	r2, r0
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d302      	bcc.n	8001db2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d113      	bne.n	8001dda <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db6:	2220      	movs	r2, #32
 8001db8:	431a      	orrs	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2241      	movs	r2, #65	; 0x41
 8001dc2:	2120      	movs	r1, #32
 8001dc4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2242      	movs	r2, #66	; 0x42
 8001dca:	2100      	movs	r1, #0
 8001dcc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2240      	movs	r2, #64	; 0x40
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e00f      	b.n	8001dfa <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	68ba      	ldr	r2, [r7, #8]
 8001de2:	4013      	ands	r3, r2
 8001de4:	68ba      	ldr	r2, [r7, #8]
 8001de6:	1ad3      	subs	r3, r2, r3
 8001de8:	425a      	negs	r2, r3
 8001dea:	4153      	adcs	r3, r2
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	001a      	movs	r2, r3
 8001df0:	1dfb      	adds	r3, r7, #7
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d0ce      	beq.n	8001d96 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b004      	add	sp, #16
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e0e:	e02b      	b.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	68b9      	ldr	r1, [r7, #8]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	0018      	movs	r0, r3
 8001e18:	f000 f86e 	bl	8001ef8 <I2C_IsAcknowledgeFailed>
 8001e1c:	1e03      	subs	r3, r0, #0
 8001e1e:	d001      	beq.n	8001e24 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e029      	b.n	8001e78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	3301      	adds	r3, #1
 8001e28:	d01e      	beq.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e2a:	f7fe fde3 	bl	80009f4 <HAL_GetTick>
 8001e2e:	0002      	movs	r2, r0
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	68ba      	ldr	r2, [r7, #8]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d302      	bcc.n	8001e40 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8001e3a:	68bb      	ldr	r3, [r7, #8]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d113      	bne.n	8001e68 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e44:	2220      	movs	r2, #32
 8001e46:	431a      	orrs	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2241      	movs	r2, #65	; 0x41
 8001e50:	2120      	movs	r1, #32
 8001e52:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2242      	movs	r2, #66	; 0x42
 8001e58:	2100      	movs	r1, #0
 8001e5a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	2240      	movs	r2, #64	; 0x40
 8001e60:	2100      	movs	r1, #0
 8001e62:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001e64:	2301      	movs	r3, #1
 8001e66:	e007      	b.n	8001e78 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	2202      	movs	r2, #2
 8001e70:	4013      	ands	r3, r2
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d1cc      	bne.n	8001e10 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	0018      	movs	r0, r3
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b004      	add	sp, #16
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001e8c:	e028      	b.n	8001ee0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	0018      	movs	r0, r3
 8001e96:	f000 f82f 	bl	8001ef8 <I2C_IsAcknowledgeFailed>
 8001e9a:	1e03      	subs	r3, r0, #0
 8001e9c:	d001      	beq.n	8001ea2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e026      	b.n	8001ef0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ea2:	f7fe fda7 	bl	80009f4 <HAL_GetTick>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	68ba      	ldr	r2, [r7, #8]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d302      	bcc.n	8001eb8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d113      	bne.n	8001ee0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2241      	movs	r2, #65	; 0x41
 8001ec8:	2120      	movs	r1, #32
 8001eca:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	2242      	movs	r2, #66	; 0x42
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	2240      	movs	r2, #64	; 0x40
 8001ed8:	2100      	movs	r1, #0
 8001eda:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e007      	b.n	8001ef0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	699b      	ldr	r3, [r3, #24]
 8001ee6:	2220      	movs	r2, #32
 8001ee8:	4013      	ands	r3, r2
 8001eea:	2b20      	cmp	r3, #32
 8001eec:	d1cf      	bne.n	8001e8e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	b004      	add	sp, #16
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	60f8      	str	r0, [r7, #12]
 8001f00:	60b9      	str	r1, [r7, #8]
 8001f02:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	2210      	movs	r2, #16
 8001f0c:	4013      	ands	r3, r2
 8001f0e:	2b10      	cmp	r3, #16
 8001f10:	d164      	bne.n	8001fdc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685a      	ldr	r2, [r3, #4]
 8001f18:	2380      	movs	r3, #128	; 0x80
 8001f1a:	049b      	lsls	r3, r3, #18
 8001f1c:	401a      	ands	r2, r3
 8001f1e:	2380      	movs	r3, #128	; 0x80
 8001f20:	049b      	lsls	r3, r3, #18
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d02b      	beq.n	8001f7e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	685a      	ldr	r2, [r3, #4]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2180      	movs	r1, #128	; 0x80
 8001f32:	01c9      	lsls	r1, r1, #7
 8001f34:	430a      	orrs	r2, r1
 8001f36:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f38:	e021      	b.n	8001f7e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	d01e      	beq.n	8001f7e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f40:	f7fe fd58 	bl	80009f4 <HAL_GetTick>
 8001f44:	0002      	movs	r2, r0
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	68ba      	ldr	r2, [r7, #8]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	d302      	bcc.n	8001f56 <I2C_IsAcknowledgeFailed+0x5e>
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d113      	bne.n	8001f7e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	2220      	movs	r2, #32
 8001f5c:	431a      	orrs	r2, r3
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2241      	movs	r2, #65	; 0x41
 8001f66:	2120      	movs	r1, #32
 8001f68:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2242      	movs	r2, #66	; 0x42
 8001f6e:	2100      	movs	r1, #0
 8001f70:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2240      	movs	r2, #64	; 0x40
 8001f76:	2100      	movs	r1, #0
 8001f78:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e02f      	b.n	8001fde <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	2220      	movs	r2, #32
 8001f86:	4013      	ands	r3, r2
 8001f88:	2b20      	cmp	r3, #32
 8001f8a:	d1d6      	bne.n	8001f3a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	2210      	movs	r2, #16
 8001f92:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	0018      	movs	r0, r3
 8001fa0:	f7ff fece 	bl	8001d40 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	685a      	ldr	r2, [r3, #4]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	490e      	ldr	r1, [pc, #56]	; (8001fe8 <I2C_IsAcknowledgeFailed+0xf0>)
 8001fb0:	400a      	ands	r2, r1
 8001fb2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fb8:	2204      	movs	r2, #4
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2241      	movs	r2, #65	; 0x41
 8001fc4:	2120      	movs	r1, #32
 8001fc6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2242      	movs	r2, #66	; 0x42
 8001fcc:	2100      	movs	r1, #0
 8001fce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2240      	movs	r2, #64	; 0x40
 8001fd4:	2100      	movs	r1, #0
 8001fd6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	0018      	movs	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	b004      	add	sp, #16
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	46c0      	nop			; (mov r8, r8)
 8001fe8:	fe00e800 	.word	0xfe00e800

08001fec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001fec:	b590      	push	{r4, r7, lr}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	0008      	movs	r0, r1
 8001ff6:	0011      	movs	r1, r2
 8001ff8:	607b      	str	r3, [r7, #4]
 8001ffa:	240a      	movs	r4, #10
 8001ffc:	193b      	adds	r3, r7, r4
 8001ffe:	1c02      	adds	r2, r0, #0
 8002000:	801a      	strh	r2, [r3, #0]
 8002002:	2009      	movs	r0, #9
 8002004:	183b      	adds	r3, r7, r0
 8002006:	1c0a      	adds	r2, r1, #0
 8002008:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	6a3a      	ldr	r2, [r7, #32]
 8002012:	0d51      	lsrs	r1, r2, #21
 8002014:	2280      	movs	r2, #128	; 0x80
 8002016:	00d2      	lsls	r2, r2, #3
 8002018:	400a      	ands	r2, r1
 800201a:	490e      	ldr	r1, [pc, #56]	; (8002054 <I2C_TransferConfig+0x68>)
 800201c:	430a      	orrs	r2, r1
 800201e:	43d2      	mvns	r2, r2
 8002020:	401a      	ands	r2, r3
 8002022:	0011      	movs	r1, r2
 8002024:	193b      	adds	r3, r7, r4
 8002026:	881b      	ldrh	r3, [r3, #0]
 8002028:	059b      	lsls	r3, r3, #22
 800202a:	0d9a      	lsrs	r2, r3, #22
 800202c:	183b      	adds	r3, r7, r0
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	0418      	lsls	r0, r3, #16
 8002032:	23ff      	movs	r3, #255	; 0xff
 8002034:	041b      	lsls	r3, r3, #16
 8002036:	4003      	ands	r3, r0
 8002038:	431a      	orrs	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	431a      	orrs	r2, r3
 800203e:	6a3b      	ldr	r3, [r7, #32]
 8002040:	431a      	orrs	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 800204a:	46c0      	nop			; (mov r8, r8)
 800204c:	46bd      	mov	sp, r7
 800204e:	b005      	add	sp, #20
 8002050:	bd90      	pop	{r4, r7, pc}
 8002052:	46c0      	nop			; (mov r8, r8)
 8002054:	03ff63ff 	.word	0x03ff63ff

08002058 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2241      	movs	r2, #65	; 0x41
 8002066:	5c9b      	ldrb	r3, [r3, r2]
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b20      	cmp	r3, #32
 800206c:	d138      	bne.n	80020e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2240      	movs	r2, #64	; 0x40
 8002072:	5c9b      	ldrb	r3, [r3, r2]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002078:	2302      	movs	r3, #2
 800207a:	e032      	b.n	80020e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2240      	movs	r2, #64	; 0x40
 8002080:	2101      	movs	r1, #1
 8002082:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2241      	movs	r2, #65	; 0x41
 8002088:	2124      	movs	r1, #36	; 0x24
 800208a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2101      	movs	r1, #1
 8002098:	438a      	bics	r2, r1
 800209a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4911      	ldr	r1, [pc, #68]	; (80020ec <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80020a8:	400a      	ands	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	6819      	ldr	r1, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	683a      	ldr	r2, [r7, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2101      	movs	r1, #1
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2241      	movs	r2, #65	; 0x41
 80020d0:	2120      	movs	r1, #32
 80020d2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2240      	movs	r2, #64	; 0x40
 80020d8:	2100      	movs	r1, #0
 80020da:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	e000      	b.n	80020e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80020e0:	2302      	movs	r3, #2
  }
}
 80020e2:	0018      	movs	r0, r3
 80020e4:	46bd      	mov	sp, r7
 80020e6:	b002      	add	sp, #8
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	ffffefff 	.word	0xffffefff

080020f0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2241      	movs	r2, #65	; 0x41
 80020fe:	5c9b      	ldrb	r3, [r3, r2]
 8002100:	b2db      	uxtb	r3, r3
 8002102:	2b20      	cmp	r3, #32
 8002104:	d139      	bne.n	800217a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2240      	movs	r2, #64	; 0x40
 800210a:	5c9b      	ldrb	r3, [r3, r2]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d101      	bne.n	8002114 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002110:	2302      	movs	r3, #2
 8002112:	e033      	b.n	800217c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2240      	movs	r2, #64	; 0x40
 8002118:	2101      	movs	r1, #1
 800211a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2241      	movs	r2, #65	; 0x41
 8002120:	2124      	movs	r1, #36	; 0x24
 8002122:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2101      	movs	r1, #1
 8002130:	438a      	bics	r2, r1
 8002132:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4a11      	ldr	r2, [pc, #68]	; (8002184 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8002140:	4013      	ands	r3, r2
 8002142:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	021b      	lsls	r3, r3, #8
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	4313      	orrs	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2101      	movs	r1, #1
 8002162:	430a      	orrs	r2, r1
 8002164:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2241      	movs	r2, #65	; 0x41
 800216a:	2120      	movs	r1, #32
 800216c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2240      	movs	r2, #64	; 0x40
 8002172:	2100      	movs	r1, #0
 8002174:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002176:	2300      	movs	r3, #0
 8002178:	e000      	b.n	800217c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800217a:	2302      	movs	r3, #2
  }
}
 800217c:	0018      	movs	r0, r3
 800217e:	46bd      	mov	sp, r7
 8002180:	b004      	add	sp, #16
 8002182:	bd80      	pop	{r7, pc}
 8002184:	fffff0ff 	.word	0xfffff0ff

08002188 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d102      	bne.n	800219c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
 8002198:	f000 fb76 	bl	8002888 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2201      	movs	r2, #1
 80021a2:	4013      	ands	r3, r2
 80021a4:	d100      	bne.n	80021a8 <HAL_RCC_OscConfig+0x20>
 80021a6:	e08e      	b.n	80022c6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021a8:	4bc5      	ldr	r3, [pc, #788]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	220c      	movs	r2, #12
 80021ae:	4013      	ands	r3, r2
 80021b0:	2b04      	cmp	r3, #4
 80021b2:	d00e      	beq.n	80021d2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021b4:	4bc2      	ldr	r3, [pc, #776]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	220c      	movs	r2, #12
 80021ba:	4013      	ands	r3, r2
 80021bc:	2b08      	cmp	r3, #8
 80021be:	d117      	bne.n	80021f0 <HAL_RCC_OscConfig+0x68>
 80021c0:	4bbf      	ldr	r3, [pc, #764]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	23c0      	movs	r3, #192	; 0xc0
 80021c6:	025b      	lsls	r3, r3, #9
 80021c8:	401a      	ands	r2, r3
 80021ca:	2380      	movs	r3, #128	; 0x80
 80021cc:	025b      	lsls	r3, r3, #9
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d10e      	bne.n	80021f0 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021d2:	4bbb      	ldr	r3, [pc, #748]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	029b      	lsls	r3, r3, #10
 80021da:	4013      	ands	r3, r2
 80021dc:	d100      	bne.n	80021e0 <HAL_RCC_OscConfig+0x58>
 80021de:	e071      	b.n	80022c4 <HAL_RCC_OscConfig+0x13c>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d000      	beq.n	80021ea <HAL_RCC_OscConfig+0x62>
 80021e8:	e06c      	b.n	80022c4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	f000 fb4c 	bl	8002888 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d107      	bne.n	8002208 <HAL_RCC_OscConfig+0x80>
 80021f8:	4bb1      	ldr	r3, [pc, #708]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	4bb0      	ldr	r3, [pc, #704]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80021fe:	2180      	movs	r1, #128	; 0x80
 8002200:	0249      	lsls	r1, r1, #9
 8002202:	430a      	orrs	r2, r1
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	e02f      	b.n	8002268 <HAL_RCC_OscConfig+0xe0>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d10c      	bne.n	800222a <HAL_RCC_OscConfig+0xa2>
 8002210:	4bab      	ldr	r3, [pc, #684]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	4baa      	ldr	r3, [pc, #680]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002216:	49ab      	ldr	r1, [pc, #684]	; (80024c4 <HAL_RCC_OscConfig+0x33c>)
 8002218:	400a      	ands	r2, r1
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	4ba8      	ldr	r3, [pc, #672]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4ba7      	ldr	r3, [pc, #668]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002222:	49a9      	ldr	r1, [pc, #676]	; (80024c8 <HAL_RCC_OscConfig+0x340>)
 8002224:	400a      	ands	r2, r1
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	e01e      	b.n	8002268 <HAL_RCC_OscConfig+0xe0>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	2b05      	cmp	r3, #5
 8002230:	d10e      	bne.n	8002250 <HAL_RCC_OscConfig+0xc8>
 8002232:	4ba3      	ldr	r3, [pc, #652]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002234:	681a      	ldr	r2, [r3, #0]
 8002236:	4ba2      	ldr	r3, [pc, #648]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002238:	2180      	movs	r1, #128	; 0x80
 800223a:	02c9      	lsls	r1, r1, #11
 800223c:	430a      	orrs	r2, r1
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	4b9f      	ldr	r3, [pc, #636]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4b9e      	ldr	r3, [pc, #632]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002246:	2180      	movs	r1, #128	; 0x80
 8002248:	0249      	lsls	r1, r1, #9
 800224a:	430a      	orrs	r2, r1
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	e00b      	b.n	8002268 <HAL_RCC_OscConfig+0xe0>
 8002250:	4b9b      	ldr	r3, [pc, #620]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b9a      	ldr	r3, [pc, #616]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002256:	499b      	ldr	r1, [pc, #620]	; (80024c4 <HAL_RCC_OscConfig+0x33c>)
 8002258:	400a      	ands	r2, r1
 800225a:	601a      	str	r2, [r3, #0]
 800225c:	4b98      	ldr	r3, [pc, #608]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4b97      	ldr	r3, [pc, #604]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002262:	4999      	ldr	r1, [pc, #612]	; (80024c8 <HAL_RCC_OscConfig+0x340>)
 8002264:	400a      	ands	r2, r1
 8002266:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	2b00      	cmp	r3, #0
 800226e:	d014      	beq.n	800229a <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002270:	f7fe fbc0 	bl	80009f4 <HAL_GetTick>
 8002274:	0003      	movs	r3, r0
 8002276:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002278:	e008      	b.n	800228c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800227a:	f7fe fbbb 	bl	80009f4 <HAL_GetTick>
 800227e:	0002      	movs	r2, r0
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	2b64      	cmp	r3, #100	; 0x64
 8002286:	d901      	bls.n	800228c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e2fd      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800228c:	4b8c      	ldr	r3, [pc, #560]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	2380      	movs	r3, #128	; 0x80
 8002292:	029b      	lsls	r3, r3, #10
 8002294:	4013      	ands	r3, r2
 8002296:	d0f0      	beq.n	800227a <HAL_RCC_OscConfig+0xf2>
 8002298:	e015      	b.n	80022c6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229a:	f7fe fbab 	bl	80009f4 <HAL_GetTick>
 800229e:	0003      	movs	r3, r0
 80022a0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a4:	f7fe fba6 	bl	80009f4 <HAL_GetTick>
 80022a8:	0002      	movs	r2, r0
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b64      	cmp	r3, #100	; 0x64
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e2e8      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b6:	4b82      	ldr	r3, [pc, #520]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	2380      	movs	r3, #128	; 0x80
 80022bc:	029b      	lsls	r3, r3, #10
 80022be:	4013      	ands	r3, r2
 80022c0:	d1f0      	bne.n	80022a4 <HAL_RCC_OscConfig+0x11c>
 80022c2:	e000      	b.n	80022c6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022c4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2202      	movs	r2, #2
 80022cc:	4013      	ands	r3, r2
 80022ce:	d100      	bne.n	80022d2 <HAL_RCC_OscConfig+0x14a>
 80022d0:	e06c      	b.n	80023ac <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022d2:	4b7b      	ldr	r3, [pc, #492]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	220c      	movs	r2, #12
 80022d8:	4013      	ands	r3, r2
 80022da:	d00e      	beq.n	80022fa <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022dc:	4b78      	ldr	r3, [pc, #480]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	220c      	movs	r2, #12
 80022e2:	4013      	ands	r3, r2
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d11f      	bne.n	8002328 <HAL_RCC_OscConfig+0x1a0>
 80022e8:	4b75      	ldr	r3, [pc, #468]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80022ea:	685a      	ldr	r2, [r3, #4]
 80022ec:	23c0      	movs	r3, #192	; 0xc0
 80022ee:	025b      	lsls	r3, r3, #9
 80022f0:	401a      	ands	r2, r3
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d116      	bne.n	8002328 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fa:	4b71      	ldr	r3, [pc, #452]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2202      	movs	r2, #2
 8002300:	4013      	ands	r3, r2
 8002302:	d005      	beq.n	8002310 <HAL_RCC_OscConfig+0x188>
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d001      	beq.n	8002310 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e2bb      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002310:	4b6b      	ldr	r3, [pc, #428]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	22f8      	movs	r2, #248	; 0xf8
 8002316:	4393      	bics	r3, r2
 8002318:	0019      	movs	r1, r3
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	691b      	ldr	r3, [r3, #16]
 800231e:	00da      	lsls	r2, r3, #3
 8002320:	4b67      	ldr	r3, [pc, #412]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002322:	430a      	orrs	r2, r1
 8002324:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002326:	e041      	b.n	80023ac <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68db      	ldr	r3, [r3, #12]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d024      	beq.n	800237a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002330:	4b63      	ldr	r3, [pc, #396]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002332:	681a      	ldr	r2, [r3, #0]
 8002334:	4b62      	ldr	r3, [pc, #392]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002336:	2101      	movs	r1, #1
 8002338:	430a      	orrs	r2, r1
 800233a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800233c:	f7fe fb5a 	bl	80009f4 <HAL_GetTick>
 8002340:	0003      	movs	r3, r0
 8002342:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002344:	e008      	b.n	8002358 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002346:	f7fe fb55 	bl	80009f4 <HAL_GetTick>
 800234a:	0002      	movs	r2, r0
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	1ad3      	subs	r3, r2, r3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d901      	bls.n	8002358 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002354:	2303      	movs	r3, #3
 8002356:	e297      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002358:	4b59      	ldr	r3, [pc, #356]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2202      	movs	r2, #2
 800235e:	4013      	ands	r3, r2
 8002360:	d0f1      	beq.n	8002346 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002362:	4b57      	ldr	r3, [pc, #348]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	22f8      	movs	r2, #248	; 0xf8
 8002368:	4393      	bics	r3, r2
 800236a:	0019      	movs	r1, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	00da      	lsls	r2, r3, #3
 8002372:	4b53      	ldr	r3, [pc, #332]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002374:	430a      	orrs	r2, r1
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	e018      	b.n	80023ac <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800237a:	4b51      	ldr	r3, [pc, #324]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800237c:	681a      	ldr	r2, [r3, #0]
 800237e:	4b50      	ldr	r3, [pc, #320]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002380:	2101      	movs	r1, #1
 8002382:	438a      	bics	r2, r1
 8002384:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002386:	f7fe fb35 	bl	80009f4 <HAL_GetTick>
 800238a:	0003      	movs	r3, r0
 800238c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800238e:	e008      	b.n	80023a2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002390:	f7fe fb30 	bl	80009f4 <HAL_GetTick>
 8002394:	0002      	movs	r2, r0
 8002396:	69bb      	ldr	r3, [r7, #24]
 8002398:	1ad3      	subs	r3, r2, r3
 800239a:	2b02      	cmp	r3, #2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e272      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023a2:	4b47      	ldr	r3, [pc, #284]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2202      	movs	r2, #2
 80023a8:	4013      	ands	r3, r2
 80023aa:	d1f1      	bne.n	8002390 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2208      	movs	r2, #8
 80023b2:	4013      	ands	r3, r2
 80023b4:	d036      	beq.n	8002424 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	69db      	ldr	r3, [r3, #28]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d019      	beq.n	80023f2 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023be:	4b40      	ldr	r3, [pc, #256]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023c2:	4b3f      	ldr	r3, [pc, #252]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023c4:	2101      	movs	r1, #1
 80023c6:	430a      	orrs	r2, r1
 80023c8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ca:	f7fe fb13 	bl	80009f4 <HAL_GetTick>
 80023ce:	0003      	movs	r3, r0
 80023d0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023d2:	e008      	b.n	80023e6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023d4:	f7fe fb0e 	bl	80009f4 <HAL_GetTick>
 80023d8:	0002      	movs	r2, r0
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e250      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e6:	4b36      	ldr	r3, [pc, #216]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ea:	2202      	movs	r2, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	d0f1      	beq.n	80023d4 <HAL_RCC_OscConfig+0x24c>
 80023f0:	e018      	b.n	8002424 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023f2:	4b33      	ldr	r3, [pc, #204]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023f6:	4b32      	ldr	r3, [pc, #200]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80023f8:	2101      	movs	r1, #1
 80023fa:	438a      	bics	r2, r1
 80023fc:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023fe:	f7fe faf9 	bl	80009f4 <HAL_GetTick>
 8002402:	0003      	movs	r3, r0
 8002404:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002408:	f7fe faf4 	bl	80009f4 <HAL_GetTick>
 800240c:	0002      	movs	r2, r0
 800240e:	69bb      	ldr	r3, [r7, #24]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e236      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800241a:	4b29      	ldr	r3, [pc, #164]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800241c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800241e:	2202      	movs	r2, #2
 8002420:	4013      	ands	r3, r2
 8002422:	d1f1      	bne.n	8002408 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2204      	movs	r2, #4
 800242a:	4013      	ands	r3, r2
 800242c:	d100      	bne.n	8002430 <HAL_RCC_OscConfig+0x2a8>
 800242e:	e0b5      	b.n	800259c <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002430:	201f      	movs	r0, #31
 8002432:	183b      	adds	r3, r7, r0
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002438:	4b21      	ldr	r3, [pc, #132]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800243a:	69da      	ldr	r2, [r3, #28]
 800243c:	2380      	movs	r3, #128	; 0x80
 800243e:	055b      	lsls	r3, r3, #21
 8002440:	4013      	ands	r3, r2
 8002442:	d110      	bne.n	8002466 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002444:	4b1e      	ldr	r3, [pc, #120]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002446:	69da      	ldr	r2, [r3, #28]
 8002448:	4b1d      	ldr	r3, [pc, #116]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	0549      	lsls	r1, r1, #21
 800244e:	430a      	orrs	r2, r1
 8002450:	61da      	str	r2, [r3, #28]
 8002452:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 8002454:	69da      	ldr	r2, [r3, #28]
 8002456:	2380      	movs	r3, #128	; 0x80
 8002458:	055b      	lsls	r3, r3, #21
 800245a:	4013      	ands	r3, r2
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002460:	183b      	adds	r3, r7, r0
 8002462:	2201      	movs	r2, #1
 8002464:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002466:	4b19      	ldr	r3, [pc, #100]	; (80024cc <HAL_RCC_OscConfig+0x344>)
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	2380      	movs	r3, #128	; 0x80
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4013      	ands	r3, r2
 8002470:	d11a      	bne.n	80024a8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002472:	4b16      	ldr	r3, [pc, #88]	; (80024cc <HAL_RCC_OscConfig+0x344>)
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	4b15      	ldr	r3, [pc, #84]	; (80024cc <HAL_RCC_OscConfig+0x344>)
 8002478:	2180      	movs	r1, #128	; 0x80
 800247a:	0049      	lsls	r1, r1, #1
 800247c:	430a      	orrs	r2, r1
 800247e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002480:	f7fe fab8 	bl	80009f4 <HAL_GetTick>
 8002484:	0003      	movs	r3, r0
 8002486:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002488:	e008      	b.n	800249c <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800248a:	f7fe fab3 	bl	80009f4 <HAL_GetTick>
 800248e:	0002      	movs	r2, r0
 8002490:	69bb      	ldr	r3, [r7, #24]
 8002492:	1ad3      	subs	r3, r2, r3
 8002494:	2b64      	cmp	r3, #100	; 0x64
 8002496:	d901      	bls.n	800249c <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8002498:	2303      	movs	r3, #3
 800249a:	e1f5      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800249c:	4b0b      	ldr	r3, [pc, #44]	; (80024cc <HAL_RCC_OscConfig+0x344>)
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	2380      	movs	r3, #128	; 0x80
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	4013      	ands	r3, r2
 80024a6:	d0f0      	beq.n	800248a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b01      	cmp	r3, #1
 80024ae:	d10f      	bne.n	80024d0 <HAL_RCC_OscConfig+0x348>
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80024b2:	6a1a      	ldr	r2, [r3, #32]
 80024b4:	4b02      	ldr	r3, [pc, #8]	; (80024c0 <HAL_RCC_OscConfig+0x338>)
 80024b6:	2101      	movs	r1, #1
 80024b8:	430a      	orrs	r2, r1
 80024ba:	621a      	str	r2, [r3, #32]
 80024bc:	e036      	b.n	800252c <HAL_RCC_OscConfig+0x3a4>
 80024be:	46c0      	nop			; (mov r8, r8)
 80024c0:	40021000 	.word	0x40021000
 80024c4:	fffeffff 	.word	0xfffeffff
 80024c8:	fffbffff 	.word	0xfffbffff
 80024cc:	40007000 	.word	0x40007000
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10c      	bne.n	80024f2 <HAL_RCC_OscConfig+0x36a>
 80024d8:	4bca      	ldr	r3, [pc, #808]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80024da:	6a1a      	ldr	r2, [r3, #32]
 80024dc:	4bc9      	ldr	r3, [pc, #804]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80024de:	2101      	movs	r1, #1
 80024e0:	438a      	bics	r2, r1
 80024e2:	621a      	str	r2, [r3, #32]
 80024e4:	4bc7      	ldr	r3, [pc, #796]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80024e6:	6a1a      	ldr	r2, [r3, #32]
 80024e8:	4bc6      	ldr	r3, [pc, #792]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80024ea:	2104      	movs	r1, #4
 80024ec:	438a      	bics	r2, r1
 80024ee:	621a      	str	r2, [r3, #32]
 80024f0:	e01c      	b.n	800252c <HAL_RCC_OscConfig+0x3a4>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b05      	cmp	r3, #5
 80024f8:	d10c      	bne.n	8002514 <HAL_RCC_OscConfig+0x38c>
 80024fa:	4bc2      	ldr	r3, [pc, #776]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80024fc:	6a1a      	ldr	r2, [r3, #32]
 80024fe:	4bc1      	ldr	r3, [pc, #772]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002500:	2104      	movs	r1, #4
 8002502:	430a      	orrs	r2, r1
 8002504:	621a      	str	r2, [r3, #32]
 8002506:	4bbf      	ldr	r3, [pc, #764]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002508:	6a1a      	ldr	r2, [r3, #32]
 800250a:	4bbe      	ldr	r3, [pc, #760]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800250c:	2101      	movs	r1, #1
 800250e:	430a      	orrs	r2, r1
 8002510:	621a      	str	r2, [r3, #32]
 8002512:	e00b      	b.n	800252c <HAL_RCC_OscConfig+0x3a4>
 8002514:	4bbb      	ldr	r3, [pc, #748]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002516:	6a1a      	ldr	r2, [r3, #32]
 8002518:	4bba      	ldr	r3, [pc, #744]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800251a:	2101      	movs	r1, #1
 800251c:	438a      	bics	r2, r1
 800251e:	621a      	str	r2, [r3, #32]
 8002520:	4bb8      	ldr	r3, [pc, #736]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002522:	6a1a      	ldr	r2, [r3, #32]
 8002524:	4bb7      	ldr	r3, [pc, #732]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002526:	2104      	movs	r1, #4
 8002528:	438a      	bics	r2, r1
 800252a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d014      	beq.n	800255e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002534:	f7fe fa5e 	bl	80009f4 <HAL_GetTick>
 8002538:	0003      	movs	r3, r0
 800253a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800253c:	e009      	b.n	8002552 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800253e:	f7fe fa59 	bl	80009f4 <HAL_GetTick>
 8002542:	0002      	movs	r2, r0
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	4aaf      	ldr	r2, [pc, #700]	; (8002808 <HAL_RCC_OscConfig+0x680>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d901      	bls.n	8002552 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800254e:	2303      	movs	r3, #3
 8002550:	e19a      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002552:	4bac      	ldr	r3, [pc, #688]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	2202      	movs	r2, #2
 8002558:	4013      	ands	r3, r2
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x3b6>
 800255c:	e013      	b.n	8002586 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7fe fa49 	bl	80009f4 <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002566:	e009      	b.n	800257c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002568:	f7fe fa44 	bl	80009f4 <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	69bb      	ldr	r3, [r7, #24]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	4aa5      	ldr	r2, [pc, #660]	; (8002808 <HAL_RCC_OscConfig+0x680>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e185      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800257c:	4ba1      	ldr	r3, [pc, #644]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800257e:	6a1b      	ldr	r3, [r3, #32]
 8002580:	2202      	movs	r2, #2
 8002582:	4013      	ands	r3, r2
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002586:	231f      	movs	r3, #31
 8002588:	18fb      	adds	r3, r7, r3
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b01      	cmp	r3, #1
 800258e:	d105      	bne.n	800259c <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002590:	4b9c      	ldr	r3, [pc, #624]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002592:	69da      	ldr	r2, [r3, #28]
 8002594:	4b9b      	ldr	r3, [pc, #620]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002596:	499d      	ldr	r1, [pc, #628]	; (800280c <HAL_RCC_OscConfig+0x684>)
 8002598:	400a      	ands	r2, r1
 800259a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2210      	movs	r2, #16
 80025a2:	4013      	ands	r3, r2
 80025a4:	d063      	beq.n	800266e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d12a      	bne.n	8002604 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025ae:	4b95      	ldr	r3, [pc, #596]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025b2:	4b94      	ldr	r3, [pc, #592]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025b4:	2104      	movs	r1, #4
 80025b6:	430a      	orrs	r2, r1
 80025b8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80025ba:	4b92      	ldr	r3, [pc, #584]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025be:	4b91      	ldr	r3, [pc, #580]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025c0:	2101      	movs	r1, #1
 80025c2:	430a      	orrs	r2, r1
 80025c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c6:	f7fe fa15 	bl	80009f4 <HAL_GetTick>
 80025ca:	0003      	movs	r3, r0
 80025cc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025d0:	f7fe fa10 	bl	80009f4 <HAL_GetTick>
 80025d4:	0002      	movs	r2, r0
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e152      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025e2:	4b88      	ldr	r3, [pc, #544]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025e6:	2202      	movs	r2, #2
 80025e8:	4013      	ands	r3, r2
 80025ea:	d0f1      	beq.n	80025d0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025ec:	4b85      	ldr	r3, [pc, #532]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f0:	22f8      	movs	r2, #248	; 0xf8
 80025f2:	4393      	bics	r3, r2
 80025f4:	0019      	movs	r1, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	00da      	lsls	r2, r3, #3
 80025fc:	4b81      	ldr	r3, [pc, #516]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80025fe:	430a      	orrs	r2, r1
 8002600:	635a      	str	r2, [r3, #52]	; 0x34
 8002602:	e034      	b.n	800266e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	3305      	adds	r3, #5
 800260a:	d111      	bne.n	8002630 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800260c:	4b7d      	ldr	r3, [pc, #500]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800260e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002610:	4b7c      	ldr	r3, [pc, #496]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002612:	2104      	movs	r1, #4
 8002614:	438a      	bics	r2, r1
 8002616:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002618:	4b7a      	ldr	r3, [pc, #488]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800261a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261c:	22f8      	movs	r2, #248	; 0xf8
 800261e:	4393      	bics	r3, r2
 8002620:	0019      	movs	r1, r3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	00da      	lsls	r2, r3, #3
 8002628:	4b76      	ldr	r3, [pc, #472]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800262a:	430a      	orrs	r2, r1
 800262c:	635a      	str	r2, [r3, #52]	; 0x34
 800262e:	e01e      	b.n	800266e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002630:	4b74      	ldr	r3, [pc, #464]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002632:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002634:	4b73      	ldr	r3, [pc, #460]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002636:	2104      	movs	r1, #4
 8002638:	430a      	orrs	r2, r1
 800263a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800263c:	4b71      	ldr	r3, [pc, #452]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800263e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002640:	4b70      	ldr	r3, [pc, #448]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002642:	2101      	movs	r1, #1
 8002644:	438a      	bics	r2, r1
 8002646:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002648:	f7fe f9d4 	bl	80009f4 <HAL_GetTick>
 800264c:	0003      	movs	r3, r0
 800264e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002652:	f7fe f9cf 	bl	80009f4 <HAL_GetTick>
 8002656:	0002      	movs	r2, r0
 8002658:	69bb      	ldr	r3, [r7, #24]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e111      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002664:	4b67      	ldr	r3, [pc, #412]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002668:	2202      	movs	r2, #2
 800266a:	4013      	ands	r3, r2
 800266c:	d1f1      	bne.n	8002652 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	2220      	movs	r2, #32
 8002674:	4013      	ands	r3, r2
 8002676:	d05c      	beq.n	8002732 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002678:	4b62      	ldr	r3, [pc, #392]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	220c      	movs	r2, #12
 800267e:	4013      	ands	r3, r2
 8002680:	2b0c      	cmp	r3, #12
 8002682:	d00e      	beq.n	80026a2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002684:	4b5f      	ldr	r3, [pc, #380]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	220c      	movs	r2, #12
 800268a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800268c:	2b08      	cmp	r3, #8
 800268e:	d114      	bne.n	80026ba <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002690:	4b5c      	ldr	r3, [pc, #368]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002692:	685a      	ldr	r2, [r3, #4]
 8002694:	23c0      	movs	r3, #192	; 0xc0
 8002696:	025b      	lsls	r3, r3, #9
 8002698:	401a      	ands	r2, r3
 800269a:	23c0      	movs	r3, #192	; 0xc0
 800269c:	025b      	lsls	r3, r3, #9
 800269e:	429a      	cmp	r2, r3
 80026a0:	d10b      	bne.n	80026ba <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80026a2:	4b58      	ldr	r3, [pc, #352]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80026a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026a6:	2380      	movs	r3, #128	; 0x80
 80026a8:	025b      	lsls	r3, r3, #9
 80026aa:	4013      	ands	r3, r2
 80026ac:	d040      	beq.n	8002730 <HAL_RCC_OscConfig+0x5a8>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d03c      	beq.n	8002730 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e0e6      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d01b      	beq.n	80026fa <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80026c2:	4b50      	ldr	r3, [pc, #320]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80026c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026c6:	4b4f      	ldr	r3, [pc, #316]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80026c8:	2180      	movs	r1, #128	; 0x80
 80026ca:	0249      	lsls	r1, r1, #9
 80026cc:	430a      	orrs	r2, r1
 80026ce:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d0:	f7fe f990 	bl	80009f4 <HAL_GetTick>
 80026d4:	0003      	movs	r3, r0
 80026d6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026da:	f7fe f98b 	bl	80009f4 <HAL_GetTick>
 80026de:	0002      	movs	r2, r0
 80026e0:	69bb      	ldr	r3, [r7, #24]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e0cd      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80026ec:	4b45      	ldr	r3, [pc, #276]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80026ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	025b      	lsls	r3, r3, #9
 80026f4:	4013      	ands	r3, r2
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x552>
 80026f8:	e01b      	b.n	8002732 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80026fa:	4b42      	ldr	r3, [pc, #264]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80026fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026fe:	4b41      	ldr	r3, [pc, #260]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002700:	4943      	ldr	r1, [pc, #268]	; (8002810 <HAL_RCC_OscConfig+0x688>)
 8002702:	400a      	ands	r2, r1
 8002704:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002706:	f7fe f975 	bl	80009f4 <HAL_GetTick>
 800270a:	0003      	movs	r3, r0
 800270c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800270e:	e008      	b.n	8002722 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002710:	f7fe f970 	bl	80009f4 <HAL_GetTick>
 8002714:	0002      	movs	r2, r0
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	1ad3      	subs	r3, r2, r3
 800271a:	2b02      	cmp	r3, #2
 800271c:	d901      	bls.n	8002722 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e0b2      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002722:	4b38      	ldr	r3, [pc, #224]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002724:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002726:	2380      	movs	r3, #128	; 0x80
 8002728:	025b      	lsls	r3, r3, #9
 800272a:	4013      	ands	r3, r2
 800272c:	d1f0      	bne.n	8002710 <HAL_RCC_OscConfig+0x588>
 800272e:	e000      	b.n	8002732 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002730:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002736:	2b00      	cmp	r3, #0
 8002738:	d100      	bne.n	800273c <HAL_RCC_OscConfig+0x5b4>
 800273a:	e0a4      	b.n	8002886 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800273c:	4b31      	ldr	r3, [pc, #196]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	220c      	movs	r2, #12
 8002742:	4013      	ands	r3, r2
 8002744:	2b08      	cmp	r3, #8
 8002746:	d100      	bne.n	800274a <HAL_RCC_OscConfig+0x5c2>
 8002748:	e078      	b.n	800283c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800274e:	2b02      	cmp	r3, #2
 8002750:	d14c      	bne.n	80027ec <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002752:	4b2c      	ldr	r3, [pc, #176]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	4b2b      	ldr	r3, [pc, #172]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002758:	492e      	ldr	r1, [pc, #184]	; (8002814 <HAL_RCC_OscConfig+0x68c>)
 800275a:	400a      	ands	r2, r1
 800275c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800275e:	f7fe f949 	bl	80009f4 <HAL_GetTick>
 8002762:	0003      	movs	r3, r0
 8002764:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002766:	e008      	b.n	800277a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002768:	f7fe f944 	bl	80009f4 <HAL_GetTick>
 800276c:	0002      	movs	r2, r0
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b02      	cmp	r3, #2
 8002774:	d901      	bls.n	800277a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e086      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800277a:	4b22      	ldr	r3, [pc, #136]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	2380      	movs	r3, #128	; 0x80
 8002780:	049b      	lsls	r3, r3, #18
 8002782:	4013      	ands	r3, r2
 8002784:	d1f0      	bne.n	8002768 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002786:	4b1f      	ldr	r3, [pc, #124]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278a:	220f      	movs	r2, #15
 800278c:	4393      	bics	r3, r2
 800278e:	0019      	movs	r1, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002794:	4b1b      	ldr	r3, [pc, #108]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 8002796:	430a      	orrs	r2, r1
 8002798:	62da      	str	r2, [r3, #44]	; 0x2c
 800279a:	4b1a      	ldr	r3, [pc, #104]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	4a1e      	ldr	r2, [pc, #120]	; (8002818 <HAL_RCC_OscConfig+0x690>)
 80027a0:	4013      	ands	r3, r2
 80027a2:	0019      	movs	r1, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ac:	431a      	orrs	r2, r3
 80027ae:	4b15      	ldr	r3, [pc, #84]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027b0:	430a      	orrs	r2, r1
 80027b2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027b4:	4b13      	ldr	r3, [pc, #76]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	4b12      	ldr	r3, [pc, #72]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027ba:	2180      	movs	r1, #128	; 0x80
 80027bc:	0449      	lsls	r1, r1, #17
 80027be:	430a      	orrs	r2, r1
 80027c0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027c2:	f7fe f917 	bl	80009f4 <HAL_GetTick>
 80027c6:	0003      	movs	r3, r0
 80027c8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ca:	e008      	b.n	80027de <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027cc:	f7fe f912 	bl	80009f4 <HAL_GetTick>
 80027d0:	0002      	movs	r2, r0
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d901      	bls.n	80027de <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e054      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027de:	4b09      	ldr	r3, [pc, #36]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	2380      	movs	r3, #128	; 0x80
 80027e4:	049b      	lsls	r3, r3, #18
 80027e6:	4013      	ands	r3, r2
 80027e8:	d0f0      	beq.n	80027cc <HAL_RCC_OscConfig+0x644>
 80027ea:	e04c      	b.n	8002886 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027ec:	4b05      	ldr	r3, [pc, #20]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	4b04      	ldr	r3, [pc, #16]	; (8002804 <HAL_RCC_OscConfig+0x67c>)
 80027f2:	4908      	ldr	r1, [pc, #32]	; (8002814 <HAL_RCC_OscConfig+0x68c>)
 80027f4:	400a      	ands	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7fe f8fc 	bl	80009f4 <HAL_GetTick>
 80027fc:	0003      	movs	r3, r0
 80027fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002800:	e015      	b.n	800282e <HAL_RCC_OscConfig+0x6a6>
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	40021000 	.word	0x40021000
 8002808:	00001388 	.word	0x00001388
 800280c:	efffffff 	.word	0xefffffff
 8002810:	fffeffff 	.word	0xfffeffff
 8002814:	feffffff 	.word	0xfeffffff
 8002818:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800281c:	f7fe f8ea 	bl	80009f4 <HAL_GetTick>
 8002820:	0002      	movs	r2, r0
 8002822:	69bb      	ldr	r3, [r7, #24]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e02c      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282e:	4b18      	ldr	r3, [pc, #96]	; (8002890 <HAL_RCC_OscConfig+0x708>)
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	2380      	movs	r3, #128	; 0x80
 8002834:	049b      	lsls	r3, r3, #18
 8002836:	4013      	ands	r3, r2
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x694>
 800283a:	e024      	b.n	8002886 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e01f      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002848:	4b11      	ldr	r3, [pc, #68]	; (8002890 <HAL_RCC_OscConfig+0x708>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <HAL_RCC_OscConfig+0x708>)
 8002850:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002852:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	23c0      	movs	r3, #192	; 0xc0
 8002858:	025b      	lsls	r3, r3, #9
 800285a:	401a      	ands	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002860:	429a      	cmp	r2, r3
 8002862:	d10e      	bne.n	8002882 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	220f      	movs	r2, #15
 8002868:	401a      	ands	r2, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800286e:	429a      	cmp	r2, r3
 8002870:	d107      	bne.n	8002882 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002872:	697a      	ldr	r2, [r7, #20]
 8002874:	23f0      	movs	r3, #240	; 0xf0
 8002876:	039b      	lsls	r3, r3, #14
 8002878:	401a      	ands	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800287e:	429a      	cmp	r2, r3
 8002880:	d001      	beq.n	8002886 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e000      	b.n	8002888 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002886:	2300      	movs	r3, #0
}
 8002888:	0018      	movs	r0, r3
 800288a:	46bd      	mov	sp, r7
 800288c:	b008      	add	sp, #32
 800288e:	bd80      	pop	{r7, pc}
 8002890:	40021000 	.word	0x40021000

08002894 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
 800289c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d101      	bne.n	80028a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	e0bf      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028a8:	4b61      	ldr	r3, [pc, #388]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2201      	movs	r2, #1
 80028ae:	4013      	ands	r3, r2
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d911      	bls.n	80028da <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028b6:	4b5e      	ldr	r3, [pc, #376]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	2201      	movs	r2, #1
 80028bc:	4393      	bics	r3, r2
 80028be:	0019      	movs	r1, r3
 80028c0:	4b5b      	ldr	r3, [pc, #364]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	430a      	orrs	r2, r1
 80028c6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c8:	4b59      	ldr	r3, [pc, #356]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2201      	movs	r2, #1
 80028ce:	4013      	ands	r3, r2
 80028d0:	683a      	ldr	r2, [r7, #0]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d001      	beq.n	80028da <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e0a6      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2202      	movs	r2, #2
 80028e0:	4013      	ands	r3, r2
 80028e2:	d015      	beq.n	8002910 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2204      	movs	r2, #4
 80028ea:	4013      	ands	r3, r2
 80028ec:	d006      	beq.n	80028fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80028ee:	4b51      	ldr	r3, [pc, #324]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	4b50      	ldr	r3, [pc, #320]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 80028f4:	21e0      	movs	r1, #224	; 0xe0
 80028f6:	00c9      	lsls	r1, r1, #3
 80028f8:	430a      	orrs	r2, r1
 80028fa:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028fc:	4b4d      	ldr	r3, [pc, #308]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	22f0      	movs	r2, #240	; 0xf0
 8002902:	4393      	bics	r3, r2
 8002904:	0019      	movs	r1, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689a      	ldr	r2, [r3, #8]
 800290a:	4b4a      	ldr	r3, [pc, #296]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 800290c:	430a      	orrs	r2, r1
 800290e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	2201      	movs	r2, #1
 8002916:	4013      	ands	r3, r2
 8002918:	d04c      	beq.n	80029b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	2b01      	cmp	r3, #1
 8002920:	d107      	bne.n	8002932 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002922:	4b44      	ldr	r3, [pc, #272]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	2380      	movs	r3, #128	; 0x80
 8002928:	029b      	lsls	r3, r3, #10
 800292a:	4013      	ands	r3, r2
 800292c:	d120      	bne.n	8002970 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e07a      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d107      	bne.n	800294a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800293a:	4b3e      	ldr	r3, [pc, #248]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	2380      	movs	r3, #128	; 0x80
 8002940:	049b      	lsls	r3, r3, #18
 8002942:	4013      	ands	r3, r2
 8002944:	d114      	bne.n	8002970 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e06e      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2b03      	cmp	r3, #3
 8002950:	d107      	bne.n	8002962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002952:	4b38      	ldr	r3, [pc, #224]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002954:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002956:	2380      	movs	r3, #128	; 0x80
 8002958:	025b      	lsls	r3, r3, #9
 800295a:	4013      	ands	r3, r2
 800295c:	d108      	bne.n	8002970 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e062      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002962:	4b34      	ldr	r3, [pc, #208]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2202      	movs	r2, #2
 8002968:	4013      	ands	r3, r2
 800296a:	d101      	bne.n	8002970 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e05b      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002970:	4b30      	ldr	r3, [pc, #192]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	2203      	movs	r2, #3
 8002976:	4393      	bics	r3, r2
 8002978:	0019      	movs	r1, r3
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685a      	ldr	r2, [r3, #4]
 800297e:	4b2d      	ldr	r3, [pc, #180]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002980:	430a      	orrs	r2, r1
 8002982:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002984:	f7fe f836 	bl	80009f4 <HAL_GetTick>
 8002988:	0003      	movs	r3, r0
 800298a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800298c:	e009      	b.n	80029a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800298e:	f7fe f831 	bl	80009f4 <HAL_GetTick>
 8002992:	0002      	movs	r2, r0
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	1ad3      	subs	r3, r2, r3
 8002998:	4a27      	ldr	r2, [pc, #156]	; (8002a38 <HAL_RCC_ClockConfig+0x1a4>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d901      	bls.n	80029a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e042      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029a2:	4b24      	ldr	r3, [pc, #144]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	220c      	movs	r2, #12
 80029a8:	401a      	ands	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d1ec      	bne.n	800298e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029b4:	4b1e      	ldr	r3, [pc, #120]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2201      	movs	r2, #1
 80029ba:	4013      	ands	r3, r2
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d211      	bcs.n	80029e6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c2:	4b1b      	ldr	r3, [pc, #108]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	2201      	movs	r2, #1
 80029c8:	4393      	bics	r3, r2
 80029ca:	0019      	movs	r1, r3
 80029cc:	4b18      	ldr	r3, [pc, #96]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	430a      	orrs	r2, r1
 80029d2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d4:	4b16      	ldr	r3, [pc, #88]	; (8002a30 <HAL_RCC_ClockConfig+0x19c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	2201      	movs	r2, #1
 80029da:	4013      	ands	r3, r2
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	429a      	cmp	r2, r3
 80029e0:	d001      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e020      	b.n	8002a28 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2204      	movs	r2, #4
 80029ec:	4013      	ands	r3, r2
 80029ee:	d009      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80029f0:	4b10      	ldr	r3, [pc, #64]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	4a11      	ldr	r2, [pc, #68]	; (8002a3c <HAL_RCC_ClockConfig+0x1a8>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	0019      	movs	r1, r3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	68da      	ldr	r2, [r3, #12]
 80029fe:	4b0d      	ldr	r3, [pc, #52]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002a00:	430a      	orrs	r2, r1
 8002a02:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a04:	f000 f820 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 8002a08:	0001      	movs	r1, r0
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_RCC_ClockConfig+0x1a0>)
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	091b      	lsrs	r3, r3, #4
 8002a10:	220f      	movs	r2, #15
 8002a12:	4013      	ands	r3, r2
 8002a14:	4a0a      	ldr	r2, [pc, #40]	; (8002a40 <HAL_RCC_ClockConfig+0x1ac>)
 8002a16:	5cd3      	ldrb	r3, [r2, r3]
 8002a18:	000a      	movs	r2, r1
 8002a1a:	40da      	lsrs	r2, r3
 8002a1c:	4b09      	ldr	r3, [pc, #36]	; (8002a44 <HAL_RCC_ClockConfig+0x1b0>)
 8002a1e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a20:	2003      	movs	r0, #3
 8002a22:	f7fd ffa1 	bl	8000968 <HAL_InitTick>
  
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	0018      	movs	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	b004      	add	sp, #16
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	40022000 	.word	0x40022000
 8002a34:	40021000 	.word	0x40021000
 8002a38:	00001388 	.word	0x00001388
 8002a3c:	fffff8ff 	.word	0xfffff8ff
 8002a40:	08003778 	.word	0x08003778
 8002a44:	20000000 	.word	0x20000000

08002a48 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a48:	b590      	push	{r4, r7, lr}
 8002a4a:	b08f      	sub	sp, #60	; 0x3c
 8002a4c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002a4e:	2314      	movs	r3, #20
 8002a50:	18fb      	adds	r3, r7, r3
 8002a52:	4a38      	ldr	r2, [pc, #224]	; (8002b34 <HAL_RCC_GetSysClockFreq+0xec>)
 8002a54:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a56:	c313      	stmia	r3!, {r0, r1, r4}
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002a5c:	1d3b      	adds	r3, r7, #4
 8002a5e:	4a36      	ldr	r2, [pc, #216]	; (8002b38 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002a60:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a62:	c313      	stmia	r3!, {r0, r1, r4}
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a70:	2300      	movs	r3, #0
 8002a72:	637b      	str	r3, [r7, #52]	; 0x34
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002a7c:	4b2f      	ldr	r3, [pc, #188]	; (8002b3c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a84:	220c      	movs	r2, #12
 8002a86:	4013      	ands	r3, r2
 8002a88:	2b0c      	cmp	r3, #12
 8002a8a:	d047      	beq.n	8002b1c <HAL_RCC_GetSysClockFreq+0xd4>
 8002a8c:	d849      	bhi.n	8002b22 <HAL_RCC_GetSysClockFreq+0xda>
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d002      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x50>
 8002a92:	2b08      	cmp	r3, #8
 8002a94:	d003      	beq.n	8002a9e <HAL_RCC_GetSysClockFreq+0x56>
 8002a96:	e044      	b.n	8002b22 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a98:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002a9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002a9c:	e044      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002a9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa0:	0c9b      	lsrs	r3, r3, #18
 8002aa2:	220f      	movs	r2, #15
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	2214      	movs	r2, #20
 8002aa8:	18ba      	adds	r2, r7, r2
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002aae:	4b23      	ldr	r3, [pc, #140]	; (8002b3c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	1d3a      	adds	r2, r7, #4
 8002ab8:	5cd3      	ldrb	r3, [r2, r3]
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002abc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002abe:	23c0      	movs	r3, #192	; 0xc0
 8002ac0:	025b      	lsls	r3, r3, #9
 8002ac2:	401a      	ands	r2, r3
 8002ac4:	2380      	movs	r3, #128	; 0x80
 8002ac6:	025b      	lsls	r3, r3, #9
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d109      	bne.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002acc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ace:	481c      	ldr	r0, [pc, #112]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ad0:	f7fd fb18 	bl	8000104 <__udivsi3>
 8002ad4:	0003      	movs	r3, r0
 8002ad6:	001a      	movs	r2, r3
 8002ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ada:	4353      	muls	r3, r2
 8002adc:	637b      	str	r3, [r7, #52]	; 0x34
 8002ade:	e01a      	b.n	8002b16 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002ae0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ae2:	23c0      	movs	r3, #192	; 0xc0
 8002ae4:	025b      	lsls	r3, r3, #9
 8002ae6:	401a      	ands	r2, r3
 8002ae8:	23c0      	movs	r3, #192	; 0xc0
 8002aea:	025b      	lsls	r3, r3, #9
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d109      	bne.n	8002b04 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002af0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002af2:	4814      	ldr	r0, [pc, #80]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002af4:	f7fd fb06 	bl	8000104 <__udivsi3>
 8002af8:	0003      	movs	r3, r0
 8002afa:	001a      	movs	r2, r3
 8002afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002afe:	4353      	muls	r3, r2
 8002b00:	637b      	str	r3, [r7, #52]	; 0x34
 8002b02:	e008      	b.n	8002b16 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b06:	480e      	ldr	r0, [pc, #56]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b08:	f7fd fafc 	bl	8000104 <__udivsi3>
 8002b0c:	0003      	movs	r3, r0
 8002b0e:	001a      	movs	r2, r3
 8002b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b12:	4353      	muls	r3, r2
 8002b14:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002b16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b18:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b1a:	e005      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002b1c:	4b09      	ldr	r3, [pc, #36]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b20:	e002      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b22:	4b07      	ldr	r3, [pc, #28]	; (8002b40 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002b24:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b26:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	b00f      	add	sp, #60	; 0x3c
 8002b30:	bd90      	pop	{r4, r7, pc}
 8002b32:	46c0      	nop			; (mov r8, r8)
 8002b34:	08003758 	.word	0x08003758
 8002b38:	08003768 	.word	0x08003768
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	007a1200 	.word	0x007a1200
 8002b44:	02dc6c00 	.word	0x02dc6c00

08002b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b4c:	4b02      	ldr	r3, [pc, #8]	; (8002b58 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
}
 8002b50:	0018      	movs	r0, r3
 8002b52:	46bd      	mov	sp, r7
 8002b54:	bd80      	pop	{r7, pc}
 8002b56:	46c0      	nop			; (mov r8, r8)
 8002b58:	20000000 	.word	0x20000000

08002b5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002b60:	f7ff fff2 	bl	8002b48 <HAL_RCC_GetHCLKFreq>
 8002b64:	0001      	movs	r1, r0
 8002b66:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	0a1b      	lsrs	r3, r3, #8
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	4013      	ands	r3, r2
 8002b70:	4a04      	ldr	r2, [pc, #16]	; (8002b84 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b72:	5cd3      	ldrb	r3, [r2, r3]
 8002b74:	40d9      	lsrs	r1, r3
 8002b76:	000b      	movs	r3, r1
}    
 8002b78:	0018      	movs	r0, r3
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	40021000 	.word	0x40021000
 8002b84:	08003788 	.word	0x08003788

08002b88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b086      	sub	sp, #24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b90:	2300      	movs	r3, #0
 8002b92:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002b94:	2300      	movs	r3, #0
 8002b96:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	2380      	movs	r3, #128	; 0x80
 8002b9e:	025b      	lsls	r3, r3, #9
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	d100      	bne.n	8002ba6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ba4:	e08e      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002ba6:	2017      	movs	r0, #23
 8002ba8:	183b      	adds	r3, r7, r0
 8002baa:	2200      	movs	r2, #0
 8002bac:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bae:	4b6e      	ldr	r3, [pc, #440]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bb0:	69da      	ldr	r2, [r3, #28]
 8002bb2:	2380      	movs	r3, #128	; 0x80
 8002bb4:	055b      	lsls	r3, r3, #21
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d110      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002bba:	4b6b      	ldr	r3, [pc, #428]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bbc:	69da      	ldr	r2, [r3, #28]
 8002bbe:	4b6a      	ldr	r3, [pc, #424]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bc0:	2180      	movs	r1, #128	; 0x80
 8002bc2:	0549      	lsls	r1, r1, #21
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	61da      	str	r2, [r3, #28]
 8002bc8:	4b67      	ldr	r3, [pc, #412]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002bca:	69da      	ldr	r2, [r3, #28]
 8002bcc:	2380      	movs	r3, #128	; 0x80
 8002bce:	055b      	lsls	r3, r3, #21
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	60bb      	str	r3, [r7, #8]
 8002bd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd6:	183b      	adds	r3, r7, r0
 8002bd8:	2201      	movs	r2, #1
 8002bda:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bdc:	4b63      	ldr	r3, [pc, #396]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	005b      	lsls	r3, r3, #1
 8002be4:	4013      	ands	r3, r2
 8002be6:	d11a      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002be8:	4b60      	ldr	r3, [pc, #384]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	4b5f      	ldr	r3, [pc, #380]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002bee:	2180      	movs	r1, #128	; 0x80
 8002bf0:	0049      	lsls	r1, r1, #1
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bf6:	f7fd fefd 	bl	80009f4 <HAL_GetTick>
 8002bfa:	0003      	movs	r3, r0
 8002bfc:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bfe:	e008      	b.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c00:	f7fd fef8 	bl	80009f4 <HAL_GetTick>
 8002c04:	0002      	movs	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	; 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e0a6      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c12:	4b56      	ldr	r3, [pc, #344]	; (8002d6c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	2380      	movs	r3, #128	; 0x80
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	d0f0      	beq.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002c1e:	4b52      	ldr	r3, [pc, #328]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c20:	6a1a      	ldr	r2, [r3, #32]
 8002c22:	23c0      	movs	r3, #192	; 0xc0
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4013      	ands	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d034      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685a      	ldr	r2, [r3, #4]
 8002c34:	23c0      	movs	r3, #192	; 0xc0
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4013      	ands	r3, r2
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d02c      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c40:	4b49      	ldr	r3, [pc, #292]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	4a4a      	ldr	r2, [pc, #296]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002c46:	4013      	ands	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c4a:	4b47      	ldr	r3, [pc, #284]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c4c:	6a1a      	ldr	r2, [r3, #32]
 8002c4e:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c50:	2180      	movs	r1, #128	; 0x80
 8002c52:	0249      	lsls	r1, r1, #9
 8002c54:	430a      	orrs	r2, r1
 8002c56:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c58:	4b43      	ldr	r3, [pc, #268]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c5a:	6a1a      	ldr	r2, [r3, #32]
 8002c5c:	4b42      	ldr	r3, [pc, #264]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c5e:	4945      	ldr	r1, [pc, #276]	; (8002d74 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8002c60:	400a      	ands	r2, r1
 8002c62:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c64:	4b40      	ldr	r3, [pc, #256]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	4013      	ands	r3, r2
 8002c70:	d013      	beq.n	8002c9a <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c72:	f7fd febf 	bl	80009f4 <HAL_GetTick>
 8002c76:	0003      	movs	r3, r0
 8002c78:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c7a:	e009      	b.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c7c:	f7fd feba 	bl	80009f4 <HAL_GetTick>
 8002c80:	0002      	movs	r2, r0
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	4a3c      	ldr	r2, [pc, #240]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d901      	bls.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002c8c:	2303      	movs	r3, #3
 8002c8e:	e067      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c90:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c92:	6a1b      	ldr	r3, [r3, #32]
 8002c94:	2202      	movs	r2, #2
 8002c96:	4013      	ands	r3, r2
 8002c98:	d0f0      	beq.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002c9a:	4b33      	ldr	r3, [pc, #204]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	4a34      	ldr	r2, [pc, #208]	; (8002d70 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	0019      	movs	r1, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002caa:	430a      	orrs	r2, r1
 8002cac:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002cae:	2317      	movs	r3, #23
 8002cb0:	18fb      	adds	r3, r7, r3
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d105      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cb8:	4b2b      	ldr	r3, [pc, #172]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cba:	69da      	ldr	r2, [r3, #28]
 8002cbc:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cbe:	492f      	ldr	r1, [pc, #188]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002cc0:	400a      	ands	r2, r1
 8002cc2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2201      	movs	r2, #1
 8002cca:	4013      	ands	r3, r2
 8002ccc:	d009      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cce:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	2203      	movs	r2, #3
 8002cd4:	4393      	bics	r3, r2
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689a      	ldr	r2, [r3, #8]
 8002cdc:	4b22      	ldr	r3, [pc, #136]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	4013      	ands	r3, r2
 8002cea:	d009      	beq.n	8002d00 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cec:	4b1e      	ldr	r3, [pc, #120]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf0:	4a23      	ldr	r2, [pc, #140]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	0019      	movs	r1, r3
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	68da      	ldr	r2, [r3, #12]
 8002cfa:	4b1b      	ldr	r3, [pc, #108]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	2380      	movs	r3, #128	; 0x80
 8002d06:	02db      	lsls	r3, r3, #11
 8002d08:	4013      	ands	r3, r2
 8002d0a:	d009      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d0c:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d10:	4a1c      	ldr	r2, [pc, #112]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002d12:	4013      	ands	r3, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691a      	ldr	r2, [r3, #16]
 8002d1a:	4b13      	ldr	r3, [pc, #76]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d1c:	430a      	orrs	r2, r1
 8002d1e:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2220      	movs	r2, #32
 8002d26:	4013      	ands	r3, r2
 8002d28:	d009      	beq.n	8002d3e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d2a:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2e:	2210      	movs	r2, #16
 8002d30:	4393      	bics	r3, r2
 8002d32:	0019      	movs	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	695a      	ldr	r2, [r3, #20]
 8002d38:	4b0b      	ldr	r3, [pc, #44]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	2380      	movs	r3, #128	; 0x80
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	4013      	ands	r3, r2
 8002d48:	d009      	beq.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d4a:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4e:	2240      	movs	r2, #64	; 0x40
 8002d50:	4393      	bics	r3, r2
 8002d52:	0019      	movs	r1, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	699a      	ldr	r2, [r3, #24]
 8002d58:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8002d5a:	430a      	orrs	r2, r1
 8002d5c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b006      	add	sp, #24
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	40007000 	.word	0x40007000
 8002d70:	fffffcff 	.word	0xfffffcff
 8002d74:	fffeffff 	.word	0xfffeffff
 8002d78:	00001388 	.word	0x00001388
 8002d7c:	efffffff 	.word	0xefffffff
 8002d80:	fffcffff 	.word	0xfffcffff
 8002d84:	fff3ffff 	.word	0xfff3ffff

08002d88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e044      	b.n	8002e24 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d107      	bne.n	8002db2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2274      	movs	r2, #116	; 0x74
 8002da6:	2100      	movs	r1, #0
 8002da8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	0018      	movs	r0, r3
 8002dae:	f7fd fd33 	bl	8000818 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2224      	movs	r2, #36	; 0x24
 8002db6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	438a      	bics	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	0018      	movs	r0, r3
 8002dcc:	f000 f8da 	bl	8002f84 <UART_SetConfig>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d101      	bne.n	8002dda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e024      	b.n	8002e24 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d003      	beq.n	8002dea <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	0018      	movs	r0, r3
 8002de6:	f000 fab5 	bl	8003354 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	490d      	ldr	r1, [pc, #52]	; (8002e2c <HAL_UART_Init+0xa4>)
 8002df6:	400a      	ands	r2, r1
 8002df8:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	212a      	movs	r1, #42	; 0x2a
 8002e06:	438a      	bics	r2, r1
 8002e08:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2101      	movs	r1, #1
 8002e16:	430a      	orrs	r2, r1
 8002e18:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	f000 fb4d 	bl	80034bc <UART_CheckIdleState>
 8002e22:	0003      	movs	r3, r0
}
 8002e24:	0018      	movs	r0, r3
 8002e26:	46bd      	mov	sp, r7
 8002e28:	b002      	add	sp, #8
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	ffffb7ff 	.word	0xffffb7ff

08002e30 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b08a      	sub	sp, #40	; 0x28
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	60f8      	str	r0, [r7, #12]
 8002e38:	60b9      	str	r1, [r7, #8]
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	1dbb      	adds	r3, r7, #6
 8002e3e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d000      	beq.n	8002e4a <HAL_UART_Transmit+0x1a>
 8002e48:	e096      	b.n	8002f78 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e4a:	68bb      	ldr	r3, [r7, #8]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d003      	beq.n	8002e58 <HAL_UART_Transmit+0x28>
 8002e50:	1dbb      	adds	r3, r7, #6
 8002e52:	881b      	ldrh	r3, [r3, #0]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d101      	bne.n	8002e5c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e08e      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	2380      	movs	r3, #128	; 0x80
 8002e62:	015b      	lsls	r3, r3, #5
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d109      	bne.n	8002e7c <HAL_UART_Transmit+0x4c>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d105      	bne.n	8002e7c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	2201      	movs	r2, #1
 8002e74:	4013      	ands	r3, r2
 8002e76:	d001      	beq.n	8002e7c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e07e      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2274      	movs	r2, #116	; 0x74
 8002e80:	5c9b      	ldrb	r3, [r3, r2]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d101      	bne.n	8002e8a <HAL_UART_Transmit+0x5a>
 8002e86:	2302      	movs	r3, #2
 8002e88:	e077      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2274      	movs	r2, #116	; 0x74
 8002e8e:	2101      	movs	r1, #1
 8002e90:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2280      	movs	r2, #128	; 0x80
 8002e96:	2100      	movs	r1, #0
 8002e98:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2221      	movs	r2, #33	; 0x21
 8002e9e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ea0:	f7fd fda8 	bl	80009f4 <HAL_GetTick>
 8002ea4:	0003      	movs	r3, r0
 8002ea6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	1dba      	adds	r2, r7, #6
 8002eac:	2150      	movs	r1, #80	; 0x50
 8002eae:	8812      	ldrh	r2, [r2, #0]
 8002eb0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	1dba      	adds	r2, r7, #6
 8002eb6:	2152      	movs	r1, #82	; 0x52
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	015b      	lsls	r3, r3, #5
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d108      	bne.n	8002eda <HAL_UART_Transmit+0xaa>
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d104      	bne.n	8002eda <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	61bb      	str	r3, [r7, #24]
 8002ed8:	e003      	b.n	8002ee2 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2274      	movs	r2, #116	; 0x74
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8002eea:	e02d      	b.n	8002f48 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002eec:	697a      	ldr	r2, [r7, #20]
 8002eee:	68f8      	ldr	r0, [r7, #12]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	9300      	str	r3, [sp, #0]
 8002ef4:	0013      	movs	r3, r2
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2180      	movs	r1, #128	; 0x80
 8002efa:	f000 fb27 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8002efe:	1e03      	subs	r3, r0, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e039      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10b      	bne.n	8002f24 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	881a      	ldrh	r2, [r3, #0]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	05d2      	lsls	r2, r2, #23
 8002f16:	0dd2      	lsrs	r2, r2, #23
 8002f18:	b292      	uxth	r2, r2
 8002f1a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	3302      	adds	r3, #2
 8002f20:	61bb      	str	r3, [r7, #24]
 8002f22:	e008      	b.n	8002f36 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	781a      	ldrb	r2, [r3, #0]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	b292      	uxth	r2, r2
 8002f2e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	3301      	adds	r3, #1
 8002f34:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2252      	movs	r2, #82	; 0x52
 8002f3a:	5a9b      	ldrh	r3, [r3, r2]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	3b01      	subs	r3, #1
 8002f40:	b299      	uxth	r1, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2252      	movs	r2, #82	; 0x52
 8002f46:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2252      	movs	r2, #82	; 0x52
 8002f4c:	5a9b      	ldrh	r3, [r3, r2]
 8002f4e:	b29b      	uxth	r3, r3
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1cb      	bne.n	8002eec <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	0013      	movs	r3, r2
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2140      	movs	r1, #64	; 0x40
 8002f62:	f000 faf3 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8002f66:	1e03      	subs	r3, r0, #0
 8002f68:	d001      	beq.n	8002f6e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e005      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2220      	movs	r2, #32
 8002f72:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	e000      	b.n	8002f7a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002f78:	2302      	movs	r3, #2
  }
}
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	b008      	add	sp, #32
 8002f80:	bd80      	pop	{r7, pc}
	...

08002f84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b088      	sub	sp, #32
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002f8c:	231e      	movs	r3, #30
 8002f8e:	18fb      	adds	r3, r7, r3
 8002f90:	2200      	movs	r2, #0
 8002f92:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	431a      	orrs	r2, r3
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	69db      	ldr	r3, [r3, #28]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	4abe      	ldr	r2, [pc, #760]	; (80032ac <UART_SetConfig+0x328>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	0019      	movs	r1, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	697a      	ldr	r2, [r7, #20]
 8002fbe:	430a      	orrs	r2, r1
 8002fc0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	4ab9      	ldr	r2, [pc, #740]	; (80032b0 <UART_SetConfig+0x32c>)
 8002fca:	4013      	ands	r3, r2
 8002fcc:	0019      	movs	r1, r3
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	4ab0      	ldr	r2, [pc, #704]	; (80032b4 <UART_SetConfig+0x330>)
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	0019      	movs	r1, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4aac      	ldr	r2, [pc, #688]	; (80032b8 <UART_SetConfig+0x334>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d127      	bne.n	800305a <UART_SetConfig+0xd6>
 800300a:	4bac      	ldr	r3, [pc, #688]	; (80032bc <UART_SetConfig+0x338>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	2203      	movs	r2, #3
 8003010:	4013      	ands	r3, r2
 8003012:	2b03      	cmp	r3, #3
 8003014:	d00d      	beq.n	8003032 <UART_SetConfig+0xae>
 8003016:	d81b      	bhi.n	8003050 <UART_SetConfig+0xcc>
 8003018:	2b02      	cmp	r3, #2
 800301a:	d014      	beq.n	8003046 <UART_SetConfig+0xc2>
 800301c:	d818      	bhi.n	8003050 <UART_SetConfig+0xcc>
 800301e:	2b00      	cmp	r3, #0
 8003020:	d002      	beq.n	8003028 <UART_SetConfig+0xa4>
 8003022:	2b01      	cmp	r3, #1
 8003024:	d00a      	beq.n	800303c <UART_SetConfig+0xb8>
 8003026:	e013      	b.n	8003050 <UART_SetConfig+0xcc>
 8003028:	231f      	movs	r3, #31
 800302a:	18fb      	adds	r3, r7, r3
 800302c:	2200      	movs	r2, #0
 800302e:	701a      	strb	r2, [r3, #0]
 8003030:	e0bd      	b.n	80031ae <UART_SetConfig+0x22a>
 8003032:	231f      	movs	r3, #31
 8003034:	18fb      	adds	r3, r7, r3
 8003036:	2202      	movs	r2, #2
 8003038:	701a      	strb	r2, [r3, #0]
 800303a:	e0b8      	b.n	80031ae <UART_SetConfig+0x22a>
 800303c:	231f      	movs	r3, #31
 800303e:	18fb      	adds	r3, r7, r3
 8003040:	2204      	movs	r2, #4
 8003042:	701a      	strb	r2, [r3, #0]
 8003044:	e0b3      	b.n	80031ae <UART_SetConfig+0x22a>
 8003046:	231f      	movs	r3, #31
 8003048:	18fb      	adds	r3, r7, r3
 800304a:	2208      	movs	r2, #8
 800304c:	701a      	strb	r2, [r3, #0]
 800304e:	e0ae      	b.n	80031ae <UART_SetConfig+0x22a>
 8003050:	231f      	movs	r3, #31
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	2210      	movs	r2, #16
 8003056:	701a      	strb	r2, [r3, #0]
 8003058:	e0a9      	b.n	80031ae <UART_SetConfig+0x22a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a98      	ldr	r2, [pc, #608]	; (80032c0 <UART_SetConfig+0x33c>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d134      	bne.n	80030ce <UART_SetConfig+0x14a>
 8003064:	4b95      	ldr	r3, [pc, #596]	; (80032bc <UART_SetConfig+0x338>)
 8003066:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003068:	23c0      	movs	r3, #192	; 0xc0
 800306a:	029b      	lsls	r3, r3, #10
 800306c:	4013      	ands	r3, r2
 800306e:	22c0      	movs	r2, #192	; 0xc0
 8003070:	0292      	lsls	r2, r2, #10
 8003072:	4293      	cmp	r3, r2
 8003074:	d017      	beq.n	80030a6 <UART_SetConfig+0x122>
 8003076:	22c0      	movs	r2, #192	; 0xc0
 8003078:	0292      	lsls	r2, r2, #10
 800307a:	4293      	cmp	r3, r2
 800307c:	d822      	bhi.n	80030c4 <UART_SetConfig+0x140>
 800307e:	2280      	movs	r2, #128	; 0x80
 8003080:	0292      	lsls	r2, r2, #10
 8003082:	4293      	cmp	r3, r2
 8003084:	d019      	beq.n	80030ba <UART_SetConfig+0x136>
 8003086:	2280      	movs	r2, #128	; 0x80
 8003088:	0292      	lsls	r2, r2, #10
 800308a:	4293      	cmp	r3, r2
 800308c:	d81a      	bhi.n	80030c4 <UART_SetConfig+0x140>
 800308e:	2b00      	cmp	r3, #0
 8003090:	d004      	beq.n	800309c <UART_SetConfig+0x118>
 8003092:	2280      	movs	r2, #128	; 0x80
 8003094:	0252      	lsls	r2, r2, #9
 8003096:	4293      	cmp	r3, r2
 8003098:	d00a      	beq.n	80030b0 <UART_SetConfig+0x12c>
 800309a:	e013      	b.n	80030c4 <UART_SetConfig+0x140>
 800309c:	231f      	movs	r3, #31
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	2200      	movs	r2, #0
 80030a2:	701a      	strb	r2, [r3, #0]
 80030a4:	e083      	b.n	80031ae <UART_SetConfig+0x22a>
 80030a6:	231f      	movs	r3, #31
 80030a8:	18fb      	adds	r3, r7, r3
 80030aa:	2202      	movs	r2, #2
 80030ac:	701a      	strb	r2, [r3, #0]
 80030ae:	e07e      	b.n	80031ae <UART_SetConfig+0x22a>
 80030b0:	231f      	movs	r3, #31
 80030b2:	18fb      	adds	r3, r7, r3
 80030b4:	2204      	movs	r2, #4
 80030b6:	701a      	strb	r2, [r3, #0]
 80030b8:	e079      	b.n	80031ae <UART_SetConfig+0x22a>
 80030ba:	231f      	movs	r3, #31
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	2208      	movs	r2, #8
 80030c0:	701a      	strb	r2, [r3, #0]
 80030c2:	e074      	b.n	80031ae <UART_SetConfig+0x22a>
 80030c4:	231f      	movs	r3, #31
 80030c6:	18fb      	adds	r3, r7, r3
 80030c8:	2210      	movs	r2, #16
 80030ca:	701a      	strb	r2, [r3, #0]
 80030cc:	e06f      	b.n	80031ae <UART_SetConfig+0x22a>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a7c      	ldr	r2, [pc, #496]	; (80032c4 <UART_SetConfig+0x340>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d134      	bne.n	8003142 <UART_SetConfig+0x1be>
 80030d8:	4b78      	ldr	r3, [pc, #480]	; (80032bc <UART_SetConfig+0x338>)
 80030da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030dc:	23c0      	movs	r3, #192	; 0xc0
 80030de:	031b      	lsls	r3, r3, #12
 80030e0:	4013      	ands	r3, r2
 80030e2:	22c0      	movs	r2, #192	; 0xc0
 80030e4:	0312      	lsls	r2, r2, #12
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d017      	beq.n	800311a <UART_SetConfig+0x196>
 80030ea:	22c0      	movs	r2, #192	; 0xc0
 80030ec:	0312      	lsls	r2, r2, #12
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d822      	bhi.n	8003138 <UART_SetConfig+0x1b4>
 80030f2:	2280      	movs	r2, #128	; 0x80
 80030f4:	0312      	lsls	r2, r2, #12
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d019      	beq.n	800312e <UART_SetConfig+0x1aa>
 80030fa:	2280      	movs	r2, #128	; 0x80
 80030fc:	0312      	lsls	r2, r2, #12
 80030fe:	4293      	cmp	r3, r2
 8003100:	d81a      	bhi.n	8003138 <UART_SetConfig+0x1b4>
 8003102:	2b00      	cmp	r3, #0
 8003104:	d004      	beq.n	8003110 <UART_SetConfig+0x18c>
 8003106:	2280      	movs	r2, #128	; 0x80
 8003108:	02d2      	lsls	r2, r2, #11
 800310a:	4293      	cmp	r3, r2
 800310c:	d00a      	beq.n	8003124 <UART_SetConfig+0x1a0>
 800310e:	e013      	b.n	8003138 <UART_SetConfig+0x1b4>
 8003110:	231f      	movs	r3, #31
 8003112:	18fb      	adds	r3, r7, r3
 8003114:	2200      	movs	r2, #0
 8003116:	701a      	strb	r2, [r3, #0]
 8003118:	e049      	b.n	80031ae <UART_SetConfig+0x22a>
 800311a:	231f      	movs	r3, #31
 800311c:	18fb      	adds	r3, r7, r3
 800311e:	2202      	movs	r2, #2
 8003120:	701a      	strb	r2, [r3, #0]
 8003122:	e044      	b.n	80031ae <UART_SetConfig+0x22a>
 8003124:	231f      	movs	r3, #31
 8003126:	18fb      	adds	r3, r7, r3
 8003128:	2204      	movs	r2, #4
 800312a:	701a      	strb	r2, [r3, #0]
 800312c:	e03f      	b.n	80031ae <UART_SetConfig+0x22a>
 800312e:	231f      	movs	r3, #31
 8003130:	18fb      	adds	r3, r7, r3
 8003132:	2208      	movs	r2, #8
 8003134:	701a      	strb	r2, [r3, #0]
 8003136:	e03a      	b.n	80031ae <UART_SetConfig+0x22a>
 8003138:	231f      	movs	r3, #31
 800313a:	18fb      	adds	r3, r7, r3
 800313c:	2210      	movs	r2, #16
 800313e:	701a      	strb	r2, [r3, #0]
 8003140:	e035      	b.n	80031ae <UART_SetConfig+0x22a>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a60      	ldr	r2, [pc, #384]	; (80032c8 <UART_SetConfig+0x344>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d104      	bne.n	8003156 <UART_SetConfig+0x1d2>
 800314c:	231f      	movs	r3, #31
 800314e:	18fb      	adds	r3, r7, r3
 8003150:	2200      	movs	r2, #0
 8003152:	701a      	strb	r2, [r3, #0]
 8003154:	e02b      	b.n	80031ae <UART_SetConfig+0x22a>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a5c      	ldr	r2, [pc, #368]	; (80032cc <UART_SetConfig+0x348>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d104      	bne.n	800316a <UART_SetConfig+0x1e6>
 8003160:	231f      	movs	r3, #31
 8003162:	18fb      	adds	r3, r7, r3
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
 8003168:	e021      	b.n	80031ae <UART_SetConfig+0x22a>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a58      	ldr	r2, [pc, #352]	; (80032d0 <UART_SetConfig+0x34c>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d104      	bne.n	800317e <UART_SetConfig+0x1fa>
 8003174:	231f      	movs	r3, #31
 8003176:	18fb      	adds	r3, r7, r3
 8003178:	2200      	movs	r2, #0
 800317a:	701a      	strb	r2, [r3, #0]
 800317c:	e017      	b.n	80031ae <UART_SetConfig+0x22a>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a54      	ldr	r2, [pc, #336]	; (80032d4 <UART_SetConfig+0x350>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d104      	bne.n	8003192 <UART_SetConfig+0x20e>
 8003188:	231f      	movs	r3, #31
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e00d      	b.n	80031ae <UART_SetConfig+0x22a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a50      	ldr	r2, [pc, #320]	; (80032d8 <UART_SetConfig+0x354>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d104      	bne.n	80031a6 <UART_SetConfig+0x222>
 800319c:	231f      	movs	r3, #31
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2200      	movs	r2, #0
 80031a2:	701a      	strb	r2, [r3, #0]
 80031a4:	e003      	b.n	80031ae <UART_SetConfig+0x22a>
 80031a6:	231f      	movs	r3, #31
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	2210      	movs	r2, #16
 80031ac:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	69da      	ldr	r2, [r3, #28]
 80031b2:	2380      	movs	r3, #128	; 0x80
 80031b4:	021b      	lsls	r3, r3, #8
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d15d      	bne.n	8003276 <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 80031ba:	231f      	movs	r3, #31
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	d015      	beq.n	80031f0 <UART_SetConfig+0x26c>
 80031c4:	dc18      	bgt.n	80031f8 <UART_SetConfig+0x274>
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d00d      	beq.n	80031e6 <UART_SetConfig+0x262>
 80031ca:	dc15      	bgt.n	80031f8 <UART_SetConfig+0x274>
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d002      	beq.n	80031d6 <UART_SetConfig+0x252>
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d005      	beq.n	80031e0 <UART_SetConfig+0x25c>
 80031d4:	e010      	b.n	80031f8 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80031d6:	f7ff fcc1 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 80031da:	0003      	movs	r3, r0
 80031dc:	61bb      	str	r3, [r7, #24]
        break;
 80031de:	e012      	b.n	8003206 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80031e0:	4b3e      	ldr	r3, [pc, #248]	; (80032dc <UART_SetConfig+0x358>)
 80031e2:	61bb      	str	r3, [r7, #24]
        break;
 80031e4:	e00f      	b.n	8003206 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80031e6:	f7ff fc2f 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 80031ea:	0003      	movs	r3, r0
 80031ec:	61bb      	str	r3, [r7, #24]
        break;
 80031ee:	e00a      	b.n	8003206 <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031f0:	2380      	movs	r3, #128	; 0x80
 80031f2:	021b      	lsls	r3, r3, #8
 80031f4:	61bb      	str	r3, [r7, #24]
        break;
 80031f6:	e006      	b.n	8003206 <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031fc:	231e      	movs	r3, #30
 80031fe:	18fb      	adds	r3, r7, r3
 8003200:	2201      	movs	r2, #1
 8003202:	701a      	strb	r2, [r3, #0]
        break;
 8003204:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d100      	bne.n	800320e <UART_SetConfig+0x28a>
 800320c:	e095      	b.n	800333a <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800320e:	69bb      	ldr	r3, [r7, #24]
 8003210:	005a      	lsls	r2, r3, #1
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	085b      	lsrs	r3, r3, #1
 8003218:	18d2      	adds	r2, r2, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	685b      	ldr	r3, [r3, #4]
 800321e:	0019      	movs	r1, r3
 8003220:	0010      	movs	r0, r2
 8003222:	f7fc ff6f 	bl	8000104 <__udivsi3>
 8003226:	0003      	movs	r3, r0
 8003228:	b29b      	uxth	r3, r3
 800322a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800322c:	693b      	ldr	r3, [r7, #16]
 800322e:	2b0f      	cmp	r3, #15
 8003230:	d91c      	bls.n	800326c <UART_SetConfig+0x2e8>
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	2380      	movs	r3, #128	; 0x80
 8003236:	025b      	lsls	r3, r3, #9
 8003238:	429a      	cmp	r2, r3
 800323a:	d217      	bcs.n	800326c <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	b29a      	uxth	r2, r3
 8003240:	200e      	movs	r0, #14
 8003242:	183b      	adds	r3, r7, r0
 8003244:	210f      	movs	r1, #15
 8003246:	438a      	bics	r2, r1
 8003248:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	085b      	lsrs	r3, r3, #1
 800324e:	b29b      	uxth	r3, r3
 8003250:	2207      	movs	r2, #7
 8003252:	4013      	ands	r3, r2
 8003254:	b299      	uxth	r1, r3
 8003256:	183b      	adds	r3, r7, r0
 8003258:	183a      	adds	r2, r7, r0
 800325a:	8812      	ldrh	r2, [r2, #0]
 800325c:	430a      	orrs	r2, r1
 800325e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	183a      	adds	r2, r7, r0
 8003266:	8812      	ldrh	r2, [r2, #0]
 8003268:	60da      	str	r2, [r3, #12]
 800326a:	e066      	b.n	800333a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 800326c:	231e      	movs	r3, #30
 800326e:	18fb      	adds	r3, r7, r3
 8003270:	2201      	movs	r2, #1
 8003272:	701a      	strb	r2, [r3, #0]
 8003274:	e061      	b.n	800333a <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003276:	231f      	movs	r3, #31
 8003278:	18fb      	adds	r3, r7, r3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b08      	cmp	r3, #8
 800327e:	d02f      	beq.n	80032e0 <UART_SetConfig+0x35c>
 8003280:	dc32      	bgt.n	80032e8 <UART_SetConfig+0x364>
 8003282:	2b04      	cmp	r3, #4
 8003284:	d00d      	beq.n	80032a2 <UART_SetConfig+0x31e>
 8003286:	dc2f      	bgt.n	80032e8 <UART_SetConfig+0x364>
 8003288:	2b00      	cmp	r3, #0
 800328a:	d002      	beq.n	8003292 <UART_SetConfig+0x30e>
 800328c:	2b02      	cmp	r3, #2
 800328e:	d005      	beq.n	800329c <UART_SetConfig+0x318>
 8003290:	e02a      	b.n	80032e8 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003292:	f7ff fc63 	bl	8002b5c <HAL_RCC_GetPCLK1Freq>
 8003296:	0003      	movs	r3, r0
 8003298:	61bb      	str	r3, [r7, #24]
        break;
 800329a:	e02c      	b.n	80032f6 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800329c:	4b0f      	ldr	r3, [pc, #60]	; (80032dc <UART_SetConfig+0x358>)
 800329e:	61bb      	str	r3, [r7, #24]
        break;
 80032a0:	e029      	b.n	80032f6 <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032a2:	f7ff fbd1 	bl	8002a48 <HAL_RCC_GetSysClockFreq>
 80032a6:	0003      	movs	r3, r0
 80032a8:	61bb      	str	r3, [r7, #24]
        break;
 80032aa:	e024      	b.n	80032f6 <UART_SetConfig+0x372>
 80032ac:	efff69f3 	.word	0xefff69f3
 80032b0:	ffffcfff 	.word	0xffffcfff
 80032b4:	fffff4ff 	.word	0xfffff4ff
 80032b8:	40013800 	.word	0x40013800
 80032bc:	40021000 	.word	0x40021000
 80032c0:	40004400 	.word	0x40004400
 80032c4:	40004800 	.word	0x40004800
 80032c8:	40004c00 	.word	0x40004c00
 80032cc:	40005000 	.word	0x40005000
 80032d0:	40011400 	.word	0x40011400
 80032d4:	40011800 	.word	0x40011800
 80032d8:	40011c00 	.word	0x40011c00
 80032dc:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e0:	2380      	movs	r3, #128	; 0x80
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	61bb      	str	r3, [r7, #24]
        break;
 80032e6:	e006      	b.n	80032f6 <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 80032e8:	2300      	movs	r3, #0
 80032ea:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032ec:	231e      	movs	r3, #30
 80032ee:	18fb      	adds	r3, r7, r3
 80032f0:	2201      	movs	r2, #1
 80032f2:	701a      	strb	r2, [r3, #0]
        break;
 80032f4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d01e      	beq.n	800333a <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	085a      	lsrs	r2, r3, #1
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	18d2      	adds	r2, r2, r3
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	0019      	movs	r1, r3
 800330c:	0010      	movs	r0, r2
 800330e:	f7fc fef9 	bl	8000104 <__udivsi3>
 8003312:	0003      	movs	r3, r0
 8003314:	b29b      	uxth	r3, r3
 8003316:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	2b0f      	cmp	r3, #15
 800331c:	d909      	bls.n	8003332 <UART_SetConfig+0x3ae>
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	2380      	movs	r3, #128	; 0x80
 8003322:	025b      	lsls	r3, r3, #9
 8003324:	429a      	cmp	r2, r3
 8003326:	d204      	bcs.n	8003332 <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	60da      	str	r2, [r3, #12]
 8003330:	e003      	b.n	800333a <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8003332:	231e      	movs	r3, #30
 8003334:	18fb      	adds	r3, r7, r3
 8003336:	2201      	movs	r2, #1
 8003338:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8003346:	231e      	movs	r3, #30
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	781b      	ldrb	r3, [r3, #0]
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	b008      	add	sp, #32
 8003352:	bd80      	pop	{r7, pc}

08003354 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	2201      	movs	r2, #1
 8003362:	4013      	ands	r3, r2
 8003364:	d00b      	beq.n	800337e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4a4a      	ldr	r2, [pc, #296]	; (8003498 <UART_AdvFeatureConfig+0x144>)
 800336e:	4013      	ands	r3, r2
 8003370:	0019      	movs	r1, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	430a      	orrs	r2, r1
 800337c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003382:	2202      	movs	r2, #2
 8003384:	4013      	ands	r3, r2
 8003386:	d00b      	beq.n	80033a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	4a43      	ldr	r2, [pc, #268]	; (800349c <UART_AdvFeatureConfig+0x148>)
 8003390:	4013      	ands	r3, r2
 8003392:	0019      	movs	r1, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	430a      	orrs	r2, r1
 800339e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a4:	2204      	movs	r2, #4
 80033a6:	4013      	ands	r3, r2
 80033a8:	d00b      	beq.n	80033c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a3b      	ldr	r2, [pc, #236]	; (80034a0 <UART_AdvFeatureConfig+0x14c>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	0019      	movs	r1, r3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c6:	2208      	movs	r2, #8
 80033c8:	4013      	ands	r3, r2
 80033ca:	d00b      	beq.n	80033e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	4a34      	ldr	r2, [pc, #208]	; (80034a4 <UART_AdvFeatureConfig+0x150>)
 80033d4:	4013      	ands	r3, r2
 80033d6:	0019      	movs	r1, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e8:	2210      	movs	r2, #16
 80033ea:	4013      	ands	r3, r2
 80033ec:	d00b      	beq.n	8003406 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	4a2c      	ldr	r2, [pc, #176]	; (80034a8 <UART_AdvFeatureConfig+0x154>)
 80033f6:	4013      	ands	r3, r2
 80033f8:	0019      	movs	r1, r3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	2220      	movs	r2, #32
 800340c:	4013      	ands	r3, r2
 800340e:	d00b      	beq.n	8003428 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	4a25      	ldr	r2, [pc, #148]	; (80034ac <UART_AdvFeatureConfig+0x158>)
 8003418:	4013      	ands	r3, r2
 800341a:	0019      	movs	r1, r3
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	430a      	orrs	r2, r1
 8003426:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800342c:	2240      	movs	r2, #64	; 0x40
 800342e:	4013      	ands	r3, r2
 8003430:	d01d      	beq.n	800346e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	4a1d      	ldr	r2, [pc, #116]	; (80034b0 <UART_AdvFeatureConfig+0x15c>)
 800343a:	4013      	ands	r3, r2
 800343c:	0019      	movs	r1, r3
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	430a      	orrs	r2, r1
 8003448:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800344e:	2380      	movs	r3, #128	; 0x80
 8003450:	035b      	lsls	r3, r3, #13
 8003452:	429a      	cmp	r2, r3
 8003454:	d10b      	bne.n	800346e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a15      	ldr	r2, [pc, #84]	; (80034b4 <UART_AdvFeatureConfig+0x160>)
 800345e:	4013      	ands	r3, r2
 8003460:	0019      	movs	r1, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	430a      	orrs	r2, r1
 800346c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003472:	2280      	movs	r2, #128	; 0x80
 8003474:	4013      	ands	r3, r2
 8003476:	d00b      	beq.n	8003490 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	4a0e      	ldr	r2, [pc, #56]	; (80034b8 <UART_AdvFeatureConfig+0x164>)
 8003480:	4013      	ands	r3, r2
 8003482:	0019      	movs	r1, r3
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	605a      	str	r2, [r3, #4]
  }
}
 8003490:	46c0      	nop			; (mov r8, r8)
 8003492:	46bd      	mov	sp, r7
 8003494:	b002      	add	sp, #8
 8003496:	bd80      	pop	{r7, pc}
 8003498:	fffdffff 	.word	0xfffdffff
 800349c:	fffeffff 	.word	0xfffeffff
 80034a0:	fffbffff 	.word	0xfffbffff
 80034a4:	ffff7fff 	.word	0xffff7fff
 80034a8:	ffffefff 	.word	0xffffefff
 80034ac:	ffffdfff 	.word	0xffffdfff
 80034b0:	ffefffff 	.word	0xffefffff
 80034b4:	ff9fffff 	.word	0xff9fffff
 80034b8:	fff7ffff 	.word	0xfff7ffff

080034bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af02      	add	r7, sp, #8
 80034c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2280      	movs	r2, #128	; 0x80
 80034c8:	2100      	movs	r1, #0
 80034ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034cc:	f7fd fa92 	bl	80009f4 <HAL_GetTick>
 80034d0:	0003      	movs	r3, r0
 80034d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2208      	movs	r2, #8
 80034dc:	4013      	ands	r3, r2
 80034de:	2b08      	cmp	r3, #8
 80034e0:	d10c      	bne.n	80034fc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2280      	movs	r2, #128	; 0x80
 80034e6:	0391      	lsls	r1, r2, #14
 80034e8:	6878      	ldr	r0, [r7, #4]
 80034ea:	4a17      	ldr	r2, [pc, #92]	; (8003548 <UART_CheckIdleState+0x8c>)
 80034ec:	9200      	str	r2, [sp, #0]
 80034ee:	2200      	movs	r2, #0
 80034f0:	f000 f82c 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 80034f4:	1e03      	subs	r3, r0, #0
 80034f6:	d001      	beq.n	80034fc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	e021      	b.n	8003540 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2204      	movs	r2, #4
 8003504:	4013      	ands	r3, r2
 8003506:	2b04      	cmp	r3, #4
 8003508:	d10c      	bne.n	8003524 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2280      	movs	r2, #128	; 0x80
 800350e:	03d1      	lsls	r1, r2, #15
 8003510:	6878      	ldr	r0, [r7, #4]
 8003512:	4a0d      	ldr	r2, [pc, #52]	; (8003548 <UART_CheckIdleState+0x8c>)
 8003514:	9200      	str	r2, [sp, #0]
 8003516:	2200      	movs	r2, #0
 8003518:	f000 f818 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 800351c:	1e03      	subs	r3, r0, #0
 800351e:	d001      	beq.n	8003524 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003520:	2303      	movs	r3, #3
 8003522:	e00d      	b.n	8003540 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2220      	movs	r2, #32
 8003528:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2274      	movs	r2, #116	; 0x74
 800353a:	2100      	movs	r1, #0
 800353c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800353e:	2300      	movs	r3, #0
}
 8003540:	0018      	movs	r0, r3
 8003542:	46bd      	mov	sp, r7
 8003544:	b004      	add	sp, #16
 8003546:	bd80      	pop	{r7, pc}
 8003548:	01ffffff 	.word	0x01ffffff

0800354c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b094      	sub	sp, #80	; 0x50
 8003550:	af00      	add	r7, sp, #0
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	1dfb      	adds	r3, r7, #7
 800355a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800355c:	e0a3      	b.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003560:	3301      	adds	r3, #1
 8003562:	d100      	bne.n	8003566 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003564:	e09f      	b.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003566:	f7fd fa45 	bl	80009f4 <HAL_GetTick>
 800356a:	0002      	movs	r2, r0
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003572:	429a      	cmp	r2, r3
 8003574:	d302      	bcc.n	800357c <UART_WaitOnFlagUntilTimeout+0x30>
 8003576:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003578:	2b00      	cmp	r3, #0
 800357a:	d13d      	bne.n	80035f8 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800357c:	f3ef 8310 	mrs	r3, PRIMASK
 8003580:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8003582:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003584:	647b      	str	r3, [r7, #68]	; 0x44
 8003586:	2301      	movs	r3, #1
 8003588:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800358a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800358c:	f383 8810 	msr	PRIMASK, r3
}
 8003590:	46c0      	nop			; (mov r8, r8)
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	494c      	ldr	r1, [pc, #304]	; (80036d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 800359e:	400a      	ands	r2, r1
 80035a0:	601a      	str	r2, [r3, #0]
 80035a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035a4:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a8:	f383 8810 	msr	PRIMASK, r3
}
 80035ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035ae:	f3ef 8310 	mrs	r3, PRIMASK
 80035b2:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80035b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035b6:	643b      	str	r3, [r7, #64]	; 0x40
 80035b8:	2301      	movs	r3, #1
 80035ba:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035be:	f383 8810 	msr	PRIMASK, r3
}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	689a      	ldr	r2, [r3, #8]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2101      	movs	r1, #1
 80035d0:	438a      	bics	r2, r1
 80035d2:	609a      	str	r2, [r3, #8]
 80035d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035da:	f383 8810 	msr	PRIMASK, r3
}
 80035de:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2220      	movs	r2, #32
 80035e4:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2274      	movs	r2, #116	; 0x74
 80035f0:	2100      	movs	r1, #0
 80035f2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e067      	b.n	80036c8 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2204      	movs	r2, #4
 8003600:	4013      	ands	r3, r2
 8003602:	d050      	beq.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	69da      	ldr	r2, [r3, #28]
 800360a:	2380      	movs	r3, #128	; 0x80
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	401a      	ands	r2, r3
 8003610:	2380      	movs	r3, #128	; 0x80
 8003612:	011b      	lsls	r3, r3, #4
 8003614:	429a      	cmp	r2, r3
 8003616:	d146      	bne.n	80036a6 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	2280      	movs	r2, #128	; 0x80
 800361e:	0112      	lsls	r2, r2, #4
 8003620:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003622:	f3ef 8310 	mrs	r3, PRIMASK
 8003626:	613b      	str	r3, [r7, #16]
  return(result);
 8003628:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800362a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800362c:	2301      	movs	r3, #1
 800362e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f383 8810 	msr	PRIMASK, r3
}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4923      	ldr	r1, [pc, #140]	; (80036d0 <UART_WaitOnFlagUntilTimeout+0x184>)
 8003644:	400a      	ands	r2, r1
 8003646:	601a      	str	r2, [r3, #0]
 8003648:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800364a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800364c:	69bb      	ldr	r3, [r7, #24]
 800364e:	f383 8810 	msr	PRIMASK, r3
}
 8003652:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003654:	f3ef 8310 	mrs	r3, PRIMASK
 8003658:	61fb      	str	r3, [r7, #28]
  return(result);
 800365a:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800365c:	64bb      	str	r3, [r7, #72]	; 0x48
 800365e:	2301      	movs	r3, #1
 8003660:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003662:	6a3b      	ldr	r3, [r7, #32]
 8003664:	f383 8810 	msr	PRIMASK, r3
}
 8003668:	46c0      	nop			; (mov r8, r8)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	2101      	movs	r1, #1
 8003676:	438a      	bics	r2, r1
 8003678:	609a      	str	r2, [r3, #8]
 800367a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800367c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800367e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003680:	f383 8810 	msr	PRIMASK, r3
}
 8003684:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2220      	movs	r2, #32
 800368a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2220      	movs	r2, #32
 8003690:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2280      	movs	r2, #128	; 0x80
 8003696:	2120      	movs	r1, #32
 8003698:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2274      	movs	r2, #116	; 0x74
 800369e:	2100      	movs	r1, #0
 80036a0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80036a2:	2303      	movs	r3, #3
 80036a4:	e010      	b.n	80036c8 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	69db      	ldr	r3, [r3, #28]
 80036ac:	68ba      	ldr	r2, [r7, #8]
 80036ae:	4013      	ands	r3, r2
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	425a      	negs	r2, r3
 80036b6:	4153      	adcs	r3, r2
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	001a      	movs	r2, r3
 80036bc:	1dfb      	adds	r3, r7, #7
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d100      	bne.n	80036c6 <UART_WaitOnFlagUntilTimeout+0x17a>
 80036c4:	e74b      	b.n	800355e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036c6:	2300      	movs	r3, #0
}
 80036c8:	0018      	movs	r0, r3
 80036ca:	46bd      	mov	sp, r7
 80036cc:	b014      	add	sp, #80	; 0x50
 80036ce:	bd80      	pop	{r7, pc}
 80036d0:	fffffe5f 	.word	0xfffffe5f

080036d4 <__libc_init_array>:
 80036d4:	b570      	push	{r4, r5, r6, lr}
 80036d6:	2600      	movs	r6, #0
 80036d8:	4d0c      	ldr	r5, [pc, #48]	; (800370c <__libc_init_array+0x38>)
 80036da:	4c0d      	ldr	r4, [pc, #52]	; (8003710 <__libc_init_array+0x3c>)
 80036dc:	1b64      	subs	r4, r4, r5
 80036de:	10a4      	asrs	r4, r4, #2
 80036e0:	42a6      	cmp	r6, r4
 80036e2:	d109      	bne.n	80036f8 <__libc_init_array+0x24>
 80036e4:	2600      	movs	r6, #0
 80036e6:	f000 f82b 	bl	8003740 <_init>
 80036ea:	4d0a      	ldr	r5, [pc, #40]	; (8003714 <__libc_init_array+0x40>)
 80036ec:	4c0a      	ldr	r4, [pc, #40]	; (8003718 <__libc_init_array+0x44>)
 80036ee:	1b64      	subs	r4, r4, r5
 80036f0:	10a4      	asrs	r4, r4, #2
 80036f2:	42a6      	cmp	r6, r4
 80036f4:	d105      	bne.n	8003702 <__libc_init_array+0x2e>
 80036f6:	bd70      	pop	{r4, r5, r6, pc}
 80036f8:	00b3      	lsls	r3, r6, #2
 80036fa:	58eb      	ldr	r3, [r5, r3]
 80036fc:	4798      	blx	r3
 80036fe:	3601      	adds	r6, #1
 8003700:	e7ee      	b.n	80036e0 <__libc_init_array+0xc>
 8003702:	00b3      	lsls	r3, r6, #2
 8003704:	58eb      	ldr	r3, [r5, r3]
 8003706:	4798      	blx	r3
 8003708:	3601      	adds	r6, #1
 800370a:	e7f2      	b.n	80036f2 <__libc_init_array+0x1e>
 800370c:	08003790 	.word	0x08003790
 8003710:	08003790 	.word	0x08003790
 8003714:	08003790 	.word	0x08003790
 8003718:	08003794 	.word	0x08003794

0800371c <memcpy>:
 800371c:	2300      	movs	r3, #0
 800371e:	b510      	push	{r4, lr}
 8003720:	429a      	cmp	r2, r3
 8003722:	d100      	bne.n	8003726 <memcpy+0xa>
 8003724:	bd10      	pop	{r4, pc}
 8003726:	5ccc      	ldrb	r4, [r1, r3]
 8003728:	54c4      	strb	r4, [r0, r3]
 800372a:	3301      	adds	r3, #1
 800372c:	e7f8      	b.n	8003720 <memcpy+0x4>

0800372e <memset>:
 800372e:	0003      	movs	r3, r0
 8003730:	1882      	adds	r2, r0, r2
 8003732:	4293      	cmp	r3, r2
 8003734:	d100      	bne.n	8003738 <memset+0xa>
 8003736:	4770      	bx	lr
 8003738:	7019      	strb	r1, [r3, #0]
 800373a:	3301      	adds	r3, #1
 800373c:	e7f9      	b.n	8003732 <memset+0x4>
	...

08003740 <_init>:
 8003740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003746:	bc08      	pop	{r3}
 8003748:	469e      	mov	lr, r3
 800374a:	4770      	bx	lr

0800374c <_fini>:
 800374c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800374e:	46c0      	nop			; (mov r8, r8)
 8003750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003752:	bc08      	pop	{r3}
 8003754:	469e      	mov	lr, r3
 8003756:	4770      	bx	lr
