{"vcs1":{"timestamp_begin":1682459580.500091871, "rt":0.41, "ut":0.21, "st":0.11}}
{"vcselab":{"timestamp_begin":1682459580.941199324, "rt":0.37, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682459581.334639797, "rt":0.20, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682459580.163198846}
{"VCS_COMP_START_TIME": 1682459580.163198846}
{"VCS_COMP_END_TIME": 1682459581.577986225}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv"}
{"vcs1": {"peak_mem": 338780}}
{"stitch_vcselab": {"peak_mem": 238976}}
