
FirstIDEProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c88  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002be4  08005e18  08005e18  00006e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089fc  080089fc  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080089fc  080089fc  000099fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a04  08008a04  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a04  08008a04  00009a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008a08  08008a08  00009a08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08008a0c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a05c  2**0
                  CONTENTS
 10 .bss          000007b8  2000005c  2000005c  0000a05c  2**2
                  ALLOC
 11 ._user_heap_stack 00006004  20000814  20000814  0000a05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001228d  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026f8  00000000  00000000  0001c319  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f88  00000000  00000000  0001ea18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c13  00000000  00000000  0001f9a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000223b6  00000000  00000000  000205b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013c9a  00000000  00000000  00042969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000caf40  00000000  00000000  00056603  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121543  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000472c  00000000  00000000  00121588  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  00125cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005e00 	.word	0x08005e00

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005e00 	.word	0x08005e00

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <EPD_352_SendCommand>:
 * @brief Send Command to the EPD 3.52" display through SPI.
 * 
 * @param Reg data to be sent as command.
 */
void EPD_352_SendCommand(uint8_t Reg)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(DAT_COM_GPIO_Port, DAT_COM_Pin, 0);
 80005a6:	2200      	movs	r2, #0
 80005a8:	2102      	movs	r1, #2
 80005aa:	480d      	ldr	r0, [pc, #52]	@ (80005e0 <EPD_352_SendCommand+0x44>)
 80005ac:	f001 fc94 	bl	8001ed8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0);
 80005b0:	2200      	movs	r2, #0
 80005b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005b6:	480a      	ldr	r0, [pc, #40]	@ (80005e0 <EPD_352_SendCommand+0x44>)
 80005b8:	f001 fc8e 	bl	8001ed8 <HAL_GPIO_WritePin>
  //HAL_SPI_Transmit(&hspi2, &Reg, 1, 1000);
  HAL_SPI_Transmit(&hspi1, &Reg, 1, 1000);
 80005bc:	1df9      	adds	r1, r7, #7
 80005be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005c2:	2201      	movs	r2, #1
 80005c4:	4807      	ldr	r0, [pc, #28]	@ (80005e4 <EPD_352_SendCommand+0x48>)
 80005c6:	f003 fb24 	bl	8003c12 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 1);
 80005ca:	2201      	movs	r2, #1
 80005cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005d0:	4803      	ldr	r0, [pc, #12]	@ (80005e0 <EPD_352_SendCommand+0x44>)
 80005d2:	f001 fc81 	bl	8001ed8 <HAL_GPIO_WritePin>
}
 80005d6:	bf00      	nop
 80005d8:	3708      	adds	r7, #8
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40020800 	.word	0x40020800
 80005e4:	200000e8 	.word	0x200000e8

080005e8 <EPD_352_SendData>:
 * @brief Send Data to the EPD 3.52" display through SPI.
 * 
 * @param Data data to be sent.
 */
void EPD_352_SendData(uint8_t Data)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b082      	sub	sp, #8
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(DAT_COM_GPIO_Port, DAT_COM_Pin, 1);
 80005f2:	2201      	movs	r2, #1
 80005f4:	2102      	movs	r1, #2
 80005f6:	480d      	ldr	r0, [pc, #52]	@ (800062c <EPD_352_SendData+0x44>)
 80005f8:	f001 fc6e 	bl	8001ed8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0);
 80005fc:	2200      	movs	r2, #0
 80005fe:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000602:	480a      	ldr	r0, [pc, #40]	@ (800062c <EPD_352_SendData+0x44>)
 8000604:	f001 fc68 	bl	8001ed8 <HAL_GPIO_WritePin>
  //HAL_SPI_Transmit(&hspi2, &Data, 1, 1000);
  HAL_SPI_Transmit(&hspi1, &Data, 1, 1000);
 8000608:	1df9      	adds	r1, r7, #7
 800060a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800060e:	2201      	movs	r2, #1
 8000610:	4807      	ldr	r0, [pc, #28]	@ (8000630 <EPD_352_SendData+0x48>)
 8000612:	f003 fafe 	bl	8003c12 <HAL_SPI_Transmit>
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 1);
 8000616:	2201      	movs	r2, #1
 8000618:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800061c:	4803      	ldr	r0, [pc, #12]	@ (800062c <EPD_352_SendData+0x44>)
 800061e:	f001 fc5b 	bl	8001ed8 <HAL_GPIO_WritePin>
}
 8000622:	bf00      	nop
 8000624:	3708      	adds	r7, #8
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40020800 	.word	0x40020800
 8000630:	200000e8 	.word	0x200000e8

08000634 <EPD_352_refresh>:
/**
 * @brief 
 * 
 */
void EPD_352_refresh(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
    uint8_t busy = 0;
 800063a:	2300      	movs	r3, #0
 800063c:	71fb      	strb	r3, [r7, #7]
    EPD_352_SendCommand(0x17);
 800063e:	2017      	movs	r0, #23
 8000640:	f7ff ffac 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0xA5);
 8000644:	20a5      	movs	r0, #165	@ 0xa5
 8000646:	f7ff ffcf 	bl	80005e8 <EPD_352_SendData>
    while(!busy)
 800064a:	e005      	b.n	8000658 <EPD_352_refresh+0x24>
    busy = HAL_GPIO_ReadPin(BUSY_GPIO_Port, BUSY_Pin);
 800064c:	2140      	movs	r1, #64	@ 0x40
 800064e:	4807      	ldr	r0, [pc, #28]	@ (800066c <EPD_352_refresh+0x38>)
 8000650:	f001 fc2a 	bl	8001ea8 <HAL_GPIO_ReadPin>
 8000654:	4603      	mov	r3, r0
 8000656:	71fb      	strb	r3, [r7, #7]
    while(!busy)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d0f6      	beq.n	800064c <EPD_352_refresh+0x18>
    HAL_Delay(200);
 800065e:	20c8      	movs	r0, #200	@ 0xc8
 8000660:	f001 f950 	bl	8001904 <HAL_Delay>
}
 8000664:	bf00      	nop
 8000666:	3708      	adds	r7, #8
 8000668:	46bd      	mov	sp, r7
 800066a:	bd80      	pop	{r7, pc}
 800066c:	40020800 	.word	0x40020800

08000670 <EPD_352_lut_GC>:
/**
 * @brief
 *
 */
void EPD_352_lut_GC(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b082      	sub	sp, #8
 8000674:	af00      	add	r7, sp, #0
    uint8_t count;
    EPD_352_SendCommand(0x20); // Set vcom
 8000676:	2020      	movs	r0, #32
 8000678:	f7ff ff90 	bl	800059c <EPD_352_SendCommand>
    for (count = 0; count< 56; count++)
 800067c:	2300      	movs	r3, #0
 800067e:	71fb      	strb	r3, [r7, #7]
 8000680:	e008      	b.n	8000694 <EPD_352_lut_GC+0x24>
    {
        EPD_352_SendData(EPD_3IN52_lut_R20_GC[count]);
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	4a41      	ldr	r2, [pc, #260]	@ (800078c <EPD_352_lut_GC+0x11c>)
 8000686:	5cd3      	ldrb	r3, [r2, r3]
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff ffad 	bl	80005e8 <EPD_352_SendData>
    for (count = 0; count< 56; count++)
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	3301      	adds	r3, #1
 8000692:	71fb      	strb	r3, [r7, #7]
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	2b37      	cmp	r3, #55	@ 0x37
 8000698:	d9f3      	bls.n	8000682 <EPD_352_lut_GC+0x12>
    }
    EPD_352_SendCommand(0x21); // red not use
 800069a:	2021      	movs	r0, #33	@ 0x21
 800069c:	f7ff ff7e 	bl	800059c <EPD_352_SendCommand>
    for (count = 0; count< 42; count++)
 80006a0:	2300      	movs	r3, #0
 80006a2:	71fb      	strb	r3, [r7, #7]
 80006a4:	e008      	b.n	80006b8 <EPD_352_lut_GC+0x48>
    {
        EPD_352_SendData(EPD_3IN52_lut_R21_GC[count]);
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	4a39      	ldr	r2, [pc, #228]	@ (8000790 <EPD_352_lut_GC+0x120>)
 80006aa:	5cd3      	ldrb	r3, [r2, r3]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ff9b 	bl	80005e8 <EPD_352_SendData>
    for (count = 0; count< 42; count++)
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	3301      	adds	r3, #1
 80006b6:	71fb      	strb	r3, [r7, #7]
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	2b29      	cmp	r3, #41	@ 0x29
 80006bc:	d9f3      	bls.n	80006a6 <EPD_352_lut_GC+0x36>
    }
    EPD_352_SendCommand(0x24); // Set bb b
 80006be:	2024      	movs	r0, #36	@ 0x24
 80006c0:	f7ff ff6c 	bl	800059c <EPD_352_SendCommand>
    for (count = 0; count< 42; count++)
 80006c4:	2300      	movs	r3, #0
 80006c6:	71fb      	strb	r3, [r7, #7]
 80006c8:	e008      	b.n	80006dc <EPD_352_lut_GC+0x6c>
    {
        EPD_352_SendData(EPD_3IN52_lut_R24_GC[count]);
 80006ca:	79fb      	ldrb	r3, [r7, #7]
 80006cc:	4a31      	ldr	r2, [pc, #196]	@ (8000794 <EPD_352_lut_GC+0x124>)
 80006ce:	5cd3      	ldrb	r3, [r2, r3]
 80006d0:	4618      	mov	r0, r3
 80006d2:	f7ff ff89 	bl	80005e8 <EPD_352_SendData>
    for (count = 0; count< 42; count++)
 80006d6:	79fb      	ldrb	r3, [r7, #7]
 80006d8:	3301      	adds	r3, #1
 80006da:	71fb      	strb	r3, [r7, #7]
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	2b29      	cmp	r3, #41	@ 0x29
 80006e0:	d9f3      	bls.n	80006ca <EPD_352_lut_GC+0x5a>
    }
    if (EPD_352_FLAG == 0)
 80006e2:	4b2d      	ldr	r3, [pc, #180]	@ (8000798 <EPD_352_lut_GC+0x128>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d127      	bne.n	800073a <EPD_352_lut_GC+0xca>
    {
        EPD_352_SendCommand(0x22); // Set bw r
 80006ea:	2022      	movs	r0, #34	@ 0x22
 80006ec:	f7ff ff56 	bl	800059c <EPD_352_SendCommand>
        for (count = 0; count< 56; count++)
 80006f0:	2300      	movs	r3, #0
 80006f2:	71fb      	strb	r3, [r7, #7]
 80006f4:	e008      	b.n	8000708 <EPD_352_lut_GC+0x98>
        {
            EPD_352_SendData(EPD_3IN52_lut_R22_GC[count]);
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	4a28      	ldr	r2, [pc, #160]	@ (800079c <EPD_352_lut_GC+0x12c>)
 80006fa:	5cd3      	ldrb	r3, [r2, r3]
 80006fc:	4618      	mov	r0, r3
 80006fe:	f7ff ff73 	bl	80005e8 <EPD_352_SendData>
        for (count = 0; count< 56; count++)
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	3301      	adds	r3, #1
 8000706:	71fb      	strb	r3, [r7, #7]
 8000708:	79fb      	ldrb	r3, [r7, #7]
 800070a:	2b37      	cmp	r3, #55	@ 0x37
 800070c:	d9f3      	bls.n	80006f6 <EPD_352_lut_GC+0x86>
        }
        EPD_352_SendCommand(0x23); // Set wb w
 800070e:	2023      	movs	r0, #35	@ 0x23
 8000710:	f7ff ff44 	bl	800059c <EPD_352_SendCommand>
        for (count = 0; count< 42; count++)
 8000714:	2300      	movs	r3, #0
 8000716:	71fb      	strb	r3, [r7, #7]
 8000718:	e008      	b.n	800072c <EPD_352_lut_GC+0xbc>
        {
            EPD_352_SendData(EPD_3IN52_lut_R23_GC[count]);
 800071a:	79fb      	ldrb	r3, [r7, #7]
 800071c:	4a20      	ldr	r2, [pc, #128]	@ (80007a0 <EPD_352_lut_GC+0x130>)
 800071e:	5cd3      	ldrb	r3, [r2, r3]
 8000720:	4618      	mov	r0, r3
 8000722:	f7ff ff61 	bl	80005e8 <EPD_352_SendData>
        for (count = 0; count< 42; count++)
 8000726:	79fb      	ldrb	r3, [r7, #7]
 8000728:	3301      	adds	r3, #1
 800072a:	71fb      	strb	r3, [r7, #7]
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2b29      	cmp	r3, #41	@ 0x29
 8000730:	d9f3      	bls.n	800071a <EPD_352_lut_GC+0xaa>
        }
        EPD_352_FLAG = 1; // Set flag to indicate that GC LUT has been loaded
 8000732:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <EPD_352_lut_GC+0x128>)
 8000734:	2201      	movs	r2, #1
 8000736:	701a      	strb	r2, [r3, #0]
        for (count = 0; count< 56; count++)
        {
            EPD_352_SendData(EPD_3IN52_lut_R22_GC[count]);
        }
    }
}
 8000738:	e023      	b.n	8000782 <EPD_352_lut_GC+0x112>
        EPD_352_SendCommand(0x22); // Set bw r
 800073a:	2022      	movs	r0, #34	@ 0x22
 800073c:	f7ff ff2e 	bl	800059c <EPD_352_SendCommand>
        for (count = 0; count< 42; count++)
 8000740:	2300      	movs	r3, #0
 8000742:	71fb      	strb	r3, [r7, #7]
 8000744:	e008      	b.n	8000758 <EPD_352_lut_GC+0xe8>
            EPD_352_SendData(EPD_3IN52_lut_R23_GC[count]);
 8000746:	79fb      	ldrb	r3, [r7, #7]
 8000748:	4a15      	ldr	r2, [pc, #84]	@ (80007a0 <EPD_352_lut_GC+0x130>)
 800074a:	5cd3      	ldrb	r3, [r2, r3]
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ff4b 	bl	80005e8 <EPD_352_SendData>
        for (count = 0; count< 42; count++)
 8000752:	79fb      	ldrb	r3, [r7, #7]
 8000754:	3301      	adds	r3, #1
 8000756:	71fb      	strb	r3, [r7, #7]
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	2b29      	cmp	r3, #41	@ 0x29
 800075c:	d9f3      	bls.n	8000746 <EPD_352_lut_GC+0xd6>
        EPD_352_SendCommand(0x23); // Set wb w
 800075e:	2023      	movs	r0, #35	@ 0x23
 8000760:	f7ff ff1c 	bl	800059c <EPD_352_SendCommand>
        for (count = 0; count< 56; count++)
 8000764:	2300      	movs	r3, #0
 8000766:	71fb      	strb	r3, [r7, #7]
 8000768:	e008      	b.n	800077c <EPD_352_lut_GC+0x10c>
            EPD_352_SendData(EPD_3IN52_lut_R22_GC[count]);
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <EPD_352_lut_GC+0x12c>)
 800076e:	5cd3      	ldrb	r3, [r2, r3]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff39 	bl	80005e8 <EPD_352_SendData>
        for (count = 0; count< 56; count++)
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	3301      	adds	r3, #1
 800077a:	71fb      	strb	r3, [r7, #7]
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	2b37      	cmp	r3, #55	@ 0x37
 8000780:	d9f3      	bls.n	800076a <EPD_352_lut_GC+0xfa>
}
 8000782:	bf00      	nop
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	08005e80 	.word	0x08005e80
 8000790:	08005eb8 	.word	0x08005eb8
 8000794:	08005f54 	.word	0x08005f54
 8000798:	20000078 	.word	0x20000078
 800079c:	08005ee4 	.word	0x08005ee4
 80007a0:	08005f1c 	.word	0x08005f1c

080007a4 <EPD_352_Init>:
/**
 * @brief 
 * 
 */
void EPD_352_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
    EPD_352_FLAG = 0;
 80007a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000858 <EPD_352_Init+0xb4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
    EPD_352_Reset(); // Reset the display
 80007ae:	f000 f941 	bl	8000a34 <EPD_352_Reset>

    //HAL_GPIO_WritePin(SPI1_SCK_GPIO_Port,SPI1_SCK_Pin,GPIO_PIN_RESET);
  //  EPD_352_SendCommand(0x00); // SPI INIT
    EPD_352_SendCommand(0x00); // Panel setting
 80007b2:	2000      	movs	r0, #0
 80007b4:	f7ff fef2 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0xFF); // 0x0F: 1/7.5, 0x0B: 1/7, 0x0A: 1/6.5, 0x09: 1/6
 80007b8:	20ff      	movs	r0, #255	@ 0xff
 80007ba:	f7ff ff15 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x01); // 0x0F: 1/7.5, 0x0B: 1/7, 0x0A: 1/6.5, 0x09: 1/6
 80007be:	2001      	movs	r0, #1
 80007c0:	f7ff ff12 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x01); // Power setting
 80007c4:	2001      	movs	r0, #1
 80007c6:	f7ff fee9 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x03); // 0x03: VDS_EN, VDG_EN, VCOM_EN
 80007ca:	2003      	movs	r0, #3
 80007cc:	f7ff ff0c 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x10);            //  x x x VCOM_SLWE VGH[3:0]   VGH=20V, VGL=-20V	
 80007d0:	2010      	movs	r0, #16
 80007d2:	f7ff ff09 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x3F);            //  x x VSH[5:0]	VSH = 15V
 80007d6:	203f      	movs	r0, #63	@ 0x3f
 80007d8:	f7ff ff06 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x3F);            //  x x VSL[5:0]	VSL=-15V
 80007dc:	203f      	movs	r0, #63	@ 0x3f
 80007de:	f7ff ff03 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x03);            //  OPTEN VDHR[6:0]  VHDR=6.4V
 80007e2:	2003      	movs	r0, #3
 80007e4:	f7ff ff00 	bl	80005e8 <EPD_352_SendData>
                                       // T_VDS_OFF[1:0] 00=1 frame; 01=2 frame; 10=3 frame; 11=4 frame
    EPD_352_SendCommand(0x06);         // booster soft start   BTST 
 80007e8:	2006      	movs	r0, #6
 80007ea:	f7ff fed7 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x37);            //  BT_PHA[7:0]  	
 80007ee:	2037      	movs	r0, #55	@ 0x37
 80007f0:	f7ff fefa 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x3D);            //  BT_PHB[7:0]	
 80007f4:	203d      	movs	r0, #61	@ 0x3d
 80007f6:	f7ff fef7 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x3D);            //  x x BT_PHC[5:0]	
 80007fa:	203d      	movs	r0, #61	@ 0x3d
 80007fc:	f7ff fef4 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x60);         // TCON setting			TCON 
 8000800:	2060      	movs	r0, #96	@ 0x60
 8000802:	f7ff fecb 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x22);            // S2G[3:0] G2S[3:0]   non-overlap = 12		
 8000806:	2022      	movs	r0, #34	@ 0x22
 8000808:	f7ff feee 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x82);         // VCOM_DC setting		VDCS 
 800080c:	2082      	movs	r0, #130	@ 0x82
 800080e:	f7ff fec5 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x07);            // x  VDCS[6:0]	VCOM_DC value= -1.9v    00~3f,0x12=-1.9v
 8000812:	2007      	movs	r0, #7
 8000814:	f7ff fee8 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x30);			 
 8000818:	2030      	movs	r0, #48	@ 0x30
 800081a:	f7ff febf 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x09);		
 800081e:	2009      	movs	r0, #9
 8000820:	f7ff fee2 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0xe3);         // power saving			PWS 
 8000824:	20e3      	movs	r0, #227	@ 0xe3
 8000826:	f7ff feb9 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0x88);            // VCOM_W[3:0] SD_W[3:0]
 800082a:	2088      	movs	r0, #136	@ 0x88
 800082c:	f7ff fedc 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x61);         // resoultion setting 
 8000830:	2061      	movs	r0, #97	@ 0x61
 8000832:	f7ff feb3 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0xf0);            //  HRES[7:3] 0 0 0	
 8000836:	20f0      	movs	r0, #240	@ 0xf0
 8000838:	f7ff fed6 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x01);            //  x x x x x x x VRES[8]	
 800083c:	2001      	movs	r0, #1
 800083e:	f7ff fed3 	bl	80005e8 <EPD_352_SendData>
    EPD_352_SendData(0x68);            //  VRES[7:0]
 8000842:	2068      	movs	r0, #104	@ 0x68
 8000844:	f7ff fed0 	bl	80005e8 <EPD_352_SendData>

    EPD_352_SendCommand(0x50);			
 8000848:	2050      	movs	r0, #80	@ 0x50
 800084a:	f7ff fea7 	bl	800059c <EPD_352_SendCommand>
    EPD_352_SendData(0xB7);	
 800084e:	20b7      	movs	r0, #183	@ 0xb7
 8000850:	f7ff feca 	bl	80005e8 <EPD_352_SendData>
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20000078 	.word	0x20000078

0800085c <EPD_352_display>:
 * @brief 
 * 
 * @param picData 
 */
void EPD_352_display(uint8_t* picData)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr

08000870 <EPD_352_display_NUM>:
 * @brief
 *
 * @param NUM
 */
void EPD_352_display_NUM(uint8_t NUM)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
    uint16_t row, column;
    EPD_352_SendCommand(0x13);
 800087a:	2013      	movs	r0, #19
 800087c:	f7ff fe8e 	bl	800059c <EPD_352_SendCommand>
    for(column = 0; column < 200; column++)
 8000880:	2300      	movs	r3, #0
 8000882:	81bb      	strh	r3, [r7, #12]
 8000884:	e0cd      	b.n	8000a22 <EPD_352_display_NUM+0x1b2>
    {
        for(row = 0; row < 200; row++)
 8000886:	2300      	movs	r3, #0
 8000888:	81fb      	strh	r3, [r7, #14]
 800088a:	e0c3      	b.n	8000a14 <EPD_352_display_NUM+0x1a4>
        {
            switch (NUM)
 800088c:	79fb      	ldrb	r3, [r7, #7]
 800088e:	2bff      	cmp	r3, #255	@ 0xff
 8000890:	d03b      	beq.n	800090a <EPD_352_display_NUM+0x9a>
 8000892:	2bff      	cmp	r3, #255	@ 0xff
 8000894:	f300 80ba 	bgt.w	8000a0c <EPD_352_display_NUM+0x19c>
 8000898:	2bf0      	cmp	r3, #240	@ 0xf0
 800089a:	d074      	beq.n	8000986 <EPD_352_display_NUM+0x116>
 800089c:	2bf0      	cmp	r3, #240	@ 0xf0
 800089e:	f300 80b5 	bgt.w	8000a0c <EPD_352_display_NUM+0x19c>
 80008a2:	2baa      	cmp	r3, #170	@ 0xaa
 80008a4:	d039      	beq.n	800091a <EPD_352_display_NUM+0xaa>
 80008a6:	2baa      	cmp	r3, #170	@ 0xaa
 80008a8:	f300 80b0 	bgt.w	8000a0c <EPD_352_display_NUM+0x19c>
 80008ac:	2b0f      	cmp	r3, #15
 80008ae:	dc29      	bgt.n	8000904 <EPD_352_display_NUM+0x94>
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	f2c0 80ab 	blt.w	8000a0c <EPD_352_display_NUM+0x19c>
 80008b6:	2b0f      	cmp	r3, #15
 80008b8:	f200 80a8 	bhi.w	8000a0c <EPD_352_display_NUM+0x19c>
 80008bc:	a201      	add	r2, pc, #4	@ (adr r2, 80008c4 <EPD_352_display_NUM+0x54>)
 80008be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c2:	bf00      	nop
 80008c4:	08000913 	.word	0x08000913
 80008c8:	0800099d 	.word	0x0800099d
 80008cc:	080009d9 	.word	0x080009d9
 80008d0:	0800093f 	.word	0x0800093f
 80008d4:	08000a0d 	.word	0x08000a0d
 80008d8:	08000a0d 	.word	0x08000a0d
 80008dc:	08000a0d 	.word	0x08000a0d
 80008e0:	08000a0d 	.word	0x08000a0d
 80008e4:	08000a0d 	.word	0x08000a0d
 80008e8:	08000a0d 	.word	0x08000a0d
 80008ec:	08000a0d 	.word	0x08000a0d
 80008f0:	08000a0d 	.word	0x08000a0d
 80008f4:	08000a0d 	.word	0x08000a0d
 80008f8:	08000a0d 	.word	0x08000a0d
 80008fc:	08000a0d 	.word	0x08000a0d
 8000900:	08000971 	.word	0x08000971
 8000904:	2b55      	cmp	r3, #85	@ 0x55
 8000906:	d00c      	beq.n	8000922 <EPD_352_display_NUM+0xb2>
                case EPD_3IN52_Image:
                        //EPD_3IN52_SendData(gImage_1[pcnt++]);
                    break;  
                                        
                default:
                    break;
 8000908:	e080      	b.n	8000a0c <EPD_352_display_NUM+0x19c>
                    EPD_352_SendData(0xFF);
 800090a:	20ff      	movs	r0, #255	@ 0xff
 800090c:	f7ff fe6c 	bl	80005e8 <EPD_352_SendData>
                    break;  
 8000910:	e07d      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    EPD_352_SendData(0x00);
 8000912:	2000      	movs	r0, #0
 8000914:	f7ff fe68 	bl	80005e8 <EPD_352_SendData>
                    break;  
 8000918:	e079      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    EPD_352_SendData(0xAA);  
 800091a:	20aa      	movs	r0, #170	@ 0xaa
 800091c:	f7ff fe64 	bl	80005e8 <EPD_352_SendData>
                    break;
 8000920:	e075      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if(column%2)
 8000922:	89bb      	ldrh	r3, [r7, #12]
 8000924:	f003 0301 	and.w	r3, r3, #1
 8000928:	b29b      	uxth	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d003      	beq.n	8000936 <EPD_352_display_NUM+0xc6>
                        EPD_352_SendData(0xff); //An odd number of Gate line  
 800092e:	20ff      	movs	r0, #255	@ 0xff
 8000930:	f7ff fe5a 	bl	80005e8 <EPD_352_SendData>
                    break;			
 8000934:	e06b      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                        EPD_352_SendData(0x00); //The even line Gate  
 8000936:	2000      	movs	r0, #0
 8000938:	f7ff fe56 	bl	80005e8 <EPD_352_SendData>
                    break;			
 800093c:	e067      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if(row>=(EPD_3IN52_WIDTH/8/2)&&column>=(EPD_3IN52_HEIGHT/2))
 800093e:	89fb      	ldrh	r3, [r7, #14]
 8000940:	2b0e      	cmp	r3, #14
 8000942:	d906      	bls.n	8000952 <EPD_352_display_NUM+0xe2>
 8000944:	89bb      	ldrh	r3, [r7, #12]
 8000946:	2bb3      	cmp	r3, #179	@ 0xb3
 8000948:	d903      	bls.n	8000952 <EPD_352_display_NUM+0xe2>
                        EPD_352_SendData(0xff);
 800094a:	20ff      	movs	r0, #255	@ 0xff
 800094c:	f7ff fe4c 	bl	80005e8 <EPD_352_SendData>
 8000950:	e00d      	b.n	800096e <EPD_352_display_NUM+0xfe>
                    else if(row<(EPD_3IN52_WIDTH/8/2)&&column<(EPD_3IN52_HEIGHT/2))
 8000952:	89fb      	ldrh	r3, [r7, #14]
 8000954:	2b0e      	cmp	r3, #14
 8000956:	d806      	bhi.n	8000966 <EPD_352_display_NUM+0xf6>
 8000958:	89bb      	ldrh	r3, [r7, #12]
 800095a:	2bb3      	cmp	r3, #179	@ 0xb3
 800095c:	d803      	bhi.n	8000966 <EPD_352_display_NUM+0xf6>
                        EPD_352_SendData(0xff);										
 800095e:	20ff      	movs	r0, #255	@ 0xff
 8000960:	f7ff fe42 	bl	80005e8 <EPD_352_SendData>
 8000964:	e003      	b.n	800096e <EPD_352_display_NUM+0xfe>
                        EPD_352_SendData(0x00);
 8000966:	2000      	movs	r0, #0
 8000968:	f7ff fe3e 	bl	80005e8 <EPD_352_SendData>
                    break; 			
 800096c:	e04f      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
 800096e:	e04e      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if(row>=(EPD_3IN52_WIDTH/8/2))
 8000970:	89fb      	ldrh	r3, [r7, #14]
 8000972:	2b0e      	cmp	r3, #14
 8000974:	d903      	bls.n	800097e <EPD_352_display_NUM+0x10e>
                        EPD_352_SendData(0xff);
 8000976:	20ff      	movs	r0, #255	@ 0xff
 8000978:	f7ff fe36 	bl	80005e8 <EPD_352_SendData>
                    break;
 800097c:	e047      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                        EPD_352_SendData(0x00);
 800097e:	2000      	movs	r0, #0
 8000980:	f7ff fe32 	bl	80005e8 <EPD_352_SendData>
                    break;
 8000984:	e043      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if(column>=(EPD_3IN52_HEIGHT/2))
 8000986:	89bb      	ldrh	r3, [r7, #12]
 8000988:	2bb3      	cmp	r3, #179	@ 0xb3
 800098a:	d903      	bls.n	8000994 <EPD_352_display_NUM+0x124>
                        EPD_352_SendData(0xFF);
 800098c:	20ff      	movs	r0, #255	@ 0xff
 800098e:	f7ff fe2b 	bl	80005e8 <EPD_352_SendData>
                    break;
 8000992:	e03c      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                        EPD_352_SendData(0x00);
 8000994:	2000      	movs	r0, #0
 8000996:	f7ff fe27 	bl	80005e8 <EPD_352_SendData>
                    break;
 800099a:	e038      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if(column==0||column==(EPD_3IN52_HEIGHT-1))
 800099c:	89bb      	ldrh	r3, [r7, #12]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d004      	beq.n	80009ac <EPD_352_display_NUM+0x13c>
 80009a2:	89bb      	ldrh	r3, [r7, #12]
 80009a4:	f240 1267 	movw	r2, #359	@ 0x167
 80009a8:	4293      	cmp	r3, r2
 80009aa:	d103      	bne.n	80009b4 <EPD_352_display_NUM+0x144>
                        EPD_352_SendData(0x00);						
 80009ac:	2000      	movs	r0, #0
 80009ae:	f7ff fe1b 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 80009b2:	e02c      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    else if(row==0)
 80009b4:	89fb      	ldrh	r3, [r7, #14]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d103      	bne.n	80009c2 <EPD_352_display_NUM+0x152>
                        EPD_352_SendData(0x7F);
 80009ba:	207f      	movs	r0, #127	@ 0x7f
 80009bc:	f7ff fe14 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 80009c0:	e025      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    else if(row==(EPD_3IN52_WIDTH/8-1))
 80009c2:	89fb      	ldrh	r3, [r7, #14]
 80009c4:	2b1d      	cmp	r3, #29
 80009c6:	d103      	bne.n	80009d0 <EPD_352_display_NUM+0x160>
                        EPD_352_SendData(0xFE);					
 80009c8:	20fe      	movs	r0, #254	@ 0xfe
 80009ca:	f7ff fe0d 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 80009ce:	e01e      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                        EPD_352_SendData(0xFF);
 80009d0:	20ff      	movs	r0, #255	@ 0xff
 80009d2:	f7ff fe09 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 80009d6:	e01a      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    if((row>=(EPD_3IN52_WIDTH/8/3)&&row<=(EPD_3IN52_WIDTH/8/3*2)&&column<=(EPD_3IN52_HEIGHT/3))||(row>=(EPD_3IN52_WIDTH/8/3)&&row<=(EPD_3IN52_WIDTH/8/3*2)&&column>=(EPD_3IN52_HEIGHT/3*2)))
 80009d8:	89fb      	ldrh	r3, [r7, #14]
 80009da:	2b09      	cmp	r3, #9
 80009dc:	d905      	bls.n	80009ea <EPD_352_display_NUM+0x17a>
 80009de:	89fb      	ldrh	r3, [r7, #14]
 80009e0:	2b14      	cmp	r3, #20
 80009e2:	d802      	bhi.n	80009ea <EPD_352_display_NUM+0x17a>
 80009e4:	89bb      	ldrh	r3, [r7, #12]
 80009e6:	2b78      	cmp	r3, #120	@ 0x78
 80009e8:	d908      	bls.n	80009fc <EPD_352_display_NUM+0x18c>
 80009ea:	89fb      	ldrh	r3, [r7, #14]
 80009ec:	2b09      	cmp	r3, #9
 80009ee:	d909      	bls.n	8000a04 <EPD_352_display_NUM+0x194>
 80009f0:	89fb      	ldrh	r3, [r7, #14]
 80009f2:	2b14      	cmp	r3, #20
 80009f4:	d806      	bhi.n	8000a04 <EPD_352_display_NUM+0x194>
 80009f6:	89bb      	ldrh	r3, [r7, #12]
 80009f8:	2bef      	cmp	r3, #239	@ 0xef
 80009fa:	d903      	bls.n	8000a04 <EPD_352_display_NUM+0x194>
                        EPD_352_SendData(0x00);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff fdf3 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 8000a02:	e004      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                        EPD_352_SendData(0xFF);
 8000a04:	20ff      	movs	r0, #255	@ 0xff
 8000a06:	f7ff fdef 	bl	80005e8 <EPD_352_SendData>
                    break; 					
 8000a0a:	e000      	b.n	8000a0e <EPD_352_display_NUM+0x19e>
                    break;
 8000a0c:	bf00      	nop
        for(row = 0; row < 200; row++)
 8000a0e:	89fb      	ldrh	r3, [r7, #14]
 8000a10:	3301      	adds	r3, #1
 8000a12:	81fb      	strh	r3, [r7, #14]
 8000a14:	89fb      	ldrh	r3, [r7, #14]
 8000a16:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a18:	f67f af38 	bls.w	800088c <EPD_352_display_NUM+0x1c>
    for(column = 0; column < 200; column++)
 8000a1c:	89bb      	ldrh	r3, [r7, #12]
 8000a1e:	3301      	adds	r3, #1
 8000a20:	81bb      	strh	r3, [r7, #12]
 8000a22:	89bb      	ldrh	r3, [r7, #12]
 8000a24:	2bc7      	cmp	r3, #199	@ 0xc7
 8000a26:	f67f af2e 	bls.w	8000886 <EPD_352_display_NUM+0x16>
            }
        }
    }
}
 8000a2a:	bf00      	nop
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <EPD_352_Reset>:
/**
 * @brief Reset the EPD 3.52" display.
 * 
 */
void EPD_352_Reset(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000a38:	2201      	movs	r2, #1
 8000a3a:	2180      	movs	r1, #128	@ 0x80
 8000a3c:	480b      	ldr	r0, [pc, #44]	@ (8000a6c <EPD_352_Reset+0x38>)
 8000a3e:	f001 fa4b 	bl	8001ed8 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8000a42:	20c8      	movs	r0, #200	@ 0xc8
 8000a44:	f000 ff5e 	bl	8001904 <HAL_Delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2180      	movs	r1, #128	@ 0x80
 8000a4c:	4807      	ldr	r0, [pc, #28]	@ (8000a6c <EPD_352_Reset+0x38>)
 8000a4e:	f001 fa43 	bl	8001ed8 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000a52:	2001      	movs	r0, #1
 8000a54:	f000 ff56 	bl	8001904 <HAL_Delay>
    HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000a58:	2201      	movs	r2, #1
 8000a5a:	2180      	movs	r1, #128	@ 0x80
 8000a5c:	4803      	ldr	r0, [pc, #12]	@ (8000a6c <EPD_352_Reset+0x38>)
 8000a5e:	f001 fa3b 	bl	8001ed8 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8000a62:	20c8      	movs	r0, #200	@ 0xc8
 8000a64:	f000 ff4e 	bl	8001904 <HAL_Delay>
}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	40020800 	.word	0x40020800

08000a70 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(uint8_t *image, uint16_t Width, uint16_t Height, uint16_t Rotate, uint16_t Color)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b085      	sub	sp, #20
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	4608      	mov	r0, r1
 8000a7a:	4611      	mov	r1, r2
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4603      	mov	r3, r0
 8000a80:	817b      	strh	r3, [r7, #10]
 8000a82:	460b      	mov	r3, r1
 8000a84:	813b      	strh	r3, [r7, #8]
 8000a86:	4613      	mov	r3, r2
 8000a88:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8000a8a:	4b23      	ldr	r3, [pc, #140]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8000a90:	4a21      	ldr	r2, [pc, #132]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000a92:	68fb      	ldr	r3, [r7, #12]
 8000a94:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8000a96:	4a20      	ldr	r2, [pc, #128]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000a98:	897b      	ldrh	r3, [r7, #10]
 8000a9a:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8000a9c:	4a1e      	ldr	r2, [pc, #120]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000a9e:	893b      	ldrh	r3, [r7, #8]
 8000aa0:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;
 8000aa2:	4a1d      	ldr	r2, [pc, #116]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000aa4:	8b3b      	ldrh	r3, [r7, #24]
 8000aa6:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8000aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000aaa:	2202      	movs	r2, #2
 8000aac:	82da      	strh	r2, [r3, #22]

    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8000aae:	897b      	ldrh	r3, [r7, #10]
 8000ab0:	f003 0307 	and.w	r3, r3, #7
 8000ab4:	b29b      	uxth	r3, r3
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d103      	bne.n	8000ac2 <Paint_NewImage+0x52>
 8000aba:	897b      	ldrh	r3, [r7, #10]
 8000abc:	08db      	lsrs	r3, r3, #3
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	e004      	b.n	8000acc <Paint_NewImage+0x5c>
 8000ac2:	897b      	ldrh	r3, [r7, #10]
 8000ac4:	08db      	lsrs	r3, r3, #3
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	3301      	adds	r3, #1
 8000aca:	b29b      	uxth	r3, r3
 8000acc:	4a12      	ldr	r2, [pc, #72]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000ace:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;
 8000ad0:	4a11      	ldr	r2, [pc, #68]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000ad2:	893b      	ldrh	r3, [r7, #8]
 8000ad4:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);

    Paint.Rotate = Rotate;
 8000ad6:	4a10      	ldr	r2, [pc, #64]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000ad8:	88fb      	ldrh	r3, [r7, #6]
 8000ada:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8000adc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	821a      	strh	r2, [r3, #16]

    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8000ae2:	88fb      	ldrh	r3, [r7, #6]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d002      	beq.n	8000aee <Paint_NewImage+0x7e>
 8000ae8:	88fb      	ldrh	r3, [r7, #6]
 8000aea:	2bb4      	cmp	r3, #180	@ 0xb4
 8000aec:	d106      	bne.n	8000afc <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8000aee:	4a0a      	ldr	r2, [pc, #40]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000af0:	897b      	ldrh	r3, [r7, #10]
 8000af2:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8000af4:	4a08      	ldr	r2, [pc, #32]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000af6:	893b      	ldrh	r3, [r7, #8]
 8000af8:	80d3      	strh	r3, [r2, #6]
 8000afa:	e006      	b.n	8000b0a <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8000afc:	4a06      	ldr	r2, [pc, #24]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000afe:	893b      	ldrh	r3, [r7, #8]
 8000b00:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8000b02:	4a05      	ldr	r2, [pc, #20]	@ (8000b18 <Paint_NewImage+0xa8>)
 8000b04:	897b      	ldrh	r3, [r7, #10]
 8000b06:	80d3      	strh	r3, [r2, #6]
    }
}
 8000b08:	bf00      	nop
 8000b0a:	bf00      	nop
 8000b0c:	3714      	adds	r7, #20
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	2000007c 	.word	0x2000007c

08000b1c <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(uint8_t *image)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8000b24:	4a04      	ldr	r2, [pc, #16]	@ (8000b38 <Paint_SelectImage+0x1c>)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	6013      	str	r3, [r2, #0]
}
 8000b2a:	bf00      	nop
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	2000007c 	.word	0x2000007c

08000b3c <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(uint16_t Color)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b089      	sub	sp, #36	@ 0x24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4603      	mov	r3, r0
 8000b44:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2) {
 8000b46:	4b50      	ldr	r3, [pc, #320]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b48:	8adb      	ldrh	r3, [r3, #22]
 8000b4a:	2b02      	cmp	r3, #2
 8000b4c:	d125      	bne.n	8000b9a <Paint_Clear+0x5e>
		for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000b4e:	2300      	movs	r3, #0
 8000b50:	83fb      	strh	r3, [r7, #30]
 8000b52:	e01c      	b.n	8000b8e <Paint_Clear+0x52>
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8000b54:	2300      	movs	r3, #0
 8000b56:	83bb      	strh	r3, [r7, #28]
 8000b58:	e011      	b.n	8000b7e <Paint_Clear+0x42>
				uint32_t Addr = X + Y*Paint.WidthByte;
 8000b5a:	8bba      	ldrh	r2, [r7, #28]
 8000b5c:	8bfb      	ldrh	r3, [r7, #30]
 8000b5e:	494a      	ldr	r1, [pc, #296]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b60:	8a49      	ldrh	r1, [r1, #18]
 8000b62:	fb01 f303 	mul.w	r3, r1, r3
 8000b66:	4413      	add	r3, r2
 8000b68:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 8000b6a:	4b47      	ldr	r3, [pc, #284]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
 8000b70:	4413      	add	r3, r2
 8000b72:	88fa      	ldrh	r2, [r7, #6]
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	701a      	strb	r2, [r3, #0]
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8000b78:	8bbb      	ldrh	r3, [r7, #28]
 8000b7a:	3301      	adds	r3, #1
 8000b7c:	83bb      	strh	r3, [r7, #28]
 8000b7e:	4b42      	ldr	r3, [pc, #264]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b80:	8a5b      	ldrh	r3, [r3, #18]
 8000b82:	8bba      	ldrh	r2, [r7, #28]
 8000b84:	429a      	cmp	r2, r3
 8000b86:	d3e8      	bcc.n	8000b5a <Paint_Clear+0x1e>
		for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000b88:	8bfb      	ldrh	r3, [r7, #30]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	83fb      	strh	r3, [r7, #30]
 8000b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b90:	8a9b      	ldrh	r3, [r3, #20]
 8000b92:	8bfa      	ldrh	r2, [r7, #30]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d3dd      	bcc.n	8000b54 <Paint_Clear+0x18>
				uint32_t Addr = X + Y*Paint.WidthByte;
				Paint.Image[Addr] = (Color<<4)|Color;
			}
		}
	}
}
 8000b98:	e070      	b.n	8000c7c <Paint_Clear+0x140>
    }else if(Paint.Scale == 4) {
 8000b9a:	4b3b      	ldr	r3, [pc, #236]	@ (8000c88 <Paint_Clear+0x14c>)
 8000b9c:	8adb      	ldrh	r3, [r3, #22]
 8000b9e:	2b04      	cmp	r3, #4
 8000ba0:	d138      	bne.n	8000c14 <Paint_Clear+0xd8>
        for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	837b      	strh	r3, [r7, #26]
 8000ba6:	e02f      	b.n	8000c08 <Paint_Clear+0xcc>
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {
 8000ba8:	2300      	movs	r3, #0
 8000baa:	833b      	strh	r3, [r7, #24]
 8000bac:	e024      	b.n	8000bf8 <Paint_Clear+0xbc>
				uint32_t Addr = X + Y*Paint.WidthByte;
 8000bae:	8b3a      	ldrh	r2, [r7, #24]
 8000bb0:	8b7b      	ldrh	r3, [r7, #26]
 8000bb2:	4935      	ldr	r1, [pc, #212]	@ (8000c88 <Paint_Clear+0x14c>)
 8000bb4:	8a49      	ldrh	r1, [r1, #18]
 8000bb6:	fb01 f303 	mul.w	r3, r1, r3
 8000bba:	4413      	add	r3, r2
 8000bbc:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<6)|(Color<<4)|(Color<<2)|Color;
 8000bbe:	88fb      	ldrh	r3, [r7, #6]
 8000bc0:	b25b      	sxtb	r3, r3
 8000bc2:	019b      	lsls	r3, r3, #6
 8000bc4:	b25a      	sxtb	r2, r3
 8000bc6:	88fb      	ldrh	r3, [r7, #6]
 8000bc8:	b25b      	sxtb	r3, r3
 8000bca:	011b      	lsls	r3, r3, #4
 8000bcc:	b25b      	sxtb	r3, r3
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	b25a      	sxtb	r2, r3
 8000bd2:	88fb      	ldrh	r3, [r7, #6]
 8000bd4:	b25b      	sxtb	r3, r3
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	b25b      	sxtb	r3, r3
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	b25a      	sxtb	r2, r3
 8000bde:	88fb      	ldrh	r3, [r7, #6]
 8000be0:	b25b      	sxtb	r3, r3
 8000be2:	4313      	orrs	r3, r2
 8000be4:	b259      	sxtb	r1, r3
 8000be6:	4b28      	ldr	r3, [pc, #160]	@ (8000c88 <Paint_Clear+0x14c>)
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	4413      	add	r3, r2
 8000bee:	b2ca      	uxtb	r2, r1
 8000bf0:	701a      	strb	r2, [r3, #0]
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {
 8000bf2:	8b3b      	ldrh	r3, [r7, #24]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	833b      	strh	r3, [r7, #24]
 8000bf8:	4b23      	ldr	r3, [pc, #140]	@ (8000c88 <Paint_Clear+0x14c>)
 8000bfa:	8a5b      	ldrh	r3, [r3, #18]
 8000bfc:	8b3a      	ldrh	r2, [r7, #24]
 8000bfe:	429a      	cmp	r2, r3
 8000c00:	d3d5      	bcc.n	8000bae <Paint_Clear+0x72>
        for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000c02:	8b7b      	ldrh	r3, [r7, #26]
 8000c04:	3301      	adds	r3, #1
 8000c06:	837b      	strh	r3, [r7, #26]
 8000c08:	4b1f      	ldr	r3, [pc, #124]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c0a:	8a9b      	ldrh	r3, [r3, #20]
 8000c0c:	8b7a      	ldrh	r2, [r7, #26]
 8000c0e:	429a      	cmp	r2, r3
 8000c10:	d3ca      	bcc.n	8000ba8 <Paint_Clear+0x6c>
}
 8000c12:	e033      	b.n	8000c7c <Paint_Clear+0x140>
	}else if(Paint.Scale == 6 || Paint.Scale == 7) {
 8000c14:	4b1c      	ldr	r3, [pc, #112]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c16:	8adb      	ldrh	r3, [r3, #22]
 8000c18:	2b06      	cmp	r3, #6
 8000c1a:	d003      	beq.n	8000c24 <Paint_Clear+0xe8>
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c1e:	8adb      	ldrh	r3, [r3, #22]
 8000c20:	2b07      	cmp	r3, #7
 8000c22:	d12b      	bne.n	8000c7c <Paint_Clear+0x140>
		for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000c24:	2300      	movs	r3, #0
 8000c26:	82fb      	strh	r3, [r7, #22]
 8000c28:	e023      	b.n	8000c72 <Paint_Clear+0x136>
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	82bb      	strh	r3, [r7, #20]
 8000c2e:	e018      	b.n	8000c62 <Paint_Clear+0x126>
				uint32_t Addr = X + Y*Paint.WidthByte;
 8000c30:	8aba      	ldrh	r2, [r7, #20]
 8000c32:	8afb      	ldrh	r3, [r7, #22]
 8000c34:	4914      	ldr	r1, [pc, #80]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c36:	8a49      	ldrh	r1, [r1, #18]
 8000c38:	fb01 f303 	mul.w	r3, r1, r3
 8000c3c:	4413      	add	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
				Paint.Image[Addr] = (Color<<4)|Color;
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	b25b      	sxtb	r3, r3
 8000c44:	011b      	lsls	r3, r3, #4
 8000c46:	b25a      	sxtb	r2, r3
 8000c48:	88fb      	ldrh	r3, [r7, #6]
 8000c4a:	b25b      	sxtb	r3, r3
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	b259      	sxtb	r1, r3
 8000c50:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	693b      	ldr	r3, [r7, #16]
 8000c56:	4413      	add	r3, r2
 8000c58:	b2ca      	uxtb	r2, r1
 8000c5a:	701a      	strb	r2, [r3, #0]
			for (uint16_t X = 0; X < Paint.WidthByte; X++ ) {
 8000c5c:	8abb      	ldrh	r3, [r7, #20]
 8000c5e:	3301      	adds	r3, #1
 8000c60:	82bb      	strh	r3, [r7, #20]
 8000c62:	4b09      	ldr	r3, [pc, #36]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c64:	8a5b      	ldrh	r3, [r3, #18]
 8000c66:	8aba      	ldrh	r2, [r7, #20]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	d3e1      	bcc.n	8000c30 <Paint_Clear+0xf4>
		for (uint16_t Y = 0; Y < Paint.HeightByte; Y++) {
 8000c6c:	8afb      	ldrh	r3, [r7, #22]
 8000c6e:	3301      	adds	r3, #1
 8000c70:	82fb      	strh	r3, [r7, #22]
 8000c72:	4b05      	ldr	r3, [pc, #20]	@ (8000c88 <Paint_Clear+0x14c>)
 8000c74:	8a9b      	ldrh	r3, [r3, #20]
 8000c76:	8afa      	ldrh	r2, [r7, #22]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d3d6      	bcc.n	8000c2a <Paint_Clear+0xee>
}
 8000c7c:	bf00      	nop
 8000c7e:	3724      	adds	r7, #36	@ 0x24
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	2000007c 	.word	0x2000007c

08000c8c <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
    uint16_t x, y;
    uint32_t Addr = 0;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 8000c98:	2300      	movs	r3, #0
 8000c9a:	81bb      	strh	r3, [r7, #12]
 8000c9c:	e01e      	b.n	8000cdc <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	81fb      	strh	r3, [r7, #14]
 8000ca2:	e013      	b.n	8000ccc <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 8000ca4:	89fa      	ldrh	r2, [r7, #14]
 8000ca6:	89bb      	ldrh	r3, [r7, #12]
 8000ca8:	4912      	ldr	r1, [pc, #72]	@ (8000cf4 <Paint_DrawBitMap+0x68>)
 8000caa:	8a49      	ldrh	r1, [r1, #18]
 8000cac:	fb01 f303 	mul.w	r3, r1, r3
 8000cb0:	4413      	add	r3, r2
 8000cb2:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 8000cb4:	687a      	ldr	r2, [r7, #4]
 8000cb6:	68bb      	ldr	r3, [r7, #8]
 8000cb8:	441a      	add	r2, r3
 8000cba:	4b0e      	ldr	r3, [pc, #56]	@ (8000cf4 <Paint_DrawBitMap+0x68>)
 8000cbc:	6819      	ldr	r1, [r3, #0]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	440b      	add	r3, r1
 8000cc2:	7812      	ldrb	r2, [r2, #0]
 8000cc4:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8000cc6:	89fb      	ldrh	r3, [r7, #14]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	81fb      	strh	r3, [r7, #14]
 8000ccc:	4b09      	ldr	r3, [pc, #36]	@ (8000cf4 <Paint_DrawBitMap+0x68>)
 8000cce:	8a5b      	ldrh	r3, [r3, #18]
 8000cd0:	89fa      	ldrh	r2, [r7, #14]
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d3e6      	bcc.n	8000ca4 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 8000cd6:	89bb      	ldrh	r3, [r7, #12]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	81bb      	strh	r3, [r7, #12]
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <Paint_DrawBitMap+0x68>)
 8000cde:	8a9b      	ldrh	r3, [r3, #20]
 8000ce0:	89ba      	ldrh	r2, [r7, #12]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d3db      	bcc.n	8000c9e <Paint_DrawBitMap+0x12>
        }
    }
}
 8000ce6:	bf00      	nop
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	2000007c 	.word	0x2000007c

08000cf8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b092      	sub	sp, #72	@ 0x48
 8000cfc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cfe:	f000 fd8f 	bl	8001820 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d02:	f000 f8b5 	bl	8000e70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d06:	f000 fa0f 	bl	8001128 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000d0a:	f000 f91b 	bl	8000f44 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000d0e:	f000 f947 	bl	8000fa0 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000d12:	f000 f9b1 	bl	8001078 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000d16:	f000 f9d9 	bl	80010cc <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 8000d1a:	f000 f977 	bl	800100c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  uart_len = sprintf(uart_buf, "SPI_TEST: INIT\r\n");
 8000d1e:	463b      	mov	r3, r7
 8000d20:	494c      	ldr	r1, [pc, #304]	@ (8000e54 <main+0x15c>)
 8000d22:	4618      	mov	r0, r3
 8000d24:	f004 fc7a 	bl	800561c <siprintf>
 8000d28:	63f8      	str	r0, [r7, #60]	@ 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_len, HAL_MAX_DELAY);
 8000d2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d2c:	b29a      	uxth	r2, r3
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f04f 33ff 	mov.w	r3, #4294967295
 8000d34:	4848      	ldr	r0, [pc, #288]	@ (8000e58 <main+0x160>)
 8000d36:	f003 f9dd 	bl	80040f4 <HAL_UART_Transmit>

  //DC Low
  HAL_GPIO_WritePin(DAT_COM_GPIO_Port, DAT_COM_Pin, GPIO_PIN_RESET);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	2102      	movs	r1, #2
 8000d3e:	4847      	ldr	r0, [pc, #284]	@ (8000e5c <main+0x164>)
 8000d40:	f001 f8ca 	bl	8001ed8 <HAL_GPIO_WritePin>
  //CS Low
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8000d44:	2200      	movs	r2, #0
 8000d46:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d4a:	4844      	ldr	r0, [pc, #272]	@ (8000e5c <main+0x164>)
 8000d4c:	f001 f8c4 	bl	8001ed8 <HAL_GPIO_WritePin>
  //Power On
  HAL_GPIO_WritePin(PWR_GPIO_Port, PWR_Pin, GPIO_PIN_SET);
 8000d50:	2201      	movs	r2, #1
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4841      	ldr	r0, [pc, #260]	@ (8000e5c <main+0x164>)
 8000d58:	f001 f8be 	bl	8001ed8 <HAL_GPIO_WritePin>
  //RST high
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_SET);
 8000d5c:	2201      	movs	r2, #1
 8000d5e:	2180      	movs	r1, #128	@ 0x80
 8000d60:	483e      	ldr	r0, [pc, #248]	@ (8000e5c <main+0x164>)
 8000d62:	f001 f8b9 	bl	8001ed8 <HAL_GPIO_WritePin>




  uart_len = sprintf(uart_buf, "SPI_TEST SEND COMMAND\r\n");
 8000d66:	463b      	mov	r3, r7
 8000d68:	493d      	ldr	r1, [pc, #244]	@ (8000e60 <main+0x168>)
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f004 fc56 	bl	800561c <siprintf>
 8000d70:	63f8      	str	r0, [r7, #60]	@ 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_len, HAL_MAX_DELAY);
 8000d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000d74:	b29a      	uxth	r2, r3
 8000d76:	4639      	mov	r1, r7
 8000d78:	f04f 33ff 	mov.w	r3, #4294967295
 8000d7c:	4836      	ldr	r0, [pc, #216]	@ (8000e58 <main+0x160>)
 8000d7e:	f003 f9b9 	bl	80040f4 <HAL_UART_Transmit>
  EPD_352_Init();
 8000d82:	f7ff fd0f 	bl	80007a4 <EPD_352_Init>
  EPD_352_display_NUM(EPD_3IN52_BLACK);
 8000d86:	2000      	movs	r0, #0
 8000d88:	f7ff fd72 	bl	8000870 <EPD_352_display_NUM>
  EPD_352_lut_GC();
 8000d8c:	f7ff fc70 	bl	8000670 <EPD_352_lut_GC>
  EPD_352_refresh();
 8000d90:	f7ff fc50 	bl	8000634 <EPD_352_refresh>

  EPD_352_SendCommand(0x50);
 8000d94:	2050      	movs	r0, #80	@ 0x50
 8000d96:	f7ff fc01 	bl	800059c <EPD_352_SendCommand>
  EPD_352_SendData(0x17);
 8000d9a:	2017      	movs	r0, #23
 8000d9c:	f7ff fc24 	bl	80005e8 <EPD_352_SendData>

  HAL_Delay(500);
 8000da0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000da4:	f000 fdae 	bl	8001904 <HAL_Delay>

  uint8_t *imagenoir;
  uint16_t imagesize= ((EPD_3IN52_WIDTH % 8 == 0)? (EPD_3IN52_WIDTH / 8 ): (EPD_3IN52_WIDTH / 8 + 1)) * EPD_3IN52_HEIGHT;
 8000da8:	f642 2330 	movw	r3, #10800	@ 0x2a30
 8000dac:	877b      	strh	r3, [r7, #58]	@ 0x3a
  if((imagenoir = (uint8_t *)malloc(imagesize)) == NULL) {
 8000dae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8000db0:	4618      	mov	r0, r3
 8000db2:	f004 fb7d 	bl	80054b0 <malloc>
 8000db6:	4603      	mov	r3, r0
 8000db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8000dba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d110      	bne.n	8000de2 <main+0xea>
	  uart_len = sprintf(uart_buf, "Failed to apply for black memory...\r\n");
 8000dc0:	463b      	mov	r3, r7
 8000dc2:	4928      	ldr	r1, [pc, #160]	@ (8000e64 <main+0x16c>)
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f004 fc29 	bl	800561c <siprintf>
 8000dca:	63f8      	str	r0, [r7, #60]	@ 0x3c
	  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_len, HAL_MAX_DELAY);
 8000dcc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	4639      	mov	r1, r7
 8000dd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dd6:	4820      	ldr	r0, [pc, #128]	@ (8000e58 <main+0x160>)
 8000dd8:	f003 f98c 	bl	80040f4 <HAL_UART_Transmit>
          return -1;
 8000ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8000de0:	e033      	b.n	8000e4a <main+0x152>
      }
  uart_len = sprintf(uart_buf, "Paint_NewImage\r\n");
 8000de2:	463b      	mov	r3, r7
 8000de4:	4920      	ldr	r1, [pc, #128]	@ (8000e68 <main+0x170>)
 8000de6:	4618      	mov	r0, r3
 8000de8:	f004 fc18 	bl	800561c <siprintf>
 8000dec:	63f8      	str	r0, [r7, #60]	@ 0x3c
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_len, HAL_MAX_DELAY);
 8000dee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000df0:	b29a      	uxth	r2, r3
 8000df2:	4639      	mov	r1, r7
 8000df4:	f04f 33ff 	mov.w	r3, #4294967295
 8000df8:	4817      	ldr	r0, [pc, #92]	@ (8000e58 <main+0x160>)
 8000dfa:	f003 f97b 	bl	80040f4 <HAL_UART_Transmit>
  Paint_NewImage(imagenoir, EPD_3IN52_WIDTH, EPD_3IN52_HEIGHT, 270, WHITE);
 8000dfe:	23ff      	movs	r3, #255	@ 0xff
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	f44f 7387 	mov.w	r3, #270	@ 0x10e
 8000e06:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8000e0a:	21f0      	movs	r1, #240	@ 0xf0
 8000e0c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e0e:	f7ff fe2f 	bl	8000a70 <Paint_NewImage>
  Paint_Clear(WHITE);
 8000e12:	20ff      	movs	r0, #255	@ 0xff
 8000e14:	f7ff fe92 	bl	8000b3c <Paint_Clear>

  Paint_SelectImage(imagenoir);
 8000e18:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e1a:	f7ff fe7f 	bl	8000b1c <Paint_SelectImage>
  Paint_Clear(WHITE);
 8000e1e:	20ff      	movs	r0, #255	@ 0xff
 8000e20:	f7ff fe8c 	bl	8000b3c <Paint_Clear>
  Paint_DrawBitMap(gImage_3in52);
 8000e24:	4811      	ldr	r0, [pc, #68]	@ (8000e6c <main+0x174>)
 8000e26:	f7ff ff31 	bl	8000c8c <Paint_DrawBitMap>

  EPD_352_display(imagenoir);
 8000e2a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e2c:	f7ff fd16 	bl	800085c <EPD_352_display>
  EPD_352_lut_GC();
 8000e30:	f7ff fc1e 	bl	8000670 <EPD_352_lut_GC>
  EPD_352_refresh();
 8000e34:	f7ff fbfe 	bl	8000634 <EPD_352_refresh>
  HAL_Delay(2000);
 8000e38:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000e3c:	f000 fd62 	bl	8001904 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //HAL_GPIO_TogglePin(SPI1_SCK_GPIO_Port,SPI1_SCK_Pin);
	  HAL_Delay(10000);
 8000e40:	f242 7010 	movw	r0, #10000	@ 0x2710
 8000e44:	f000 fd5e 	bl	8001904 <HAL_Delay>
 8000e48:	e7fa      	b.n	8000e40 <main+0x148>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3740      	adds	r7, #64	@ 0x40
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	08005e18 	.word	0x08005e18
 8000e58:	20000198 	.word	0x20000198
 8000e5c:	40020800 	.word	0x40020800
 8000e60:	08005e2c 	.word	0x08005e2c
 8000e64:	08005e44 	.word	0x08005e44
 8000e68:	08005e6c 	.word	0x08005e6c
 8000e6c:	08005f80 	.word	0x08005f80

08000e70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b094      	sub	sp, #80	@ 0x50
 8000e74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e76:	f107 0320 	add.w	r3, r7, #32
 8000e7a:	2230      	movs	r2, #48	@ 0x30
 8000e7c:	2100      	movs	r1, #0
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f004 fbee 	bl	8005660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e84:	f107 030c 	add.w	r3, r7, #12
 8000e88:	2200      	movs	r2, #0
 8000e8a:	601a      	str	r2, [r3, #0]
 8000e8c:	605a      	str	r2, [r3, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	60da      	str	r2, [r3, #12]
 8000e92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e94:	2300      	movs	r3, #0
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	4b28      	ldr	r3, [pc, #160]	@ (8000f3c <SystemClock_Config+0xcc>)
 8000e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e9c:	4a27      	ldr	r2, [pc, #156]	@ (8000f3c <SystemClock_Config+0xcc>)
 8000e9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ea2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ea4:	4b25      	ldr	r3, [pc, #148]	@ (8000f3c <SystemClock_Config+0xcc>)
 8000ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eac:	60bb      	str	r3, [r7, #8]
 8000eae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	607b      	str	r3, [r7, #4]
 8000eb4:	4b22      	ldr	r3, [pc, #136]	@ (8000f40 <SystemClock_Config+0xd0>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	4a21      	ldr	r2, [pc, #132]	@ (8000f40 <SystemClock_Config+0xd0>)
 8000eba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ebe:	6013      	str	r3, [r2, #0]
 8000ec0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f40 <SystemClock_Config+0xd0>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000ed0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ed6:	2302      	movs	r3, #2
 8000ed8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ee0:	2308      	movs	r3, #8
 8000ee2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ee4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ee8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000eea:	2302      	movs	r3, #2
 8000eec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000eee:	2307      	movs	r3, #7
 8000ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f002 f96a 	bl	80031d0 <HAL_RCC_OscConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f02:	f000 fa43 	bl	800138c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f06:	230f      	movs	r3, #15
 8000f08:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000f12:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000f16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000f18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	2105      	movs	r1, #5
 8000f24:	4618      	mov	r0, r3
 8000f26:	f002 fbcb 	bl	80036c0 <HAL_RCC_ClockConfig>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000f30:	f000 fa2c 	bl	800138c <Error_Handler>
  }
}
 8000f34:	bf00      	nop
 8000f36:	3750      	adds	r7, #80	@ 0x50
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40007000 	.word	0x40007000

08000f44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f48:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f4a:	4a13      	ldr	r2, [pc, #76]	@ (8000f98 <MX_I2C1_Init+0x54>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f4e:	4b11      	ldr	r3, [pc, #68]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f50:	4a12      	ldr	r2, [pc, #72]	@ (8000f9c <MX_I2C1_Init+0x58>)
 8000f52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f54:	4b0f      	ldr	r3, [pc, #60]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f60:	4b0c      	ldr	r3, [pc, #48]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f62:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f68:	4b0a      	ldr	r3, [pc, #40]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f6e:	4b09      	ldr	r3, [pc, #36]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f74:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f80:	4804      	ldr	r0, [pc, #16]	@ (8000f94 <MX_I2C1_Init+0x50>)
 8000f82:	f000 ffc3 	bl	8001f0c <HAL_I2C_Init>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f8c:	f000 f9fe 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f90:	bf00      	nop
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	20000094 	.word	0x20000094
 8000f98:	40005400 	.word	0x40005400
 8000f9c:	000186a0 	.word	0x000186a0

08000fa0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000fa4:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fa6:	4a18      	ldr	r2, [pc, #96]	@ (8001008 <MX_SPI1_Init+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000faa:	4b16      	ldr	r3, [pc, #88]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000fb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000fd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fd4:	2228      	movs	r2, #40	@ 0x28
 8000fd6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fde:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000fea:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000fec:	220a      	movs	r2, #10
 8000fee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff0:	4804      	ldr	r0, [pc, #16]	@ (8001004 <MX_SPI1_Init+0x64>)
 8000ff2:	f002 fd85 	bl	8003b00 <HAL_SPI_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ffc:	f000 f9c6 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000e8 	.word	0x200000e8
 8001008:	40013000 	.word	0x40013000

0800100c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001010:	4b17      	ldr	r3, [pc, #92]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001012:	4a18      	ldr	r2, [pc, #96]	@ (8001074 <MX_SPI2_Init+0x68>)
 8001014:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001016:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001018:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800101c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800101e:	4b14      	ldr	r3, [pc, #80]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001024:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800102a:	4b11      	ldr	r3, [pc, #68]	@ (8001070 <MX_SPI2_Init+0x64>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001032:	2200      	movs	r2, #0
 8001034:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001036:	4b0e      	ldr	r3, [pc, #56]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001038:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800103c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800103e:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001040:	2220      	movs	r2, #32
 8001042:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001044:	4b0a      	ldr	r3, [pc, #40]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001046:	2200      	movs	r2, #0
 8001048:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <MX_SPI2_Init+0x64>)
 800104c:	2200      	movs	r2, #0
 800104e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001052:	2200      	movs	r2, #0
 8001054:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001056:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <MX_SPI2_Init+0x64>)
 8001058:	220a      	movs	r2, #10
 800105a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800105c:	4804      	ldr	r0, [pc, #16]	@ (8001070 <MX_SPI2_Init+0x64>)
 800105e:	f002 fd4f 	bl	8003b00 <HAL_SPI_Init>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001068:	f000 f990 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}
 8001070:	20000140 	.word	0x20000140
 8001074:	40003800 	.word	0x40003800

08001078 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800107c:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 800107e:	4a12      	ldr	r2, [pc, #72]	@ (80010c8 <MX_USART2_UART_Init+0x50>)
 8001080:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001082:	4b10      	ldr	r3, [pc, #64]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001088:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_USART2_UART_Init+0x4c>)
 80010b0:	f002 ffd0 	bl	8004054 <HAL_UART_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010ba:	f000 f967 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000198 	.word	0x20000198
 80010c8:	40004400 	.word	0x40004400

080010cc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80010d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80010d8:	4b12      	ldr	r3, [pc, #72]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010da:	2204      	movs	r2, #4
 80010dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80010de:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80010e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010ec:	2202      	movs	r2, #2
 80010ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80010f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80010f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80010fc:	4b09      	ldr	r3, [pc, #36]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010fe:	2200      	movs	r2, #0
 8001100:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8001102:	4b08      	ldr	r3, [pc, #32]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001104:	2200      	movs	r2, #0
 8001106:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001108:	4b06      	ldr	r3, [pc, #24]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800110a:	2200      	movs	r2, #0
 800110c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800110e:	4805      	ldr	r0, [pc, #20]	@ (8001124 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001110:	f001 f840 	bl	8002194 <HAL_PCD_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800111a:	f000 f937 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	200001e0 	.word	0x200001e0

08001128 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08c      	sub	sp, #48	@ 0x30
 800112c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	2200      	movs	r2, #0
 8001134:	601a      	str	r2, [r3, #0]
 8001136:	605a      	str	r2, [r3, #4]
 8001138:	609a      	str	r2, [r3, #8]
 800113a:	60da      	str	r2, [r3, #12]
 800113c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	61bb      	str	r3, [r7, #24]
 8001142:	4b8c      	ldr	r3, [pc, #560]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	4a8b      	ldr	r2, [pc, #556]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001148:	f043 0310 	orr.w	r3, r3, #16
 800114c:	6313      	str	r3, [r2, #48]	@ 0x30
 800114e:	4b89      	ldr	r3, [pc, #548]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	f003 0310 	and.w	r3, r3, #16
 8001156:	61bb      	str	r3, [r7, #24]
 8001158:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	617b      	str	r3, [r7, #20]
 800115e:	4b85      	ldr	r3, [pc, #532]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a84      	ldr	r2, [pc, #528]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001164:	f043 0304 	orr.w	r3, r3, #4
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b82      	ldr	r3, [pc, #520]	@ (8001374 <MX_GPIO_Init+0x24c>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0304 	and.w	r3, r3, #4
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001176:	2300      	movs	r3, #0
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	4b7e      	ldr	r3, [pc, #504]	@ (8001374 <MX_GPIO_Init+0x24c>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117e:	4a7d      	ldr	r2, [pc, #500]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001180:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001184:	6313      	str	r3, [r2, #48]	@ 0x30
 8001186:	4b7b      	ldr	r3, [pc, #492]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800118e:	613b      	str	r3, [r7, #16]
 8001190:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	4b77      	ldr	r3, [pc, #476]	@ (8001374 <MX_GPIO_Init+0x24c>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	4a76      	ldr	r2, [pc, #472]	@ (8001374 <MX_GPIO_Init+0x24c>)
 800119c:	f043 0301 	orr.w	r3, r3, #1
 80011a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011a2:	4b74      	ldr	r3, [pc, #464]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	60fb      	str	r3, [r7, #12]
 80011ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	4b70      	ldr	r3, [pc, #448]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	4a6f      	ldr	r2, [pc, #444]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80011be:	4b6d      	ldr	r3, [pc, #436]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	607b      	str	r3, [r7, #4]
 80011ce:	4b69      	ldr	r3, [pc, #420]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d2:	4a68      	ldr	r2, [pc, #416]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011d4:	f043 0308 	orr.w	r3, r3, #8
 80011d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80011da:	4b66      	ldr	r3, [pc, #408]	@ (8001374 <MX_GPIO_Init+0x24c>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	f003 0308 	and.w	r3, r3, #8
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2108      	movs	r1, #8
 80011ea:	4863      	ldr	r0, [pc, #396]	@ (8001378 <MX_GPIO_Init+0x250>)
 80011ec:	f000 fe74 	bl	8001ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_CS_Pin|DAT_COM_Pin|RST_Pin|PWR_Pin, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f242 2182 	movw	r1, #8834	@ 0x2282
 80011f6:	4861      	ldr	r0, [pc, #388]	@ (800137c <MX_GPIO_Init+0x254>)
 80011f8:	f000 fe6e 	bl	8001ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	2101      	movs	r1, #1
 8001200:	485e      	ldr	r0, [pc, #376]	@ (800137c <MX_GPIO_Init+0x254>)
 8001202:	f000 fe69 	bl	8001ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001206:	2200      	movs	r2, #0
 8001208:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800120c:	485c      	ldr	r0, [pc, #368]	@ (8001380 <MX_GPIO_Init+0x258>)
 800120e:	f000 fe63 	bl	8001ed8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001212:	2308      	movs	r3, #8
 8001214:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001216:	2301      	movs	r3, #1
 8001218:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	2300      	movs	r3, #0
 8001220:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4619      	mov	r1, r3
 8001228:	4853      	ldr	r0, [pc, #332]	@ (8001378 <MX_GPIO_Init+0x250>)
 800122a:	f000 fca1 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_CS_Pin OTG_FS_PowerSwitchOn_Pin DAT_COM_Pin RST_Pin
                           PWR_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|OTG_FS_PowerSwitchOn_Pin|DAT_COM_Pin|RST_Pin
 800122e:	f242 2383 	movw	r3, #8835	@ 0x2283
 8001232:	61fb      	str	r3, [r7, #28]
                          |PWR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001234:	2301      	movs	r3, #1
 8001236:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001238:	2300      	movs	r3, #0
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123c:	2300      	movs	r3, #0
 800123e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001240:	f107 031c 	add.w	r3, r7, #28
 8001244:	4619      	mov	r1, r3
 8001246:	484d      	ldr	r0, [pc, #308]	@ (800137c <MX_GPIO_Init+0x254>)
 8001248:	f000 fc92 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800124c:	2308      	movs	r3, #8
 800124e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001250:	2302      	movs	r3, #2
 8001252:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001254:	2300      	movs	r3, #0
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001258:	2300      	movs	r3, #0
 800125a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800125c:	2305      	movs	r3, #5
 800125e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001260:	f107 031c 	add.w	r3, r7, #28
 8001264:	4619      	mov	r1, r3
 8001266:	4845      	ldr	r0, [pc, #276]	@ (800137c <MX_GPIO_Init+0x254>)
 8001268:	f000 fc82 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001270:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001274:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800127a:	f107 031c 	add.w	r3, r7, #28
 800127e:	4619      	mov	r1, r3
 8001280:	4840      	ldr	r0, [pc, #256]	@ (8001384 <MX_GPIO_Init+0x25c>)
 8001282:	f000 fc75 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001286:	2310      	movs	r3, #16
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001296:	2306      	movs	r3, #6
 8001298:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 031c 	add.w	r3, r7, #28
 800129e:	4619      	mov	r1, r3
 80012a0:	4838      	ldr	r0, [pc, #224]	@ (8001384 <MX_GPIO_Init+0x25c>)
 80012a2:	f000 fc65 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80012a6:	2304      	movs	r3, #4
 80012a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012aa:	2300      	movs	r3, #0
 80012ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ae:	2300      	movs	r3, #0
 80012b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80012b2:	f107 031c 	add.w	r3, r7, #28
 80012b6:	4619      	mov	r1, r3
 80012b8:	4833      	ldr	r0, [pc, #204]	@ (8001388 <MX_GPIO_Init+0x260>)
 80012ba:	f000 fc59 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80012be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012d0:	2305      	movs	r3, #5
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 031c 	add.w	r3, r7, #28
 80012d8:	4619      	mov	r1, r3
 80012da:	482b      	ldr	r0, [pc, #172]	@ (8001388 <MX_GPIO_Init+0x260>)
 80012dc:	f000 fc48 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80012e0:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80012e4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e6:	2301      	movs	r3, #1
 80012e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ea:	2300      	movs	r3, #0
 80012ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ee:	2300      	movs	r3, #0
 80012f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012f2:	f107 031c 	add.w	r3, r7, #28
 80012f6:	4619      	mov	r1, r3
 80012f8:	4821      	ldr	r0, [pc, #132]	@ (8001380 <MX_GPIO_Init+0x258>)
 80012fa:	f000 fc39 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUSY_Pin */
  GPIO_InitStruct.Pin = BUSY_Pin;
 80012fe:	2340      	movs	r3, #64	@ 0x40
 8001300:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001302:	2300      	movs	r3, #0
 8001304:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BUSY_GPIO_Port, &GPIO_InitStruct);
 800130a:	f107 031c 	add.w	r3, r7, #28
 800130e:	4619      	mov	r1, r3
 8001310:	481a      	ldr	r0, [pc, #104]	@ (800137c <MX_GPIO_Init+0x254>)
 8001312:	f000 fc2d 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8001316:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800131a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001320:	2300      	movs	r3, #0
 8001322:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001324:	2300      	movs	r3, #0
 8001326:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001328:	2306      	movs	r3, #6
 800132a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800132c:	f107 031c 	add.w	r3, r7, #28
 8001330:	4619      	mov	r1, r3
 8001332:	4812      	ldr	r0, [pc, #72]	@ (800137c <MX_GPIO_Init+0x254>)
 8001334:	f000 fc1c 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001338:	2320      	movs	r3, #32
 800133a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800133c:	2300      	movs	r3, #0
 800133e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001344:	f107 031c 	add.w	r3, r7, #28
 8001348:	4619      	mov	r1, r3
 800134a:	480d      	ldr	r0, [pc, #52]	@ (8001380 <MX_GPIO_Init+0x258>)
 800134c:	f000 fc10 	bl	8001b70 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001350:	2302      	movs	r3, #2
 8001352:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001354:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001358:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800135e:	f107 031c 	add.w	r3, r7, #28
 8001362:	4619      	mov	r1, r3
 8001364:	4804      	ldr	r0, [pc, #16]	@ (8001378 <MX_GPIO_Init+0x250>)
 8001366:	f000 fc03 	bl	8001b70 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800136a:	bf00      	nop
 800136c:	3730      	adds	r7, #48	@ 0x30
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800
 8001378:	40021000 	.word	0x40021000
 800137c:	40020800 	.word	0x40020800
 8001380:	40020c00 	.word	0x40020c00
 8001384:	40020000 	.word	0x40020000
 8001388:	40020400 	.word	0x40020400

0800138c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001390:	b672      	cpsid	i
}
 8001392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001394:	bf00      	nop
 8001396:	e7fd      	b.n	8001394 <Error_Handler+0x8>

08001398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013a6:	4a0f      	ldr	r2, [pc, #60]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ae:	4b0d      	ldr	r3, [pc, #52]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013ba:	2300      	movs	r3, #0
 80013bc:	603b      	str	r3, [r7, #0]
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c2:	4a08      	ldr	r2, [pc, #32]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ca:	4b06      	ldr	r3, [pc, #24]	@ (80013e4 <HAL_MspInit+0x4c>)
 80013cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d2:	603b      	str	r3, [r7, #0]
 80013d4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80013d6:	2007      	movs	r0, #7
 80013d8:	f000 fb88 	bl	8001aec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	40023800 	.word	0x40023800

080013e8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	@ 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a19      	ldr	r2, [pc, #100]	@ (800146c <HAL_I2C_MspInit+0x84>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d12c      	bne.n	8001464 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	2300      	movs	r3, #0
 800140c:	613b      	str	r3, [r7, #16]
 800140e:	4b18      	ldr	r3, [pc, #96]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001412:	4a17      	ldr	r2, [pc, #92]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 8001414:	f043 0302 	orr.w	r3, r3, #2
 8001418:	6313      	str	r3, [r2, #48]	@ 0x30
 800141a:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	f003 0302 	and.w	r3, r3, #2
 8001422:	613b      	str	r3, [r7, #16]
 8001424:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001426:	f44f 7310 	mov.w	r3, #576	@ 0x240
 800142a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800142c:	2312      	movs	r3, #18
 800142e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001430:	2301      	movs	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001438:	2304      	movs	r3, #4
 800143a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	480c      	ldr	r0, [pc, #48]	@ (8001474 <HAL_I2C_MspInit+0x8c>)
 8001444:	f000 fb94 	bl	8001b70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001448:	2300      	movs	r3, #0
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	4b08      	ldr	r3, [pc, #32]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 800144e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001450:	4a07      	ldr	r2, [pc, #28]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 8001452:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001456:	6413      	str	r3, [r2, #64]	@ 0x40
 8001458:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <HAL_I2C_MspInit+0x88>)
 800145a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800145c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001464:	bf00      	nop
 8001466:	3728      	adds	r7, #40	@ 0x28
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40005400 	.word	0x40005400
 8001470:	40023800 	.word	0x40023800
 8001474:	40020400 	.word	0x40020400

08001478 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b08c      	sub	sp, #48	@ 0x30
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001480:	f107 031c 	add.w	r3, r7, #28
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a32      	ldr	r2, [pc, #200]	@ (8001560 <HAL_SPI_MspInit+0xe8>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d12c      	bne.n	80014f4 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
 800149e:	4b31      	ldr	r3, [pc, #196]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a2:	4a30      	ldr	r2, [pc, #192]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014b2:	61bb      	str	r3, [r7, #24]
 80014b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	4a29      	ldr	r2, [pc, #164]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014c0:	f043 0301 	orr.w	r3, r3, #1
 80014c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c6:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 80014c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	617b      	str	r3, [r7, #20]
 80014d0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80014d2:	23e0      	movs	r3, #224	@ 0xe0
 80014d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2300      	movs	r3, #0
 80014dc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014de:	2300      	movs	r3, #0
 80014e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80014e2:	2305      	movs	r3, #5
 80014e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	4619      	mov	r1, r3
 80014ec:	481e      	ldr	r0, [pc, #120]	@ (8001568 <HAL_SPI_MspInit+0xf0>)
 80014ee:	f000 fb3f 	bl	8001b70 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 80014f2:	e031      	b.n	8001558 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a1c      	ldr	r2, [pc, #112]	@ (800156c <HAL_SPI_MspInit+0xf4>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d12c      	bne.n	8001558 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	613b      	str	r3, [r7, #16]
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	4a17      	ldr	r2, [pc, #92]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 8001508:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150c:	6413      	str	r3, [r2, #64]	@ 0x40
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 8001510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001512:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001516:	613b      	str	r3, [r7, #16]
 8001518:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b11      	ldr	r3, [pc, #68]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001522:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 8001524:	f043 0302 	orr.w	r3, r3, #2
 8001528:	6313      	str	r3, [r2, #48]	@ 0x30
 800152a:	4b0e      	ldr	r3, [pc, #56]	@ (8001564 <HAL_SPI_MspInit+0xec>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001536:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800153a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001548:	2305      	movs	r3, #5
 800154a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800154c:	f107 031c 	add.w	r3, r7, #28
 8001550:	4619      	mov	r1, r3
 8001552:	4807      	ldr	r0, [pc, #28]	@ (8001570 <HAL_SPI_MspInit+0xf8>)
 8001554:	f000 fb0c 	bl	8001b70 <HAL_GPIO_Init>
}
 8001558:	bf00      	nop
 800155a:	3730      	adds	r7, #48	@ 0x30
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40013000 	.word	0x40013000
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000
 800156c:	40003800 	.word	0x40003800
 8001570:	40020400 	.word	0x40020400

08001574 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b08a      	sub	sp, #40	@ 0x28
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	605a      	str	r2, [r3, #4]
 8001586:	609a      	str	r2, [r3, #8]
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a19      	ldr	r2, [pc, #100]	@ (80015f8 <HAL_UART_MspInit+0x84>)
 8001592:	4293      	cmp	r3, r2
 8001594:	d12b      	bne.n	80015ee <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <HAL_UART_MspInit+0x88>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	4a17      	ldr	r2, [pc, #92]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80015a6:	4b15      	ldr	r3, [pc, #84]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ae:	613b      	str	r3, [r7, #16]
 80015b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
 80015b6:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ba:	4a10      	ldr	r2, [pc, #64]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_UART_MspInit+0x88>)
 80015c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	60fb      	str	r3, [r7, #12]
 80015cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015ce:	230c      	movs	r3, #12
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d2:	2302      	movs	r3, #2
 80015d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015de:	2307      	movs	r3, #7
 80015e0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e2:	f107 0314 	add.w	r3, r7, #20
 80015e6:	4619      	mov	r1, r3
 80015e8:	4805      	ldr	r0, [pc, #20]	@ (8001600 <HAL_UART_MspInit+0x8c>)
 80015ea:	f000 fac1 	bl	8001b70 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3728      	adds	r7, #40	@ 0x28
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40004400 	.word	0x40004400
 80015fc:	40023800 	.word	0x40023800
 8001600:	40020000 	.word	0x40020000

08001604 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b08a      	sub	sp, #40	@ 0x28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	f107 0314 	add.w	r3, r7, #20
 8001610:	2200      	movs	r2, #0
 8001612:	601a      	str	r2, [r3, #0]
 8001614:	605a      	str	r2, [r3, #4]
 8001616:	609a      	str	r2, [r3, #8]
 8001618:	60da      	str	r2, [r3, #12]
 800161a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001624:	d147      	bne.n	80016b6 <HAL_PCD_MspInit+0xb2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
 800162a:	4b25      	ldr	r3, [pc, #148]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800162e:	4a24      	ldr	r2, [pc, #144]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001630:	f043 0301 	orr.w	r3, r3, #1
 8001634:	6313      	str	r3, [r2, #48]	@ 0x30
 8001636:	4b22      	ldr	r3, [pc, #136]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001642:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001646:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001650:	f107 0314 	add.w	r3, r7, #20
 8001654:	4619      	mov	r1, r3
 8001656:	481b      	ldr	r0, [pc, #108]	@ (80016c4 <HAL_PCD_MspInit+0xc0>)
 8001658:	f000 fa8a 	bl	8001b70 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800165c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001662:	2302      	movs	r3, #2
 8001664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2300      	movs	r3, #0
 800166c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800166e:	230a      	movs	r3, #10
 8001670:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001672:	f107 0314 	add.w	r3, r7, #20
 8001676:	4619      	mov	r1, r3
 8001678:	4812      	ldr	r0, [pc, #72]	@ (80016c4 <HAL_PCD_MspInit+0xc0>)
 800167a:	f000 fa79 	bl	8001b70 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800167e:	4b10      	ldr	r3, [pc, #64]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001680:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001682:	4a0f      	ldr	r2, [pc, #60]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001688:	6353      	str	r3, [r2, #52]	@ 0x34
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	4b0c      	ldr	r3, [pc, #48]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	4a0b      	ldr	r2, [pc, #44]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 8001694:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001698:	6453      	str	r3, [r2, #68]	@ 0x44
 800169a:	4b09      	ldr	r3, [pc, #36]	@ (80016c0 <HAL_PCD_MspInit+0xbc>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016a2:	60fb      	str	r3, [r7, #12]
 80016a4:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80016a6:	2200      	movs	r2, #0
 80016a8:	2100      	movs	r1, #0
 80016aa:	2043      	movs	r0, #67	@ 0x43
 80016ac:	f000 fa29 	bl	8001b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80016b0:	2043      	movs	r0, #67	@ 0x43
 80016b2:	f000 fa42 	bl	8001b3a <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80016b6:	bf00      	nop
 80016b8:	3728      	adds	r7, #40	@ 0x28
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40023800 	.word	0x40023800
 80016c4:	40020000 	.word	0x40020000

080016c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <NMI_Handler+0x4>

080016d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <HardFault_Handler+0x4>

080016d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <MemManage_Handler+0x4>

080016e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <BusFault_Handler+0x4>

080016e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <UsageFault_Handler+0x4>

080016f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f4:	bf00      	nop
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr

080016fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001702:	bf00      	nop
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001710:	bf00      	nop
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171a:	b580      	push	{r7, lr}
 800171c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171e:	f000 f8d1 	bl	80018c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800172c:	4802      	ldr	r0, [pc, #8]	@ (8001738 <OTG_FS_IRQHandler+0x10>)
 800172e:	f000 fe40 	bl	80023b2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	200001e0 	.word	0x200001e0

0800173c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001744:	4a14      	ldr	r2, [pc, #80]	@ (8001798 <_sbrk+0x5c>)
 8001746:	4b15      	ldr	r3, [pc, #84]	@ (800179c <_sbrk+0x60>)
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001750:	4b13      	ldr	r3, [pc, #76]	@ (80017a0 <_sbrk+0x64>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d102      	bne.n	800175e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <_sbrk+0x64>)
 800175a:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <_sbrk+0x68>)
 800175c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800175e:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <_sbrk+0x64>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	429a      	cmp	r2, r3
 800176a:	d207      	bcs.n	800177c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800176c:	f003 ff90 	bl	8005690 <__errno>
 8001770:	4603      	mov	r3, r0
 8001772:	220c      	movs	r2, #12
 8001774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001776:	f04f 33ff 	mov.w	r3, #4294967295
 800177a:	e009      	b.n	8001790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800177c:	4b08      	ldr	r3, [pc, #32]	@ (80017a0 <_sbrk+0x64>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001782:	4b07      	ldr	r3, [pc, #28]	@ (80017a0 <_sbrk+0x64>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	4a05      	ldr	r2, [pc, #20]	@ (80017a0 <_sbrk+0x64>)
 800178c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800178e:	68fb      	ldr	r3, [r7, #12]
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20020000 	.word	0x20020000
 800179c:	00004000 	.word	0x00004000
 80017a0:	200006c4 	.word	0x200006c4
 80017a4:	20000818 	.word	0x20000818

080017a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017ac:	4b06      	ldr	r3, [pc, #24]	@ (80017c8 <SystemInit+0x20>)
 80017ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017b2:	4a05      	ldr	r2, [pc, #20]	@ (80017c8 <SystemInit+0x20>)
 80017b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80017cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001804 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80017d0:	f7ff ffea 	bl	80017a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017d4:	480c      	ldr	r0, [pc, #48]	@ (8001808 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017d6:	490d      	ldr	r1, [pc, #52]	@ (800180c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017dc:	e002      	b.n	80017e4 <LoopCopyDataInit>

080017de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e2:	3304      	adds	r3, #4

080017e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e8:	d3f9      	bcc.n	80017de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001818 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f0:	e001      	b.n	80017f6 <LoopFillZerobss>

080017f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f4:	3204      	adds	r2, #4

080017f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f8:	d3fb      	bcc.n	80017f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017fa:	f003 ff4f 	bl	800569c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017fe:	f7ff fa7b 	bl	8000cf8 <main>
  bx  lr    
 8001802:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001804:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800180c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001810:	08008a0c 	.word	0x08008a0c
  ldr r2, =_sbss
 8001814:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001818:	20000814 	.word	0x20000814

0800181c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800181c:	e7fe      	b.n	800181c <ADC_IRQHandler>
	...

08001820 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001824:	4b0e      	ldr	r3, [pc, #56]	@ (8001860 <HAL_Init+0x40>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a0d      	ldr	r2, [pc, #52]	@ (8001860 <HAL_Init+0x40>)
 800182a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800182e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001830:	4b0b      	ldr	r3, [pc, #44]	@ (8001860 <HAL_Init+0x40>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a0a      	ldr	r2, [pc, #40]	@ (8001860 <HAL_Init+0x40>)
 8001836:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800183a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800183c:	4b08      	ldr	r3, [pc, #32]	@ (8001860 <HAL_Init+0x40>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a07      	ldr	r2, [pc, #28]	@ (8001860 <HAL_Init+0x40>)
 8001842:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001846:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001848:	2003      	movs	r0, #3
 800184a:	f000 f94f 	bl	8001aec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800184e:	2000      	movs	r0, #0
 8001850:	f000 f808 	bl	8001864 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001854:	f7ff fda0 	bl	8001398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001858:	2300      	movs	r3, #0
}
 800185a:	4618      	mov	r0, r3
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	40023c00 	.word	0x40023c00

08001864 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800186c:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <HAL_InitTick+0x54>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	4b12      	ldr	r3, [pc, #72]	@ (80018bc <HAL_InitTick+0x58>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	4619      	mov	r1, r3
 8001876:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800187a:	fbb3 f3f1 	udiv	r3, r3, r1
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	4618      	mov	r0, r3
 8001884:	f000 f967 	bl	8001b56 <HAL_SYSTICK_Config>
 8001888:	4603      	mov	r3, r0
 800188a:	2b00      	cmp	r3, #0
 800188c:	d001      	beq.n	8001892 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e00e      	b.n	80018b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2b0f      	cmp	r3, #15
 8001896:	d80a      	bhi.n	80018ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001898:	2200      	movs	r2, #0
 800189a:	6879      	ldr	r1, [r7, #4]
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f000 f92f 	bl	8001b02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018a4:	4a06      	ldr	r2, [pc, #24]	@ (80018c0 <HAL_InitTick+0x5c>)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018aa:	2300      	movs	r3, #0
 80018ac:	e000      	b.n	80018b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000000 	.word	0x20000000
 80018bc:	20000008 	.word	0x20000008
 80018c0:	20000004 	.word	0x20000004

080018c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <HAL_IncTick+0x20>)
 80018ca:	781b      	ldrb	r3, [r3, #0]
 80018cc:	461a      	mov	r2, r3
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_IncTick+0x24>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4413      	add	r3, r2
 80018d4:	4a04      	ldr	r2, [pc, #16]	@ (80018e8 <HAL_IncTick+0x24>)
 80018d6:	6013      	str	r3, [r2, #0]
}
 80018d8:	bf00      	nop
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	20000008 	.word	0x20000008
 80018e8:	200006c8 	.word	0x200006c8

080018ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  return uwTick;
 80018f0:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <HAL_GetTick+0x14>)
 80018f2:	681b      	ldr	r3, [r3, #0]
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	200006c8 	.word	0x200006c8

08001904 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800190c:	f7ff ffee 	bl	80018ec <HAL_GetTick>
 8001910:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	f1b3 3fff 	cmp.w	r3, #4294967295
 800191c:	d005      	beq.n	800192a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800191e:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <HAL_Delay+0x44>)
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	461a      	mov	r2, r3
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4413      	add	r3, r2
 8001928:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800192a:	bf00      	nop
 800192c:	f7ff ffde 	bl	80018ec <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	429a      	cmp	r2, r3
 800193a:	d8f7      	bhi.n	800192c <HAL_Delay+0x28>
  {
  }
}
 800193c:	bf00      	nop
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000008 	.word	0x20000008

0800194c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	f003 0307 	and.w	r3, r3, #7
 800195a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800195c:	4b0c      	ldr	r3, [pc, #48]	@ (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001962:	68ba      	ldr	r2, [r7, #8]
 8001964:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001968:	4013      	ands	r3, r2
 800196a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001974:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001978:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800197c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800197e:	4a04      	ldr	r2, [pc, #16]	@ (8001990 <__NVIC_SetPriorityGrouping+0x44>)
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	60d3      	str	r3, [r2, #12]
}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	e000ed00 	.word	0xe000ed00

08001994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001998:	4b04      	ldr	r3, [pc, #16]	@ (80019ac <__NVIC_GetPriorityGrouping+0x18>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	f003 0307 	and.w	r3, r3, #7
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	db0b      	blt.n	80019da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 021f 	and.w	r2, r3, #31
 80019c8:	4907      	ldr	r1, [pc, #28]	@ (80019e8 <__NVIC_EnableIRQ+0x38>)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	095b      	lsrs	r3, r3, #5
 80019d0:	2001      	movs	r0, #1
 80019d2:	fa00 f202 	lsl.w	r2, r0, r2
 80019d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019da:	bf00      	nop
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	e000e100 	.word	0xe000e100

080019ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4603      	mov	r3, r0
 80019f4:	6039      	str	r1, [r7, #0]
 80019f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	db0a      	blt.n	8001a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	490c      	ldr	r1, [pc, #48]	@ (8001a38 <__NVIC_SetPriority+0x4c>)
 8001a06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a0a:	0112      	lsls	r2, r2, #4
 8001a0c:	b2d2      	uxtb	r2, r2
 8001a0e:	440b      	add	r3, r1
 8001a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a14:	e00a      	b.n	8001a2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	b2da      	uxtb	r2, r3
 8001a1a:	4908      	ldr	r1, [pc, #32]	@ (8001a3c <__NVIC_SetPriority+0x50>)
 8001a1c:	79fb      	ldrb	r3, [r7, #7]
 8001a1e:	f003 030f 	and.w	r3, r3, #15
 8001a22:	3b04      	subs	r3, #4
 8001a24:	0112      	lsls	r2, r2, #4
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	440b      	add	r3, r1
 8001a2a:	761a      	strb	r2, [r3, #24]
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	e000e100 	.word	0xe000e100
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b089      	sub	sp, #36	@ 0x24
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f1c3 0307 	rsb	r3, r3, #7
 8001a5a:	2b04      	cmp	r3, #4
 8001a5c:	bf28      	it	cs
 8001a5e:	2304      	movcs	r3, #4
 8001a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	3304      	adds	r3, #4
 8001a66:	2b06      	cmp	r3, #6
 8001a68:	d902      	bls.n	8001a70 <NVIC_EncodePriority+0x30>
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	3b03      	subs	r3, #3
 8001a6e:	e000      	b.n	8001a72 <NVIC_EncodePriority+0x32>
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a74:	f04f 32ff 	mov.w	r2, #4294967295
 8001a78:	69bb      	ldr	r3, [r7, #24]
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43da      	mvns	r2, r3
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	401a      	ands	r2, r3
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a88:	f04f 31ff 	mov.w	r1, #4294967295
 8001a8c:	697b      	ldr	r3, [r7, #20]
 8001a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a92:	43d9      	mvns	r1, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a98:	4313      	orrs	r3, r2
         );
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3724      	adds	r7, #36	@ 0x24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	3b01      	subs	r3, #1
 8001ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ab8:	d301      	bcc.n	8001abe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aba:	2301      	movs	r3, #1
 8001abc:	e00f      	b.n	8001ade <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001abe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae8 <SysTick_Config+0x40>)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ac6:	210f      	movs	r1, #15
 8001ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8001acc:	f7ff ff8e 	bl	80019ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <SysTick_Config+0x40>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ad6:	4b04      	ldr	r3, [pc, #16]	@ (8001ae8 <SysTick_Config+0x40>)
 8001ad8:	2207      	movs	r2, #7
 8001ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001adc:	2300      	movs	r3, #0
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	e000e010 	.word	0xe000e010

08001aec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f7ff ff29 	bl	800194c <__NVIC_SetPriorityGrouping>
}
 8001afa:	bf00      	nop
 8001afc:	3708      	adds	r7, #8
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}

08001b02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b02:	b580      	push	{r7, lr}
 8001b04:	b086      	sub	sp, #24
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	4603      	mov	r3, r0
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
 8001b0e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b10:	2300      	movs	r3, #0
 8001b12:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b14:	f7ff ff3e 	bl	8001994 <__NVIC_GetPriorityGrouping>
 8001b18:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	6978      	ldr	r0, [r7, #20]
 8001b20:	f7ff ff8e 	bl	8001a40 <NVIC_EncodePriority>
 8001b24:	4602      	mov	r2, r0
 8001b26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff5d 	bl	80019ec <__NVIC_SetPriority>
}
 8001b32:	bf00      	nop
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	4603      	mov	r3, r0
 8001b42:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff ff31 	bl	80019b0 <__NVIC_EnableIRQ>
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}

08001b56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b56:	b580      	push	{r7, lr}
 8001b58:	b082      	sub	sp, #8
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff ffa2 	bl	8001aa8 <SysTick_Config>
 8001b64:	4603      	mov	r3, r0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
	...

08001b70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b089      	sub	sp, #36	@ 0x24
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	61fb      	str	r3, [r7, #28]
 8001b8a:	e16b      	b.n	8001e64 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	69fb      	ldr	r3, [r7, #28]
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ba0:	693a      	ldr	r2, [r7, #16]
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	f040 815a 	bne.w	8001e5e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f003 0303 	and.w	r3, r3, #3
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d005      	beq.n	8001bc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d130      	bne.n	8001c24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001bc8:	69fb      	ldr	r3, [r7, #28]
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	2203      	movs	r2, #3
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	69ba      	ldr	r2, [r7, #24]
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4313      	orrs	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	69ba      	ldr	r2, [r7, #24]
 8001bf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001c00:	43db      	mvns	r3, r3
 8001c02:	69ba      	ldr	r2, [r7, #24]
 8001c04:	4013      	ands	r3, r2
 8001c06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	091b      	lsrs	r3, r3, #4
 8001c0e:	f003 0201 	and.w	r2, r3, #1
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4313      	orrs	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69ba      	ldr	r2, [r7, #24]
 8001c22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f003 0303 	and.w	r3, r3, #3
 8001c2c:	2b03      	cmp	r3, #3
 8001c2e:	d017      	beq.n	8001c60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	2203      	movs	r2, #3
 8001c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c40:	43db      	mvns	r3, r3
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4013      	ands	r3, r2
 8001c46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	fa02 f303 	lsl.w	r3, r2, r3
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69ba      	ldr	r2, [r7, #24]
 8001c5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d123      	bne.n	8001cb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	08da      	lsrs	r2, r3, #3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3208      	adds	r2, #8
 8001c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	f003 0307 	and.w	r3, r3, #7
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	220f      	movs	r2, #15
 8001c84:	fa02 f303 	lsl.w	r3, r2, r3
 8001c88:	43db      	mvns	r3, r3
 8001c8a:	69ba      	ldr	r2, [r7, #24]
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	691a      	ldr	r2, [r3, #16]
 8001c94:	69fb      	ldr	r3, [r7, #28]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	08da      	lsrs	r2, r3, #3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	69b9      	ldr	r1, [r7, #24]
 8001cb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cba:	69fb      	ldr	r3, [r7, #28]
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	2203      	movs	r2, #3
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 0203 	and.w	r2, r3, #3
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f000 80b4 	beq.w	8001e5e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b60      	ldr	r3, [pc, #384]	@ (8001e7c <HAL_GPIO_Init+0x30c>)
 8001cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8001e7c <HAL_GPIO_Init+0x30c>)
 8001d00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d04:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d06:	4b5d      	ldr	r3, [pc, #372]	@ (8001e7c <HAL_GPIO_Init+0x30c>)
 8001d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d12:	4a5b      	ldr	r2, [pc, #364]	@ (8001e80 <HAL_GPIO_Init+0x310>)
 8001d14:	69fb      	ldr	r3, [r7, #28]
 8001d16:	089b      	lsrs	r3, r3, #2
 8001d18:	3302      	adds	r3, #2
 8001d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	220f      	movs	r2, #15
 8001d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2e:	43db      	mvns	r3, r3
 8001d30:	69ba      	ldr	r2, [r7, #24]
 8001d32:	4013      	ands	r3, r2
 8001d34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	4a52      	ldr	r2, [pc, #328]	@ (8001e84 <HAL_GPIO_Init+0x314>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d02b      	beq.n	8001d96 <HAL_GPIO_Init+0x226>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a51      	ldr	r2, [pc, #324]	@ (8001e88 <HAL_GPIO_Init+0x318>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d025      	beq.n	8001d92 <HAL_GPIO_Init+0x222>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a50      	ldr	r2, [pc, #320]	@ (8001e8c <HAL_GPIO_Init+0x31c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d01f      	beq.n	8001d8e <HAL_GPIO_Init+0x21e>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a4f      	ldr	r2, [pc, #316]	@ (8001e90 <HAL_GPIO_Init+0x320>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d019      	beq.n	8001d8a <HAL_GPIO_Init+0x21a>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a4e      	ldr	r2, [pc, #312]	@ (8001e94 <HAL_GPIO_Init+0x324>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d013      	beq.n	8001d86 <HAL_GPIO_Init+0x216>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a4d      	ldr	r2, [pc, #308]	@ (8001e98 <HAL_GPIO_Init+0x328>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00d      	beq.n	8001d82 <HAL_GPIO_Init+0x212>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a4c      	ldr	r2, [pc, #304]	@ (8001e9c <HAL_GPIO_Init+0x32c>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d007      	beq.n	8001d7e <HAL_GPIO_Init+0x20e>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a4b      	ldr	r2, [pc, #300]	@ (8001ea0 <HAL_GPIO_Init+0x330>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d101      	bne.n	8001d7a <HAL_GPIO_Init+0x20a>
 8001d76:	2307      	movs	r3, #7
 8001d78:	e00e      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d7a:	2308      	movs	r3, #8
 8001d7c:	e00c      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d7e:	2306      	movs	r3, #6
 8001d80:	e00a      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d82:	2305      	movs	r3, #5
 8001d84:	e008      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d86:	2304      	movs	r3, #4
 8001d88:	e006      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e004      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d8e:	2302      	movs	r3, #2
 8001d90:	e002      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d92:	2301      	movs	r3, #1
 8001d94:	e000      	b.n	8001d98 <HAL_GPIO_Init+0x228>
 8001d96:	2300      	movs	r3, #0
 8001d98:	69fa      	ldr	r2, [r7, #28]
 8001d9a:	f002 0203 	and.w	r2, r2, #3
 8001d9e:	0092      	lsls	r2, r2, #2
 8001da0:	4093      	lsls	r3, r2
 8001da2:	69ba      	ldr	r2, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001da8:	4935      	ldr	r1, [pc, #212]	@ (8001e80 <HAL_GPIO_Init+0x310>)
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	089b      	lsrs	r3, r3, #2
 8001dae:	3302      	adds	r3, #2
 8001db0:	69ba      	ldr	r2, [r7, #24]
 8001db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001db6:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001dbc:	693b      	ldr	r3, [r7, #16]
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d003      	beq.n	8001dda <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001dda:	4a32      	ldr	r2, [pc, #200]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001ddc:	69bb      	ldr	r3, [r7, #24]
 8001dde:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001de0:	4b30      	ldr	r3, [pc, #192]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	43db      	mvns	r3, r3
 8001dea:	69ba      	ldr	r2, [r7, #24]
 8001dec:	4013      	ands	r3, r2
 8001dee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d003      	beq.n	8001e04 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4313      	orrs	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001e04:	4a27      	ldr	r2, [pc, #156]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001e06:	69bb      	ldr	r3, [r7, #24]
 8001e08:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001e0a:	4b26      	ldr	r3, [pc, #152]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	43db      	mvns	r3, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4013      	ands	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001e26:	69ba      	ldr	r2, [r7, #24]
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4313      	orrs	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001e2e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e34:	4b1b      	ldr	r3, [pc, #108]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	43db      	mvns	r3, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4013      	ands	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001e58:	4a12      	ldr	r2, [pc, #72]	@ (8001ea4 <HAL_GPIO_Init+0x334>)
 8001e5a:	69bb      	ldr	r3, [r7, #24]
 8001e5c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	3301      	adds	r3, #1
 8001e62:	61fb      	str	r3, [r7, #28]
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	2b0f      	cmp	r3, #15
 8001e68:	f67f ae90 	bls.w	8001b8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001e6c:	bf00      	nop
 8001e6e:	bf00      	nop
 8001e70:	3724      	adds	r7, #36	@ 0x24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	40013800 	.word	0x40013800
 8001e84:	40020000 	.word	0x40020000
 8001e88:	40020400 	.word	0x40020400
 8001e8c:	40020800 	.word	0x40020800
 8001e90:	40020c00 	.word	0x40020c00
 8001e94:	40021000 	.word	0x40021000
 8001e98:	40021400 	.word	0x40021400
 8001e9c:	40021800 	.word	0x40021800
 8001ea0:	40021c00 	.word	0x40021c00
 8001ea4:	40013c00 	.word	0x40013c00

08001ea8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d002      	beq.n	8001ec6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	e001      	b.n	8001eca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3714      	adds	r7, #20
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	807b      	strh	r3, [r7, #2]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ee8:	787b      	ldrb	r3, [r7, #1]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001eee:	887a      	ldrh	r2, [r7, #2]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ef4:	e003      	b.n	8001efe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ef6:	887b      	ldrh	r3, [r7, #2]
 8001ef8:	041a      	lsls	r2, r3, #16
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	619a      	str	r2, [r3, #24]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
	...

08001f0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d101      	bne.n	8001f1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e12b      	b.n	8002176 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d106      	bne.n	8001f38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff fa58 	bl	80013e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2224      	movs	r2, #36	@ 0x24
 8001f3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0201 	bic.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f70:	f001 fd9e 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8001f74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	4a81      	ldr	r2, [pc, #516]	@ (8002180 <HAL_I2C_Init+0x274>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d807      	bhi.n	8001f90 <HAL_I2C_Init+0x84>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	4a80      	ldr	r2, [pc, #512]	@ (8002184 <HAL_I2C_Init+0x278>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	bf94      	ite	ls
 8001f88:	2301      	movls	r3, #1
 8001f8a:	2300      	movhi	r3, #0
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	e006      	b.n	8001f9e <HAL_I2C_Init+0x92>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4a7d      	ldr	r2, [pc, #500]	@ (8002188 <HAL_I2C_Init+0x27c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	bf94      	ite	ls
 8001f98:	2301      	movls	r3, #1
 8001f9a:	2300      	movhi	r3, #0
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e0e7      	b.n	8002176 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	4a78      	ldr	r2, [pc, #480]	@ (800218c <HAL_I2C_Init+0x280>)
 8001faa:	fba2 2303 	umull	r2, r3, r2, r3
 8001fae:	0c9b      	lsrs	r3, r3, #18
 8001fb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68ba      	ldr	r2, [r7, #8]
 8001fc2:	430a      	orrs	r2, r1
 8001fc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
 8001fcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	4a6a      	ldr	r2, [pc, #424]	@ (8002180 <HAL_I2C_Init+0x274>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d802      	bhi.n	8001fe0 <HAL_I2C_Init+0xd4>
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	3301      	adds	r3, #1
 8001fde:	e009      	b.n	8001ff4 <HAL_I2C_Init+0xe8>
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	4a69      	ldr	r2, [pc, #420]	@ (8002190 <HAL_I2C_Init+0x284>)
 8001fec:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff0:	099b      	lsrs	r3, r3, #6
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	687a      	ldr	r2, [r7, #4]
 8001ff6:	6812      	ldr	r2, [r2, #0]
 8001ff8:	430b      	orrs	r3, r1
 8001ffa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002006:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	495c      	ldr	r1, [pc, #368]	@ (8002180 <HAL_I2C_Init+0x274>)
 8002010:	428b      	cmp	r3, r1
 8002012:	d819      	bhi.n	8002048 <HAL_I2C_Init+0x13c>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	1e59      	subs	r1, r3, #1
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	005b      	lsls	r3, r3, #1
 800201e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002022:	1c59      	adds	r1, r3, #1
 8002024:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002028:	400b      	ands	r3, r1
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00a      	beq.n	8002044 <HAL_I2C_Init+0x138>
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	1e59      	subs	r1, r3, #1
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	005b      	lsls	r3, r3, #1
 8002038:	fbb1 f3f3 	udiv	r3, r1, r3
 800203c:	3301      	adds	r3, #1
 800203e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002042:	e051      	b.n	80020e8 <HAL_I2C_Init+0x1dc>
 8002044:	2304      	movs	r3, #4
 8002046:	e04f      	b.n	80020e8 <HAL_I2C_Init+0x1dc>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	2b00      	cmp	r3, #0
 800204e:	d111      	bne.n	8002074 <HAL_I2C_Init+0x168>
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	1e58      	subs	r0, r3, #1
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6859      	ldr	r1, [r3, #4]
 8002058:	460b      	mov	r3, r1
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	440b      	add	r3, r1
 800205e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002062:	3301      	adds	r3, #1
 8002064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002068:	2b00      	cmp	r3, #0
 800206a:	bf0c      	ite	eq
 800206c:	2301      	moveq	r3, #1
 800206e:	2300      	movne	r3, #0
 8002070:	b2db      	uxtb	r3, r3
 8002072:	e012      	b.n	800209a <HAL_I2C_Init+0x18e>
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	1e58      	subs	r0, r3, #1
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6859      	ldr	r1, [r3, #4]
 800207c:	460b      	mov	r3, r1
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	0099      	lsls	r1, r3, #2
 8002084:	440b      	add	r3, r1
 8002086:	fbb0 f3f3 	udiv	r3, r0, r3
 800208a:	3301      	adds	r3, #1
 800208c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002090:	2b00      	cmp	r3, #0
 8002092:	bf0c      	ite	eq
 8002094:	2301      	moveq	r3, #1
 8002096:	2300      	movne	r3, #0
 8002098:	b2db      	uxtb	r3, r3
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <HAL_I2C_Init+0x196>
 800209e:	2301      	movs	r3, #1
 80020a0:	e022      	b.n	80020e8 <HAL_I2C_Init+0x1dc>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10e      	bne.n	80020c8 <HAL_I2C_Init+0x1bc>
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	1e58      	subs	r0, r3, #1
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6859      	ldr	r1, [r3, #4]
 80020b2:	460b      	mov	r3, r1
 80020b4:	005b      	lsls	r3, r3, #1
 80020b6:	440b      	add	r3, r1
 80020b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80020bc:	3301      	adds	r3, #1
 80020be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020c6:	e00f      	b.n	80020e8 <HAL_I2C_Init+0x1dc>
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	1e58      	subs	r0, r3, #1
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6859      	ldr	r1, [r3, #4]
 80020d0:	460b      	mov	r3, r1
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	0099      	lsls	r1, r3, #2
 80020d8:	440b      	add	r3, r1
 80020da:	fbb0 f3f3 	udiv	r3, r0, r3
 80020de:	3301      	adds	r3, #1
 80020e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	6809      	ldr	r1, [r1, #0]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69da      	ldr	r2, [r3, #28]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	431a      	orrs	r2, r3
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	430a      	orrs	r2, r1
 800210a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002116:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	6911      	ldr	r1, [r2, #16]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68d2      	ldr	r2, [r2, #12]
 8002122:	4311      	orrs	r1, r2
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	6812      	ldr	r2, [r2, #0]
 8002128:	430b      	orrs	r3, r1
 800212a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	695a      	ldr	r2, [r3, #20]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	431a      	orrs	r2, r3
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	430a      	orrs	r2, r1
 8002146:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f042 0201 	orr.w	r2, r2, #1
 8002156:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2200      	movs	r2, #0
 800215c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2220      	movs	r2, #32
 8002162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2200      	movs	r2, #0
 8002170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	000186a0 	.word	0x000186a0
 8002184:	001e847f 	.word	0x001e847f
 8002188:	003d08ff 	.word	0x003d08ff
 800218c:	431bde83 	.word	0x431bde83
 8002190:	10624dd3 	.word	0x10624dd3

08002194 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af02      	add	r7, sp, #8
 800219a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e101      	b.n	80023aa <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d106      	bne.n	80021c6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff fa1f 	bl	8001604 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2203      	movs	r2, #3
 80021ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021d4:	d102      	bne.n	80021dc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f002 fc49 	bl	8004a78 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6818      	ldr	r0, [r3, #0]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	7c1a      	ldrb	r2, [r3, #16]
 80021ee:	f88d 2000 	strb.w	r2, [sp]
 80021f2:	3304      	adds	r3, #4
 80021f4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021f6:	f002 fb39 	bl	800486c <USB_CoreInit>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2202      	movs	r2, #2
 8002204:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e0ce      	b.n	80023aa <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	2100      	movs	r1, #0
 8002212:	4618      	mov	r0, r3
 8002214:	f002 fc41 	bl	8004a9a <USB_SetCurrentMode>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d005      	beq.n	800222a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2202      	movs	r2, #2
 8002222:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0bf      	b.n	80023aa <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800222a:	2300      	movs	r3, #0
 800222c:	73fb      	strb	r3, [r7, #15]
 800222e:	e04a      	b.n	80022c6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002230:	7bfa      	ldrb	r2, [r7, #15]
 8002232:	6879      	ldr	r1, [r7, #4]
 8002234:	4613      	mov	r3, r2
 8002236:	00db      	lsls	r3, r3, #3
 8002238:	4413      	add	r3, r2
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	440b      	add	r3, r1
 800223e:	3315      	adds	r3, #21
 8002240:	2201      	movs	r2, #1
 8002242:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002244:	7bfa      	ldrb	r2, [r7, #15]
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	4613      	mov	r3, r2
 800224a:	00db      	lsls	r3, r3, #3
 800224c:	4413      	add	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	440b      	add	r3, r1
 8002252:	3314      	adds	r3, #20
 8002254:	7bfa      	ldrb	r2, [r7, #15]
 8002256:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002258:	7bfa      	ldrb	r2, [r7, #15]
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	b298      	uxth	r0, r3
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4613      	mov	r3, r2
 8002262:	00db      	lsls	r3, r3, #3
 8002264:	4413      	add	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	332e      	adds	r3, #46	@ 0x2e
 800226c:	4602      	mov	r2, r0
 800226e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002270:	7bfa      	ldrb	r2, [r7, #15]
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	4613      	mov	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	4413      	add	r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	3318      	adds	r3, #24
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002284:	7bfa      	ldrb	r2, [r7, #15]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	4413      	add	r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	331c      	adds	r3, #28
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002298:	7bfa      	ldrb	r2, [r7, #15]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	4413      	add	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	3320      	adds	r3, #32
 80022a8:	2200      	movs	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80022ac:	7bfa      	ldrb	r2, [r7, #15]
 80022ae:	6879      	ldr	r1, [r7, #4]
 80022b0:	4613      	mov	r3, r2
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	4413      	add	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	440b      	add	r3, r1
 80022ba:	3324      	adds	r3, #36	@ 0x24
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022c0:	7bfb      	ldrb	r3, [r7, #15]
 80022c2:	3301      	adds	r3, #1
 80022c4:	73fb      	strb	r3, [r7, #15]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	791b      	ldrb	r3, [r3, #4]
 80022ca:	7bfa      	ldrb	r2, [r7, #15]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d3af      	bcc.n	8002230 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80022d0:	2300      	movs	r3, #0
 80022d2:	73fb      	strb	r3, [r7, #15]
 80022d4:	e044      	b.n	8002360 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80022d6:	7bfa      	ldrb	r2, [r7, #15]
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	4613      	mov	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	4413      	add	r3, r2
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	440b      	add	r3, r1
 80022e4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80022ec:	7bfa      	ldrb	r2, [r7, #15]
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	4613      	mov	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80022fe:	7bfa      	ldrb	r2, [r7, #15]
 8002300:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002302:	7bfa      	ldrb	r2, [r7, #15]
 8002304:	6879      	ldr	r1, [r7, #4]
 8002306:	4613      	mov	r3, r2
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	4413      	add	r3, r2
 800230c:	009b      	lsls	r3, r3, #2
 800230e:	440b      	add	r3, r1
 8002310:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002314:	2200      	movs	r2, #0
 8002316:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002318:	7bfa      	ldrb	r2, [r7, #15]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	00db      	lsls	r3, r3, #3
 8002320:	4413      	add	r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800232e:	7bfa      	ldrb	r2, [r7, #15]
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	00db      	lsls	r3, r3, #3
 8002336:	4413      	add	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002344:	7bfa      	ldrb	r2, [r7, #15]
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	00db      	lsls	r3, r3, #3
 800234c:	4413      	add	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	440b      	add	r3, r1
 8002352:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800235a:	7bfb      	ldrb	r3, [r7, #15]
 800235c:	3301      	adds	r3, #1
 800235e:	73fb      	strb	r3, [r7, #15]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	791b      	ldrb	r3, [r3, #4]
 8002364:	7bfa      	ldrb	r2, [r7, #15]
 8002366:	429a      	cmp	r2, r3
 8002368:	d3b5      	bcc.n	80022d6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6818      	ldr	r0, [r3, #0]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	7c1a      	ldrb	r2, [r3, #16]
 8002372:	f88d 2000 	strb.w	r2, [sp]
 8002376:	3304      	adds	r3, #4
 8002378:	cb0e      	ldmia	r3, {r1, r2, r3}
 800237a:	f002 fbdb 	bl	8004b34 <USB_DevInit>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d005      	beq.n	8002390 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2202      	movs	r2, #2
 8002388:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800238c:	2301      	movs	r3, #1
 800238e:	e00c      	b.n	80023aa <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2201      	movs	r2, #1
 800239a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f002 ff08 	bl	80051b8 <USB_DevDisconnect>

  return HAL_OK;
 80023a8:	2300      	movs	r3, #0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3710      	adds	r7, #16
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80023b2:	b590      	push	{r4, r7, lr}
 80023b4:	b08d      	sub	sp, #52	@ 0x34
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023c0:	6a3b      	ldr	r3, [r7, #32]
 80023c2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 ffa9 	bl	8005320 <USB_GetMode>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f040 848c 	bne.w	8002cee <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f002 ff0d 	bl	80051fa <USB_ReadInterrupts>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	f000 8482 	beq.w	8002cec <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	0a1b      	lsrs	r3, r3, #8
 80023f2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4618      	mov	r0, r3
 8002402:	f002 fefa 	bl	80051fa <USB_ReadInterrupts>
 8002406:	4603      	mov	r3, r0
 8002408:	f003 0302 	and.w	r3, r3, #2
 800240c:	2b02      	cmp	r3, #2
 800240e:	d107      	bne.n	8002420 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695a      	ldr	r2, [r3, #20]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f002 0202 	and.w	r2, r2, #2
 800241e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4618      	mov	r0, r3
 8002426:	f002 fee8 	bl	80051fa <USB_ReadInterrupts>
 800242a:	4603      	mov	r3, r0
 800242c:	f003 0310 	and.w	r3, r3, #16
 8002430:	2b10      	cmp	r3, #16
 8002432:	d161      	bne.n	80024f8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	699a      	ldr	r2, [r3, #24]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0210 	bic.w	r2, r2, #16
 8002442:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002444:	6a3b      	ldr	r3, [r7, #32]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800244a:	69bb      	ldr	r3, [r7, #24]
 800244c:	f003 020f 	and.w	r2, r3, #15
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	3304      	adds	r3, #4
 8002462:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800246a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800246e:	d124      	bne.n	80024ba <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8002476:	4013      	ands	r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d035      	beq.n	80024e8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	091b      	lsrs	r3, r3, #4
 8002484:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002486:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800248a:	b29b      	uxth	r3, r3
 800248c:	461a      	mov	r2, r3
 800248e:	6a38      	ldr	r0, [r7, #32]
 8002490:	f002 fe3a 	bl	8005108 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	68da      	ldr	r2, [r3, #12]
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	091b      	lsrs	r3, r3, #4
 800249c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024a0:	441a      	add	r2, r3
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	695a      	ldr	r2, [r3, #20]
 80024aa:	69bb      	ldr	r3, [r7, #24]
 80024ac:	091b      	lsrs	r3, r3, #4
 80024ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024b2:	441a      	add	r2, r3
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	615a      	str	r2, [r3, #20]
 80024b8:	e016      	b.n	80024e8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80024c0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80024c4:	d110      	bne.n	80024e8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80024cc:	2208      	movs	r2, #8
 80024ce:	4619      	mov	r1, r3
 80024d0:	6a38      	ldr	r0, [r7, #32]
 80024d2:	f002 fe19 	bl	8005108 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80024e2:	441a      	add	r2, r3
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	699a      	ldr	r2, [r3, #24]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0210 	orr.w	r2, r2, #16
 80024f6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f002 fe7c 	bl	80051fa <USB_ReadInterrupts>
 8002502:	4603      	mov	r3, r0
 8002504:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002508:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800250c:	f040 80a7 	bne.w	800265e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002510:	2300      	movs	r3, #0
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f002 fe81 	bl	8005220 <USB_ReadDevAllOutEpInterrupt>
 800251e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002520:	e099      	b.n	8002656 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002524:	f003 0301 	and.w	r3, r3, #1
 8002528:	2b00      	cmp	r3, #0
 800252a:	f000 808e 	beq.w	800264a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	4611      	mov	r1, r2
 8002538:	4618      	mov	r0, r3
 800253a:	f002 fea5 	bl	8005288 <USB_ReadDevOutEPInterrupt>
 800253e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	2b00      	cmp	r3, #0
 8002548:	d00c      	beq.n	8002564 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	015a      	lsls	r2, r3, #5
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	4413      	add	r3, r2
 8002552:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002556:	461a      	mov	r2, r3
 8002558:	2301      	movs	r3, #1
 800255a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800255c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 fcfc 	bl	8002f5c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d00c      	beq.n	8002588 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800256e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002570:	015a      	lsls	r2, r3, #5
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	4413      	add	r3, r2
 8002576:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800257a:	461a      	mov	r2, r3
 800257c:	2308      	movs	r3, #8
 800257e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002580:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f000 fdd2 	bl	800312c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	f003 0310 	and.w	r3, r3, #16
 800258e:	2b00      	cmp	r3, #0
 8002590:	d008      	beq.n	80025a4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	4413      	add	r3, r2
 800259a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800259e:	461a      	mov	r2, r3
 80025a0:	2310      	movs	r3, #16
 80025a2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d030      	beq.n	8002610 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80025ae:	6a3b      	ldr	r3, [r7, #32]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025b6:	2b80      	cmp	r3, #128	@ 0x80
 80025b8:	d109      	bne.n	80025ce <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	69fa      	ldr	r2, [r7, #28]
 80025c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80025c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025cc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80025ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025d0:	4613      	mov	r3, r2
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	4413      	add	r3, r2
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	4413      	add	r3, r2
 80025e0:	3304      	adds	r3, #4
 80025e2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	78db      	ldrb	r3, [r3, #3]
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d108      	bne.n	80025fe <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	2200      	movs	r2, #0
 80025f0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	4619      	mov	r1, r3
 80025f8:	6878      	ldr	r0, [r7, #4]
 80025fa:	f000 fbc5 	bl	8002d88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	015a      	lsls	r2, r3, #5
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	4413      	add	r3, r2
 8002606:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800260a:	461a      	mov	r2, r3
 800260c:	2302      	movs	r3, #2
 800260e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	f003 0320 	and.w	r3, r3, #32
 8002616:	2b00      	cmp	r3, #0
 8002618:	d008      	beq.n	800262c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800261a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800261c:	015a      	lsls	r2, r3, #5
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	4413      	add	r3, r2
 8002622:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002626:	461a      	mov	r2, r3
 8002628:	2320      	movs	r3, #32
 800262a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d009      	beq.n	800264a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002638:	015a      	lsls	r2, r3, #5
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	4413      	add	r3, r2
 800263e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002642:	461a      	mov	r2, r3
 8002644:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002648:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800264a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264c:	3301      	adds	r3, #1
 800264e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002650:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002652:	085b      	lsrs	r3, r3, #1
 8002654:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002658:	2b00      	cmp	r3, #0
 800265a:	f47f af62 	bne.w	8002522 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f002 fdc9 	bl	80051fa <USB_ReadInterrupts>
 8002668:	4603      	mov	r3, r0
 800266a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800266e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002672:	f040 80db 	bne.w	800282c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f002 fdea 	bl	8005254 <USB_ReadDevAllInEpInterrupt>
 8002680:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002682:	2300      	movs	r3, #0
 8002684:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002686:	e0cd      	b.n	8002824 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	2b00      	cmp	r3, #0
 8002690:	f000 80c2 	beq.w	8002818 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269a:	b2d2      	uxtb	r2, r2
 800269c:	4611      	mov	r1, r2
 800269e:	4618      	mov	r0, r3
 80026a0:	f002 fe10 	bl	80052c4 <USB_ReadDevInEPInterrupt>
 80026a4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d057      	beq.n	8002760 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80026b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b2:	f003 030f 	and.w	r3, r3, #15
 80026b6:	2201      	movs	r2, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80026c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	43db      	mvns	r3, r3
 80026ca:	69f9      	ldr	r1, [r7, #28]
 80026cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80026d0:	4013      	ands	r3, r2
 80026d2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80026d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80026e0:	461a      	mov	r2, r3
 80026e2:	2301      	movs	r3, #1
 80026e4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	799b      	ldrb	r3, [r3, #6]
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	d132      	bne.n	8002754 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026f2:	4613      	mov	r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	4413      	add	r3, r2
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	440b      	add	r3, r1
 80026fc:	3320      	adds	r3, #32
 80026fe:	6819      	ldr	r1, [r3, #0]
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002704:	4613      	mov	r3, r2
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	4413      	add	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4403      	add	r3, r0
 800270e:	331c      	adds	r3, #28
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4419      	add	r1, r3
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002718:	4613      	mov	r3, r2
 800271a:	00db      	lsls	r3, r3, #3
 800271c:	4413      	add	r3, r2
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	4403      	add	r3, r0
 8002722:	3320      	adds	r3, #32
 8002724:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002728:	2b00      	cmp	r3, #0
 800272a:	d113      	bne.n	8002754 <HAL_PCD_IRQHandler+0x3a2>
 800272c:	6879      	ldr	r1, [r7, #4]
 800272e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002730:	4613      	mov	r3, r2
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	3324      	adds	r3, #36	@ 0x24
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2b00      	cmp	r3, #0
 8002740:	d108      	bne.n	8002754 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800274c:	461a      	mov	r2, r3
 800274e:	2101      	movs	r1, #1
 8002750:	f002 fe18 	bl	8005384 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002756:	b2db      	uxtb	r3, r3
 8002758:	4619      	mov	r1, r3
 800275a:	6878      	ldr	r0, [r7, #4]
 800275c:	f000 fad6 	bl	8002d0c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	f003 0308 	and.w	r3, r3, #8
 8002766:	2b00      	cmp	r3, #0
 8002768:	d008      	beq.n	800277c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800276a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800276c:	015a      	lsls	r2, r3, #5
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	4413      	add	r3, r2
 8002772:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002776:	461a      	mov	r2, r3
 8002778:	2308      	movs	r3, #8
 800277a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	f003 0310 	and.w	r3, r3, #16
 8002782:	2b00      	cmp	r3, #0
 8002784:	d008      	beq.n	8002798 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002788:	015a      	lsls	r2, r3, #5
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	4413      	add	r3, r2
 800278e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002792:	461a      	mov	r2, r3
 8002794:	2310      	movs	r3, #16
 8002796:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002798:	693b      	ldr	r3, [r7, #16]
 800279a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	015a      	lsls	r2, r3, #5
 80027a6:	69fb      	ldr	r3, [r7, #28]
 80027a8:	4413      	add	r3, r2
 80027aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80027ae:	461a      	mov	r2, r3
 80027b0:	2340      	movs	r3, #64	@ 0x40
 80027b2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d023      	beq.n	8002806 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80027be:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80027c0:	6a38      	ldr	r0, [r7, #32]
 80027c2:	f002 fb1b 	bl	8004dfc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80027c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027c8:	4613      	mov	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	3310      	adds	r3, #16
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	3304      	adds	r3, #4
 80027d8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	78db      	ldrb	r3, [r3, #3]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d108      	bne.n	80027f4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	2200      	movs	r2, #0
 80027e6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80027e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	4619      	mov	r1, r3
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f000 fad6 	bl	8002da0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80027f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f6:	015a      	lsls	r2, r3, #5
 80027f8:	69fb      	ldr	r3, [r7, #28]
 80027fa:	4413      	add	r3, r2
 80027fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002800:	461a      	mov	r2, r3
 8002802:	2302      	movs	r3, #2
 8002804:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002810:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f000 fb15 	bl	8002e42 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800281a:	3301      	adds	r3, #1
 800281c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800281e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002820:	085b      	lsrs	r3, r3, #1
 8002822:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002824:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002826:	2b00      	cmp	r3, #0
 8002828:	f47f af2e 	bne.w	8002688 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f002 fce2 	bl	80051fa <USB_ReadInterrupts>
 8002836:	4603      	mov	r3, r0
 8002838:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800283c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002840:	d122      	bne.n	8002888 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002842:	69fb      	ldr	r3, [r7, #28]
 8002844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	69fa      	ldr	r2, [r7, #28]
 800284c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002850:	f023 0301 	bic.w	r3, r3, #1
 8002854:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800285c:	2b01      	cmp	r3, #1
 800285e:	d108      	bne.n	8002872 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002868:	2100      	movs	r1, #0
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f000 fca4 	bl	80031b8 <HAL_PCDEx_LPM_Callback>
 8002870:	e002      	b.n	8002878 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 fa7e 	bl	8002d74 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695a      	ldr	r2, [r3, #20]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002886:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f002 fcb4 	bl	80051fa <USB_ReadInterrupts>
 8002892:	4603      	mov	r3, r0
 8002894:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002898:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800289c:	d112      	bne.n	80028c4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d102      	bne.n	80028b4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f000 fa56 	bl	8002d60 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	695a      	ldr	r2, [r3, #20]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80028c2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4618      	mov	r0, r3
 80028ca:	f002 fc96 	bl	80051fa <USB_ReadInterrupts>
 80028ce:	4603      	mov	r3, r0
 80028d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80028d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80028d8:	f040 80b7 	bne.w	8002a4a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	69fa      	ldr	r2, [r7, #28]
 80028e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80028ea:	f023 0301 	bic.w	r3, r3, #1
 80028ee:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	2110      	movs	r1, #16
 80028f6:	4618      	mov	r0, r3
 80028f8:	f002 fa80 	bl	8004dfc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028fc:	2300      	movs	r3, #0
 80028fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002900:	e046      	b.n	8002990 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	4413      	add	r3, r2
 800290a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800290e:	461a      	mov	r2, r3
 8002910:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002914:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002918:	015a      	lsls	r2, r3, #5
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	4413      	add	r3, r2
 800291e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002926:	0151      	lsls	r1, r2, #5
 8002928:	69fa      	ldr	r2, [r7, #28]
 800292a:	440a      	add	r2, r1
 800292c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002930:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002934:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002938:	015a      	lsls	r2, r3, #5
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	4413      	add	r3, r2
 800293e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002942:	461a      	mov	r2, r3
 8002944:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002948:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800294a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800294c:	015a      	lsls	r2, r3, #5
 800294e:	69fb      	ldr	r3, [r7, #28]
 8002950:	4413      	add	r3, r2
 8002952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800295a:	0151      	lsls	r1, r2, #5
 800295c:	69fa      	ldr	r2, [r7, #28]
 800295e:	440a      	add	r2, r1
 8002960:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002964:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002968:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800296a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800296c:	015a      	lsls	r2, r3, #5
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	4413      	add	r3, r2
 8002972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800297a:	0151      	lsls	r1, r2, #5
 800297c:	69fa      	ldr	r2, [r7, #28]
 800297e:	440a      	add	r2, r1
 8002980:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002984:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002988:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800298a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800298c:	3301      	adds	r3, #1
 800298e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	791b      	ldrb	r3, [r3, #4]
 8002994:	461a      	mov	r2, r3
 8002996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002998:	4293      	cmp	r3, r2
 800299a:	d3b2      	bcc.n	8002902 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029a2:	69db      	ldr	r3, [r3, #28]
 80029a4:	69fa      	ldr	r2, [r7, #28]
 80029a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029aa:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80029ae:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	7bdb      	ldrb	r3, [r3, #15]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d016      	beq.n	80029e6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80029c2:	69fa      	ldr	r2, [r7, #28]
 80029c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029c8:	f043 030b 	orr.w	r3, r3, #11
 80029cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029d8:	69fa      	ldr	r2, [r7, #28]
 80029da:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029de:	f043 030b 	orr.w	r3, r3, #11
 80029e2:	6453      	str	r3, [r2, #68]	@ 0x44
 80029e4:	e015      	b.n	8002a12 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	69fa      	ldr	r2, [r7, #28]
 80029f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80029f4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029f8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80029fc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a04:	691b      	ldr	r3, [r3, #16]
 8002a06:	69fa      	ldr	r2, [r7, #28]
 8002a08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a0c:	f043 030b 	orr.w	r3, r3, #11
 8002a10:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002a12:	69fb      	ldr	r3, [r7, #28]
 8002a14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	69fa      	ldr	r2, [r7, #28]
 8002a1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a20:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002a24:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6818      	ldr	r0, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002a34:	461a      	mov	r2, r3
 8002a36:	f002 fca5 	bl	8005384 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	695a      	ldr	r2, [r3, #20]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002a48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f002 fbd3 	bl	80051fa <USB_ReadInterrupts>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a5e:	d123      	bne.n	8002aa8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f002 fc69 	bl	800533c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f002 fa3d 	bl	8004eee <USB_GetDevSpeed>
 8002a74:	4603      	mov	r3, r0
 8002a76:	461a      	mov	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681c      	ldr	r4, [r3, #0]
 8002a80:	f001 f80a 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8002a84:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002a8a:	461a      	mov	r2, r3
 8002a8c:	4620      	mov	r0, r4
 8002a8e:	f001 ff51 	bl	8004934 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 f95a 	bl	8002d4c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695a      	ldr	r2, [r3, #20]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002aa6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4618      	mov	r0, r3
 8002aae:	f002 fba4 	bl	80051fa <USB_ReadInterrupts>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	f003 0308 	and.w	r3, r3, #8
 8002ab8:	2b08      	cmp	r3, #8
 8002aba:	d10a      	bne.n	8002ad2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	f000 f93b 	bl	8002d38 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	695a      	ldr	r2, [r3, #20]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f002 0208 	and.w	r2, r2, #8
 8002ad0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f002 fb8f 	bl	80051fa <USB_ReadInterrupts>
 8002adc:	4603      	mov	r3, r0
 8002ade:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ae2:	2b80      	cmp	r3, #128	@ 0x80
 8002ae4:	d123      	bne.n	8002b2e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002ae6:	6a3b      	ldr	r3, [r7, #32]
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002aee:	6a3b      	ldr	r3, [r7, #32]
 8002af0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002af2:	2301      	movs	r3, #1
 8002af4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002af6:	e014      	b.n	8002b22 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002afc:	4613      	mov	r3, r2
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	4413      	add	r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d105      	bne.n	8002b1c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b12:	b2db      	uxtb	r3, r3
 8002b14:	4619      	mov	r1, r3
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f962 	bl	8002de0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	3301      	adds	r3, #1
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	791b      	ldrb	r3, [r3, #4]
 8002b26:	461a      	mov	r2, r3
 8002b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d3e4      	bcc.n	8002af8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f002 fb61 	bl	80051fa <USB_ReadInterrupts>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002b42:	d13c      	bne.n	8002bbe <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b44:	2301      	movs	r3, #1
 8002b46:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b48:	e02b      	b.n	8002ba2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4c:	015a      	lsls	r2, r3, #5
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	4413      	add	r3, r2
 8002b52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b5a:	6879      	ldr	r1, [r7, #4]
 8002b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3318      	adds	r3, #24
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d115      	bne.n	8002b9c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002b70:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	da12      	bge.n	8002b9c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b7a:	4613      	mov	r3, r2
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	4413      	add	r3, r2
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	440b      	add	r3, r1
 8002b84:	3317      	adds	r3, #23
 8002b86:	2201      	movs	r2, #1
 8002b88:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	4619      	mov	r1, r3
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f000 f922 	bl	8002de0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	791b      	ldrb	r3, [r3, #4]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d3cd      	bcc.n	8002b4a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695a      	ldr	r2, [r3, #20]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002bbc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f002 fb19 	bl	80051fa <USB_ReadInterrupts>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002bce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002bd2:	d156      	bne.n	8002c82 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bd8:	e045      	b.n	8002c66 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bdc:	015a      	lsls	r2, r3, #5
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	4413      	add	r3, r2
 8002be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bee:	4613      	mov	r3, r2
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d12e      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c02:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	da2b      	bge.n	8002c60 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	0c1a      	lsrs	r2, r3, #16
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002c12:	4053      	eors	r3, r2
 8002c14:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d121      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002c1c:	6879      	ldr	r1, [r7, #4]
 8002c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c20:	4613      	mov	r3, r2
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	4413      	add	r3, r2
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002c2e:	2201      	movs	r2, #1
 8002c30:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	699b      	ldr	r3, [r3, #24]
 8002c36:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002c3a:	6a3b      	ldr	r3, [r7, #32]
 8002c3c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	695b      	ldr	r3, [r3, #20]
 8002c42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10a      	bne.n	8002c60 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c5c:	6053      	str	r3, [r2, #4]
            break;
 8002c5e:	e008      	b.n	8002c72 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c62:	3301      	adds	r3, #1
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	791b      	ldrb	r3, [r3, #4]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d3b3      	bcc.n	8002bda <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002c80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f002 fab7 	bl	80051fa <USB_ReadInterrupts>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002c92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c96:	d10a      	bne.n	8002cae <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f88d 	bl	8002db8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	695a      	ldr	r2, [r3, #20]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002cac:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f002 faa1 	bl	80051fa <USB_ReadInterrupts>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	f003 0304 	and.w	r3, r3, #4
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d115      	bne.n	8002cee <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	f003 0304 	and.w	r3, r3, #4
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f879 	bl	8002dcc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	6859      	ldr	r1, [r3, #4]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	e000      	b.n	8002cee <HAL_PCD_IRQHandler+0x93c>
      return;
 8002cec:	bf00      	nop
    }
  }
}
 8002cee:	3734      	adds	r7, #52	@ 0x34
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd90      	pop	{r4, r7, pc}

08002cf4 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8002d00:	bf00      	nop
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8002d18:	bf00      	nop
 8002d1a:	370c      	adds	r7, #12
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8002d24:	b480      	push	{r7}
 8002d26:	b083      	sub	sp, #12
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8002d54:	bf00      	nop
 8002d56:	370c      	adds	r7, #12
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	460b      	mov	r3, r1
 8002d92:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8002d94:	bf00      	nop
 8002d96:	370c      	adds	r7, #12
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	460b      	mov	r3, r1
 8002dea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002dec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	da0c      	bge.n	8002e0e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002df4:	78fb      	ldrb	r3, [r7, #3]
 8002df6:	f003 020f 	and.w	r2, r3, #15
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	00db      	lsls	r3, r3, #3
 8002dfe:	4413      	add	r3, r2
 8002e00:	009b      	lsls	r3, r3, #2
 8002e02:	3310      	adds	r3, #16
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	4413      	add	r3, r2
 8002e08:	3304      	adds	r3, #4
 8002e0a:	60fb      	str	r3, [r7, #12]
 8002e0c:	e00c      	b.n	8002e28 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002e0e:	78fb      	ldrb	r3, [r7, #3]
 8002e10:	f003 020f 	and.w	r2, r3, #15
 8002e14:	4613      	mov	r3, r2
 8002e16:	00db      	lsls	r3, r3, #3
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	4413      	add	r3, r2
 8002e24:	3304      	adds	r3, #4
 8002e26:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68f9      	ldr	r1, [r7, #12]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f002 f882 	bl	8004f38 <USB_EPStopXfer>
 8002e34:	4603      	mov	r3, r0
 8002e36:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002e38:	7afb      	ldrb	r3, [r7, #11]
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3710      	adds	r7, #16
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b08a      	sub	sp, #40	@ 0x28
 8002e46:	af02      	add	r7, sp, #8
 8002e48:	6078      	str	r0, [r7, #4]
 8002e4a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002e56:	683a      	ldr	r2, [r7, #0]
 8002e58:	4613      	mov	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	3310      	adds	r3, #16
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	4413      	add	r3, r2
 8002e66:	3304      	adds	r3, #4
 8002e68:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	695a      	ldr	r2, [r3, #20]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	d901      	bls.n	8002e7a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e06b      	b.n	8002f52 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	691a      	ldr	r2, [r3, #16]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	69fa      	ldr	r2, [r7, #28]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d902      	bls.n	8002e96 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	3303      	adds	r3, #3
 8002e9a:	089b      	lsrs	r3, r3, #2
 8002e9c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002e9e:	e02a      	b.n	8002ef6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	691a      	ldr	r2, [r3, #16]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	695b      	ldr	r3, [r3, #20]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	69fa      	ldr	r2, [r7, #28]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d902      	bls.n	8002ebc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	3303      	adds	r3, #3
 8002ec0:	089b      	lsrs	r3, r3, #2
 8002ec2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	68d9      	ldr	r1, [r3, #12]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ed4:	9300      	str	r3, [sp, #0]
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	6978      	ldr	r0, [r7, #20]
 8002eda:	f002 f8d7 	bl	800508c <USB_WritePacket>

    ep->xfer_buff  += len;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	68da      	ldr	r2, [r3, #12]
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	441a      	add	r2, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	695a      	ldr	r2, [r3, #20]
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	441a      	add	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	015a      	lsls	r2, r3, #5
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	4413      	add	r3, r2
 8002efe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d809      	bhi.n	8002f20 <PCD_WriteEmptyTxFifo+0xde>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	695a      	ldr	r2, [r3, #20]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002f14:	429a      	cmp	r2, r3
 8002f16:	d203      	bcs.n	8002f20 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	691b      	ldr	r3, [r3, #16]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1bf      	bne.n	8002ea0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	691a      	ldr	r2, [r3, #16]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	695b      	ldr	r3, [r3, #20]
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d811      	bhi.n	8002f50 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	f003 030f 	and.w	r3, r3, #15
 8002f32:	2201      	movs	r2, #1
 8002f34:	fa02 f303 	lsl.w	r3, r2, r3
 8002f38:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	43db      	mvns	r3, r3
 8002f46:	6939      	ldr	r1, [r7, #16]
 8002f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3720      	adds	r7, #32
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b088      	sub	sp, #32
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f6c:	69fb      	ldr	r3, [r7, #28]
 8002f6e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	333c      	adds	r3, #60	@ 0x3c
 8002f74:	3304      	adds	r3, #4
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	015a      	lsls	r2, r3, #5
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	4413      	add	r3, r2
 8002f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	799b      	ldrb	r3, [r3, #6]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d17b      	bne.n	800308a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d015      	beq.n	8002fc8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	4a61      	ldr	r2, [pc, #388]	@ (8003124 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	f240 80b9 	bls.w	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f000 80b3 	beq.w	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	015a      	lsls	r2, r3, #5
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	4413      	add	r3, r2
 8002fba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fbe:	461a      	mov	r2, r3
 8002fc0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fc4:	6093      	str	r3, [r2, #8]
 8002fc6:	e0a7      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f003 0320 	and.w	r3, r3, #32
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d009      	beq.n	8002fe6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	015a      	lsls	r2, r3, #5
 8002fd6:	69bb      	ldr	r3, [r7, #24]
 8002fd8:	4413      	add	r3, r2
 8002fda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fde:	461a      	mov	r2, r3
 8002fe0:	2320      	movs	r3, #32
 8002fe2:	6093      	str	r3, [r2, #8]
 8002fe4:	e098      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	f040 8093 	bne.w	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	4a4b      	ldr	r2, [pc, #300]	@ (8003124 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d90f      	bls.n	800301a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003000:	2b00      	cmp	r3, #0
 8003002:	d00a      	beq.n	800301a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	015a      	lsls	r2, r3, #5
 8003008:	69bb      	ldr	r3, [r7, #24]
 800300a:	4413      	add	r3, r2
 800300c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003010:	461a      	mov	r2, r3
 8003012:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003016:	6093      	str	r3, [r2, #8]
 8003018:	e07e      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800301a:	683a      	ldr	r2, [r7, #0]
 800301c:	4613      	mov	r3, r2
 800301e:	00db      	lsls	r3, r3, #3
 8003020:	4413      	add	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	4413      	add	r3, r2
 800302c:	3304      	adds	r3, #4
 800302e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a1a      	ldr	r2, [r3, #32]
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	0159      	lsls	r1, r3, #5
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	440b      	add	r3, r1
 800303c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003040:	691b      	ldr	r3, [r3, #16]
 8003042:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003046:	1ad2      	subs	r2, r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d114      	bne.n	800307c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6818      	ldr	r0, [r3, #0]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003064:	461a      	mov	r2, r3
 8003066:	2101      	movs	r1, #1
 8003068:	f002 f98c 	bl	8005384 <USB_EP0_OutStart>
 800306c:	e006      	b.n	800307c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	441a      	add	r2, r3
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	b2db      	uxtb	r3, r3
 8003080:	4619      	mov	r1, r3
 8003082:	6878      	ldr	r0, [r7, #4]
 8003084:	f7ff fe36 	bl	8002cf4 <HAL_PCD_DataOutStageCallback>
 8003088:	e046      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	4a26      	ldr	r2, [pc, #152]	@ (8003128 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d124      	bne.n	80030dc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d00a      	beq.n	80030b2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	015a      	lsls	r2, r3, #5
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	4413      	add	r3, r2
 80030a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030a8:	461a      	mov	r2, r3
 80030aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80030ae:	6093      	str	r3, [r2, #8]
 80030b0:	e032      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	f003 0320 	and.w	r3, r3, #32
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030c8:	461a      	mov	r2, r3
 80030ca:	2320      	movs	r3, #32
 80030cc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	4619      	mov	r1, r3
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	f7ff fe0d 	bl	8002cf4 <HAL_PCD_DataOutStageCallback>
 80030da:	e01d      	b.n	8003118 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d114      	bne.n	800310c <PCD_EP_OutXfrComplete_int+0x1b0>
 80030e2:	6879      	ldr	r1, [r7, #4]
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	4613      	mov	r3, r2
 80030e8:	00db      	lsls	r3, r3, #3
 80030ea:	4413      	add	r3, r2
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	440b      	add	r3, r1
 80030f0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d108      	bne.n	800310c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003104:	461a      	mov	r2, r3
 8003106:	2100      	movs	r1, #0
 8003108:	f002 f93c 	bl	8005384 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	b2db      	uxtb	r3, r3
 8003110:	4619      	mov	r1, r3
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f7ff fdee 	bl	8002cf4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3720      	adds	r7, #32
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	4f54300a 	.word	0x4f54300a
 8003128:	4f54310a 	.word	0x4f54310a

0800312c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	333c      	adds	r3, #60	@ 0x3c
 8003144:	3304      	adds	r3, #4
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	015a      	lsls	r2, r3, #5
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	4413      	add	r3, r2
 8003152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	4a15      	ldr	r2, [pc, #84]	@ (80031b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d90e      	bls.n	8003180 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003168:	2b00      	cmp	r3, #0
 800316a:	d009      	beq.n	8003180 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	015a      	lsls	r2, r3, #5
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4413      	add	r3, r2
 8003174:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003178:	461a      	mov	r2, r3
 800317a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800317e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f7ff fdcf 	bl	8002d24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4a0a      	ldr	r2, [pc, #40]	@ (80031b4 <PCD_EP_OutSetupPacket_int+0x88>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d90c      	bls.n	80031a8 <PCD_EP_OutSetupPacket_int+0x7c>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	799b      	ldrb	r3, [r3, #6]
 8003192:	2b01      	cmp	r3, #1
 8003194:	d108      	bne.n	80031a8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80031a0:	461a      	mov	r2, r3
 80031a2:	2101      	movs	r1, #1
 80031a4:	f002 f8ee 	bl	8005384 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80031a8:	2300      	movs	r3, #0
}
 80031aa:	4618      	mov	r0, r3
 80031ac:	3718      	adds	r7, #24
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	4f54300a 	.word	0x4f54300a

080031b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	460b      	mov	r3, r1
 80031c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ce:	4770      	bx	lr

080031d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e267      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d075      	beq.n	80032da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80031ee:	4b88      	ldr	r3, [pc, #544]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 030c 	and.w	r3, r3, #12
 80031f6:	2b04      	cmp	r3, #4
 80031f8:	d00c      	beq.n	8003214 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031fa:	4b85      	ldr	r3, [pc, #532]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003202:	2b08      	cmp	r3, #8
 8003204:	d112      	bne.n	800322c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003206:	4b82      	ldr	r3, [pc, #520]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800320e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003212:	d10b      	bne.n	800322c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003214:	4b7e      	ldr	r3, [pc, #504]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321c:	2b00      	cmp	r3, #0
 800321e:	d05b      	beq.n	80032d8 <HAL_RCC_OscConfig+0x108>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	2b00      	cmp	r3, #0
 8003226:	d157      	bne.n	80032d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e242      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003234:	d106      	bne.n	8003244 <HAL_RCC_OscConfig+0x74>
 8003236:	4b76      	ldr	r3, [pc, #472]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a75      	ldr	r2, [pc, #468]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800323c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003240:	6013      	str	r3, [r2, #0]
 8003242:	e01d      	b.n	8003280 <HAL_RCC_OscConfig+0xb0>
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800324c:	d10c      	bne.n	8003268 <HAL_RCC_OscConfig+0x98>
 800324e:	4b70      	ldr	r3, [pc, #448]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4a6f      	ldr	r2, [pc, #444]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003254:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003258:	6013      	str	r3, [r2, #0]
 800325a:	4b6d      	ldr	r3, [pc, #436]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a6c      	ldr	r2, [pc, #432]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003260:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003264:	6013      	str	r3, [r2, #0]
 8003266:	e00b      	b.n	8003280 <HAL_RCC_OscConfig+0xb0>
 8003268:	4b69      	ldr	r3, [pc, #420]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a68      	ldr	r2, [pc, #416]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800326e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003272:	6013      	str	r3, [r2, #0]
 8003274:	4b66      	ldr	r3, [pc, #408]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a65      	ldr	r2, [pc, #404]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800327a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800327e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d013      	beq.n	80032b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003288:	f7fe fb30 	bl	80018ec <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003290:	f7fe fb2c 	bl	80018ec <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b64      	cmp	r3, #100	@ 0x64
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e207      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0xc0>
 80032ae:	e014      	b.n	80032da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b0:	f7fe fb1c 	bl	80018ec <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032b8:	f7fe fb18 	bl	80018ec <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b64      	cmp	r3, #100	@ 0x64
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e1f3      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ca:	4b51      	ldr	r3, [pc, #324]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d1f0      	bne.n	80032b8 <HAL_RCC_OscConfig+0xe8>
 80032d6:	e000      	b.n	80032da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d063      	beq.n	80033ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00b      	beq.n	800330a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032f2:	4b47      	ldr	r3, [pc, #284]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80032f4:	689b      	ldr	r3, [r3, #8]
 80032f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d11c      	bne.n	8003338 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032fe:	4b44      	ldr	r3, [pc, #272]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d116      	bne.n	8003338 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330a:	4b41      	ldr	r3, [pc, #260]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	d005      	beq.n	8003322 <HAL_RCC_OscConfig+0x152>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	2b01      	cmp	r3, #1
 800331c:	d001      	beq.n	8003322 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e1c7      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003322:	4b3b      	ldr	r3, [pc, #236]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	4937      	ldr	r1, [pc, #220]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003332:	4313      	orrs	r3, r2
 8003334:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003336:	e03a      	b.n	80033ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d020      	beq.n	8003382 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003340:	4b34      	ldr	r3, [pc, #208]	@ (8003414 <HAL_RCC_OscConfig+0x244>)
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003346:	f7fe fad1 	bl	80018ec <HAL_GetTick>
 800334a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800334c:	e008      	b.n	8003360 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800334e:	f7fe facd 	bl	80018ec <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e1a8      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003360:	4b2b      	ldr	r3, [pc, #172]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0f0      	beq.n	800334e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800336c:	4b28      	ldr	r3, [pc, #160]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	691b      	ldr	r3, [r3, #16]
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	4925      	ldr	r1, [pc, #148]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 800337c:	4313      	orrs	r3, r2
 800337e:	600b      	str	r3, [r1, #0]
 8003380:	e015      	b.n	80033ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003382:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_RCC_OscConfig+0x244>)
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003388:	f7fe fab0 	bl	80018ec <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003390:	f7fe faac 	bl	80018ec <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e187      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 0302 	and.w	r3, r3, #2
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0308 	and.w	r3, r3, #8
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d036      	beq.n	8003428 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	695b      	ldr	r3, [r3, #20]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d016      	beq.n	80033f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c2:	4b15      	ldr	r3, [pc, #84]	@ (8003418 <HAL_RCC_OscConfig+0x248>)
 80033c4:	2201      	movs	r2, #1
 80033c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c8:	f7fe fa90 	bl	80018ec <HAL_GetTick>
 80033cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d0:	f7fe fa8c 	bl	80018ec <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e167      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003410 <HAL_RCC_OscConfig+0x240>)
 80033e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033e6:	f003 0302 	and.w	r3, r3, #2
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d0f0      	beq.n	80033d0 <HAL_RCC_OscConfig+0x200>
 80033ee:	e01b      	b.n	8003428 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f0:	4b09      	ldr	r3, [pc, #36]	@ (8003418 <HAL_RCC_OscConfig+0x248>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033f6:	f7fe fa79 	bl	80018ec <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033fc:	e00e      	b.n	800341c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033fe:	f7fe fa75 	bl	80018ec <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	2b02      	cmp	r3, #2
 800340a:	d907      	bls.n	800341c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e150      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
 8003410:	40023800 	.word	0x40023800
 8003414:	42470000 	.word	0x42470000
 8003418:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800341c:	4b88      	ldr	r3, [pc, #544]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800341e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d1ea      	bne.n	80033fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 8097 	beq.w	8003564 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003436:	2300      	movs	r3, #0
 8003438:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343a:	4b81      	ldr	r3, [pc, #516]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10f      	bne.n	8003466 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	4b7d      	ldr	r3, [pc, #500]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800344c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344e:	4a7c      	ldr	r2, [pc, #496]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 8003450:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003454:	6413      	str	r3, [r2, #64]	@ 0x40
 8003456:	4b7a      	ldr	r3, [pc, #488]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800345e:	60bb      	str	r3, [r7, #8]
 8003460:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003462:	2301      	movs	r3, #1
 8003464:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003466:	4b77      	ldr	r3, [pc, #476]	@ (8003644 <HAL_RCC_OscConfig+0x474>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346e:	2b00      	cmp	r3, #0
 8003470:	d118      	bne.n	80034a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003472:	4b74      	ldr	r3, [pc, #464]	@ (8003644 <HAL_RCC_OscConfig+0x474>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a73      	ldr	r2, [pc, #460]	@ (8003644 <HAL_RCC_OscConfig+0x474>)
 8003478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800347c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800347e:	f7fe fa35 	bl	80018ec <HAL_GetTick>
 8003482:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003484:	e008      	b.n	8003498 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003486:	f7fe fa31 	bl	80018ec <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	2b02      	cmp	r3, #2
 8003492:	d901      	bls.n	8003498 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e10c      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003498:	4b6a      	ldr	r3, [pc, #424]	@ (8003644 <HAL_RCC_OscConfig+0x474>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d0f0      	beq.n	8003486 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d106      	bne.n	80034ba <HAL_RCC_OscConfig+0x2ea>
 80034ac:	4b64      	ldr	r3, [pc, #400]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b0:	4a63      	ldr	r2, [pc, #396]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034b2:	f043 0301 	orr.w	r3, r3, #1
 80034b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b8:	e01c      	b.n	80034f4 <HAL_RCC_OscConfig+0x324>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	2b05      	cmp	r3, #5
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0x30c>
 80034c2:	4b5f      	ldr	r3, [pc, #380]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034c6:	4a5e      	ldr	r2, [pc, #376]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034c8:	f043 0304 	orr.w	r3, r3, #4
 80034cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ce:	4b5c      	ldr	r3, [pc, #368]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034d4:	f043 0301 	orr.w	r3, r3, #1
 80034d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80034da:	e00b      	b.n	80034f4 <HAL_RCC_OscConfig+0x324>
 80034dc:	4b58      	ldr	r3, [pc, #352]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e0:	4a57      	ldr	r2, [pc, #348]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034e2:	f023 0301 	bic.w	r3, r3, #1
 80034e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80034e8:	4b55      	ldr	r3, [pc, #340]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ec:	4a54      	ldr	r2, [pc, #336]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80034ee:	f023 0304 	bic.w	r3, r3, #4
 80034f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d015      	beq.n	8003528 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fe f9f6 	bl	80018ec <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003502:	e00a      	b.n	800351a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003504:	f7fe f9f2 	bl	80018ec <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003512:	4293      	cmp	r3, r2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e0cb      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351a:	4b49      	ldr	r3, [pc, #292]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800351c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800351e:	f003 0302 	and.w	r3, r3, #2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0ee      	beq.n	8003504 <HAL_RCC_OscConfig+0x334>
 8003526:	e014      	b.n	8003552 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003528:	f7fe f9e0 	bl	80018ec <HAL_GetTick>
 800352c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800352e:	e00a      	b.n	8003546 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003530:	f7fe f9dc 	bl	80018ec <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800353e:	4293      	cmp	r3, r2
 8003540:	d901      	bls.n	8003546 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003542:	2303      	movs	r3, #3
 8003544:	e0b5      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003546:	4b3e      	ldr	r3, [pc, #248]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 8003548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354a:	f003 0302 	and.w	r3, r3, #2
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ee      	bne.n	8003530 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003552:	7dfb      	ldrb	r3, [r7, #23]
 8003554:	2b01      	cmp	r3, #1
 8003556:	d105      	bne.n	8003564 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003558:	4b39      	ldr	r3, [pc, #228]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800355a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800355c:	4a38      	ldr	r2, [pc, #224]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 800355e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003562:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	699b      	ldr	r3, [r3, #24]
 8003568:	2b00      	cmp	r3, #0
 800356a:	f000 80a1 	beq.w	80036b0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800356e:	4b34      	ldr	r3, [pc, #208]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
 8003576:	2b08      	cmp	r3, #8
 8003578:	d05c      	beq.n	8003634 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	699b      	ldr	r3, [r3, #24]
 800357e:	2b02      	cmp	r3, #2
 8003580:	d141      	bne.n	8003606 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003582:	4b31      	ldr	r3, [pc, #196]	@ (8003648 <HAL_RCC_OscConfig+0x478>)
 8003584:	2200      	movs	r2, #0
 8003586:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003588:	f7fe f9b0 	bl	80018ec <HAL_GetTick>
 800358c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003590:	f7fe f9ac 	bl	80018ec <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	693b      	ldr	r3, [r7, #16]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e087      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a2:	4b27      	ldr	r3, [pc, #156]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d1f0      	bne.n	8003590 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69da      	ldr	r2, [r3, #28]
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035bc:	019b      	lsls	r3, r3, #6
 80035be:	431a      	orrs	r2, r3
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c4:	085b      	lsrs	r3, r3, #1
 80035c6:	3b01      	subs	r3, #1
 80035c8:	041b      	lsls	r3, r3, #16
 80035ca:	431a      	orrs	r2, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d0:	061b      	lsls	r3, r3, #24
 80035d2:	491b      	ldr	r1, [pc, #108]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003648 <HAL_RCC_OscConfig+0x478>)
 80035da:	2201      	movs	r2, #1
 80035dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035de:	f7fe f985 	bl	80018ec <HAL_GetTick>
 80035e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e4:	e008      	b.n	80035f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e6:	f7fe f981 	bl	80018ec <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	1ad3      	subs	r3, r2, r3
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	d901      	bls.n	80035f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035f4:	2303      	movs	r3, #3
 80035f6:	e05c      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f8:	4b11      	ldr	r3, [pc, #68]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003600:	2b00      	cmp	r3, #0
 8003602:	d0f0      	beq.n	80035e6 <HAL_RCC_OscConfig+0x416>
 8003604:	e054      	b.n	80036b0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003606:	4b10      	ldr	r3, [pc, #64]	@ (8003648 <HAL_RCC_OscConfig+0x478>)
 8003608:	2200      	movs	r2, #0
 800360a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800360c:	f7fe f96e 	bl	80018ec <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003612:	e008      	b.n	8003626 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003614:	f7fe f96a 	bl	80018ec <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	2b02      	cmp	r3, #2
 8003620:	d901      	bls.n	8003626 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003622:	2303      	movs	r3, #3
 8003624:	e045      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003626:	4b06      	ldr	r3, [pc, #24]	@ (8003640 <HAL_RCC_OscConfig+0x470>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	d1f0      	bne.n	8003614 <HAL_RCC_OscConfig+0x444>
 8003632:	e03d      	b.n	80036b0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	2b01      	cmp	r3, #1
 800363a:	d107      	bne.n	800364c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e038      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
 8003640:	40023800 	.word	0x40023800
 8003644:	40007000 	.word	0x40007000
 8003648:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800364c:	4b1b      	ldr	r3, [pc, #108]	@ (80036bc <HAL_RCC_OscConfig+0x4ec>)
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	699b      	ldr	r3, [r3, #24]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d028      	beq.n	80036ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003664:	429a      	cmp	r2, r3
 8003666:	d121      	bne.n	80036ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003672:	429a      	cmp	r2, r3
 8003674:	d11a      	bne.n	80036ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800367c:	4013      	ands	r3, r2
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003682:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003684:	4293      	cmp	r3, r2
 8003686:	d111      	bne.n	80036ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003692:	085b      	lsrs	r3, r3, #1
 8003694:	3b01      	subs	r3, #1
 8003696:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003698:	429a      	cmp	r2, r3
 800369a:	d107      	bne.n	80036ac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d001      	beq.n	80036b0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3718      	adds	r7, #24
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	40023800 	.word	0x40023800

080036c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d101      	bne.n	80036d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e0cc      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80036d4:	4b68      	ldr	r3, [pc, #416]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d90c      	bls.n	80036fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036e2:	4b65      	ldr	r3, [pc, #404]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036e4:	683a      	ldr	r2, [r7, #0]
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b63      	ldr	r3, [pc, #396]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0b8      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d020      	beq.n	800374a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003714:	4b59      	ldr	r3, [pc, #356]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	4a58      	ldr	r2, [pc, #352]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800371a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800371e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0308 	and.w	r3, r3, #8
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800372c:	4b53      	ldr	r3, [pc, #332]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	4a52      	ldr	r2, [pc, #328]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003732:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003736:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003738:	4b50      	ldr	r3, [pc, #320]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	494d      	ldr	r1, [pc, #308]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003746:	4313      	orrs	r3, r2
 8003748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d044      	beq.n	80037e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d107      	bne.n	800376e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800375e:	4b47      	ldr	r3, [pc, #284]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d119      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e07f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	2b02      	cmp	r3, #2
 8003774:	d003      	beq.n	800377e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800377a:	2b03      	cmp	r3, #3
 800377c:	d107      	bne.n	800378e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800377e:	4b3f      	ldr	r3, [pc, #252]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e06f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800378e:	4b3b      	ldr	r3, [pc, #236]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0302 	and.w	r3, r3, #2
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e067      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800379e:	4b37      	ldr	r3, [pc, #220]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f023 0203 	bic.w	r2, r3, #3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	4934      	ldr	r1, [pc, #208]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037b0:	f7fe f89c 	bl	80018ec <HAL_GetTick>
 80037b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037b6:	e00a      	b.n	80037ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037b8:	f7fe f898 	bl	80018ec <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e04f      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037ce:	4b2b      	ldr	r3, [pc, #172]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	f003 020c 	and.w	r2, r3, #12
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	429a      	cmp	r2, r3
 80037de:	d1eb      	bne.n	80037b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037e0:	4b25      	ldr	r3, [pc, #148]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 0307 	and.w	r3, r3, #7
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d20c      	bcs.n	8003808 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ee:	4b22      	ldr	r3, [pc, #136]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037f0:	683a      	ldr	r2, [r7, #0]
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037f6:	4b20      	ldr	r3, [pc, #128]	@ (8003878 <HAL_RCC_ClockConfig+0x1b8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d001      	beq.n	8003808 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e032      	b.n	800386e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0304 	and.w	r3, r3, #4
 8003810:	2b00      	cmp	r3, #0
 8003812:	d008      	beq.n	8003826 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003814:	4b19      	ldr	r3, [pc, #100]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4916      	ldr	r1, [pc, #88]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003822:	4313      	orrs	r3, r2
 8003824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0308 	and.w	r3, r3, #8
 800382e:	2b00      	cmp	r3, #0
 8003830:	d009      	beq.n	8003846 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003832:	4b12      	ldr	r3, [pc, #72]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003834:	689b      	ldr	r3, [r3, #8]
 8003836:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	00db      	lsls	r3, r3, #3
 8003840:	490e      	ldr	r1, [pc, #56]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	4313      	orrs	r3, r2
 8003844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003846:	f000 f821 	bl	800388c <HAL_RCC_GetSysClockFreq>
 800384a:	4602      	mov	r2, r0
 800384c:	4b0b      	ldr	r3, [pc, #44]	@ (800387c <HAL_RCC_ClockConfig+0x1bc>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	091b      	lsrs	r3, r3, #4
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	490a      	ldr	r1, [pc, #40]	@ (8003880 <HAL_RCC_ClockConfig+0x1c0>)
 8003858:	5ccb      	ldrb	r3, [r1, r3]
 800385a:	fa22 f303 	lsr.w	r3, r2, r3
 800385e:	4a09      	ldr	r2, [pc, #36]	@ (8003884 <HAL_RCC_ClockConfig+0x1c4>)
 8003860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003862:	4b09      	ldr	r3, [pc, #36]	@ (8003888 <HAL_RCC_ClockConfig+0x1c8>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fd fffc 	bl	8001864 <HAL_InitTick>

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	40023c00 	.word	0x40023c00
 800387c:	40023800 	.word	0x40023800
 8003880:	080089b0 	.word	0x080089b0
 8003884:	20000000 	.word	0x20000000
 8003888:	20000004 	.word	0x20000004

0800388c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800388c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003890:	b094      	sub	sp, #80	@ 0x50
 8003892:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003898:	2300      	movs	r3, #0
 800389a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800389c:	2300      	movs	r3, #0
 800389e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80038a0:	2300      	movs	r3, #0
 80038a2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038a4:	4b79      	ldr	r3, [pc, #484]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	f003 030c 	and.w	r3, r3, #12
 80038ac:	2b08      	cmp	r3, #8
 80038ae:	d00d      	beq.n	80038cc <HAL_RCC_GetSysClockFreq+0x40>
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	f200 80e1 	bhi.w	8003a78 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d002      	beq.n	80038c0 <HAL_RCC_GetSysClockFreq+0x34>
 80038ba:	2b04      	cmp	r3, #4
 80038bc:	d003      	beq.n	80038c6 <HAL_RCC_GetSysClockFreq+0x3a>
 80038be:	e0db      	b.n	8003a78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038c0:	4b73      	ldr	r3, [pc, #460]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x204>)
 80038c2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038c4:	e0db      	b.n	8003a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038c6:	4b73      	ldr	r3, [pc, #460]	@ (8003a94 <HAL_RCC_GetSysClockFreq+0x208>)
 80038c8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80038ca:	e0d8      	b.n	8003a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038cc:	4b6f      	ldr	r3, [pc, #444]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038d4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038d6:	4b6d      	ldr	r3, [pc, #436]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d063      	beq.n	80039aa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038e2:	4b6a      	ldr	r3, [pc, #424]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	099b      	lsrs	r3, r3, #6
 80038e8:	2200      	movs	r2, #0
 80038ea:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80038f6:	2300      	movs	r3, #0
 80038f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80038fa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038fe:	4622      	mov	r2, r4
 8003900:	462b      	mov	r3, r5
 8003902:	f04f 0000 	mov.w	r0, #0
 8003906:	f04f 0100 	mov.w	r1, #0
 800390a:	0159      	lsls	r1, r3, #5
 800390c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003910:	0150      	lsls	r0, r2, #5
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	4621      	mov	r1, r4
 8003918:	1a51      	subs	r1, r2, r1
 800391a:	6139      	str	r1, [r7, #16]
 800391c:	4629      	mov	r1, r5
 800391e:	eb63 0301 	sbc.w	r3, r3, r1
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	f04f 0200 	mov.w	r2, #0
 8003928:	f04f 0300 	mov.w	r3, #0
 800392c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003930:	4659      	mov	r1, fp
 8003932:	018b      	lsls	r3, r1, #6
 8003934:	4651      	mov	r1, sl
 8003936:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800393a:	4651      	mov	r1, sl
 800393c:	018a      	lsls	r2, r1, #6
 800393e:	4651      	mov	r1, sl
 8003940:	ebb2 0801 	subs.w	r8, r2, r1
 8003944:	4659      	mov	r1, fp
 8003946:	eb63 0901 	sbc.w	r9, r3, r1
 800394a:	f04f 0200 	mov.w	r2, #0
 800394e:	f04f 0300 	mov.w	r3, #0
 8003952:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003956:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800395a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800395e:	4690      	mov	r8, r2
 8003960:	4699      	mov	r9, r3
 8003962:	4623      	mov	r3, r4
 8003964:	eb18 0303 	adds.w	r3, r8, r3
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	462b      	mov	r3, r5
 800396c:	eb49 0303 	adc.w	r3, r9, r3
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	f04f 0200 	mov.w	r2, #0
 8003976:	f04f 0300 	mov.w	r3, #0
 800397a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800397e:	4629      	mov	r1, r5
 8003980:	024b      	lsls	r3, r1, #9
 8003982:	4621      	mov	r1, r4
 8003984:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003988:	4621      	mov	r1, r4
 800398a:	024a      	lsls	r2, r1, #9
 800398c:	4610      	mov	r0, r2
 800398e:	4619      	mov	r1, r3
 8003990:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003992:	2200      	movs	r2, #0
 8003994:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003996:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003998:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800399c:	f7fc fc68 	bl	8000270 <__aeabi_uldivmod>
 80039a0:	4602      	mov	r2, r0
 80039a2:	460b      	mov	r3, r1
 80039a4:	4613      	mov	r3, r2
 80039a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80039a8:	e058      	b.n	8003a5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039aa:	4b38      	ldr	r3, [pc, #224]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	099b      	lsrs	r3, r3, #6
 80039b0:	2200      	movs	r2, #0
 80039b2:	4618      	mov	r0, r3
 80039b4:	4611      	mov	r1, r2
 80039b6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039ba:	623b      	str	r3, [r7, #32]
 80039bc:	2300      	movs	r3, #0
 80039be:	627b      	str	r3, [r7, #36]	@ 0x24
 80039c0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039c4:	4642      	mov	r2, r8
 80039c6:	464b      	mov	r3, r9
 80039c8:	f04f 0000 	mov.w	r0, #0
 80039cc:	f04f 0100 	mov.w	r1, #0
 80039d0:	0159      	lsls	r1, r3, #5
 80039d2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039d6:	0150      	lsls	r0, r2, #5
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4641      	mov	r1, r8
 80039de:	ebb2 0a01 	subs.w	sl, r2, r1
 80039e2:	4649      	mov	r1, r9
 80039e4:	eb63 0b01 	sbc.w	fp, r3, r1
 80039e8:	f04f 0200 	mov.w	r2, #0
 80039ec:	f04f 0300 	mov.w	r3, #0
 80039f0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039f4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039f8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039fc:	ebb2 040a 	subs.w	r4, r2, sl
 8003a00:	eb63 050b 	sbc.w	r5, r3, fp
 8003a04:	f04f 0200 	mov.w	r2, #0
 8003a08:	f04f 0300 	mov.w	r3, #0
 8003a0c:	00eb      	lsls	r3, r5, #3
 8003a0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a12:	00e2      	lsls	r2, r4, #3
 8003a14:	4614      	mov	r4, r2
 8003a16:	461d      	mov	r5, r3
 8003a18:	4643      	mov	r3, r8
 8003a1a:	18e3      	adds	r3, r4, r3
 8003a1c:	603b      	str	r3, [r7, #0]
 8003a1e:	464b      	mov	r3, r9
 8003a20:	eb45 0303 	adc.w	r3, r5, r3
 8003a24:	607b      	str	r3, [r7, #4]
 8003a26:	f04f 0200 	mov.w	r2, #0
 8003a2a:	f04f 0300 	mov.w	r3, #0
 8003a2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a32:	4629      	mov	r1, r5
 8003a34:	028b      	lsls	r3, r1, #10
 8003a36:	4621      	mov	r1, r4
 8003a38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a3c:	4621      	mov	r1, r4
 8003a3e:	028a      	lsls	r2, r1, #10
 8003a40:	4610      	mov	r0, r2
 8003a42:	4619      	mov	r1, r3
 8003a44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a46:	2200      	movs	r2, #0
 8003a48:	61bb      	str	r3, [r7, #24]
 8003a4a:	61fa      	str	r2, [r7, #28]
 8003a4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a50:	f7fc fc0e 	bl	8000270 <__aeabi_uldivmod>
 8003a54:	4602      	mov	r2, r0
 8003a56:	460b      	mov	r3, r1
 8003a58:	4613      	mov	r3, r2
 8003a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003a5c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a8c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	0c1b      	lsrs	r3, r3, #16
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	3301      	adds	r3, #1
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003a6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a76:	e002      	b.n	8003a7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a78:	4b05      	ldr	r3, [pc, #20]	@ (8003a90 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a7a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	3750      	adds	r7, #80	@ 0x50
 8003a84:	46bd      	mov	sp, r7
 8003a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40023800 	.word	0x40023800
 8003a90:	00f42400 	.word	0x00f42400
 8003a94:	007a1200 	.word	0x007a1200

08003a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a9c:	4b03      	ldr	r3, [pc, #12]	@ (8003aac <HAL_RCC_GetHCLKFreq+0x14>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	20000000 	.word	0x20000000

08003ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ab4:	f7ff fff0 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	4b05      	ldr	r3, [pc, #20]	@ (8003ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	0a9b      	lsrs	r3, r3, #10
 8003ac0:	f003 0307 	and.w	r3, r3, #7
 8003ac4:	4903      	ldr	r1, [pc, #12]	@ (8003ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ac6:	5ccb      	ldrb	r3, [r1, r3]
 8003ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	40023800 	.word	0x40023800
 8003ad4:	080089c0 	.word	0x080089c0

08003ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003adc:	f7ff ffdc 	bl	8003a98 <HAL_RCC_GetHCLKFreq>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	4b05      	ldr	r3, [pc, #20]	@ (8003af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	0b5b      	lsrs	r3, r3, #13
 8003ae8:	f003 0307 	and.w	r3, r3, #7
 8003aec:	4903      	ldr	r1, [pc, #12]	@ (8003afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8003aee:	5ccb      	ldrb	r3, [r1, r3]
 8003af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003af4:	4618      	mov	r0, r3
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40023800 	.word	0x40023800
 8003afc:	080089c0 	.word	0x080089c0

08003b00 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d101      	bne.n	8003b12 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e07b      	b.n	8003c0a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d108      	bne.n	8003b2c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b22:	d009      	beq.n	8003b38 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2200      	movs	r2, #0
 8003b28:	61da      	str	r2, [r3, #28]
 8003b2a:	e005      	b.n	8003b38 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d106      	bne.n	8003b58 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f7fd fc90 	bl	8001478 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b6e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b80:	431a      	orrs	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b8a:	431a      	orrs	r2, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	f003 0302 	and.w	r3, r3, #2
 8003b94:	431a      	orrs	r2, r3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003bb2:	431a      	orrs	r2, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a1b      	ldr	r3, [r3, #32]
 8003bb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bbc:	ea42 0103 	orr.w	r1, r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	430a      	orrs	r2, r1
 8003bce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	0c1b      	lsrs	r3, r3, #16
 8003bd6:	f003 0104 	and.w	r1, r3, #4
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bde:	f003 0210 	and.w	r2, r3, #16
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	430a      	orrs	r2, r1
 8003be8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	69da      	ldr	r2, [r3, #28]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bf8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c08:	2300      	movs	r3, #0
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3708      	adds	r7, #8
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}

08003c12 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c12:	b580      	push	{r7, lr}
 8003c14:	b088      	sub	sp, #32
 8003c16:	af00      	add	r7, sp, #0
 8003c18:	60f8      	str	r0, [r7, #12]
 8003c1a:	60b9      	str	r1, [r7, #8]
 8003c1c:	603b      	str	r3, [r7, #0]
 8003c1e:	4613      	mov	r3, r2
 8003c20:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c22:	f7fd fe63 	bl	80018ec <HAL_GetTick>
 8003c26:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c32:	b2db      	uxtb	r3, r3
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d001      	beq.n	8003c3c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003c38:	2302      	movs	r3, #2
 8003c3a:	e12a      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d002      	beq.n	8003c48 <HAL_SPI_Transmit+0x36>
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d101      	bne.n	8003c4c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e122      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d101      	bne.n	8003c5a <HAL_SPI_Transmit+0x48>
 8003c56:	2302      	movs	r3, #2
 8003c58:	e11b      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2203      	movs	r2, #3
 8003c66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	68ba      	ldr	r2, [r7, #8]
 8003c74:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	88fa      	ldrh	r2, [r7, #6]
 8003c7a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	88fa      	ldrh	r2, [r7, #6]
 8003c80:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2200      	movs	r2, #0
 8003c98:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ca8:	d10f      	bne.n	8003cca <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cc8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd4:	2b40      	cmp	r3, #64	@ 0x40
 8003cd6:	d007      	beq.n	8003ce8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003ce6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	68db      	ldr	r3, [r3, #12]
 8003cec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cf0:	d152      	bne.n	8003d98 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d002      	beq.n	8003d00 <HAL_SPI_Transmit+0xee>
 8003cfa:	8b7b      	ldrh	r3, [r7, #26]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d145      	bne.n	8003d8c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d04:	881a      	ldrh	r2, [r3, #0]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d10:	1c9a      	adds	r2, r3, #2
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d24:	e032      	b.n	8003d8c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b02      	cmp	r3, #2
 8003d32:	d112      	bne.n	8003d5a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d38:	881a      	ldrh	r2, [r3, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d44:	1c9a      	adds	r2, r3, #2
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d58:	e018      	b.n	8003d8c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d5a:	f7fd fdc7 	bl	80018ec <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	683a      	ldr	r2, [r7, #0]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d803      	bhi.n	8003d72 <HAL_SPI_Transmit+0x160>
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d70:	d102      	bne.n	8003d78 <HAL_SPI_Transmit+0x166>
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d109      	bne.n	8003d8c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e082      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1c7      	bne.n	8003d26 <HAL_SPI_Transmit+0x114>
 8003d96:	e053      	b.n	8003e40 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_SPI_Transmit+0x194>
 8003da0:	8b7b      	ldrh	r3, [r7, #26]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d147      	bne.n	8003e36 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	330c      	adds	r3, #12
 8003db0:	7812      	ldrb	r2, [r2, #0]
 8003db2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003dcc:	e033      	b.n	8003e36 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d113      	bne.n	8003e04 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	330c      	adds	r3, #12
 8003de6:	7812      	ldrb	r2, [r2, #0]
 8003de8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003e02:	e018      	b.n	8003e36 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e04:	f7fd fd72 	bl	80018ec <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d803      	bhi.n	8003e1c <HAL_SPI_Transmit+0x20a>
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1a:	d102      	bne.n	8003e22 <HAL_SPI_Transmit+0x210>
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d109      	bne.n	8003e36 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e02d      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1c6      	bne.n	8003dce <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e40:	69fa      	ldr	r2, [r7, #28]
 8003e42:	6839      	ldr	r1, [r7, #0]
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 f8b1 	bl	8003fac <SPI_EndRxTxTransaction>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2220      	movs	r2, #32
 8003e54:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10a      	bne.n	8003e74 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e5e:	2300      	movs	r3, #0
 8003e60:	617b      	str	r3, [r7, #20]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	617b      	str	r3, [r7, #20]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	617b      	str	r3, [r7, #20]
 8003e72:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2201      	movs	r2, #1
 8003e78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e000      	b.n	8003e92 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003e90:	2300      	movs	r3, #0
  }
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3720      	adds	r7, #32
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
	...

08003e9c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b088      	sub	sp, #32
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	603b      	str	r3, [r7, #0]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003eac:	f7fd fd1e 	bl	80018ec <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eb4:	1a9b      	subs	r3, r3, r2
 8003eb6:	683a      	ldr	r2, [r7, #0]
 8003eb8:	4413      	add	r3, r2
 8003eba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ebc:	f7fd fd16 	bl	80018ec <HAL_GetTick>
 8003ec0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ec2:	4b39      	ldr	r3, [pc, #228]	@ (8003fa8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	015b      	lsls	r3, r3, #5
 8003ec8:	0d1b      	lsrs	r3, r3, #20
 8003eca:	69fa      	ldr	r2, [r7, #28]
 8003ecc:	fb02 f303 	mul.w	r3, r2, r3
 8003ed0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ed2:	e055      	b.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eda:	d051      	beq.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003edc:	f7fd fd06 	bl	80018ec <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	69bb      	ldr	r3, [r7, #24]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	69fa      	ldr	r2, [r7, #28]
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d902      	bls.n	8003ef2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d13d      	bne.n	8003f6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f0a:	d111      	bne.n	8003f30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f14:	d004      	beq.n	8003f20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f1e:	d107      	bne.n	8003f30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f38:	d10f      	bne.n	8003f5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	2200      	movs	r2, #0
 8003f66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e018      	b.n	8003fa0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d102      	bne.n	8003f7a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003f74:	2300      	movs	r3, #0
 8003f76:	61fb      	str	r3, [r7, #28]
 8003f78:	e002      	b.n	8003f80 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689a      	ldr	r2, [r3, #8]
 8003f86:	68bb      	ldr	r3, [r7, #8]
 8003f88:	4013      	ands	r3, r2
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	429a      	cmp	r2, r3
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	461a      	mov	r2, r3
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d19a      	bne.n	8003ed4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3720      	adds	r7, #32
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	20000000 	.word	0x20000000

08003fac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af02      	add	r7, sp, #8
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	2102      	movs	r1, #2
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f7ff ff6a 	bl	8003e9c <SPI_WaitFlagStateUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fd2:	f043 0220 	orr.w	r2, r3, #32
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e032      	b.n	8004044 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003fde:	4b1b      	ldr	r3, [pc, #108]	@ (800404c <SPI_EndRxTxTransaction+0xa0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a1b      	ldr	r2, [pc, #108]	@ (8004050 <SPI_EndRxTxTransaction+0xa4>)
 8003fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8003fe8:	0d5b      	lsrs	r3, r3, #21
 8003fea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003fee:	fb02 f303 	mul.w	r3, r2, r3
 8003ff2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ffc:	d112      	bne.n	8004024 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	2200      	movs	r2, #0
 8004006:	2180      	movs	r1, #128	@ 0x80
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f7ff ff47 	bl	8003e9c <SPI_WaitFlagStateUntilTimeout>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d016      	beq.n	8004042 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004018:	f043 0220 	orr.w	r2, r3, #32
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e00f      	b.n	8004044 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	3b01      	subs	r3, #1
 800402e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403a:	2b80      	cmp	r3, #128	@ 0x80
 800403c:	d0f2      	beq.n	8004024 <SPI_EndRxTxTransaction+0x78>
 800403e:	e000      	b.n	8004042 <SPI_EndRxTxTransaction+0x96>
        break;
 8004040:	bf00      	nop
  }

  return HAL_OK;
 8004042:	2300      	movs	r3, #0
}
 8004044:	4618      	mov	r0, r3
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	20000000 	.word	0x20000000
 8004050:	165e9f81 	.word	0x165e9f81

08004054 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d101      	bne.n	8004066 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e042      	b.n	80040ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800406c:	b2db      	uxtb	r3, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d106      	bne.n	8004080 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fd fa7a 	bl	8001574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2224      	movs	r2, #36	@ 0x24
 8004084:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	68da      	ldr	r2, [r3, #12]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004096:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f973 	bl	8004384 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80040ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695a      	ldr	r2, [r3, #20]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80040bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	68da      	ldr	r2, [r3, #12]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2220      	movs	r2, #32
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08a      	sub	sp, #40	@ 0x28
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	60b9      	str	r1, [r7, #8]
 80040fe:	603b      	str	r3, [r7, #0]
 8004100:	4613      	mov	r3, r2
 8004102:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004104:	2300      	movs	r3, #0
 8004106:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b20      	cmp	r3, #32
 8004112:	d175      	bne.n	8004200 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_UART_Transmit+0x2c>
 800411a:	88fb      	ldrh	r3, [r7, #6]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d101      	bne.n	8004124 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004120:	2301      	movs	r3, #1
 8004122:	e06e      	b.n	8004202 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	2221      	movs	r2, #33	@ 0x21
 800412e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004132:	f7fd fbdb 	bl	80018ec <HAL_GetTick>
 8004136:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	88fa      	ldrh	r2, [r7, #6]
 800413c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	88fa      	ldrh	r2, [r7, #6]
 8004142:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800414c:	d108      	bne.n	8004160 <HAL_UART_Transmit+0x6c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d104      	bne.n	8004160 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004156:	2300      	movs	r3, #0
 8004158:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	61bb      	str	r3, [r7, #24]
 800415e:	e003      	b.n	8004168 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004164:	2300      	movs	r3, #0
 8004166:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004168:	e02e      	b.n	80041c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	2200      	movs	r2, #0
 8004172:	2180      	movs	r1, #128	@ 0x80
 8004174:	68f8      	ldr	r0, [r7, #12]
 8004176:	f000 f848 	bl	800420a <UART_WaitOnFlagUntilTimeout>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d005      	beq.n	800418c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2220      	movs	r2, #32
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e03a      	b.n	8004202 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800418c:	69fb      	ldr	r3, [r7, #28]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10b      	bne.n	80041aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004192:	69bb      	ldr	r3, [r7, #24]
 8004194:	881b      	ldrh	r3, [r3, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041a2:	69bb      	ldr	r3, [r7, #24]
 80041a4:	3302      	adds	r3, #2
 80041a6:	61bb      	str	r3, [r7, #24]
 80041a8:	e007      	b.n	80041ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041aa:	69fb      	ldr	r3, [r7, #28]
 80041ac:	781a      	ldrb	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	3301      	adds	r3, #1
 80041b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041be:	b29b      	uxth	r3, r3
 80041c0:	3b01      	subs	r3, #1
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1cb      	bne.n	800416a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	2200      	movs	r2, #0
 80041da:	2140      	movs	r1, #64	@ 0x40
 80041dc:	68f8      	ldr	r0, [r7, #12]
 80041de:	f000 f814 	bl	800420a <UART_WaitOnFlagUntilTimeout>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d005      	beq.n	80041f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e006      	b.n	8004202 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2220      	movs	r2, #32
 80041f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80041fc:	2300      	movs	r3, #0
 80041fe:	e000      	b.n	8004202 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004200:	2302      	movs	r3, #2
  }
}
 8004202:	4618      	mov	r0, r3
 8004204:	3720      	adds	r7, #32
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}

0800420a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800420a:	b580      	push	{r7, lr}
 800420c:	b086      	sub	sp, #24
 800420e:	af00      	add	r7, sp, #0
 8004210:	60f8      	str	r0, [r7, #12]
 8004212:	60b9      	str	r1, [r7, #8]
 8004214:	603b      	str	r3, [r7, #0]
 8004216:	4613      	mov	r3, r2
 8004218:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421a:	e03b      	b.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800421c:	6a3b      	ldr	r3, [r7, #32]
 800421e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004222:	d037      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004224:	f7fd fb62 	bl	80018ec <HAL_GetTick>
 8004228:	4602      	mov	r2, r0
 800422a:	683b      	ldr	r3, [r7, #0]
 800422c:	1ad3      	subs	r3, r2, r3
 800422e:	6a3a      	ldr	r2, [r7, #32]
 8004230:	429a      	cmp	r2, r3
 8004232:	d302      	bcc.n	800423a <UART_WaitOnFlagUntilTimeout+0x30>
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d101      	bne.n	800423e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e03a      	b.n	80042b4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	68db      	ldr	r3, [r3, #12]
 8004244:	f003 0304 	and.w	r3, r3, #4
 8004248:	2b00      	cmp	r3, #0
 800424a:	d023      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	2b80      	cmp	r3, #128	@ 0x80
 8004250:	d020      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b40      	cmp	r3, #64	@ 0x40
 8004256:	d01d      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0308 	and.w	r3, r3, #8
 8004262:	2b08      	cmp	r3, #8
 8004264:	d116      	bne.n	8004294 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	617b      	str	r3, [r7, #20]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	617b      	str	r3, [r7, #20]
 800427a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f000 f81d 	bl	80042bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2208      	movs	r2, #8
 8004286:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e00f      	b.n	80042b4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	4013      	ands	r3, r2
 800429e:	68ba      	ldr	r2, [r7, #8]
 80042a0:	429a      	cmp	r2, r3
 80042a2:	bf0c      	ite	eq
 80042a4:	2301      	moveq	r3, #1
 80042a6:	2300      	movne	r3, #0
 80042a8:	b2db      	uxtb	r3, r3
 80042aa:	461a      	mov	r2, r3
 80042ac:	79fb      	ldrb	r3, [r7, #7]
 80042ae:	429a      	cmp	r2, r3
 80042b0:	d0b4      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3718      	adds	r7, #24
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042bc:	b480      	push	{r7}
 80042be:	b095      	sub	sp, #84	@ 0x54
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	330c      	adds	r3, #12
 80042ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ce:	e853 3f00 	ldrex	r3, [r3]
 80042d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	330c      	adds	r3, #12
 80042e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80042e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042ec:	e841 2300 	strex	r3, r2, [r1]
 80042f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d1e5      	bne.n	80042c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	3314      	adds	r3, #20
 80042fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004300:	6a3b      	ldr	r3, [r7, #32]
 8004302:	e853 3f00 	ldrex	r3, [r3]
 8004306:	61fb      	str	r3, [r7, #28]
   return(result);
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	f023 0301 	bic.w	r3, r3, #1
 800430e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	3314      	adds	r3, #20
 8004316:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004318:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800431a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800431e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004320:	e841 2300 	strex	r3, r2, [r1]
 8004324:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004328:	2b00      	cmp	r3, #0
 800432a:	d1e5      	bne.n	80042f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004330:	2b01      	cmp	r3, #1
 8004332:	d119      	bne.n	8004368 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	330c      	adds	r3, #12
 800433a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	e853 3f00 	ldrex	r3, [r3]
 8004342:	60bb      	str	r3, [r7, #8]
   return(result);
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	f023 0310 	bic.w	r3, r3, #16
 800434a:	647b      	str	r3, [r7, #68]	@ 0x44
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	330c      	adds	r3, #12
 8004352:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004354:	61ba      	str	r2, [r7, #24]
 8004356:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	6979      	ldr	r1, [r7, #20]
 800435a:	69ba      	ldr	r2, [r7, #24]
 800435c:	e841 2300 	strex	r3, r2, [r1]
 8004360:	613b      	str	r3, [r7, #16]
   return(result);
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e5      	bne.n	8004334 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2220      	movs	r2, #32
 800436c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004376:	bf00      	nop
 8004378:	3754      	adds	r7, #84	@ 0x54
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
	...

08004384 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004384:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004388:	b0c0      	sub	sp, #256	@ 0x100
 800438a:	af00      	add	r7, sp, #0
 800438c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800439c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a0:	68d9      	ldr	r1, [r3, #12]
 80043a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	ea40 0301 	orr.w	r3, r0, r1
 80043ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80043ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	431a      	orrs	r2, r3
 80043bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c0:	695b      	ldr	r3, [r3, #20]
 80043c2:	431a      	orrs	r2, r3
 80043c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c8:	69db      	ldr	r3, [r3, #28]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80043d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80043dc:	f021 010c 	bic.w	r1, r1, #12
 80043e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80043ea:	430b      	orrs	r3, r1
 80043ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80043fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043fe:	6999      	ldr	r1, [r3, #24]
 8004400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	ea40 0301 	orr.w	r3, r0, r1
 800440a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800440c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	4b8f      	ldr	r3, [pc, #572]	@ (8004650 <UART_SetConfig+0x2cc>)
 8004414:	429a      	cmp	r2, r3
 8004416:	d005      	beq.n	8004424 <UART_SetConfig+0xa0>
 8004418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	4b8d      	ldr	r3, [pc, #564]	@ (8004654 <UART_SetConfig+0x2d0>)
 8004420:	429a      	cmp	r2, r3
 8004422:	d104      	bne.n	800442e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004424:	f7ff fb58 	bl	8003ad8 <HAL_RCC_GetPCLK2Freq>
 8004428:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800442c:	e003      	b.n	8004436 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800442e:	f7ff fb3f 	bl	8003ab0 <HAL_RCC_GetPCLK1Freq>
 8004432:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443a:	69db      	ldr	r3, [r3, #28]
 800443c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004440:	f040 810c 	bne.w	800465c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004444:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004448:	2200      	movs	r2, #0
 800444a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800444e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004452:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004456:	4622      	mov	r2, r4
 8004458:	462b      	mov	r3, r5
 800445a:	1891      	adds	r1, r2, r2
 800445c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800445e:	415b      	adcs	r3, r3
 8004460:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004462:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004466:	4621      	mov	r1, r4
 8004468:	eb12 0801 	adds.w	r8, r2, r1
 800446c:	4629      	mov	r1, r5
 800446e:	eb43 0901 	adc.w	r9, r3, r1
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800447e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004482:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004486:	4690      	mov	r8, r2
 8004488:	4699      	mov	r9, r3
 800448a:	4623      	mov	r3, r4
 800448c:	eb18 0303 	adds.w	r3, r8, r3
 8004490:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004494:	462b      	mov	r3, r5
 8004496:	eb49 0303 	adc.w	r3, r9, r3
 800449a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800449e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80044aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80044ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80044b2:	460b      	mov	r3, r1
 80044b4:	18db      	adds	r3, r3, r3
 80044b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80044b8:	4613      	mov	r3, r2
 80044ba:	eb42 0303 	adc.w	r3, r2, r3
 80044be:	657b      	str	r3, [r7, #84]	@ 0x54
 80044c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80044c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80044c8:	f7fb fed2 	bl	8000270 <__aeabi_uldivmod>
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4b61      	ldr	r3, [pc, #388]	@ (8004658 <UART_SetConfig+0x2d4>)
 80044d2:	fba3 2302 	umull	r2, r3, r3, r2
 80044d6:	095b      	lsrs	r3, r3, #5
 80044d8:	011c      	lsls	r4, r3, #4
 80044da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044de:	2200      	movs	r2, #0
 80044e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80044e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80044e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80044ec:	4642      	mov	r2, r8
 80044ee:	464b      	mov	r3, r9
 80044f0:	1891      	adds	r1, r2, r2
 80044f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80044f4:	415b      	adcs	r3, r3
 80044f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80044fc:	4641      	mov	r1, r8
 80044fe:	eb12 0a01 	adds.w	sl, r2, r1
 8004502:	4649      	mov	r1, r9
 8004504:	eb43 0b01 	adc.w	fp, r3, r1
 8004508:	f04f 0200 	mov.w	r2, #0
 800450c:	f04f 0300 	mov.w	r3, #0
 8004510:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004514:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004518:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800451c:	4692      	mov	sl, r2
 800451e:	469b      	mov	fp, r3
 8004520:	4643      	mov	r3, r8
 8004522:	eb1a 0303 	adds.w	r3, sl, r3
 8004526:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800452a:	464b      	mov	r3, r9
 800452c:	eb4b 0303 	adc.w	r3, fp, r3
 8004530:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004540:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004544:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004548:	460b      	mov	r3, r1
 800454a:	18db      	adds	r3, r3, r3
 800454c:	643b      	str	r3, [r7, #64]	@ 0x40
 800454e:	4613      	mov	r3, r2
 8004550:	eb42 0303 	adc.w	r3, r2, r3
 8004554:	647b      	str	r3, [r7, #68]	@ 0x44
 8004556:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800455a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800455e:	f7fb fe87 	bl	8000270 <__aeabi_uldivmod>
 8004562:	4602      	mov	r2, r0
 8004564:	460b      	mov	r3, r1
 8004566:	4611      	mov	r1, r2
 8004568:	4b3b      	ldr	r3, [pc, #236]	@ (8004658 <UART_SetConfig+0x2d4>)
 800456a:	fba3 2301 	umull	r2, r3, r3, r1
 800456e:	095b      	lsrs	r3, r3, #5
 8004570:	2264      	movs	r2, #100	@ 0x64
 8004572:	fb02 f303 	mul.w	r3, r2, r3
 8004576:	1acb      	subs	r3, r1, r3
 8004578:	00db      	lsls	r3, r3, #3
 800457a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800457e:	4b36      	ldr	r3, [pc, #216]	@ (8004658 <UART_SetConfig+0x2d4>)
 8004580:	fba3 2302 	umull	r2, r3, r3, r2
 8004584:	095b      	lsrs	r3, r3, #5
 8004586:	005b      	lsls	r3, r3, #1
 8004588:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800458c:	441c      	add	r4, r3
 800458e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004592:	2200      	movs	r2, #0
 8004594:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004598:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800459c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80045a0:	4642      	mov	r2, r8
 80045a2:	464b      	mov	r3, r9
 80045a4:	1891      	adds	r1, r2, r2
 80045a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80045a8:	415b      	adcs	r3, r3
 80045aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80045b0:	4641      	mov	r1, r8
 80045b2:	1851      	adds	r1, r2, r1
 80045b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80045b6:	4649      	mov	r1, r9
 80045b8:	414b      	adcs	r3, r1
 80045ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80045bc:	f04f 0200 	mov.w	r2, #0
 80045c0:	f04f 0300 	mov.w	r3, #0
 80045c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80045c8:	4659      	mov	r1, fp
 80045ca:	00cb      	lsls	r3, r1, #3
 80045cc:	4651      	mov	r1, sl
 80045ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80045d2:	4651      	mov	r1, sl
 80045d4:	00ca      	lsls	r2, r1, #3
 80045d6:	4610      	mov	r0, r2
 80045d8:	4619      	mov	r1, r3
 80045da:	4603      	mov	r3, r0
 80045dc:	4642      	mov	r2, r8
 80045de:	189b      	adds	r3, r3, r2
 80045e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045e4:	464b      	mov	r3, r9
 80045e6:	460a      	mov	r2, r1
 80045e8:	eb42 0303 	adc.w	r3, r2, r3
 80045ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004600:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004604:	460b      	mov	r3, r1
 8004606:	18db      	adds	r3, r3, r3
 8004608:	62bb      	str	r3, [r7, #40]	@ 0x28
 800460a:	4613      	mov	r3, r2
 800460c:	eb42 0303 	adc.w	r3, r2, r3
 8004610:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004612:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004616:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800461a:	f7fb fe29 	bl	8000270 <__aeabi_uldivmod>
 800461e:	4602      	mov	r2, r0
 8004620:	460b      	mov	r3, r1
 8004622:	4b0d      	ldr	r3, [pc, #52]	@ (8004658 <UART_SetConfig+0x2d4>)
 8004624:	fba3 1302 	umull	r1, r3, r3, r2
 8004628:	095b      	lsrs	r3, r3, #5
 800462a:	2164      	movs	r1, #100	@ 0x64
 800462c:	fb01 f303 	mul.w	r3, r1, r3
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	3332      	adds	r3, #50	@ 0x32
 8004636:	4a08      	ldr	r2, [pc, #32]	@ (8004658 <UART_SetConfig+0x2d4>)
 8004638:	fba2 2303 	umull	r2, r3, r2, r3
 800463c:	095b      	lsrs	r3, r3, #5
 800463e:	f003 0207 	and.w	r2, r3, #7
 8004642:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	4422      	add	r2, r4
 800464a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800464c:	e106      	b.n	800485c <UART_SetConfig+0x4d8>
 800464e:	bf00      	nop
 8004650:	40011000 	.word	0x40011000
 8004654:	40011400 	.word	0x40011400
 8004658:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800465c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004660:	2200      	movs	r2, #0
 8004662:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004666:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800466a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800466e:	4642      	mov	r2, r8
 8004670:	464b      	mov	r3, r9
 8004672:	1891      	adds	r1, r2, r2
 8004674:	6239      	str	r1, [r7, #32]
 8004676:	415b      	adcs	r3, r3
 8004678:	627b      	str	r3, [r7, #36]	@ 0x24
 800467a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800467e:	4641      	mov	r1, r8
 8004680:	1854      	adds	r4, r2, r1
 8004682:	4649      	mov	r1, r9
 8004684:	eb43 0501 	adc.w	r5, r3, r1
 8004688:	f04f 0200 	mov.w	r2, #0
 800468c:	f04f 0300 	mov.w	r3, #0
 8004690:	00eb      	lsls	r3, r5, #3
 8004692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004696:	00e2      	lsls	r2, r4, #3
 8004698:	4614      	mov	r4, r2
 800469a:	461d      	mov	r5, r3
 800469c:	4643      	mov	r3, r8
 800469e:	18e3      	adds	r3, r4, r3
 80046a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80046a4:	464b      	mov	r3, r9
 80046a6:	eb45 0303 	adc.w	r3, r5, r3
 80046aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80046ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80046ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046be:	f04f 0200 	mov.w	r2, #0
 80046c2:	f04f 0300 	mov.w	r3, #0
 80046c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80046ca:	4629      	mov	r1, r5
 80046cc:	008b      	lsls	r3, r1, #2
 80046ce:	4621      	mov	r1, r4
 80046d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046d4:	4621      	mov	r1, r4
 80046d6:	008a      	lsls	r2, r1, #2
 80046d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80046dc:	f7fb fdc8 	bl	8000270 <__aeabi_uldivmod>
 80046e0:	4602      	mov	r2, r0
 80046e2:	460b      	mov	r3, r1
 80046e4:	4b60      	ldr	r3, [pc, #384]	@ (8004868 <UART_SetConfig+0x4e4>)
 80046e6:	fba3 2302 	umull	r2, r3, r3, r2
 80046ea:	095b      	lsrs	r3, r3, #5
 80046ec:	011c      	lsls	r4, r3, #4
 80046ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046f2:	2200      	movs	r2, #0
 80046f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80046f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80046fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004700:	4642      	mov	r2, r8
 8004702:	464b      	mov	r3, r9
 8004704:	1891      	adds	r1, r2, r2
 8004706:	61b9      	str	r1, [r7, #24]
 8004708:	415b      	adcs	r3, r3
 800470a:	61fb      	str	r3, [r7, #28]
 800470c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004710:	4641      	mov	r1, r8
 8004712:	1851      	adds	r1, r2, r1
 8004714:	6139      	str	r1, [r7, #16]
 8004716:	4649      	mov	r1, r9
 8004718:	414b      	adcs	r3, r1
 800471a:	617b      	str	r3, [r7, #20]
 800471c:	f04f 0200 	mov.w	r2, #0
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004728:	4659      	mov	r1, fp
 800472a:	00cb      	lsls	r3, r1, #3
 800472c:	4651      	mov	r1, sl
 800472e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004732:	4651      	mov	r1, sl
 8004734:	00ca      	lsls	r2, r1, #3
 8004736:	4610      	mov	r0, r2
 8004738:	4619      	mov	r1, r3
 800473a:	4603      	mov	r3, r0
 800473c:	4642      	mov	r2, r8
 800473e:	189b      	adds	r3, r3, r2
 8004740:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004744:	464b      	mov	r3, r9
 8004746:	460a      	mov	r2, r1
 8004748:	eb42 0303 	adc.w	r3, r2, r3
 800474c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	67bb      	str	r3, [r7, #120]	@ 0x78
 800475a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800475c:	f04f 0200 	mov.w	r2, #0
 8004760:	f04f 0300 	mov.w	r3, #0
 8004764:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004768:	4649      	mov	r1, r9
 800476a:	008b      	lsls	r3, r1, #2
 800476c:	4641      	mov	r1, r8
 800476e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004772:	4641      	mov	r1, r8
 8004774:	008a      	lsls	r2, r1, #2
 8004776:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800477a:	f7fb fd79 	bl	8000270 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4611      	mov	r1, r2
 8004784:	4b38      	ldr	r3, [pc, #224]	@ (8004868 <UART_SetConfig+0x4e4>)
 8004786:	fba3 2301 	umull	r2, r3, r3, r1
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	2264      	movs	r2, #100	@ 0x64
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	1acb      	subs	r3, r1, r3
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	3332      	adds	r3, #50	@ 0x32
 8004798:	4a33      	ldr	r2, [pc, #204]	@ (8004868 <UART_SetConfig+0x4e4>)
 800479a:	fba2 2303 	umull	r2, r3, r2, r3
 800479e:	095b      	lsrs	r3, r3, #5
 80047a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047a4:	441c      	add	r4, r3
 80047a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047aa:	2200      	movs	r2, #0
 80047ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80047ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80047b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80047b4:	4642      	mov	r2, r8
 80047b6:	464b      	mov	r3, r9
 80047b8:	1891      	adds	r1, r2, r2
 80047ba:	60b9      	str	r1, [r7, #8]
 80047bc:	415b      	adcs	r3, r3
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047c4:	4641      	mov	r1, r8
 80047c6:	1851      	adds	r1, r2, r1
 80047c8:	6039      	str	r1, [r7, #0]
 80047ca:	4649      	mov	r1, r9
 80047cc:	414b      	adcs	r3, r1
 80047ce:	607b      	str	r3, [r7, #4]
 80047d0:	f04f 0200 	mov.w	r2, #0
 80047d4:	f04f 0300 	mov.w	r3, #0
 80047d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80047dc:	4659      	mov	r1, fp
 80047de:	00cb      	lsls	r3, r1, #3
 80047e0:	4651      	mov	r1, sl
 80047e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047e6:	4651      	mov	r1, sl
 80047e8:	00ca      	lsls	r2, r1, #3
 80047ea:	4610      	mov	r0, r2
 80047ec:	4619      	mov	r1, r3
 80047ee:	4603      	mov	r3, r0
 80047f0:	4642      	mov	r2, r8
 80047f2:	189b      	adds	r3, r3, r2
 80047f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047f6:	464b      	mov	r3, r9
 80047f8:	460a      	mov	r2, r1
 80047fa:	eb42 0303 	adc.w	r3, r2, r3
 80047fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	663b      	str	r3, [r7, #96]	@ 0x60
 800480a:	667a      	str	r2, [r7, #100]	@ 0x64
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	f04f 0300 	mov.w	r3, #0
 8004814:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004818:	4649      	mov	r1, r9
 800481a:	008b      	lsls	r3, r1, #2
 800481c:	4641      	mov	r1, r8
 800481e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004822:	4641      	mov	r1, r8
 8004824:	008a      	lsls	r2, r1, #2
 8004826:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800482a:	f7fb fd21 	bl	8000270 <__aeabi_uldivmod>
 800482e:	4602      	mov	r2, r0
 8004830:	460b      	mov	r3, r1
 8004832:	4b0d      	ldr	r3, [pc, #52]	@ (8004868 <UART_SetConfig+0x4e4>)
 8004834:	fba3 1302 	umull	r1, r3, r3, r2
 8004838:	095b      	lsrs	r3, r3, #5
 800483a:	2164      	movs	r1, #100	@ 0x64
 800483c:	fb01 f303 	mul.w	r3, r1, r3
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	3332      	adds	r3, #50	@ 0x32
 8004846:	4a08      	ldr	r2, [pc, #32]	@ (8004868 <UART_SetConfig+0x4e4>)
 8004848:	fba2 2303 	umull	r2, r3, r2, r3
 800484c:	095b      	lsrs	r3, r3, #5
 800484e:	f003 020f 	and.w	r2, r3, #15
 8004852:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4422      	add	r2, r4
 800485a:	609a      	str	r2, [r3, #8]
}
 800485c:	bf00      	nop
 800485e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004862:	46bd      	mov	sp, r7
 8004864:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004868:	51eb851f 	.word	0x51eb851f

0800486c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800486c:	b084      	sub	sp, #16
 800486e:	b580      	push	{r7, lr}
 8004870:	b084      	sub	sp, #16
 8004872:	af00      	add	r7, sp, #0
 8004874:	6078      	str	r0, [r7, #4]
 8004876:	f107 001c 	add.w	r0, r7, #28
 800487a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800487e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004882:	2b01      	cmp	r3, #1
 8004884:	d123      	bne.n	80048ce <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800489a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	68db      	ldr	r3, [r3, #12]
 80048a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80048ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d105      	bne.n	80048c2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 fdbc 	bl	8005440 <USB_CoreReset>
 80048c8:	4603      	mov	r3, r0
 80048ca:	73fb      	strb	r3, [r7, #15]
 80048cc:	e01b      	b.n	8004906 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f000 fdb0 	bl	8005440 <USB_CoreReset>
 80048e0:	4603      	mov	r3, r0
 80048e2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80048e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d106      	bne.n	80048fa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80048f8:	e005      	b.n	8004906 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004906:	7fbb      	ldrb	r3, [r7, #30]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d10b      	bne.n	8004924 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f043 0206 	orr.w	r2, r3, #6
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f043 0220 	orr.w	r2, r3, #32
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004924:	7bfb      	ldrb	r3, [r7, #15]
}
 8004926:	4618      	mov	r0, r3
 8004928:	3710      	adds	r7, #16
 800492a:	46bd      	mov	sp, r7
 800492c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004930:	b004      	add	sp, #16
 8004932:	4770      	bx	lr

08004934 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004934:	b480      	push	{r7}
 8004936:	b087      	sub	sp, #28
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004942:	79fb      	ldrb	r3, [r7, #7]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d165      	bne.n	8004a14 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	4a41      	ldr	r2, [pc, #260]	@ (8004a50 <USB_SetTurnaroundTime+0x11c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d906      	bls.n	800495e <USB_SetTurnaroundTime+0x2a>
 8004950:	68bb      	ldr	r3, [r7, #8]
 8004952:	4a40      	ldr	r2, [pc, #256]	@ (8004a54 <USB_SetTurnaroundTime+0x120>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d202      	bcs.n	800495e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004958:	230f      	movs	r3, #15
 800495a:	617b      	str	r3, [r7, #20]
 800495c:	e062      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800495e:	68bb      	ldr	r3, [r7, #8]
 8004960:	4a3c      	ldr	r2, [pc, #240]	@ (8004a54 <USB_SetTurnaroundTime+0x120>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d306      	bcc.n	8004974 <USB_SetTurnaroundTime+0x40>
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	4a3b      	ldr	r2, [pc, #236]	@ (8004a58 <USB_SetTurnaroundTime+0x124>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d202      	bcs.n	8004974 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800496e:	230e      	movs	r3, #14
 8004970:	617b      	str	r3, [r7, #20]
 8004972:	e057      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	4a38      	ldr	r2, [pc, #224]	@ (8004a58 <USB_SetTurnaroundTime+0x124>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d306      	bcc.n	800498a <USB_SetTurnaroundTime+0x56>
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	4a37      	ldr	r2, [pc, #220]	@ (8004a5c <USB_SetTurnaroundTime+0x128>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d202      	bcs.n	800498a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004984:	230d      	movs	r3, #13
 8004986:	617b      	str	r3, [r7, #20]
 8004988:	e04c      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	4a33      	ldr	r2, [pc, #204]	@ (8004a5c <USB_SetTurnaroundTime+0x128>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d306      	bcc.n	80049a0 <USB_SetTurnaroundTime+0x6c>
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	4a32      	ldr	r2, [pc, #200]	@ (8004a60 <USB_SetTurnaroundTime+0x12c>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d802      	bhi.n	80049a0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800499a:	230c      	movs	r3, #12
 800499c:	617b      	str	r3, [r7, #20]
 800499e:	e041      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	4a2f      	ldr	r2, [pc, #188]	@ (8004a60 <USB_SetTurnaroundTime+0x12c>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d906      	bls.n	80049b6 <USB_SetTurnaroundTime+0x82>
 80049a8:	68bb      	ldr	r3, [r7, #8]
 80049aa:	4a2e      	ldr	r2, [pc, #184]	@ (8004a64 <USB_SetTurnaroundTime+0x130>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d802      	bhi.n	80049b6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80049b0:	230b      	movs	r3, #11
 80049b2:	617b      	str	r3, [r7, #20]
 80049b4:	e036      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	4a2a      	ldr	r2, [pc, #168]	@ (8004a64 <USB_SetTurnaroundTime+0x130>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d906      	bls.n	80049cc <USB_SetTurnaroundTime+0x98>
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4a29      	ldr	r2, [pc, #164]	@ (8004a68 <USB_SetTurnaroundTime+0x134>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d802      	bhi.n	80049cc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80049c6:	230a      	movs	r3, #10
 80049c8:	617b      	str	r3, [r7, #20]
 80049ca:	e02b      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	4a26      	ldr	r2, [pc, #152]	@ (8004a68 <USB_SetTurnaroundTime+0x134>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d906      	bls.n	80049e2 <USB_SetTurnaroundTime+0xae>
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	4a25      	ldr	r2, [pc, #148]	@ (8004a6c <USB_SetTurnaroundTime+0x138>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d202      	bcs.n	80049e2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80049dc:	2309      	movs	r3, #9
 80049de:	617b      	str	r3, [r7, #20]
 80049e0:	e020      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	4a21      	ldr	r2, [pc, #132]	@ (8004a6c <USB_SetTurnaroundTime+0x138>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d306      	bcc.n	80049f8 <USB_SetTurnaroundTime+0xc4>
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	4a20      	ldr	r2, [pc, #128]	@ (8004a70 <USB_SetTurnaroundTime+0x13c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d802      	bhi.n	80049f8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80049f2:	2308      	movs	r3, #8
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	e015      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004a70 <USB_SetTurnaroundTime+0x13c>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d906      	bls.n	8004a0e <USB_SetTurnaroundTime+0xda>
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	4a1c      	ldr	r2, [pc, #112]	@ (8004a74 <USB_SetTurnaroundTime+0x140>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d202      	bcs.n	8004a0e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004a08:	2307      	movs	r3, #7
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	e00a      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004a0e:	2306      	movs	r3, #6
 8004a10:	617b      	str	r3, [r7, #20]
 8004a12:	e007      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004a14:	79fb      	ldrb	r3, [r7, #7]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d102      	bne.n	8004a20 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004a1a:	2309      	movs	r3, #9
 8004a1c:	617b      	str	r3, [r7, #20]
 8004a1e:	e001      	b.n	8004a24 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004a20:	2309      	movs	r3, #9
 8004a22:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	68db      	ldr	r3, [r3, #12]
 8004a28:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	68da      	ldr	r2, [r3, #12]
 8004a34:	697b      	ldr	r3, [r7, #20]
 8004a36:	029b      	lsls	r3, r3, #10
 8004a38:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	371c      	adds	r7, #28
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4e:	4770      	bx	lr
 8004a50:	00d8acbf 	.word	0x00d8acbf
 8004a54:	00e4e1c0 	.word	0x00e4e1c0
 8004a58:	00f42400 	.word	0x00f42400
 8004a5c:	01067380 	.word	0x01067380
 8004a60:	011a499f 	.word	0x011a499f
 8004a64:	01312cff 	.word	0x01312cff
 8004a68:	014ca43f 	.word	0x014ca43f
 8004a6c:	016e3600 	.word	0x016e3600
 8004a70:	01a6ab1f 	.word	0x01a6ab1f
 8004a74:	01e84800 	.word	0x01e84800

08004a78 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	689b      	ldr	r3, [r3, #8]
 8004a84:	f023 0201 	bic.w	r2, r3, #1
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004a9a:	b580      	push	{r7, lr}
 8004a9c:	b084      	sub	sp, #16
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004ab6:	78fb      	ldrb	r3, [r7, #3]
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d115      	bne.n	8004ae8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004ac8:	200a      	movs	r0, #10
 8004aca:	f7fc ff1b 	bl	8001904 <HAL_Delay>
      ms += 10U;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	330a      	adds	r3, #10
 8004ad2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004ad4:	6878      	ldr	r0, [r7, #4]
 8004ad6:	f000 fc23 	bl	8005320 <USB_GetMode>
 8004ada:	4603      	mov	r3, r0
 8004adc:	2b01      	cmp	r3, #1
 8004ade:	d01e      	beq.n	8004b1e <USB_SetCurrentMode+0x84>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2bc7      	cmp	r3, #199	@ 0xc7
 8004ae4:	d9f0      	bls.n	8004ac8 <USB_SetCurrentMode+0x2e>
 8004ae6:	e01a      	b.n	8004b1e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004ae8:	78fb      	ldrb	r3, [r7, #3]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d115      	bne.n	8004b1a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004afa:	200a      	movs	r0, #10
 8004afc:	f7fc ff02 	bl	8001904 <HAL_Delay>
      ms += 10U;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	330a      	adds	r3, #10
 8004b04:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f000 fc0a 	bl	8005320 <USB_GetMode>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d005      	beq.n	8004b1e <USB_SetCurrentMode+0x84>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2bc7      	cmp	r3, #199	@ 0xc7
 8004b16:	d9f0      	bls.n	8004afa <USB_SetCurrentMode+0x60>
 8004b18:	e001      	b.n	8004b1e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	e005      	b.n	8004b2a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2bc8      	cmp	r3, #200	@ 0xc8
 8004b22:	d101      	bne.n	8004b28 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e000      	b.n	8004b2a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004b28:	2300      	movs	r3, #0
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
	...

08004b34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004b34:	b084      	sub	sp, #16
 8004b36:	b580      	push	{r7, lr}
 8004b38:	b086      	sub	sp, #24
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
 8004b3e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004b42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004b46:	2300      	movs	r3, #0
 8004b48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004b4e:	2300      	movs	r3, #0
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	e009      	b.n	8004b68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	3340      	adds	r3, #64	@ 0x40
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	4413      	add	r3, r2
 8004b5e:	2200      	movs	r2, #0
 8004b60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	3301      	adds	r3, #1
 8004b66:	613b      	str	r3, [r7, #16]
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	2b0e      	cmp	r3, #14
 8004b6c:	d9f2      	bls.n	8004b54 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004b6e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d11c      	bne.n	8004bb0 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	68fa      	ldr	r2, [r7, #12]
 8004b80:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004b84:	f043 0302 	orr.w	r3, r3, #2
 8004b88:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b8e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b9a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	639a      	str	r2, [r3, #56]	@ 0x38
 8004bae:	e00b      	b.n	8004bc8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004bce:	461a      	mov	r2, r3
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004bd4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d10d      	bne.n	8004bf8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004bdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d104      	bne.n	8004bee <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004be4:	2100      	movs	r1, #0
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 f968 	bl	8004ebc <USB_SetDevSpeed>
 8004bec:	e008      	b.n	8004c00 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004bee:	2101      	movs	r1, #1
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f000 f963 	bl	8004ebc <USB_SetDevSpeed>
 8004bf6:	e003      	b.n	8004c00 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004bf8:	2103      	movs	r1, #3
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f000 f95e 	bl	8004ebc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004c00:	2110      	movs	r1, #16
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f000 f8fa 	bl	8004dfc <USB_FlushTxFifo>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f000 f924 	bl	8004e60 <USB_FlushRxFifo>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d001      	beq.n	8004c22 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c28:	461a      	mov	r2, r3
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c34:	461a      	mov	r2, r3
 8004c36:	2300      	movs	r3, #0
 8004c38:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c40:	461a      	mov	r2, r3
 8004c42:	2300      	movs	r3, #0
 8004c44:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004c46:	2300      	movs	r3, #0
 8004c48:	613b      	str	r3, [r7, #16]
 8004c4a:	e043      	b.n	8004cd4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	015a      	lsls	r2, r3, #5
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4413      	add	r3, r2
 8004c54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004c62:	d118      	bne.n	8004c96 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10a      	bne.n	8004c80 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	015a      	lsls	r2, r3, #5
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	4413      	add	r3, r2
 8004c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c76:	461a      	mov	r2, r3
 8004c78:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004c7c:	6013      	str	r3, [r2, #0]
 8004c7e:	e013      	b.n	8004ca8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004c80:	693b      	ldr	r3, [r7, #16]
 8004c82:	015a      	lsls	r2, r3, #5
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	4413      	add	r3, r2
 8004c88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004c92:	6013      	str	r3, [r2, #0]
 8004c94:	e008      	b.n	8004ca8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	015a      	lsls	r2, r3, #5
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	015a      	lsls	r2, r3, #5
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4413      	add	r3, r2
 8004cb0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cb4:	461a      	mov	r2, r3
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	015a      	lsls	r2, r3, #5
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	4413      	add	r3, r2
 8004cc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ccc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004cce:	693b      	ldr	r3, [r7, #16]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	613b      	str	r3, [r7, #16]
 8004cd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004cd8:	461a      	mov	r2, r3
 8004cda:	693b      	ldr	r3, [r7, #16]
 8004cdc:	4293      	cmp	r3, r2
 8004cde:	d3b5      	bcc.n	8004c4c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	613b      	str	r3, [r7, #16]
 8004ce4:	e043      	b.n	8004d6e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cf8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cfc:	d118      	bne.n	8004d30 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d10a      	bne.n	8004d1a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	015a      	lsls	r2, r3, #5
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d10:	461a      	mov	r2, r3
 8004d12:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	e013      	b.n	8004d42 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	015a      	lsls	r2, r3, #5
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	4413      	add	r3, r2
 8004d22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d26:	461a      	mov	r2, r3
 8004d28:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004d2c:	6013      	str	r3, [r2, #0]
 8004d2e:	e008      	b.n	8004d42 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	015a      	lsls	r2, r3, #5
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4413      	add	r3, r2
 8004d38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2300      	movs	r3, #0
 8004d40:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d4e:	461a      	mov	r2, r3
 8004d50:	2300      	movs	r3, #0
 8004d52:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	015a      	lsls	r2, r3, #5
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	4413      	add	r3, r2
 8004d5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d60:	461a      	mov	r2, r3
 8004d62:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004d66:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	3301      	adds	r3, #1
 8004d6c:	613b      	str	r3, [r7, #16]
 8004d6e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004d72:	461a      	mov	r2, r3
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d3b5      	bcc.n	8004ce6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d8c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8004d9a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d105      	bne.n	8004db0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	f043 0210 	orr.w	r2, r3, #16
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	699a      	ldr	r2, [r3, #24]
 8004db4:	4b10      	ldr	r3, [pc, #64]	@ (8004df8 <USB_DevInit+0x2c4>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004dbc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d005      	beq.n	8004dd0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	699b      	ldr	r3, [r3, #24]
 8004dc8:	f043 0208 	orr.w	r2, r3, #8
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004dd0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d107      	bne.n	8004de8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004de0:	f043 0304 	orr.w	r3, r3, #4
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dea:	4618      	mov	r0, r3
 8004dec:	3718      	adds	r7, #24
 8004dee:	46bd      	mov	sp, r7
 8004df0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004df4:	b004      	add	sp, #16
 8004df6:	4770      	bx	lr
 8004df8:	803c3800 	.word	0x803c3800

08004dfc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b085      	sub	sp, #20
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e06:	2300      	movs	r3, #0
 8004e08:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e16:	d901      	bls.n	8004e1c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e01b      	b.n	8004e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	daf2      	bge.n	8004e0a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004e24:	2300      	movs	r3, #0
 8004e26:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	019b      	lsls	r3, r3, #6
 8004e2c:	f043 0220 	orr.w	r2, r3, #32
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	3301      	adds	r3, #1
 8004e38:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e40:	d901      	bls.n	8004e46 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e006      	b.n	8004e54 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f003 0320 	and.w	r3, r3, #32
 8004e4e:	2b20      	cmp	r3, #32
 8004e50:	d0f0      	beq.n	8004e34 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3714      	adds	r7, #20
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e78:	d901      	bls.n	8004e7e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	e018      	b.n	8004eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	daf2      	bge.n	8004e6c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004e86:	2300      	movs	r3, #0
 8004e88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2210      	movs	r2, #16
 8004e8e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	3301      	adds	r3, #1
 8004e94:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004e9c:	d901      	bls.n	8004ea2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e006      	b.n	8004eb0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	f003 0310 	and.w	r3, r3, #16
 8004eaa:	2b10      	cmp	r3, #16
 8004eac:	d0f0      	beq.n	8004e90 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	78fb      	ldrb	r3, [r7, #3]
 8004ed6:	68f9      	ldr	r1, [r7, #12]
 8004ed8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004edc:	4313      	orrs	r3, r2
 8004ede:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3714      	adds	r7, #20
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr

08004eee <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004eee:	b480      	push	{r7}
 8004ef0:	b087      	sub	sp, #28
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 0306 	and.w	r3, r3, #6
 8004f06:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d102      	bne.n	8004f14 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004f0e:	2300      	movs	r3, #0
 8004f10:	75fb      	strb	r3, [r7, #23]
 8004f12:	e00a      	b.n	8004f2a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d002      	beq.n	8004f20 <USB_GetDevSpeed+0x32>
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b06      	cmp	r3, #6
 8004f1e:	d102      	bne.n	8004f26 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004f20:	2302      	movs	r3, #2
 8004f22:	75fb      	strb	r3, [r7, #23]
 8004f24:	e001      	b.n	8004f2a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004f26:	230f      	movs	r3, #15
 8004f28:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	371c      	adds	r7, #28
 8004f30:	46bd      	mov	sp, r7
 8004f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f36:	4770      	bx	lr

08004f38 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004f42:	2300      	movs	r3, #0
 8004f44:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004f46:	2300      	movs	r3, #0
 8004f48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	785b      	ldrb	r3, [r3, #1]
 8004f52:	2b01      	cmp	r3, #1
 8004f54:	d14a      	bne.n	8004fec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	781b      	ldrb	r3, [r3, #0]
 8004f5a:	015a      	lsls	r2, r3, #5
 8004f5c:	693b      	ldr	r3, [r7, #16]
 8004f5e:	4413      	add	r3, r2
 8004f60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f6e:	f040 8086 	bne.w	800507e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	781b      	ldrb	r3, [r3, #0]
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	7812      	ldrb	r2, [r2, #0]
 8004f86:	0151      	lsls	r1, r2, #5
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	440a      	add	r2, r1
 8004f8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004f94:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	015a      	lsls	r2, r3, #5
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	683a      	ldr	r2, [r7, #0]
 8004fa8:	7812      	ldrb	r2, [r2, #0]
 8004faa:	0151      	lsls	r1, r2, #5
 8004fac:	693a      	ldr	r2, [r7, #16]
 8004fae:	440a      	add	r2, r1
 8004fb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fb4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004fb8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d902      	bls.n	8004fd0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004fca:	2301      	movs	r3, #1
 8004fcc:	75fb      	strb	r3, [r7, #23]
          break;
 8004fce:	e056      	b.n	800507e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	015a      	lsls	r2, r3, #5
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	4413      	add	r3, r2
 8004fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004fe4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004fe8:	d0e7      	beq.n	8004fba <USB_EPStopXfer+0x82>
 8004fea:	e048      	b.n	800507e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	781b      	ldrb	r3, [r3, #0]
 8004ff0:	015a      	lsls	r2, r3, #5
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005000:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005004:	d13b      	bne.n	800507e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	015a      	lsls	r2, r3, #5
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	4413      	add	r3, r2
 8005010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	683a      	ldr	r2, [r7, #0]
 8005018:	7812      	ldrb	r2, [r2, #0]
 800501a:	0151      	lsls	r1, r2, #5
 800501c:	693a      	ldr	r2, [r7, #16]
 800501e:	440a      	add	r2, r1
 8005020:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005024:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005028:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	693b      	ldr	r3, [r7, #16]
 8005032:	4413      	add	r3, r2
 8005034:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	683a      	ldr	r2, [r7, #0]
 800503c:	7812      	ldrb	r2, [r2, #0]
 800503e:	0151      	lsls	r1, r2, #5
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	440a      	add	r2, r1
 8005044:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005048:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800504c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f242 7210 	movw	r2, #10000	@ 0x2710
 800505a:	4293      	cmp	r3, r2
 800505c:	d902      	bls.n	8005064 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	75fb      	strb	r3, [r7, #23]
          break;
 8005062:	e00c      	b.n	800507e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	781b      	ldrb	r3, [r3, #0]
 8005068:	015a      	lsls	r2, r3, #5
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	4413      	add	r3, r2
 800506e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005078:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800507c:	d0e7      	beq.n	800504e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800507e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005080:	4618      	mov	r0, r3
 8005082:	371c      	adds	r7, #28
 8005084:	46bd      	mov	sp, r7
 8005086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508a:	4770      	bx	lr

0800508c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800508c:	b480      	push	{r7}
 800508e:	b089      	sub	sp, #36	@ 0x24
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	4611      	mov	r1, r2
 8005098:	461a      	mov	r2, r3
 800509a:	460b      	mov	r3, r1
 800509c:	71fb      	strb	r3, [r7, #7]
 800509e:	4613      	mov	r3, r2
 80050a0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80050a6:	68bb      	ldr	r3, [r7, #8]
 80050a8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80050aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d123      	bne.n	80050fa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80050b2:	88bb      	ldrh	r3, [r7, #4]
 80050b4:	3303      	adds	r3, #3
 80050b6:	089b      	lsrs	r3, r3, #2
 80050b8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80050ba:	2300      	movs	r3, #0
 80050bc:	61bb      	str	r3, [r7, #24]
 80050be:	e018      	b.n	80050f2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80050c0:	79fb      	ldrb	r3, [r7, #7]
 80050c2:	031a      	lsls	r2, r3, #12
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80050cc:	461a      	mov	r2, r3
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80050d4:	69fb      	ldr	r3, [r7, #28]
 80050d6:	3301      	adds	r3, #1
 80050d8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	3301      	adds	r3, #1
 80050de:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	3301      	adds	r3, #1
 80050e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	3301      	adds	r3, #1
 80050ea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	3301      	adds	r3, #1
 80050f0:	61bb      	str	r3, [r7, #24]
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	429a      	cmp	r2, r3
 80050f8:	d3e2      	bcc.n	80050c0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3724      	adds	r7, #36	@ 0x24
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005108:	b480      	push	{r7}
 800510a:	b08b      	sub	sp, #44	@ 0x2c
 800510c:	af00      	add	r7, sp, #0
 800510e:	60f8      	str	r0, [r7, #12]
 8005110:	60b9      	str	r1, [r7, #8]
 8005112:	4613      	mov	r3, r2
 8005114:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800511e:	88fb      	ldrh	r3, [r7, #6]
 8005120:	089b      	lsrs	r3, r3, #2
 8005122:	b29b      	uxth	r3, r3
 8005124:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005126:	88fb      	ldrh	r3, [r7, #6]
 8005128:	f003 0303 	and.w	r3, r3, #3
 800512c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800512e:	2300      	movs	r3, #0
 8005130:	623b      	str	r3, [r7, #32]
 8005132:	e014      	b.n	800515e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	3301      	adds	r3, #1
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	3301      	adds	r3, #1
 800514a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	3301      	adds	r3, #1
 8005150:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005154:	3301      	adds	r3, #1
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	3301      	adds	r3, #1
 800515c:	623b      	str	r3, [r7, #32]
 800515e:	6a3a      	ldr	r2, [r7, #32]
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	429a      	cmp	r2, r3
 8005164:	d3e6      	bcc.n	8005134 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005166:	8bfb      	ldrh	r3, [r7, #30]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d01e      	beq.n	80051aa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005170:	69bb      	ldr	r3, [r7, #24]
 8005172:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005176:	461a      	mov	r2, r3
 8005178:	f107 0310 	add.w	r3, r7, #16
 800517c:	6812      	ldr	r2, [r2, #0]
 800517e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	b2db      	uxtb	r3, r3
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	fa22 f303 	lsr.w	r3, r2, r3
 800518c:	b2da      	uxtb	r2, r3
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	701a      	strb	r2, [r3, #0]
      i++;
 8005192:	6a3b      	ldr	r3, [r7, #32]
 8005194:	3301      	adds	r3, #1
 8005196:	623b      	str	r3, [r7, #32]
      pDest++;
 8005198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800519a:	3301      	adds	r3, #1
 800519c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800519e:	8bfb      	ldrh	r3, [r7, #30]
 80051a0:	3b01      	subs	r3, #1
 80051a2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80051a4:	8bfb      	ldrh	r3, [r7, #30]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d1ea      	bne.n	8005180 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	372c      	adds	r7, #44	@ 0x2c
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b085      	sub	sp, #20
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	68fa      	ldr	r2, [r7, #12]
 80051ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80051d2:	f023 0303 	bic.w	r3, r3, #3
 80051d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051e6:	f043 0302 	orr.w	r3, r3, #2
 80051ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80051ec:	2300      	movs	r3, #0
}
 80051ee:	4618      	mov	r0, r3
 80051f0:	3714      	adds	r7, #20
 80051f2:	46bd      	mov	sp, r7
 80051f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f8:	4770      	bx	lr

080051fa <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80051fa:	b480      	push	{r7}
 80051fc:	b085      	sub	sp, #20
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	699b      	ldr	r3, [r3, #24]
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	4013      	ands	r3, r2
 8005210:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005212:	68fb      	ldr	r3, [r7, #12]
}
 8005214:	4618      	mov	r0, r3
 8005216:	3714      	adds	r7, #20
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005232:	699b      	ldr	r3, [r3, #24]
 8005234:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800523c:	69db      	ldr	r3, [r3, #28]
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	4013      	ands	r3, r2
 8005242:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	0c1b      	lsrs	r3, r3, #16
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005254:	b480      	push	{r7}
 8005256:	b085      	sub	sp, #20
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	68ba      	ldr	r2, [r7, #8]
 8005274:	4013      	ands	r3, r2
 8005276:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	b29b      	uxth	r3, r3
}
 800527c:	4618      	mov	r0, r3
 800527e:	3714      	adds	r7, #20
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005288:	b480      	push	{r7}
 800528a:	b085      	sub	sp, #20
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
 8005290:	460b      	mov	r3, r1
 8005292:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ae:	695b      	ldr	r3, [r3, #20]
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80052b6:	68bb      	ldr	r3, [r7, #8]
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
 80052cc:	460b      	mov	r3, r1
 80052ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052e6:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80052e8:	78fb      	ldrb	r3, [r7, #3]
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	68fa      	ldr	r2, [r7, #12]
 80052f0:	fa22 f303 	lsr.w	r3, r2, r3
 80052f4:	01db      	lsls	r3, r3, #7
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	4313      	orrs	r3, r2
 80052fc:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80052fe:	78fb      	ldrb	r3, [r7, #3]
 8005300:	015a      	lsls	r2, r3, #5
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	4413      	add	r3, r2
 8005306:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800530a:	689b      	ldr	r3, [r3, #8]
 800530c:	693a      	ldr	r2, [r7, #16]
 800530e:	4013      	ands	r3, r2
 8005310:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005312:	68bb      	ldr	r3, [r7, #8]
}
 8005314:	4618      	mov	r0, r3
 8005316:	371c      	adds	r7, #28
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	695b      	ldr	r3, [r3, #20]
 800532c:	f003 0301 	and.w	r3, r3, #1
}
 8005330:	4618      	mov	r0, r3
 8005332:	370c      	adds	r7, #12
 8005334:	46bd      	mov	sp, r7
 8005336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533a:	4770      	bx	lr

0800533c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800533c:	b480      	push	{r7}
 800533e:	b085      	sub	sp, #20
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005356:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800535a:	f023 0307 	bic.w	r3, r3, #7
 800535e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800536e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005372:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005374:	2300      	movs	r3, #0
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
	...

08005384 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005384:	b480      	push	{r7}
 8005386:	b087      	sub	sp, #28
 8005388:	af00      	add	r7, sp, #0
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	460b      	mov	r3, r1
 800538e:	607a      	str	r2, [r7, #4]
 8005390:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	333c      	adds	r3, #60	@ 0x3c
 800539a:	3304      	adds	r3, #4
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	4a26      	ldr	r2, [pc, #152]	@ (800543c <USB_EP0_OutStart+0xb8>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d90a      	bls.n	80053be <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80053b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053b8:	d101      	bne.n	80053be <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80053ba:	2300      	movs	r3, #0
 80053bc:	e037      	b.n	800542e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053c4:	461a      	mov	r2, r3
 80053c6:	2300      	movs	r3, #0
 80053c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053d8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80053dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053ec:	f043 0318 	orr.w	r3, r3, #24
 80053f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	697a      	ldr	r2, [r7, #20]
 80053fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005400:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005404:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8005406:	7afb      	ldrb	r3, [r7, #11]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d10f      	bne.n	800542c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005412:	461a      	mov	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	697a      	ldr	r2, [r7, #20]
 8005422:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005426:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800542a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	371c      	adds	r7, #28
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	4f54300a 	.word	0x4f54300a

08005440 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005440:	b480      	push	{r7}
 8005442:	b085      	sub	sp, #20
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005448:	2300      	movs	r3, #0
 800544a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	3301      	adds	r3, #1
 8005450:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005458:	d901      	bls.n	800545e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800545a:	2303      	movs	r3, #3
 800545c:	e022      	b.n	80054a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	2b00      	cmp	r3, #0
 8005464:	daf2      	bge.n	800544c <USB_CoreReset+0xc>

  count = 10U;
 8005466:	230a      	movs	r3, #10
 8005468:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800546a:	e002      	b.n	8005472 <USB_CoreReset+0x32>
  {
    count--;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	3b01      	subs	r3, #1
 8005470:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d1f9      	bne.n	800546c <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	691b      	ldr	r3, [r3, #16]
 800547c:	f043 0201 	orr.w	r2, r3, #1
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	3301      	adds	r3, #1
 8005488:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005490:	d901      	bls.n	8005496 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e006      	b.n	80054a4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	691b      	ldr	r3, [r3, #16]
 800549a:	f003 0301 	and.w	r3, r3, #1
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d0f0      	beq.n	8005484 <USB_CoreReset+0x44>

  return HAL_OK;
 80054a2:	2300      	movs	r3, #0
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	3714      	adds	r7, #20
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <malloc>:
 80054b0:	4b02      	ldr	r3, [pc, #8]	@ (80054bc <malloc+0xc>)
 80054b2:	4601      	mov	r1, r0
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	f000 b825 	b.w	8005504 <_malloc_r>
 80054ba:	bf00      	nop
 80054bc:	2000000c 	.word	0x2000000c

080054c0 <sbrk_aligned>:
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	4e0f      	ldr	r6, [pc, #60]	@ (8005500 <sbrk_aligned+0x40>)
 80054c4:	460c      	mov	r4, r1
 80054c6:	6831      	ldr	r1, [r6, #0]
 80054c8:	4605      	mov	r5, r0
 80054ca:	b911      	cbnz	r1, 80054d2 <sbrk_aligned+0x12>
 80054cc:	f000 f8d0 	bl	8005670 <_sbrk_r>
 80054d0:	6030      	str	r0, [r6, #0]
 80054d2:	4621      	mov	r1, r4
 80054d4:	4628      	mov	r0, r5
 80054d6:	f000 f8cb 	bl	8005670 <_sbrk_r>
 80054da:	1c43      	adds	r3, r0, #1
 80054dc:	d103      	bne.n	80054e6 <sbrk_aligned+0x26>
 80054de:	f04f 34ff 	mov.w	r4, #4294967295
 80054e2:	4620      	mov	r0, r4
 80054e4:	bd70      	pop	{r4, r5, r6, pc}
 80054e6:	1cc4      	adds	r4, r0, #3
 80054e8:	f024 0403 	bic.w	r4, r4, #3
 80054ec:	42a0      	cmp	r0, r4
 80054ee:	d0f8      	beq.n	80054e2 <sbrk_aligned+0x22>
 80054f0:	1a21      	subs	r1, r4, r0
 80054f2:	4628      	mov	r0, r5
 80054f4:	f000 f8bc 	bl	8005670 <_sbrk_r>
 80054f8:	3001      	adds	r0, #1
 80054fa:	d1f2      	bne.n	80054e2 <sbrk_aligned+0x22>
 80054fc:	e7ef      	b.n	80054de <sbrk_aligned+0x1e>
 80054fe:	bf00      	nop
 8005500:	200006cc 	.word	0x200006cc

08005504 <_malloc_r>:
 8005504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005508:	1ccd      	adds	r5, r1, #3
 800550a:	f025 0503 	bic.w	r5, r5, #3
 800550e:	3508      	adds	r5, #8
 8005510:	2d0c      	cmp	r5, #12
 8005512:	bf38      	it	cc
 8005514:	250c      	movcc	r5, #12
 8005516:	2d00      	cmp	r5, #0
 8005518:	4606      	mov	r6, r0
 800551a:	db01      	blt.n	8005520 <_malloc_r+0x1c>
 800551c:	42a9      	cmp	r1, r5
 800551e:	d904      	bls.n	800552a <_malloc_r+0x26>
 8005520:	230c      	movs	r3, #12
 8005522:	6033      	str	r3, [r6, #0]
 8005524:	2000      	movs	r0, #0
 8005526:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800552a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005600 <_malloc_r+0xfc>
 800552e:	f000 f869 	bl	8005604 <__malloc_lock>
 8005532:	f8d8 3000 	ldr.w	r3, [r8]
 8005536:	461c      	mov	r4, r3
 8005538:	bb44      	cbnz	r4, 800558c <_malloc_r+0x88>
 800553a:	4629      	mov	r1, r5
 800553c:	4630      	mov	r0, r6
 800553e:	f7ff ffbf 	bl	80054c0 <sbrk_aligned>
 8005542:	1c43      	adds	r3, r0, #1
 8005544:	4604      	mov	r4, r0
 8005546:	d158      	bne.n	80055fa <_malloc_r+0xf6>
 8005548:	f8d8 4000 	ldr.w	r4, [r8]
 800554c:	4627      	mov	r7, r4
 800554e:	2f00      	cmp	r7, #0
 8005550:	d143      	bne.n	80055da <_malloc_r+0xd6>
 8005552:	2c00      	cmp	r4, #0
 8005554:	d04b      	beq.n	80055ee <_malloc_r+0xea>
 8005556:	6823      	ldr	r3, [r4, #0]
 8005558:	4639      	mov	r1, r7
 800555a:	4630      	mov	r0, r6
 800555c:	eb04 0903 	add.w	r9, r4, r3
 8005560:	f000 f886 	bl	8005670 <_sbrk_r>
 8005564:	4581      	cmp	r9, r0
 8005566:	d142      	bne.n	80055ee <_malloc_r+0xea>
 8005568:	6821      	ldr	r1, [r4, #0]
 800556a:	1a6d      	subs	r5, r5, r1
 800556c:	4629      	mov	r1, r5
 800556e:	4630      	mov	r0, r6
 8005570:	f7ff ffa6 	bl	80054c0 <sbrk_aligned>
 8005574:	3001      	adds	r0, #1
 8005576:	d03a      	beq.n	80055ee <_malloc_r+0xea>
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	442b      	add	r3, r5
 800557c:	6023      	str	r3, [r4, #0]
 800557e:	f8d8 3000 	ldr.w	r3, [r8]
 8005582:	685a      	ldr	r2, [r3, #4]
 8005584:	bb62      	cbnz	r2, 80055e0 <_malloc_r+0xdc>
 8005586:	f8c8 7000 	str.w	r7, [r8]
 800558a:	e00f      	b.n	80055ac <_malloc_r+0xa8>
 800558c:	6822      	ldr	r2, [r4, #0]
 800558e:	1b52      	subs	r2, r2, r5
 8005590:	d420      	bmi.n	80055d4 <_malloc_r+0xd0>
 8005592:	2a0b      	cmp	r2, #11
 8005594:	d917      	bls.n	80055c6 <_malloc_r+0xc2>
 8005596:	1961      	adds	r1, r4, r5
 8005598:	42a3      	cmp	r3, r4
 800559a:	6025      	str	r5, [r4, #0]
 800559c:	bf18      	it	ne
 800559e:	6059      	strne	r1, [r3, #4]
 80055a0:	6863      	ldr	r3, [r4, #4]
 80055a2:	bf08      	it	eq
 80055a4:	f8c8 1000 	streq.w	r1, [r8]
 80055a8:	5162      	str	r2, [r4, r5]
 80055aa:	604b      	str	r3, [r1, #4]
 80055ac:	4630      	mov	r0, r6
 80055ae:	f000 f82f 	bl	8005610 <__malloc_unlock>
 80055b2:	f104 000b 	add.w	r0, r4, #11
 80055b6:	1d23      	adds	r3, r4, #4
 80055b8:	f020 0007 	bic.w	r0, r0, #7
 80055bc:	1ac2      	subs	r2, r0, r3
 80055be:	bf1c      	itt	ne
 80055c0:	1a1b      	subne	r3, r3, r0
 80055c2:	50a3      	strne	r3, [r4, r2]
 80055c4:	e7af      	b.n	8005526 <_malloc_r+0x22>
 80055c6:	6862      	ldr	r2, [r4, #4]
 80055c8:	42a3      	cmp	r3, r4
 80055ca:	bf0c      	ite	eq
 80055cc:	f8c8 2000 	streq.w	r2, [r8]
 80055d0:	605a      	strne	r2, [r3, #4]
 80055d2:	e7eb      	b.n	80055ac <_malloc_r+0xa8>
 80055d4:	4623      	mov	r3, r4
 80055d6:	6864      	ldr	r4, [r4, #4]
 80055d8:	e7ae      	b.n	8005538 <_malloc_r+0x34>
 80055da:	463c      	mov	r4, r7
 80055dc:	687f      	ldr	r7, [r7, #4]
 80055de:	e7b6      	b.n	800554e <_malloc_r+0x4a>
 80055e0:	461a      	mov	r2, r3
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	42a3      	cmp	r3, r4
 80055e6:	d1fb      	bne.n	80055e0 <_malloc_r+0xdc>
 80055e8:	2300      	movs	r3, #0
 80055ea:	6053      	str	r3, [r2, #4]
 80055ec:	e7de      	b.n	80055ac <_malloc_r+0xa8>
 80055ee:	230c      	movs	r3, #12
 80055f0:	6033      	str	r3, [r6, #0]
 80055f2:	4630      	mov	r0, r6
 80055f4:	f000 f80c 	bl	8005610 <__malloc_unlock>
 80055f8:	e794      	b.n	8005524 <_malloc_r+0x20>
 80055fa:	6005      	str	r5, [r0, #0]
 80055fc:	e7d6      	b.n	80055ac <_malloc_r+0xa8>
 80055fe:	bf00      	nop
 8005600:	200006d0 	.word	0x200006d0

08005604 <__malloc_lock>:
 8005604:	4801      	ldr	r0, [pc, #4]	@ (800560c <__malloc_lock+0x8>)
 8005606:	f000 b86d 	b.w	80056e4 <__retarget_lock_acquire_recursive>
 800560a:	bf00      	nop
 800560c:	20000810 	.word	0x20000810

08005610 <__malloc_unlock>:
 8005610:	4801      	ldr	r0, [pc, #4]	@ (8005618 <__malloc_unlock+0x8>)
 8005612:	f000 b868 	b.w	80056e6 <__retarget_lock_release_recursive>
 8005616:	bf00      	nop
 8005618:	20000810 	.word	0x20000810

0800561c <siprintf>:
 800561c:	b40e      	push	{r1, r2, r3}
 800561e:	b510      	push	{r4, lr}
 8005620:	b09d      	sub	sp, #116	@ 0x74
 8005622:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005624:	9002      	str	r0, [sp, #8]
 8005626:	9006      	str	r0, [sp, #24]
 8005628:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800562c:	480a      	ldr	r0, [pc, #40]	@ (8005658 <siprintf+0x3c>)
 800562e:	9107      	str	r1, [sp, #28]
 8005630:	9104      	str	r1, [sp, #16]
 8005632:	490a      	ldr	r1, [pc, #40]	@ (800565c <siprintf+0x40>)
 8005634:	f853 2b04 	ldr.w	r2, [r3], #4
 8005638:	9105      	str	r1, [sp, #20]
 800563a:	2400      	movs	r4, #0
 800563c:	a902      	add	r1, sp, #8
 800563e:	6800      	ldr	r0, [r0, #0]
 8005640:	9301      	str	r3, [sp, #4]
 8005642:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005644:	f000 f8f6 	bl	8005834 <_svfiprintf_r>
 8005648:	9b02      	ldr	r3, [sp, #8]
 800564a:	701c      	strb	r4, [r3, #0]
 800564c:	b01d      	add	sp, #116	@ 0x74
 800564e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005652:	b003      	add	sp, #12
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	2000000c 	.word	0x2000000c
 800565c:	ffff0208 	.word	0xffff0208

08005660 <memset>:
 8005660:	4402      	add	r2, r0
 8005662:	4603      	mov	r3, r0
 8005664:	4293      	cmp	r3, r2
 8005666:	d100      	bne.n	800566a <memset+0xa>
 8005668:	4770      	bx	lr
 800566a:	f803 1b01 	strb.w	r1, [r3], #1
 800566e:	e7f9      	b.n	8005664 <memset+0x4>

08005670 <_sbrk_r>:
 8005670:	b538      	push	{r3, r4, r5, lr}
 8005672:	4d06      	ldr	r5, [pc, #24]	@ (800568c <_sbrk_r+0x1c>)
 8005674:	2300      	movs	r3, #0
 8005676:	4604      	mov	r4, r0
 8005678:	4608      	mov	r0, r1
 800567a:	602b      	str	r3, [r5, #0]
 800567c:	f7fc f85e 	bl	800173c <_sbrk>
 8005680:	1c43      	adds	r3, r0, #1
 8005682:	d102      	bne.n	800568a <_sbrk_r+0x1a>
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	b103      	cbz	r3, 800568a <_sbrk_r+0x1a>
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	bd38      	pop	{r3, r4, r5, pc}
 800568c:	2000080c 	.word	0x2000080c

08005690 <__errno>:
 8005690:	4b01      	ldr	r3, [pc, #4]	@ (8005698 <__errno+0x8>)
 8005692:	6818      	ldr	r0, [r3, #0]
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop
 8005698:	2000000c 	.word	0x2000000c

0800569c <__libc_init_array>:
 800569c:	b570      	push	{r4, r5, r6, lr}
 800569e:	4d0d      	ldr	r5, [pc, #52]	@ (80056d4 <__libc_init_array+0x38>)
 80056a0:	4c0d      	ldr	r4, [pc, #52]	@ (80056d8 <__libc_init_array+0x3c>)
 80056a2:	1b64      	subs	r4, r4, r5
 80056a4:	10a4      	asrs	r4, r4, #2
 80056a6:	2600      	movs	r6, #0
 80056a8:	42a6      	cmp	r6, r4
 80056aa:	d109      	bne.n	80056c0 <__libc_init_array+0x24>
 80056ac:	4d0b      	ldr	r5, [pc, #44]	@ (80056dc <__libc_init_array+0x40>)
 80056ae:	4c0c      	ldr	r4, [pc, #48]	@ (80056e0 <__libc_init_array+0x44>)
 80056b0:	f000 fba6 	bl	8005e00 <_init>
 80056b4:	1b64      	subs	r4, r4, r5
 80056b6:	10a4      	asrs	r4, r4, #2
 80056b8:	2600      	movs	r6, #0
 80056ba:	42a6      	cmp	r6, r4
 80056bc:	d105      	bne.n	80056ca <__libc_init_array+0x2e>
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80056c4:	4798      	blx	r3
 80056c6:	3601      	adds	r6, #1
 80056c8:	e7ee      	b.n	80056a8 <__libc_init_array+0xc>
 80056ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80056ce:	4798      	blx	r3
 80056d0:	3601      	adds	r6, #1
 80056d2:	e7f2      	b.n	80056ba <__libc_init_array+0x1e>
 80056d4:	08008a04 	.word	0x08008a04
 80056d8:	08008a04 	.word	0x08008a04
 80056dc:	08008a04 	.word	0x08008a04
 80056e0:	08008a08 	.word	0x08008a08

080056e4 <__retarget_lock_acquire_recursive>:
 80056e4:	4770      	bx	lr

080056e6 <__retarget_lock_release_recursive>:
 80056e6:	4770      	bx	lr

080056e8 <_free_r>:
 80056e8:	b538      	push	{r3, r4, r5, lr}
 80056ea:	4605      	mov	r5, r0
 80056ec:	2900      	cmp	r1, #0
 80056ee:	d041      	beq.n	8005774 <_free_r+0x8c>
 80056f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80056f4:	1f0c      	subs	r4, r1, #4
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	bfb8      	it	lt
 80056fa:	18e4      	addlt	r4, r4, r3
 80056fc:	f7ff ff82 	bl	8005604 <__malloc_lock>
 8005700:	4a1d      	ldr	r2, [pc, #116]	@ (8005778 <_free_r+0x90>)
 8005702:	6813      	ldr	r3, [r2, #0]
 8005704:	b933      	cbnz	r3, 8005714 <_free_r+0x2c>
 8005706:	6063      	str	r3, [r4, #4]
 8005708:	6014      	str	r4, [r2, #0]
 800570a:	4628      	mov	r0, r5
 800570c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005710:	f7ff bf7e 	b.w	8005610 <__malloc_unlock>
 8005714:	42a3      	cmp	r3, r4
 8005716:	d908      	bls.n	800572a <_free_r+0x42>
 8005718:	6820      	ldr	r0, [r4, #0]
 800571a:	1821      	adds	r1, r4, r0
 800571c:	428b      	cmp	r3, r1
 800571e:	bf01      	itttt	eq
 8005720:	6819      	ldreq	r1, [r3, #0]
 8005722:	685b      	ldreq	r3, [r3, #4]
 8005724:	1809      	addeq	r1, r1, r0
 8005726:	6021      	streq	r1, [r4, #0]
 8005728:	e7ed      	b.n	8005706 <_free_r+0x1e>
 800572a:	461a      	mov	r2, r3
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	b10b      	cbz	r3, 8005734 <_free_r+0x4c>
 8005730:	42a3      	cmp	r3, r4
 8005732:	d9fa      	bls.n	800572a <_free_r+0x42>
 8005734:	6811      	ldr	r1, [r2, #0]
 8005736:	1850      	adds	r0, r2, r1
 8005738:	42a0      	cmp	r0, r4
 800573a:	d10b      	bne.n	8005754 <_free_r+0x6c>
 800573c:	6820      	ldr	r0, [r4, #0]
 800573e:	4401      	add	r1, r0
 8005740:	1850      	adds	r0, r2, r1
 8005742:	4283      	cmp	r3, r0
 8005744:	6011      	str	r1, [r2, #0]
 8005746:	d1e0      	bne.n	800570a <_free_r+0x22>
 8005748:	6818      	ldr	r0, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	6053      	str	r3, [r2, #4]
 800574e:	4408      	add	r0, r1
 8005750:	6010      	str	r0, [r2, #0]
 8005752:	e7da      	b.n	800570a <_free_r+0x22>
 8005754:	d902      	bls.n	800575c <_free_r+0x74>
 8005756:	230c      	movs	r3, #12
 8005758:	602b      	str	r3, [r5, #0]
 800575a:	e7d6      	b.n	800570a <_free_r+0x22>
 800575c:	6820      	ldr	r0, [r4, #0]
 800575e:	1821      	adds	r1, r4, r0
 8005760:	428b      	cmp	r3, r1
 8005762:	bf04      	itt	eq
 8005764:	6819      	ldreq	r1, [r3, #0]
 8005766:	685b      	ldreq	r3, [r3, #4]
 8005768:	6063      	str	r3, [r4, #4]
 800576a:	bf04      	itt	eq
 800576c:	1809      	addeq	r1, r1, r0
 800576e:	6021      	streq	r1, [r4, #0]
 8005770:	6054      	str	r4, [r2, #4]
 8005772:	e7ca      	b.n	800570a <_free_r+0x22>
 8005774:	bd38      	pop	{r3, r4, r5, pc}
 8005776:	bf00      	nop
 8005778:	200006d0 	.word	0x200006d0

0800577c <__ssputs_r>:
 800577c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005780:	688e      	ldr	r6, [r1, #8]
 8005782:	461f      	mov	r7, r3
 8005784:	42be      	cmp	r6, r7
 8005786:	680b      	ldr	r3, [r1, #0]
 8005788:	4682      	mov	sl, r0
 800578a:	460c      	mov	r4, r1
 800578c:	4690      	mov	r8, r2
 800578e:	d82d      	bhi.n	80057ec <__ssputs_r+0x70>
 8005790:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005794:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005798:	d026      	beq.n	80057e8 <__ssputs_r+0x6c>
 800579a:	6965      	ldr	r5, [r4, #20]
 800579c:	6909      	ldr	r1, [r1, #16]
 800579e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80057a2:	eba3 0901 	sub.w	r9, r3, r1
 80057a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80057aa:	1c7b      	adds	r3, r7, #1
 80057ac:	444b      	add	r3, r9
 80057ae:	106d      	asrs	r5, r5, #1
 80057b0:	429d      	cmp	r5, r3
 80057b2:	bf38      	it	cc
 80057b4:	461d      	movcc	r5, r3
 80057b6:	0553      	lsls	r3, r2, #21
 80057b8:	d527      	bpl.n	800580a <__ssputs_r+0x8e>
 80057ba:	4629      	mov	r1, r5
 80057bc:	f7ff fea2 	bl	8005504 <_malloc_r>
 80057c0:	4606      	mov	r6, r0
 80057c2:	b360      	cbz	r0, 800581e <__ssputs_r+0xa2>
 80057c4:	6921      	ldr	r1, [r4, #16]
 80057c6:	464a      	mov	r2, r9
 80057c8:	f000 fad6 	bl	8005d78 <memcpy>
 80057cc:	89a3      	ldrh	r3, [r4, #12]
 80057ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80057d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057d6:	81a3      	strh	r3, [r4, #12]
 80057d8:	6126      	str	r6, [r4, #16]
 80057da:	6165      	str	r5, [r4, #20]
 80057dc:	444e      	add	r6, r9
 80057de:	eba5 0509 	sub.w	r5, r5, r9
 80057e2:	6026      	str	r6, [r4, #0]
 80057e4:	60a5      	str	r5, [r4, #8]
 80057e6:	463e      	mov	r6, r7
 80057e8:	42be      	cmp	r6, r7
 80057ea:	d900      	bls.n	80057ee <__ssputs_r+0x72>
 80057ec:	463e      	mov	r6, r7
 80057ee:	6820      	ldr	r0, [r4, #0]
 80057f0:	4632      	mov	r2, r6
 80057f2:	4641      	mov	r1, r8
 80057f4:	f000 faa6 	bl	8005d44 <memmove>
 80057f8:	68a3      	ldr	r3, [r4, #8]
 80057fa:	1b9b      	subs	r3, r3, r6
 80057fc:	60a3      	str	r3, [r4, #8]
 80057fe:	6823      	ldr	r3, [r4, #0]
 8005800:	4433      	add	r3, r6
 8005802:	6023      	str	r3, [r4, #0]
 8005804:	2000      	movs	r0, #0
 8005806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580a:	462a      	mov	r2, r5
 800580c:	f000 fac2 	bl	8005d94 <_realloc_r>
 8005810:	4606      	mov	r6, r0
 8005812:	2800      	cmp	r0, #0
 8005814:	d1e0      	bne.n	80057d8 <__ssputs_r+0x5c>
 8005816:	6921      	ldr	r1, [r4, #16]
 8005818:	4650      	mov	r0, sl
 800581a:	f7ff ff65 	bl	80056e8 <_free_r>
 800581e:	230c      	movs	r3, #12
 8005820:	f8ca 3000 	str.w	r3, [sl]
 8005824:	89a3      	ldrh	r3, [r4, #12]
 8005826:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800582a:	81a3      	strh	r3, [r4, #12]
 800582c:	f04f 30ff 	mov.w	r0, #4294967295
 8005830:	e7e9      	b.n	8005806 <__ssputs_r+0x8a>
	...

08005834 <_svfiprintf_r>:
 8005834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005838:	4698      	mov	r8, r3
 800583a:	898b      	ldrh	r3, [r1, #12]
 800583c:	061b      	lsls	r3, r3, #24
 800583e:	b09d      	sub	sp, #116	@ 0x74
 8005840:	4607      	mov	r7, r0
 8005842:	460d      	mov	r5, r1
 8005844:	4614      	mov	r4, r2
 8005846:	d510      	bpl.n	800586a <_svfiprintf_r+0x36>
 8005848:	690b      	ldr	r3, [r1, #16]
 800584a:	b973      	cbnz	r3, 800586a <_svfiprintf_r+0x36>
 800584c:	2140      	movs	r1, #64	@ 0x40
 800584e:	f7ff fe59 	bl	8005504 <_malloc_r>
 8005852:	6028      	str	r0, [r5, #0]
 8005854:	6128      	str	r0, [r5, #16]
 8005856:	b930      	cbnz	r0, 8005866 <_svfiprintf_r+0x32>
 8005858:	230c      	movs	r3, #12
 800585a:	603b      	str	r3, [r7, #0]
 800585c:	f04f 30ff 	mov.w	r0, #4294967295
 8005860:	b01d      	add	sp, #116	@ 0x74
 8005862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005866:	2340      	movs	r3, #64	@ 0x40
 8005868:	616b      	str	r3, [r5, #20]
 800586a:	2300      	movs	r3, #0
 800586c:	9309      	str	r3, [sp, #36]	@ 0x24
 800586e:	2320      	movs	r3, #32
 8005870:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005874:	f8cd 800c 	str.w	r8, [sp, #12]
 8005878:	2330      	movs	r3, #48	@ 0x30
 800587a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005a18 <_svfiprintf_r+0x1e4>
 800587e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005882:	f04f 0901 	mov.w	r9, #1
 8005886:	4623      	mov	r3, r4
 8005888:	469a      	mov	sl, r3
 800588a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800588e:	b10a      	cbz	r2, 8005894 <_svfiprintf_r+0x60>
 8005890:	2a25      	cmp	r2, #37	@ 0x25
 8005892:	d1f9      	bne.n	8005888 <_svfiprintf_r+0x54>
 8005894:	ebba 0b04 	subs.w	fp, sl, r4
 8005898:	d00b      	beq.n	80058b2 <_svfiprintf_r+0x7e>
 800589a:	465b      	mov	r3, fp
 800589c:	4622      	mov	r2, r4
 800589e:	4629      	mov	r1, r5
 80058a0:	4638      	mov	r0, r7
 80058a2:	f7ff ff6b 	bl	800577c <__ssputs_r>
 80058a6:	3001      	adds	r0, #1
 80058a8:	f000 80a7 	beq.w	80059fa <_svfiprintf_r+0x1c6>
 80058ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058ae:	445a      	add	r2, fp
 80058b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80058b2:	f89a 3000 	ldrb.w	r3, [sl]
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	f000 809f 	beq.w	80059fa <_svfiprintf_r+0x1c6>
 80058bc:	2300      	movs	r3, #0
 80058be:	f04f 32ff 	mov.w	r2, #4294967295
 80058c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058c6:	f10a 0a01 	add.w	sl, sl, #1
 80058ca:	9304      	str	r3, [sp, #16]
 80058cc:	9307      	str	r3, [sp, #28]
 80058ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80058d4:	4654      	mov	r4, sl
 80058d6:	2205      	movs	r2, #5
 80058d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058dc:	484e      	ldr	r0, [pc, #312]	@ (8005a18 <_svfiprintf_r+0x1e4>)
 80058de:	f7fa fc77 	bl	80001d0 <memchr>
 80058e2:	9a04      	ldr	r2, [sp, #16]
 80058e4:	b9d8      	cbnz	r0, 800591e <_svfiprintf_r+0xea>
 80058e6:	06d0      	lsls	r0, r2, #27
 80058e8:	bf44      	itt	mi
 80058ea:	2320      	movmi	r3, #32
 80058ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058f0:	0711      	lsls	r1, r2, #28
 80058f2:	bf44      	itt	mi
 80058f4:	232b      	movmi	r3, #43	@ 0x2b
 80058f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80058fa:	f89a 3000 	ldrb.w	r3, [sl]
 80058fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005900:	d015      	beq.n	800592e <_svfiprintf_r+0xfa>
 8005902:	9a07      	ldr	r2, [sp, #28]
 8005904:	4654      	mov	r4, sl
 8005906:	2000      	movs	r0, #0
 8005908:	f04f 0c0a 	mov.w	ip, #10
 800590c:	4621      	mov	r1, r4
 800590e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005912:	3b30      	subs	r3, #48	@ 0x30
 8005914:	2b09      	cmp	r3, #9
 8005916:	d94b      	bls.n	80059b0 <_svfiprintf_r+0x17c>
 8005918:	b1b0      	cbz	r0, 8005948 <_svfiprintf_r+0x114>
 800591a:	9207      	str	r2, [sp, #28]
 800591c:	e014      	b.n	8005948 <_svfiprintf_r+0x114>
 800591e:	eba0 0308 	sub.w	r3, r0, r8
 8005922:	fa09 f303 	lsl.w	r3, r9, r3
 8005926:	4313      	orrs	r3, r2
 8005928:	9304      	str	r3, [sp, #16]
 800592a:	46a2      	mov	sl, r4
 800592c:	e7d2      	b.n	80058d4 <_svfiprintf_r+0xa0>
 800592e:	9b03      	ldr	r3, [sp, #12]
 8005930:	1d19      	adds	r1, r3, #4
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	9103      	str	r1, [sp, #12]
 8005936:	2b00      	cmp	r3, #0
 8005938:	bfbb      	ittet	lt
 800593a:	425b      	neglt	r3, r3
 800593c:	f042 0202 	orrlt.w	r2, r2, #2
 8005940:	9307      	strge	r3, [sp, #28]
 8005942:	9307      	strlt	r3, [sp, #28]
 8005944:	bfb8      	it	lt
 8005946:	9204      	strlt	r2, [sp, #16]
 8005948:	7823      	ldrb	r3, [r4, #0]
 800594a:	2b2e      	cmp	r3, #46	@ 0x2e
 800594c:	d10a      	bne.n	8005964 <_svfiprintf_r+0x130>
 800594e:	7863      	ldrb	r3, [r4, #1]
 8005950:	2b2a      	cmp	r3, #42	@ 0x2a
 8005952:	d132      	bne.n	80059ba <_svfiprintf_r+0x186>
 8005954:	9b03      	ldr	r3, [sp, #12]
 8005956:	1d1a      	adds	r2, r3, #4
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	9203      	str	r2, [sp, #12]
 800595c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005960:	3402      	adds	r4, #2
 8005962:	9305      	str	r3, [sp, #20]
 8005964:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005a28 <_svfiprintf_r+0x1f4>
 8005968:	7821      	ldrb	r1, [r4, #0]
 800596a:	2203      	movs	r2, #3
 800596c:	4650      	mov	r0, sl
 800596e:	f7fa fc2f 	bl	80001d0 <memchr>
 8005972:	b138      	cbz	r0, 8005984 <_svfiprintf_r+0x150>
 8005974:	9b04      	ldr	r3, [sp, #16]
 8005976:	eba0 000a 	sub.w	r0, r0, sl
 800597a:	2240      	movs	r2, #64	@ 0x40
 800597c:	4082      	lsls	r2, r0
 800597e:	4313      	orrs	r3, r2
 8005980:	3401      	adds	r4, #1
 8005982:	9304      	str	r3, [sp, #16]
 8005984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005988:	4824      	ldr	r0, [pc, #144]	@ (8005a1c <_svfiprintf_r+0x1e8>)
 800598a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800598e:	2206      	movs	r2, #6
 8005990:	f7fa fc1e 	bl	80001d0 <memchr>
 8005994:	2800      	cmp	r0, #0
 8005996:	d036      	beq.n	8005a06 <_svfiprintf_r+0x1d2>
 8005998:	4b21      	ldr	r3, [pc, #132]	@ (8005a20 <_svfiprintf_r+0x1ec>)
 800599a:	bb1b      	cbnz	r3, 80059e4 <_svfiprintf_r+0x1b0>
 800599c:	9b03      	ldr	r3, [sp, #12]
 800599e:	3307      	adds	r3, #7
 80059a0:	f023 0307 	bic.w	r3, r3, #7
 80059a4:	3308      	adds	r3, #8
 80059a6:	9303      	str	r3, [sp, #12]
 80059a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059aa:	4433      	add	r3, r6
 80059ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80059ae:	e76a      	b.n	8005886 <_svfiprintf_r+0x52>
 80059b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80059b4:	460c      	mov	r4, r1
 80059b6:	2001      	movs	r0, #1
 80059b8:	e7a8      	b.n	800590c <_svfiprintf_r+0xd8>
 80059ba:	2300      	movs	r3, #0
 80059bc:	3401      	adds	r4, #1
 80059be:	9305      	str	r3, [sp, #20]
 80059c0:	4619      	mov	r1, r3
 80059c2:	f04f 0c0a 	mov.w	ip, #10
 80059c6:	4620      	mov	r0, r4
 80059c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059cc:	3a30      	subs	r2, #48	@ 0x30
 80059ce:	2a09      	cmp	r2, #9
 80059d0:	d903      	bls.n	80059da <_svfiprintf_r+0x1a6>
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d0c6      	beq.n	8005964 <_svfiprintf_r+0x130>
 80059d6:	9105      	str	r1, [sp, #20]
 80059d8:	e7c4      	b.n	8005964 <_svfiprintf_r+0x130>
 80059da:	fb0c 2101 	mla	r1, ip, r1, r2
 80059de:	4604      	mov	r4, r0
 80059e0:	2301      	movs	r3, #1
 80059e2:	e7f0      	b.n	80059c6 <_svfiprintf_r+0x192>
 80059e4:	ab03      	add	r3, sp, #12
 80059e6:	9300      	str	r3, [sp, #0]
 80059e8:	462a      	mov	r2, r5
 80059ea:	4b0e      	ldr	r3, [pc, #56]	@ (8005a24 <_svfiprintf_r+0x1f0>)
 80059ec:	a904      	add	r1, sp, #16
 80059ee:	4638      	mov	r0, r7
 80059f0:	f3af 8000 	nop.w
 80059f4:	1c42      	adds	r2, r0, #1
 80059f6:	4606      	mov	r6, r0
 80059f8:	d1d6      	bne.n	80059a8 <_svfiprintf_r+0x174>
 80059fa:	89ab      	ldrh	r3, [r5, #12]
 80059fc:	065b      	lsls	r3, r3, #25
 80059fe:	f53f af2d 	bmi.w	800585c <_svfiprintf_r+0x28>
 8005a02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a04:	e72c      	b.n	8005860 <_svfiprintf_r+0x2c>
 8005a06:	ab03      	add	r3, sp, #12
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	462a      	mov	r2, r5
 8005a0c:	4b05      	ldr	r3, [pc, #20]	@ (8005a24 <_svfiprintf_r+0x1f0>)
 8005a0e:	a904      	add	r1, sp, #16
 8005a10:	4638      	mov	r0, r7
 8005a12:	f000 f879 	bl	8005b08 <_printf_i>
 8005a16:	e7ed      	b.n	80059f4 <_svfiprintf_r+0x1c0>
 8005a18:	080089c8 	.word	0x080089c8
 8005a1c:	080089d2 	.word	0x080089d2
 8005a20:	00000000 	.word	0x00000000
 8005a24:	0800577d 	.word	0x0800577d
 8005a28:	080089ce 	.word	0x080089ce

08005a2c <_printf_common>:
 8005a2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a30:	4616      	mov	r6, r2
 8005a32:	4698      	mov	r8, r3
 8005a34:	688a      	ldr	r2, [r1, #8]
 8005a36:	690b      	ldr	r3, [r1, #16]
 8005a38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	bfb8      	it	lt
 8005a40:	4613      	movlt	r3, r2
 8005a42:	6033      	str	r3, [r6, #0]
 8005a44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005a48:	4607      	mov	r7, r0
 8005a4a:	460c      	mov	r4, r1
 8005a4c:	b10a      	cbz	r2, 8005a52 <_printf_common+0x26>
 8005a4e:	3301      	adds	r3, #1
 8005a50:	6033      	str	r3, [r6, #0]
 8005a52:	6823      	ldr	r3, [r4, #0]
 8005a54:	0699      	lsls	r1, r3, #26
 8005a56:	bf42      	ittt	mi
 8005a58:	6833      	ldrmi	r3, [r6, #0]
 8005a5a:	3302      	addmi	r3, #2
 8005a5c:	6033      	strmi	r3, [r6, #0]
 8005a5e:	6825      	ldr	r5, [r4, #0]
 8005a60:	f015 0506 	ands.w	r5, r5, #6
 8005a64:	d106      	bne.n	8005a74 <_printf_common+0x48>
 8005a66:	f104 0a19 	add.w	sl, r4, #25
 8005a6a:	68e3      	ldr	r3, [r4, #12]
 8005a6c:	6832      	ldr	r2, [r6, #0]
 8005a6e:	1a9b      	subs	r3, r3, r2
 8005a70:	42ab      	cmp	r3, r5
 8005a72:	dc26      	bgt.n	8005ac2 <_printf_common+0x96>
 8005a74:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a78:	6822      	ldr	r2, [r4, #0]
 8005a7a:	3b00      	subs	r3, #0
 8005a7c:	bf18      	it	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	0692      	lsls	r2, r2, #26
 8005a82:	d42b      	bmi.n	8005adc <_printf_common+0xb0>
 8005a84:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a88:	4641      	mov	r1, r8
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	47c8      	blx	r9
 8005a8e:	3001      	adds	r0, #1
 8005a90:	d01e      	beq.n	8005ad0 <_printf_common+0xa4>
 8005a92:	6823      	ldr	r3, [r4, #0]
 8005a94:	6922      	ldr	r2, [r4, #16]
 8005a96:	f003 0306 	and.w	r3, r3, #6
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	bf02      	ittt	eq
 8005a9e:	68e5      	ldreq	r5, [r4, #12]
 8005aa0:	6833      	ldreq	r3, [r6, #0]
 8005aa2:	1aed      	subeq	r5, r5, r3
 8005aa4:	68a3      	ldr	r3, [r4, #8]
 8005aa6:	bf0c      	ite	eq
 8005aa8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005aac:	2500      	movne	r5, #0
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	bfc4      	itt	gt
 8005ab2:	1a9b      	subgt	r3, r3, r2
 8005ab4:	18ed      	addgt	r5, r5, r3
 8005ab6:	2600      	movs	r6, #0
 8005ab8:	341a      	adds	r4, #26
 8005aba:	42b5      	cmp	r5, r6
 8005abc:	d11a      	bne.n	8005af4 <_printf_common+0xc8>
 8005abe:	2000      	movs	r0, #0
 8005ac0:	e008      	b.n	8005ad4 <_printf_common+0xa8>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	4652      	mov	r2, sl
 8005ac6:	4641      	mov	r1, r8
 8005ac8:	4638      	mov	r0, r7
 8005aca:	47c8      	blx	r9
 8005acc:	3001      	adds	r0, #1
 8005ace:	d103      	bne.n	8005ad8 <_printf_common+0xac>
 8005ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ad4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ad8:	3501      	adds	r5, #1
 8005ada:	e7c6      	b.n	8005a6a <_printf_common+0x3e>
 8005adc:	18e1      	adds	r1, r4, r3
 8005ade:	1c5a      	adds	r2, r3, #1
 8005ae0:	2030      	movs	r0, #48	@ 0x30
 8005ae2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005ae6:	4422      	add	r2, r4
 8005ae8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005aec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005af0:	3302      	adds	r3, #2
 8005af2:	e7c7      	b.n	8005a84 <_printf_common+0x58>
 8005af4:	2301      	movs	r3, #1
 8005af6:	4622      	mov	r2, r4
 8005af8:	4641      	mov	r1, r8
 8005afa:	4638      	mov	r0, r7
 8005afc:	47c8      	blx	r9
 8005afe:	3001      	adds	r0, #1
 8005b00:	d0e6      	beq.n	8005ad0 <_printf_common+0xa4>
 8005b02:	3601      	adds	r6, #1
 8005b04:	e7d9      	b.n	8005aba <_printf_common+0x8e>
	...

08005b08 <_printf_i>:
 8005b08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b0c:	7e0f      	ldrb	r7, [r1, #24]
 8005b0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005b10:	2f78      	cmp	r7, #120	@ 0x78
 8005b12:	4691      	mov	r9, r2
 8005b14:	4680      	mov	r8, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	469a      	mov	sl, r3
 8005b1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005b1e:	d807      	bhi.n	8005b30 <_printf_i+0x28>
 8005b20:	2f62      	cmp	r7, #98	@ 0x62
 8005b22:	d80a      	bhi.n	8005b3a <_printf_i+0x32>
 8005b24:	2f00      	cmp	r7, #0
 8005b26:	f000 80d1 	beq.w	8005ccc <_printf_i+0x1c4>
 8005b2a:	2f58      	cmp	r7, #88	@ 0x58
 8005b2c:	f000 80b8 	beq.w	8005ca0 <_printf_i+0x198>
 8005b30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005b38:	e03a      	b.n	8005bb0 <_printf_i+0xa8>
 8005b3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005b3e:	2b15      	cmp	r3, #21
 8005b40:	d8f6      	bhi.n	8005b30 <_printf_i+0x28>
 8005b42:	a101      	add	r1, pc, #4	@ (adr r1, 8005b48 <_printf_i+0x40>)
 8005b44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b48:	08005ba1 	.word	0x08005ba1
 8005b4c:	08005bb5 	.word	0x08005bb5
 8005b50:	08005b31 	.word	0x08005b31
 8005b54:	08005b31 	.word	0x08005b31
 8005b58:	08005b31 	.word	0x08005b31
 8005b5c:	08005b31 	.word	0x08005b31
 8005b60:	08005bb5 	.word	0x08005bb5
 8005b64:	08005b31 	.word	0x08005b31
 8005b68:	08005b31 	.word	0x08005b31
 8005b6c:	08005b31 	.word	0x08005b31
 8005b70:	08005b31 	.word	0x08005b31
 8005b74:	08005cb3 	.word	0x08005cb3
 8005b78:	08005bdf 	.word	0x08005bdf
 8005b7c:	08005c6d 	.word	0x08005c6d
 8005b80:	08005b31 	.word	0x08005b31
 8005b84:	08005b31 	.word	0x08005b31
 8005b88:	08005cd5 	.word	0x08005cd5
 8005b8c:	08005b31 	.word	0x08005b31
 8005b90:	08005bdf 	.word	0x08005bdf
 8005b94:	08005b31 	.word	0x08005b31
 8005b98:	08005b31 	.word	0x08005b31
 8005b9c:	08005c75 	.word	0x08005c75
 8005ba0:	6833      	ldr	r3, [r6, #0]
 8005ba2:	1d1a      	adds	r2, r3, #4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6032      	str	r2, [r6, #0]
 8005ba8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005bac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e09c      	b.n	8005cee <_printf_i+0x1e6>
 8005bb4:	6833      	ldr	r3, [r6, #0]
 8005bb6:	6820      	ldr	r0, [r4, #0]
 8005bb8:	1d19      	adds	r1, r3, #4
 8005bba:	6031      	str	r1, [r6, #0]
 8005bbc:	0606      	lsls	r6, r0, #24
 8005bbe:	d501      	bpl.n	8005bc4 <_printf_i+0xbc>
 8005bc0:	681d      	ldr	r5, [r3, #0]
 8005bc2:	e003      	b.n	8005bcc <_printf_i+0xc4>
 8005bc4:	0645      	lsls	r5, r0, #25
 8005bc6:	d5fb      	bpl.n	8005bc0 <_printf_i+0xb8>
 8005bc8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005bcc:	2d00      	cmp	r5, #0
 8005bce:	da03      	bge.n	8005bd8 <_printf_i+0xd0>
 8005bd0:	232d      	movs	r3, #45	@ 0x2d
 8005bd2:	426d      	negs	r5, r5
 8005bd4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bd8:	4858      	ldr	r0, [pc, #352]	@ (8005d3c <_printf_i+0x234>)
 8005bda:	230a      	movs	r3, #10
 8005bdc:	e011      	b.n	8005c02 <_printf_i+0xfa>
 8005bde:	6821      	ldr	r1, [r4, #0]
 8005be0:	6833      	ldr	r3, [r6, #0]
 8005be2:	0608      	lsls	r0, r1, #24
 8005be4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005be8:	d402      	bmi.n	8005bf0 <_printf_i+0xe8>
 8005bea:	0649      	lsls	r1, r1, #25
 8005bec:	bf48      	it	mi
 8005bee:	b2ad      	uxthmi	r5, r5
 8005bf0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005bf2:	4852      	ldr	r0, [pc, #328]	@ (8005d3c <_printf_i+0x234>)
 8005bf4:	6033      	str	r3, [r6, #0]
 8005bf6:	bf14      	ite	ne
 8005bf8:	230a      	movne	r3, #10
 8005bfa:	2308      	moveq	r3, #8
 8005bfc:	2100      	movs	r1, #0
 8005bfe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005c02:	6866      	ldr	r6, [r4, #4]
 8005c04:	60a6      	str	r6, [r4, #8]
 8005c06:	2e00      	cmp	r6, #0
 8005c08:	db05      	blt.n	8005c16 <_printf_i+0x10e>
 8005c0a:	6821      	ldr	r1, [r4, #0]
 8005c0c:	432e      	orrs	r6, r5
 8005c0e:	f021 0104 	bic.w	r1, r1, #4
 8005c12:	6021      	str	r1, [r4, #0]
 8005c14:	d04b      	beq.n	8005cae <_printf_i+0x1a6>
 8005c16:	4616      	mov	r6, r2
 8005c18:	fbb5 f1f3 	udiv	r1, r5, r3
 8005c1c:	fb03 5711 	mls	r7, r3, r1, r5
 8005c20:	5dc7      	ldrb	r7, [r0, r7]
 8005c22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005c26:	462f      	mov	r7, r5
 8005c28:	42bb      	cmp	r3, r7
 8005c2a:	460d      	mov	r5, r1
 8005c2c:	d9f4      	bls.n	8005c18 <_printf_i+0x110>
 8005c2e:	2b08      	cmp	r3, #8
 8005c30:	d10b      	bne.n	8005c4a <_printf_i+0x142>
 8005c32:	6823      	ldr	r3, [r4, #0]
 8005c34:	07df      	lsls	r7, r3, #31
 8005c36:	d508      	bpl.n	8005c4a <_printf_i+0x142>
 8005c38:	6923      	ldr	r3, [r4, #16]
 8005c3a:	6861      	ldr	r1, [r4, #4]
 8005c3c:	4299      	cmp	r1, r3
 8005c3e:	bfde      	ittt	le
 8005c40:	2330      	movle	r3, #48	@ 0x30
 8005c42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005c46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005c4a:	1b92      	subs	r2, r2, r6
 8005c4c:	6122      	str	r2, [r4, #16]
 8005c4e:	f8cd a000 	str.w	sl, [sp]
 8005c52:	464b      	mov	r3, r9
 8005c54:	aa03      	add	r2, sp, #12
 8005c56:	4621      	mov	r1, r4
 8005c58:	4640      	mov	r0, r8
 8005c5a:	f7ff fee7 	bl	8005a2c <_printf_common>
 8005c5e:	3001      	adds	r0, #1
 8005c60:	d14a      	bne.n	8005cf8 <_printf_i+0x1f0>
 8005c62:	f04f 30ff 	mov.w	r0, #4294967295
 8005c66:	b004      	add	sp, #16
 8005c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c6c:	6823      	ldr	r3, [r4, #0]
 8005c6e:	f043 0320 	orr.w	r3, r3, #32
 8005c72:	6023      	str	r3, [r4, #0]
 8005c74:	4832      	ldr	r0, [pc, #200]	@ (8005d40 <_printf_i+0x238>)
 8005c76:	2778      	movs	r7, #120	@ 0x78
 8005c78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	6831      	ldr	r1, [r6, #0]
 8005c80:	061f      	lsls	r7, r3, #24
 8005c82:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c86:	d402      	bmi.n	8005c8e <_printf_i+0x186>
 8005c88:	065f      	lsls	r7, r3, #25
 8005c8a:	bf48      	it	mi
 8005c8c:	b2ad      	uxthmi	r5, r5
 8005c8e:	6031      	str	r1, [r6, #0]
 8005c90:	07d9      	lsls	r1, r3, #31
 8005c92:	bf44      	itt	mi
 8005c94:	f043 0320 	orrmi.w	r3, r3, #32
 8005c98:	6023      	strmi	r3, [r4, #0]
 8005c9a:	b11d      	cbz	r5, 8005ca4 <_printf_i+0x19c>
 8005c9c:	2310      	movs	r3, #16
 8005c9e:	e7ad      	b.n	8005bfc <_printf_i+0xf4>
 8005ca0:	4826      	ldr	r0, [pc, #152]	@ (8005d3c <_printf_i+0x234>)
 8005ca2:	e7e9      	b.n	8005c78 <_printf_i+0x170>
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	f023 0320 	bic.w	r3, r3, #32
 8005caa:	6023      	str	r3, [r4, #0]
 8005cac:	e7f6      	b.n	8005c9c <_printf_i+0x194>
 8005cae:	4616      	mov	r6, r2
 8005cb0:	e7bd      	b.n	8005c2e <_printf_i+0x126>
 8005cb2:	6833      	ldr	r3, [r6, #0]
 8005cb4:	6825      	ldr	r5, [r4, #0]
 8005cb6:	6961      	ldr	r1, [r4, #20]
 8005cb8:	1d18      	adds	r0, r3, #4
 8005cba:	6030      	str	r0, [r6, #0]
 8005cbc:	062e      	lsls	r6, r5, #24
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	d501      	bpl.n	8005cc6 <_printf_i+0x1be>
 8005cc2:	6019      	str	r1, [r3, #0]
 8005cc4:	e002      	b.n	8005ccc <_printf_i+0x1c4>
 8005cc6:	0668      	lsls	r0, r5, #25
 8005cc8:	d5fb      	bpl.n	8005cc2 <_printf_i+0x1ba>
 8005cca:	8019      	strh	r1, [r3, #0]
 8005ccc:	2300      	movs	r3, #0
 8005cce:	6123      	str	r3, [r4, #16]
 8005cd0:	4616      	mov	r6, r2
 8005cd2:	e7bc      	b.n	8005c4e <_printf_i+0x146>
 8005cd4:	6833      	ldr	r3, [r6, #0]
 8005cd6:	1d1a      	adds	r2, r3, #4
 8005cd8:	6032      	str	r2, [r6, #0]
 8005cda:	681e      	ldr	r6, [r3, #0]
 8005cdc:	6862      	ldr	r2, [r4, #4]
 8005cde:	2100      	movs	r1, #0
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	f7fa fa75 	bl	80001d0 <memchr>
 8005ce6:	b108      	cbz	r0, 8005cec <_printf_i+0x1e4>
 8005ce8:	1b80      	subs	r0, r0, r6
 8005cea:	6060      	str	r0, [r4, #4]
 8005cec:	6863      	ldr	r3, [r4, #4]
 8005cee:	6123      	str	r3, [r4, #16]
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cf6:	e7aa      	b.n	8005c4e <_printf_i+0x146>
 8005cf8:	6923      	ldr	r3, [r4, #16]
 8005cfa:	4632      	mov	r2, r6
 8005cfc:	4649      	mov	r1, r9
 8005cfe:	4640      	mov	r0, r8
 8005d00:	47d0      	blx	sl
 8005d02:	3001      	adds	r0, #1
 8005d04:	d0ad      	beq.n	8005c62 <_printf_i+0x15a>
 8005d06:	6823      	ldr	r3, [r4, #0]
 8005d08:	079b      	lsls	r3, r3, #30
 8005d0a:	d413      	bmi.n	8005d34 <_printf_i+0x22c>
 8005d0c:	68e0      	ldr	r0, [r4, #12]
 8005d0e:	9b03      	ldr	r3, [sp, #12]
 8005d10:	4298      	cmp	r0, r3
 8005d12:	bfb8      	it	lt
 8005d14:	4618      	movlt	r0, r3
 8005d16:	e7a6      	b.n	8005c66 <_printf_i+0x15e>
 8005d18:	2301      	movs	r3, #1
 8005d1a:	4632      	mov	r2, r6
 8005d1c:	4649      	mov	r1, r9
 8005d1e:	4640      	mov	r0, r8
 8005d20:	47d0      	blx	sl
 8005d22:	3001      	adds	r0, #1
 8005d24:	d09d      	beq.n	8005c62 <_printf_i+0x15a>
 8005d26:	3501      	adds	r5, #1
 8005d28:	68e3      	ldr	r3, [r4, #12]
 8005d2a:	9903      	ldr	r1, [sp, #12]
 8005d2c:	1a5b      	subs	r3, r3, r1
 8005d2e:	42ab      	cmp	r3, r5
 8005d30:	dcf2      	bgt.n	8005d18 <_printf_i+0x210>
 8005d32:	e7eb      	b.n	8005d0c <_printf_i+0x204>
 8005d34:	2500      	movs	r5, #0
 8005d36:	f104 0619 	add.w	r6, r4, #25
 8005d3a:	e7f5      	b.n	8005d28 <_printf_i+0x220>
 8005d3c:	080089d9 	.word	0x080089d9
 8005d40:	080089ea 	.word	0x080089ea

08005d44 <memmove>:
 8005d44:	4288      	cmp	r0, r1
 8005d46:	b510      	push	{r4, lr}
 8005d48:	eb01 0402 	add.w	r4, r1, r2
 8005d4c:	d902      	bls.n	8005d54 <memmove+0x10>
 8005d4e:	4284      	cmp	r4, r0
 8005d50:	4623      	mov	r3, r4
 8005d52:	d807      	bhi.n	8005d64 <memmove+0x20>
 8005d54:	1e43      	subs	r3, r0, #1
 8005d56:	42a1      	cmp	r1, r4
 8005d58:	d008      	beq.n	8005d6c <memmove+0x28>
 8005d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005d62:	e7f8      	b.n	8005d56 <memmove+0x12>
 8005d64:	4402      	add	r2, r0
 8005d66:	4601      	mov	r1, r0
 8005d68:	428a      	cmp	r2, r1
 8005d6a:	d100      	bne.n	8005d6e <memmove+0x2a>
 8005d6c:	bd10      	pop	{r4, pc}
 8005d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005d76:	e7f7      	b.n	8005d68 <memmove+0x24>

08005d78 <memcpy>:
 8005d78:	440a      	add	r2, r1
 8005d7a:	4291      	cmp	r1, r2
 8005d7c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d80:	d100      	bne.n	8005d84 <memcpy+0xc>
 8005d82:	4770      	bx	lr
 8005d84:	b510      	push	{r4, lr}
 8005d86:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d8e:	4291      	cmp	r1, r2
 8005d90:	d1f9      	bne.n	8005d86 <memcpy+0xe>
 8005d92:	bd10      	pop	{r4, pc}

08005d94 <_realloc_r>:
 8005d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d98:	4607      	mov	r7, r0
 8005d9a:	4614      	mov	r4, r2
 8005d9c:	460d      	mov	r5, r1
 8005d9e:	b921      	cbnz	r1, 8005daa <_realloc_r+0x16>
 8005da0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005da4:	4611      	mov	r1, r2
 8005da6:	f7ff bbad 	b.w	8005504 <_malloc_r>
 8005daa:	b92a      	cbnz	r2, 8005db8 <_realloc_r+0x24>
 8005dac:	f7ff fc9c 	bl	80056e8 <_free_r>
 8005db0:	4625      	mov	r5, r4
 8005db2:	4628      	mov	r0, r5
 8005db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005db8:	f000 f81a 	bl	8005df0 <_malloc_usable_size_r>
 8005dbc:	4284      	cmp	r4, r0
 8005dbe:	4606      	mov	r6, r0
 8005dc0:	d802      	bhi.n	8005dc8 <_realloc_r+0x34>
 8005dc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005dc6:	d8f4      	bhi.n	8005db2 <_realloc_r+0x1e>
 8005dc8:	4621      	mov	r1, r4
 8005dca:	4638      	mov	r0, r7
 8005dcc:	f7ff fb9a 	bl	8005504 <_malloc_r>
 8005dd0:	4680      	mov	r8, r0
 8005dd2:	b908      	cbnz	r0, 8005dd8 <_realloc_r+0x44>
 8005dd4:	4645      	mov	r5, r8
 8005dd6:	e7ec      	b.n	8005db2 <_realloc_r+0x1e>
 8005dd8:	42b4      	cmp	r4, r6
 8005dda:	4622      	mov	r2, r4
 8005ddc:	4629      	mov	r1, r5
 8005dde:	bf28      	it	cs
 8005de0:	4632      	movcs	r2, r6
 8005de2:	f7ff ffc9 	bl	8005d78 <memcpy>
 8005de6:	4629      	mov	r1, r5
 8005de8:	4638      	mov	r0, r7
 8005dea:	f7ff fc7d 	bl	80056e8 <_free_r>
 8005dee:	e7f1      	b.n	8005dd4 <_realloc_r+0x40>

08005df0 <_malloc_usable_size_r>:
 8005df0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005df4:	1f18      	subs	r0, r3, #4
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	bfbc      	itt	lt
 8005dfa:	580b      	ldrlt	r3, [r1, r0]
 8005dfc:	18c0      	addlt	r0, r0, r3
 8005dfe:	4770      	bx	lr

08005e00 <_init>:
 8005e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e02:	bf00      	nop
 8005e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e06:	bc08      	pop	{r3}
 8005e08:	469e      	mov	lr, r3
 8005e0a:	4770      	bx	lr

08005e0c <_fini>:
 8005e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e0e:	bf00      	nop
 8005e10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005e12:	bc08      	pop	{r3}
 8005e14:	469e      	mov	lr, r3
 8005e16:	4770      	bx	lr
