head	1.3;
access;
symbols
	binutils-2_24-branch:1.3.0.2
	binutils-2_24-branchpoint:1.3
	binutils-2_23_2:1.1.2.2
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils-2_23-branchpoint:1.1
	binutils_latest_snapshot:1.3;
locks; strict;
comment	@# @;


1.3
date	2012.10.29.09.25.15;	author amodra;	state Exp;
branches;
next	1.2;

1.2
date	2012.08.20.03.20.24;	author amodra;	state Exp;
branches;
next	1.1;

1.1
date	2012.03.09.23.39.06;	author amodra;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.29.02.59.04;	author bergner;	state Exp;
branches;
next	1.1.2.2;

1.1.2.2
date	2013.01.21.13.48.46;	author amodra;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	* gas/cfi/cfi.exp: Remove redundant ppc test.  Exclude
	powerpc-pe targets from cfi-common-6 test.
	* gas/cfi/cfi-ppc-1.d: Use objdump to handle pe.
	* gas/cfi/cfi-ppc-1.s: Don't use .type and .size.
	* gas/ppc/ppc.exp: Exclude various tests for powerpc-pe.  Exclude
	vle tests for le targets.
	* gas/ppc/476.d, * gas/ppc/476.s: Update for le output.  Use .text
	rather than section directive with quotes.
	* gas/ppc/a2.d,	* gas/ppc/a2.s: Likewise.
	* gas/ppc/altivec.d, * gas/ppc/altivec.s: Likewise.
	* gas/ppc/altivec2.d: Likewise.
	* gas/ppc/altivec_and_spe.d: Likewise.
	* gas/ppc/astest.d: Likewise.
	* gas/ppc/astest2.d: Likewise.
	* gas/ppc/astest2_64.d: Likewise.
	* gas/ppc/astest64.d: Likewise.
	* gas/ppc/booke.d, * gas/ppc/booke.s: Likewise.
	* gas/ppc/cell.d, * gas/ppc/cell.s: Likewise.
	* gas/ppc/common.d, * gas/ppc/common.s: Likewise.
	* gas/ppc/e500.d, * gas/ppc/e500.s: Likewise.
	* gas/ppc/e500mc.d, * gas/ppc/e500mc.s: Likewise.
	* gas/ppc/e500mc64_nop.d, * gas/ppc/e500mc64_nop.s: Likewise.
	* gas/ppc/e5500_nop.d, * gas/ppc/e5500_nop.s: Likewise.
	* gas/ppc/e6500.d, * gas/ppc/e6500.s: Likewise.
	* gas/ppc/e6500_nop.d, * gas/ppc/e6500_nop.s: Likewise.
	* gas/ppc/machine.d: Likewise.
	* gas/ppc/power4.d, * gas/ppc/power4.s: Likewise.
	* gas/ppc/power4_32.d, * gas/ppc/power4_32.s: Likewise.
	* gas/ppc/power6.d, * gas/ppc/power6.s: Likewise.
	* gas/ppc/power7.d, * gas/ppc/power7.s: Likewise.
	* gas/ppc/ppc750ps.d, * gas/ppc/ppc750ps.s: Likewise.
	* gas/ppc/regnames.d: Likewise.
	* gas/ppc/simpshft.d: Likewise.
	* gas/ppc/test1elf32.d: Likewise.
	* gas/ppc/test1elf64.d: Likewise.
	* gas/ppc/titan.d, * gas/ppc/titan.s: Likewise.
	* gas/ppc/vle-reloc.s: Likewise.
	* gas/ppc/vle-simple-1.s: Likewise.
	* gas/ppc/vle-simple-2.s: Likewise.
	* gas/ppc/vle-simple-3.s: Likewise.
	* gas/ppc/vle-simple-4.s: Likewise.
	* gas/ppc/vle-simple-5.s: Likewise.
	* gas/ppc/vle-simple-6.s: Likewise.
	* gas/ppc/vle.s: Likewise.
	* gas/ppc/vsx.d, * gas/ppc/vsx.s: Likewise.
@
text
@#as: -mppc -me6500
#objdump: -dr -Me6500
#name: Power E6500 tests

.*

Disassembly of section \.text:

0+00 <start>:
   0:	(10 01 14 03|03 14 01 10) 	vabsdub v0,v1,v2
   4:	(10 01 14 43|43 14 01 10) 	vabsduh v0,v1,v2
   8:	(10 01 14 83|83 14 01 10) 	vabsduw v0,v1,v2
   c:	(7c 01 10 dc|dc 10 01 7c) 	mvidsplt v0,r1,r2
  10:	(7c 01 10 5c|5c 10 01 7c) 	mviwsplt v0,r1,r2
  14:	(7c 00 12 0a|0a 12 00 7c) 	lvexbx  v0,0,r2
  18:	(7c 01 12 0a|0a 12 01 7c) 	lvexbx  v0,r1,r2
  1c:	(7c 00 12 4a|4a 12 00 7c) 	lvexhx  v0,0,r2
  20:	(7c 01 12 4a|4a 12 01 7c) 	lvexhx  v0,r1,r2
  24:	(7c 00 12 8a|8a 12 00 7c) 	lvexwx  v0,0,r2
  28:	(7c 01 12 8a|8a 12 01 7c) 	lvexwx  v0,r1,r2
  2c:	(7c 00 13 0a|0a 13 00 7c) 	stvexbx v0,0,r2
  30:	(7c 01 13 0a|0a 13 01 7c) 	stvexbx v0,r1,r2
  34:	(7c 00 13 4a|4a 13 00 7c) 	stvexhx v0,0,r2
  38:	(7c 01 13 4a|4a 13 01 7c) 	stvexhx v0,r1,r2
  3c:	(7c 00 13 8a|8a 13 00 7c) 	stvexwx v0,0,r2
  40:	(7c 01 13 8a|8a 13 01 7c) 	stvexwx v0,r1,r2
  44:	(7c 00 12 4e|4e 12 00 7c) 	lvepx   v0,0,r2
  48:	(7c 01 12 4e|4e 12 01 7c) 	lvepx   v0,r1,r2
  4c:	(7c 00 12 0e|0e 12 00 7c) 	lvepxl  v0,0,r2
  50:	(7c 01 12 0e|0e 12 01 7c) 	lvepxl  v0,r1,r2
  54:	(7c 00 16 4e|4e 16 00 7c) 	stvepx  v0,0,r2
  58:	(7c 01 16 4e|4e 16 01 7c) 	stvepx  v0,r1,r2
  5c:	(7c 00 16 0e|0e 16 00 7c) 	stvepxl v0,0,r2
  60:	(7c 01 16 0e|0e 16 01 7c) 	stvepxl v0,r1,r2
  64:	(7c 00 14 8a|8a 14 00 7c) 	lvtlx   v0,0,r2
  68:	(7c 01 14 8a|8a 14 01 7c) 	lvtlx   v0,r1,r2
  6c:	(7c 00 16 8a|8a 16 00 7c) 	lvtlxl  v0,0,r2
  70:	(7c 01 16 8a|8a 16 01 7c) 	lvtlxl  v0,r1,r2
  74:	(7c 00 14 4a|4a 14 00 7c) 	lvtrx   v0,0,r2
  78:	(7c 01 14 4a|4a 14 01 7c) 	lvtrx   v0,r1,r2
  7c:	(7c 00 16 4a|4a 16 00 7c) 	lvtrxl  v0,0,r2
  80:	(7c 01 16 4a|4a 16 01 7c) 	lvtrxl  v0,r1,r2
  84:	(7c 00 15 8a|8a 15 00 7c) 	stvflx  v0,0,r2
  88:	(7c 01 15 8a|8a 15 01 7c) 	stvflx  v0,r1,r2
  8c:	(7c 00 17 8a|8a 17 00 7c) 	stvflxl v0,0,r2
  90:	(7c 01 17 8a|8a 17 01 7c) 	stvflxl v0,r1,r2
  94:	(7c 00 15 4a|4a 15 00 7c) 	stvfrx  v0,0,r2
  98:	(7c 01 15 4a|4a 15 01 7c) 	stvfrx  v0,r1,r2
  9c:	(7c 00 17 4a|4a 17 00 7c) 	stvfrxl v0,0,r2
  a0:	(7c 01 17 4a|4a 17 01 7c) 	stvfrxl v0,r1,r2
  a4:	(7c 00 14 ca|ca 14 00 7c) 	lvswx   v0,0,r2
  a8:	(7c 01 14 ca|ca 14 01 7c) 	lvswx   v0,r1,r2
  ac:	(7c 00 16 ca|ca 16 00 7c) 	lvswxl  v0,0,r2
  b0:	(7c 01 16 ca|ca 16 01 7c) 	lvswxl  v0,r1,r2
  b4:	(7c 00 15 ca|ca 15 00 7c) 	stvswx  v0,0,r2
  b8:	(7c 01 15 ca|ca 15 01 7c) 	stvswx  v0,r1,r2
  bc:	(7c 00 17 ca|ca 17 00 7c) 	stvswxl v0,0,r2
  c0:	(7c 01 17 ca|ca 17 01 7c) 	stvswxl v0,r1,r2
  c4:	(7c 00 16 0a|0a 16 00 7c) 	lvsm    v0,0,r2
  c8:	(7c 01 16 0a|0a 16 01 7c) 	lvsm    v0,r1,r2
  cc:	(7f 5a d3 78|78 d3 5a 7f) 	miso
  d0:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  d4:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  d8:	(7c 20 04 ac|ac 04 20 7c) 	lwsync
  dc:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  e0:	(7c 07 04 ac|ac 04 07 7c) 	sync    0,7
  e4:	(7c 28 04 ac|ac 04 28 7c) 	sync    1,8
  e8:	(7c 00 00 c3|c3 00 00 7c) 	dni     0,0
  ec:	(7f ff 00 c3|c3 00 ff 7f) 	dni     31,31
  f0:	(7c 40 0b 4d|4d 0b 40 7c) 	dcblq.  2,0,r1
  f4:	(7c 43 0b 4d|4d 0b 43 7c) 	dcblq.  2,r3,r1
  f8:	(7c 40 09 8d|8d 09 40 7c) 	icblq.  2,0,r1
  fc:	(7c 43 09 8d|8d 09 43 7c) 	icblq.  2,r3,r1
 100:	(7c 10 02 dc|dc 02 10 7c) 	mftmr   r0,16
 104:	(7c 10 03 dc|dc 03 10 7c) 	mttmr   16,r0
@


1.2
log
@opcodes/ChangeLog
	* ppc-opc.c (powerpc_opcodes): Changed opcode for vabsdub,
	vabsduh, vabsduw, mviwsplt.
gas/testsuite/ChangeLog
	* gas/ppc/e6500.d: Changed opcode for vabsdub, vabsduh, vabsduw,
	mviwsplt.
@
text
@d5 1
a5 1
.*: +file format elf(32)?(64)?-powerpc.*
d10 66
a75 66
   0:	10 01 14 03 	vabsdub v0,v1,v2
   4:	10 01 14 43 	vabsduh v0,v1,v2
   8:	10 01 14 83 	vabsduw v0,v1,v2
   c:	7c 01 10 dc 	mvidsplt v0,r1,r2
  10:	7c 01 10 5c 	mviwsplt v0,r1,r2
  14:	7c 00 12 0a 	lvexbx  v0,0,r2
  18:	7c 01 12 0a 	lvexbx  v0,r1,r2
  1c:	7c 00 12 4a 	lvexhx  v0,0,r2
  20:	7c 01 12 4a 	lvexhx  v0,r1,r2
  24:	7c 00 12 8a 	lvexwx  v0,0,r2
  28:	7c 01 12 8a 	lvexwx  v0,r1,r2
  2c:	7c 00 13 0a 	stvexbx v0,0,r2
  30:	7c 01 13 0a 	stvexbx v0,r1,r2
  34:	7c 00 13 4a 	stvexhx v0,0,r2
  38:	7c 01 13 4a 	stvexhx v0,r1,r2
  3c:	7c 00 13 8a 	stvexwx v0,0,r2
  40:	7c 01 13 8a 	stvexwx v0,r1,r2
  44:	7c 00 12 4e 	lvepx   v0,0,r2
  48:	7c 01 12 4e 	lvepx   v0,r1,r2
  4c:	7c 00 12 0e 	lvepxl  v0,0,r2
  50:	7c 01 12 0e 	lvepxl  v0,r1,r2
  54:	7c 00 16 4e 	stvepx  v0,0,r2
  58:	7c 01 16 4e 	stvepx  v0,r1,r2
  5c:	7c 00 16 0e 	stvepxl v0,0,r2
  60:	7c 01 16 0e 	stvepxl v0,r1,r2
  64:	7c 00 14 8a 	lvtlx   v0,0,r2
  68:	7c 01 14 8a 	lvtlx   v0,r1,r2
  6c:	7c 00 16 8a 	lvtlxl  v0,0,r2
  70:	7c 01 16 8a 	lvtlxl  v0,r1,r2
  74:	7c 00 14 4a 	lvtrx   v0,0,r2
  78:	7c 01 14 4a 	lvtrx   v0,r1,r2
  7c:	7c 00 16 4a 	lvtrxl  v0,0,r2
  80:	7c 01 16 4a 	lvtrxl  v0,r1,r2
  84:	7c 00 15 8a 	stvflx  v0,0,r2
  88:	7c 01 15 8a 	stvflx  v0,r1,r2
  8c:	7c 00 17 8a 	stvflxl v0,0,r2
  90:	7c 01 17 8a 	stvflxl v0,r1,r2
  94:	7c 00 15 4a 	stvfrx  v0,0,r2
  98:	7c 01 15 4a 	stvfrx  v0,r1,r2
  9c:	7c 00 17 4a 	stvfrxl v0,0,r2
  a0:	7c 01 17 4a 	stvfrxl v0,r1,r2
  a4:	7c 00 14 ca 	lvswx   v0,0,r2
  a8:	7c 01 14 ca 	lvswx   v0,r1,r2
  ac:	7c 00 16 ca 	lvswxl  v0,0,r2
  b0:	7c 01 16 ca 	lvswxl  v0,r1,r2
  b4:	7c 00 15 ca 	stvswx  v0,0,r2
  b8:	7c 01 15 ca 	stvswx  v0,r1,r2
  bc:	7c 00 17 ca 	stvswxl v0,0,r2
  c0:	7c 01 17 ca 	stvswxl v0,r1,r2
  c4:	7c 00 16 0a 	lvsm    v0,0,r2
  c8:	7c 01 16 0a 	lvsm    v0,r1,r2
  cc:	7f 5a d3 78 	miso
  d0:	7c 00 04 ac 	sync    
  d4:	7c 00 04 ac 	sync    
  d8:	7c 20 04 ac 	lwsync
  dc:	7c 00 04 ac 	sync    
  e0:	7c 07 04 ac 	sync    0,7
  e4:	7c 28 04 ac 	sync    1,8
  e8:	7c 00 00 c3 	dni     0,0
  ec:	7f ff 00 c3 	dni     31,31
  f0:	7c 40 0b 4d 	dcblq.  2,0,r1
  f4:	7c 43 0b 4d 	dcblq.  2,r3,r1
  f8:	7c 40 09 8d 	icblq.  2,0,r1
  fc:	7c 43 09 8d 	icblq.  2,r3,r1
 100:	7c 10 02 dc 	mftmr   r0,16
 104:	7c 10 03 dc 	mttmr   16,r0
@


1.1
log
@include/opcode/
	* ppc.h: Add PPC_OPCODE_ALTIVEC2, PPC_OPCODE_E6500, PPC_OPCODE_TMR.
opcodes/
	* ppc-dis.c (ppc_opts): Add entries for "e5500" and "e6500".
	* ppc-opc.c (insert_ls, TMR, ESYNC, XSYNCLE_MASK): New.
	(PPCVEC2, PPCTMR, E6500): New short names.
	(powerpc_opcodes): Add vabsdub, vabsduh, vabsduw, dni, mvidsplt,
	mviwsplt, icblq., mftmr, mttmr, dcblq., miso, lvexbx, lvexhx,
	lvexwx, stvexbx, stvexhx, stvexwx, lvepx, lvepxl, stvepx, stvepxl,
	lvtrx, lvtrxl, lvtlx, lvtlxl, stvfrx, stvfrxl, stvflx, stvflxl,
	lvswx, lvswxl, stvswx, stvswxl, lvsm mnemonics. Accept LS, ESYNC
	optional operands on sync instruction for E6500 target.
bfd/
	* archures.c: Add bfd_mach_ppc_e5500 and bfd_mach_ppc_e6500.
	* bfd-in2.h: Regenerate.
	* cpu-powerpc.c (bfd_powerpc_archs): Add entryies for
	bfd_mach_ppc_e5500 and bfd_mach_ppc_e6500.
gas/
	* config/tc-ppc.c (md_show_usage): Document -me5500 and -me6500.
	(ppc_handle_align): Add termination nop opcode for e500mc family.
	* doc/as.texinfo: Document options -me5500 and -me6500.
	* doc/c-ppc.texi: Likewise.
gas/testsuite/
	* gas/ppc/e500mc64_nop.s: New test case for e500mc family
	termination nops.
	* gas/ppc/e500mc64_nop.d: Likewise.
	* gas/ppc/e5500_nop.s: Likewise.
	* gas/ppc/e5500_nop.d: Likewise.
	* gas/ppc/e6500_nop.s: Likewise.
	* gas/ppc/e6500_nop.d: Likewise.
	* gas/ppc/e6500.s: New.
	* gas/ppc/e6500.d: Likewise.
	* gas/ppc/ppc.exp: Run e6500, e500mc64_nop, e5500_nop, and e6500_nop.
@
text
@d10 3
a12 3
   0:	10 01 10 c0 	vabsdub v0,v1,v2
   4:	10 01 11 00 	vabsduh v0,v1,v2
   8:	10 01 11 40 	vabsduw v0,v1,v2
d14 1
a14 1
  10:	7c 01 11 1c 	mviwsplt v0,r1,r2
@


1.1.2.1
log
@opcodes/
	Backport from mainline
	2012-08-15  Peter Bergner  <bergner@@vnet.ibm.com>
	* ppc-opc.c <xnop, yield, mdoio, mdoom>: New extended mnemonics.

	2012-08-15  Peter Bergner  <bergner@@vnet.ibm.com>
	* ppc-opc.c <RSQ, RTQ>: Use PPC_OPERAND_GPR.

	2012-08-16  Peter Bergner  <bergner@@vnet.ibm.com>
	* ppc-opc.c (powerpc_opcodes) <"lswx">: Use RAX for the second and
	RBX for the third operand.
	<"lswi">: Use RAX for second and NBI for the third operand.

	2012-08-20  Edmar Wienskoski  <edmar@@freescale.com>
	* ppc-opc.c (powerpc_opcodes): Changed opcode for vabsdub,
	vabsduh, vabsduw, mviwsplt.

	2012-08-28  Peter Bergner  <bergner@@vnet.ibm.com>
	* ppc-opc.c (UIMM4, UIMM3, UIMM2, VXVA_MASK, VXVB_MASK, VXVAVB_MASK,
	VXVDVA_MASK, VXUIMM4_MASK, VXUIMM3_MASK, VXUIMM2_MASK): New defines.
	(powerpc_opcodes) <vexptefp, vlogefp, vrefp, vrfim, vrfin, vrfip,
	vrfiz, vrsqrtefp, vupkhpx, vupkhsb, vupkhsh, vupklpx, vupklsb,
	vupklsh>: Use VXVA_MASK.
	<vspltisb, vspltish, vspltisw>: Use VXVB_MASK.
	<mfvscr>: Use VXVAVB_MASK.
	<mtvscr>: Use VXVDVA_MASK.
	<vspltb>: Use VXUIMM4_MASK.
	<vsplth>: Use VXUIMM3_MASK.
	<vspltw>: Use VXUIMM2_MASK.

gas/testsuite/
	Backport from mainline
	2012-08-15  Peter Bergner  <bergner@@vnet.ibm.com>

	* gas/ppc/common.d ("nop", "xnop"): Add tests.
	* gas/ppc/common.s: Likewise.
	* gas/ppc/power7.d ("yield", "mdoio", "mdoom"): Add tests.
	* gas/ppc/power7.s: Likewise.

	2012-08-15  Peter Bergner  <bergner@@vnet.ibm.com>

	* gas/ppc/power4.s <lq, stq>: Add more tests.
	* gas/ppc/power4.d: Likewise.

	2012-08-20  Edmar Wienskoski  <edmar@@freescale.com>
	* gas/ppc/e6500.d: Changed opcode for vabsdub, vabsduh, vabsduw,
	mviwsplt.
@
text
@d10 3
a12 3
   0:	10 01 14 03 	vabsdub v0,v1,v2
   4:	10 01 14 43 	vabsduh v0,v1,v2
   8:	10 01 14 83 	vabsduw v0,v1,v2
d14 1
a14 1
  10:	7c 01 10 5c 	mviwsplt v0,r1,r2
@


1.1.2.2
log
@	PR 12549
	PR 14493
	PR 14567
	PR 14662
	PR 14758
	PR 14813
	PR 14904
	PR 14915
	PR 14926
	PR 14950
	PR 14962
	Apply mainline patches
@
text
@d5 1
a5 1
.*
d10 66
a75 66
   0:	(10 01 14 03|03 14 01 10) 	vabsdub v0,v1,v2
   4:	(10 01 14 43|43 14 01 10) 	vabsduh v0,v1,v2
   8:	(10 01 14 83|83 14 01 10) 	vabsduw v0,v1,v2
   c:	(7c 01 10 dc|dc 10 01 7c) 	mvidsplt v0,r1,r2
  10:	(7c 01 10 5c|5c 10 01 7c) 	mviwsplt v0,r1,r2
  14:	(7c 00 12 0a|0a 12 00 7c) 	lvexbx  v0,0,r2
  18:	(7c 01 12 0a|0a 12 01 7c) 	lvexbx  v0,r1,r2
  1c:	(7c 00 12 4a|4a 12 00 7c) 	lvexhx  v0,0,r2
  20:	(7c 01 12 4a|4a 12 01 7c) 	lvexhx  v0,r1,r2
  24:	(7c 00 12 8a|8a 12 00 7c) 	lvexwx  v0,0,r2
  28:	(7c 01 12 8a|8a 12 01 7c) 	lvexwx  v0,r1,r2
  2c:	(7c 00 13 0a|0a 13 00 7c) 	stvexbx v0,0,r2
  30:	(7c 01 13 0a|0a 13 01 7c) 	stvexbx v0,r1,r2
  34:	(7c 00 13 4a|4a 13 00 7c) 	stvexhx v0,0,r2
  38:	(7c 01 13 4a|4a 13 01 7c) 	stvexhx v0,r1,r2
  3c:	(7c 00 13 8a|8a 13 00 7c) 	stvexwx v0,0,r2
  40:	(7c 01 13 8a|8a 13 01 7c) 	stvexwx v0,r1,r2
  44:	(7c 00 12 4e|4e 12 00 7c) 	lvepx   v0,0,r2
  48:	(7c 01 12 4e|4e 12 01 7c) 	lvepx   v0,r1,r2
  4c:	(7c 00 12 0e|0e 12 00 7c) 	lvepxl  v0,0,r2
  50:	(7c 01 12 0e|0e 12 01 7c) 	lvepxl  v0,r1,r2
  54:	(7c 00 16 4e|4e 16 00 7c) 	stvepx  v0,0,r2
  58:	(7c 01 16 4e|4e 16 01 7c) 	stvepx  v0,r1,r2
  5c:	(7c 00 16 0e|0e 16 00 7c) 	stvepxl v0,0,r2
  60:	(7c 01 16 0e|0e 16 01 7c) 	stvepxl v0,r1,r2
  64:	(7c 00 14 8a|8a 14 00 7c) 	lvtlx   v0,0,r2
  68:	(7c 01 14 8a|8a 14 01 7c) 	lvtlx   v0,r1,r2
  6c:	(7c 00 16 8a|8a 16 00 7c) 	lvtlxl  v0,0,r2
  70:	(7c 01 16 8a|8a 16 01 7c) 	lvtlxl  v0,r1,r2
  74:	(7c 00 14 4a|4a 14 00 7c) 	lvtrx   v0,0,r2
  78:	(7c 01 14 4a|4a 14 01 7c) 	lvtrx   v0,r1,r2
  7c:	(7c 00 16 4a|4a 16 00 7c) 	lvtrxl  v0,0,r2
  80:	(7c 01 16 4a|4a 16 01 7c) 	lvtrxl  v0,r1,r2
  84:	(7c 00 15 8a|8a 15 00 7c) 	stvflx  v0,0,r2
  88:	(7c 01 15 8a|8a 15 01 7c) 	stvflx  v0,r1,r2
  8c:	(7c 00 17 8a|8a 17 00 7c) 	stvflxl v0,0,r2
  90:	(7c 01 17 8a|8a 17 01 7c) 	stvflxl v0,r1,r2
  94:	(7c 00 15 4a|4a 15 00 7c) 	stvfrx  v0,0,r2
  98:	(7c 01 15 4a|4a 15 01 7c) 	stvfrx  v0,r1,r2
  9c:	(7c 00 17 4a|4a 17 00 7c) 	stvfrxl v0,0,r2
  a0:	(7c 01 17 4a|4a 17 01 7c) 	stvfrxl v0,r1,r2
  a4:	(7c 00 14 ca|ca 14 00 7c) 	lvswx   v0,0,r2
  a8:	(7c 01 14 ca|ca 14 01 7c) 	lvswx   v0,r1,r2
  ac:	(7c 00 16 ca|ca 16 00 7c) 	lvswxl  v0,0,r2
  b0:	(7c 01 16 ca|ca 16 01 7c) 	lvswxl  v0,r1,r2
  b4:	(7c 00 15 ca|ca 15 00 7c) 	stvswx  v0,0,r2
  b8:	(7c 01 15 ca|ca 15 01 7c) 	stvswx  v0,r1,r2
  bc:	(7c 00 17 ca|ca 17 00 7c) 	stvswxl v0,0,r2
  c0:	(7c 01 17 ca|ca 17 01 7c) 	stvswxl v0,r1,r2
  c4:	(7c 00 16 0a|0a 16 00 7c) 	lvsm    v0,0,r2
  c8:	(7c 01 16 0a|0a 16 01 7c) 	lvsm    v0,r1,r2
  cc:	(7f 5a d3 78|78 d3 5a 7f) 	miso
  d0:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  d4:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  d8:	(7c 20 04 ac|ac 04 20 7c) 	lwsync
  dc:	(7c 00 04 ac|ac 04 00 7c) 	sync    
  e0:	(7c 07 04 ac|ac 04 07 7c) 	sync    0,7
  e4:	(7c 28 04 ac|ac 04 28 7c) 	sync    1,8
  e8:	(7c 00 00 c3|c3 00 00 7c) 	dni     0,0
  ec:	(7f ff 00 c3|c3 00 ff 7f) 	dni     31,31
  f0:	(7c 40 0b 4d|4d 0b 40 7c) 	dcblq.  2,0,r1
  f4:	(7c 43 0b 4d|4d 0b 43 7c) 	dcblq.  2,r3,r1
  f8:	(7c 40 09 8d|8d 09 40 7c) 	icblq.  2,0,r1
  fc:	(7c 43 09 8d|8d 09 43 7c) 	icblq.  2,r3,r1
 100:	(7c 10 02 dc|dc 02 10 7c) 	mftmr   r0,16
 104:	(7c 10 03 dc|dc 03 10 7c) 	mttmr   16,r0
@


