.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* LED_Matrix_1 */
.set LED_Matrix_1_ControlReg_1__0__MASK, 0x01
.set LED_Matrix_1_ControlReg_1__0__POS, 0
.set LED_Matrix_1_ControlReg_1__1__MASK, 0x02
.set LED_Matrix_1_ControlReg_1__1__POS, 1
.set LED_Matrix_1_ControlReg_1__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set LED_Matrix_1_ControlReg_1__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set LED_Matrix_1_ControlReg_1__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set LED_Matrix_1_ControlReg_1__COUNT_REG, CYREG_UDB_W8_CTL_03
.set LED_Matrix_1_ControlReg_1__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set LED_Matrix_1_ControlReg_1__MASK, 0x03
.set LED_Matrix_1_ControlReg_1__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set LED_Matrix_1_ControlReg_1__PERIOD_REG, CYREG_UDB_W8_MSK_03
.set LED_Matrix_1_ControlReg_1__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set LED_Matrix_1_datapath_0_u0__A0_A1_REG, CYREG_UDB_CAT16_A_03
.set LED_Matrix_1_datapath_0_u0__A0_REG, CYREG_UDB_W8_A0_03
.set LED_Matrix_1_datapath_0_u0__A1_REG, CYREG_UDB_W8_A1_03
.set LED_Matrix_1_datapath_0_u0__D0_D1_REG, CYREG_UDB_CAT16_D_03
.set LED_Matrix_1_datapath_0_u0__D0_REG, CYREG_UDB_W8_D0_03
.set LED_Matrix_1_datapath_0_u0__D1_REG, CYREG_UDB_W8_D1_03
.set LED_Matrix_1_datapath_0_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set LED_Matrix_1_datapath_0_u0__F0_F1_REG, CYREG_UDB_CAT16_F_03
.set LED_Matrix_1_datapath_0_u0__F0_REG, CYREG_UDB_W8_F0_03
.set LED_Matrix_1_datapath_0_u0__F1_REG, CYREG_UDB_W8_F1_03
.set LED_Matrix_1_datapath_0_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set LED_Matrix_1_datapath_0_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set LED_Matrix_1_datapath_1_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_00
.set LED_Matrix_1_datapath_1_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_00
.set LED_Matrix_1_datapath_1_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_00
.set LED_Matrix_1_datapath_1_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_00
.set LED_Matrix_1_datapath_1_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set LED_Matrix_1_datapath_1_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_00
.set LED_Matrix_1_datapath_1_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_00
.set LED_Matrix_1_datapath_1_u0__32BIT_A0_REG, CYREG_UDB_W32_A0_00
.set LED_Matrix_1_datapath_1_u0__32BIT_A1_REG, CYREG_UDB_W32_A1_00
.set LED_Matrix_1_datapath_1_u0__32BIT_D0_REG, CYREG_UDB_W32_D0_00
.set LED_Matrix_1_datapath_1_u0__32BIT_D1_REG, CYREG_UDB_W32_D1_00
.set LED_Matrix_1_datapath_1_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set LED_Matrix_1_datapath_1_u0__32BIT_F0_REG, CYREG_UDB_W32_F0_00
.set LED_Matrix_1_datapath_1_u0__32BIT_F1_REG, CYREG_UDB_W32_F1_00
.set LED_Matrix_1_datapath_1_u0__A0_A1_REG, CYREG_UDB_CAT16_A_00
.set LED_Matrix_1_datapath_1_u0__A0_REG, CYREG_UDB_W8_A0_00
.set LED_Matrix_1_datapath_1_u0__A1_REG, CYREG_UDB_W8_A1_00
.set LED_Matrix_1_datapath_1_u0__D0_D1_REG, CYREG_UDB_CAT16_D_00
.set LED_Matrix_1_datapath_1_u0__D0_REG, CYREG_UDB_W8_D0_00
.set LED_Matrix_1_datapath_1_u0__D1_REG, CYREG_UDB_W8_D1_00
.set LED_Matrix_1_datapath_1_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set LED_Matrix_1_datapath_1_u0__F0_F1_REG, CYREG_UDB_CAT16_F_00
.set LED_Matrix_1_datapath_1_u0__F0_REG, CYREG_UDB_W8_F0_00
.set LED_Matrix_1_datapath_1_u0__F1_REG, CYREG_UDB_W8_F1_00
.set LED_Matrix_1_datapath_1_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set LED_Matrix_1_datapath_1_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set LED_Matrix_1_datapath_2_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set LED_Matrix_1_datapath_2_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set LED_Matrix_1_datapath_2_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set LED_Matrix_1_datapath_2_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set LED_Matrix_1_datapath_2_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set LED_Matrix_1_datapath_2_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set LED_Matrix_1_datapath_2_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set LED_Matrix_1_datapath_2_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set LED_Matrix_1_datapath_2_u0__A0_REG, CYREG_UDB_W8_A0_02
.set LED_Matrix_1_datapath_2_u0__A1_REG, CYREG_UDB_W8_A1_02
.set LED_Matrix_1_datapath_2_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set LED_Matrix_1_datapath_2_u0__D0_REG, CYREG_UDB_W8_D0_02
.set LED_Matrix_1_datapath_2_u0__D1_REG, CYREG_UDB_W8_D1_02
.set LED_Matrix_1_datapath_2_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set LED_Matrix_1_datapath_2_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set LED_Matrix_1_datapath_2_u0__F0_REG, CYREG_UDB_W8_F0_02
.set LED_Matrix_1_datapath_2_u0__F1_REG, CYREG_UDB_W8_F1_02

/* UART_SCBCLK */
.set UART_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set UART_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_A00
.set UART_SCBCLK__ENABLE_MASK, 0x80000000
.set UART_SCBCLK__MASK, 0x80000000
.set UART_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_A00

/* P2_4_done */
.set P2_4_done__0__DM__MASK, 0x7000
.set P2_4_done__0__DM__SHIFT, 12
.set P2_4_done__0__DR, CYREG_PRT2_DR
.set P2_4_done__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_4_done__0__HSIOM_MASK, 0x000F0000
.set P2_4_done__0__HSIOM_SHIFT, 16
.set P2_4_done__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_done__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_done__0__MASK, 0x10
.set P2_4_done__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_4_done__0__OUT_SEL_SHIFT, 8
.set P2_4_done__0__OUT_SEL_VAL, 1
.set P2_4_done__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_done__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_done__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_done__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_done__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_done__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_done__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_done__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_done__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_done__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_done__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_done__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_done__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_done__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_done__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_done__0__PC, CYREG_PRT2_PC
.set P2_4_done__0__PC2, CYREG_PRT2_PC2
.set P2_4_done__0__PORT, 2
.set P2_4_done__0__PS, CYREG_PRT2_PS
.set P2_4_done__0__SHIFT, 4
.set P2_4_done__DR, CYREG_PRT2_DR
.set P2_4_done__INTCFG, CYREG_PRT2_INTCFG
.set P2_4_done__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_4_done__MASK, 0x10
.set P2_4_done__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_4_done__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_4_done__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_4_done__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_4_done__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_4_done__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_4_done__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_4_done__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_4_done__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_4_done__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_4_done__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_4_done__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_4_done__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_4_done__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_4_done__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_4_done__PC, CYREG_PRT2_PC
.set P2_4_done__PC2, CYREG_PRT2_PC2
.set P2_4_done__PORT, 2
.set P2_4_done__PS, CYREG_PRT2_PS
.set P2_4_done__SHIFT, 4

/* P2_3_LAT */
.set P2_3_LAT__0__DM__MASK, 0xE00
.set P2_3_LAT__0__DM__SHIFT, 9
.set P2_3_LAT__0__DR, CYREG_PRT2_DR
.set P2_3_LAT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_3_LAT__0__HSIOM_MASK, 0x0000F000
.set P2_3_LAT__0__HSIOM_SHIFT, 12
.set P2_3_LAT__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_LAT__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_LAT__0__MASK, 0x08
.set P2_3_LAT__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_3_LAT__0__OUT_SEL_SHIFT, 6
.set P2_3_LAT__0__OUT_SEL_VAL, 0
.set P2_3_LAT__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_LAT__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_LAT__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_LAT__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_LAT__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_LAT__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_LAT__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_LAT__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_LAT__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_LAT__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_LAT__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_LAT__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_LAT__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_LAT__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_LAT__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_LAT__0__PC, CYREG_PRT2_PC
.set P2_3_LAT__0__PC2, CYREG_PRT2_PC2
.set P2_3_LAT__0__PORT, 2
.set P2_3_LAT__0__PS, CYREG_PRT2_PS
.set P2_3_LAT__0__SHIFT, 3
.set P2_3_LAT__DR, CYREG_PRT2_DR
.set P2_3_LAT__INTCFG, CYREG_PRT2_INTCFG
.set P2_3_LAT__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_3_LAT__MASK, 0x08
.set P2_3_LAT__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_3_LAT__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_3_LAT__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_3_LAT__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_3_LAT__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_3_LAT__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_3_LAT__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_3_LAT__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_3_LAT__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_3_LAT__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_3_LAT__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_3_LAT__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_3_LAT__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_3_LAT__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_3_LAT__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_3_LAT__PC, CYREG_PRT2_PC
.set P2_3_LAT__PC2, CYREG_PRT2_PC2
.set P2_3_LAT__PORT, 2
.set P2_3_LAT__PS, CYREG_PRT2_PS
.set P2_3_LAT__SHIFT, 3

/* P2_6_CLK */
.set P2_6_CLK__0__DM__MASK, 0x1C0000
.set P2_6_CLK__0__DM__SHIFT, 18
.set P2_6_CLK__0__DR, CYREG_PRT2_DR
.set P2_6_CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_6_CLK__0__HSIOM_MASK, 0x0F000000
.set P2_6_CLK__0__HSIOM_SHIFT, 24
.set P2_6_CLK__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_CLK__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_CLK__0__MASK, 0x40
.set P2_6_CLK__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_6_CLK__0__OUT_SEL_SHIFT, 12
.set P2_6_CLK__0__OUT_SEL_VAL, 3
.set P2_6_CLK__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_CLK__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_CLK__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_CLK__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_CLK__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_CLK__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_CLK__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_CLK__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_CLK__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_CLK__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_CLK__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_CLK__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_CLK__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_CLK__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_CLK__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_CLK__0__PC, CYREG_PRT2_PC
.set P2_6_CLK__0__PC2, CYREG_PRT2_PC2
.set P2_6_CLK__0__PORT, 2
.set P2_6_CLK__0__PS, CYREG_PRT2_PS
.set P2_6_CLK__0__SHIFT, 6
.set P2_6_CLK__DR, CYREG_PRT2_DR
.set P2_6_CLK__INTCFG, CYREG_PRT2_INTCFG
.set P2_6_CLK__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_6_CLK__MASK, 0x40
.set P2_6_CLK__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_6_CLK__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_6_CLK__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_6_CLK__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_6_CLK__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_6_CLK__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_6_CLK__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_6_CLK__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_6_CLK__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_6_CLK__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_6_CLK__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_6_CLK__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_6_CLK__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_6_CLK__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_6_CLK__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_6_CLK__PC, CYREG_PRT2_PC
.set P2_6_CLK__PC2, CYREG_PRT2_PC2
.set P2_6_CLK__PORT, 2
.set P2_6_CLK__PS, CYREG_PRT2_PS
.set P2_6_CLK__SHIFT, 6

/* UART_SCB */
.set UART_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set UART_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set UART_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set UART_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set UART_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set UART_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set UART_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set UART_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set UART_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set UART_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set UART_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* CR_Addr */
.set CR_Addr_Sync_ctrl_reg__0__MASK, 0x01
.set CR_Addr_Sync_ctrl_reg__0__POS, 0
.set CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set CR_Addr_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set CR_Addr_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set CR_Addr_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set CR_Addr_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set CR_Addr_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set CR_Addr_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set CR_Addr_Sync_ctrl_reg__1__MASK, 0x02
.set CR_Addr_Sync_ctrl_reg__1__POS, 1
.set CR_Addr_Sync_ctrl_reg__2__MASK, 0x04
.set CR_Addr_Sync_ctrl_reg__2__POS, 2
.set CR_Addr_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set CR_Addr_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set CR_Addr_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set CR_Addr_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set CR_Addr_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set CR_Addr_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set CR_Addr_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set CR_Addr_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set CR_Addr_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set CR_Addr_Sync_ctrl_reg__MASK, 0x07
.set CR_Addr_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set CR_Addr_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00
.set CR_Addr_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00

/* P0_0_B1 */
.set P0_0_B1__0__DM__MASK, 0x07
.set P0_0_B1__0__DM__SHIFT, 0
.set P0_0_B1__0__DR, CYREG_PRT0_DR
.set P0_0_B1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_0_B1__0__HSIOM_MASK, 0x0000000F
.set P0_0_B1__0__HSIOM_SHIFT, 0
.set P0_0_B1__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_0_B1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_0_B1__0__MASK, 0x01
.set P0_0_B1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_0_B1__0__OUT_SEL_SHIFT, 0
.set P0_0_B1__0__OUT_SEL_VAL, 2
.set P0_0_B1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_0_B1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_0_B1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_0_B1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_0_B1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_0_B1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_0_B1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_0_B1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_0_B1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_0_B1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_0_B1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_0_B1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_0_B1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_0_B1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_0_B1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_0_B1__0__PC, CYREG_PRT0_PC
.set P0_0_B1__0__PC2, CYREG_PRT0_PC2
.set P0_0_B1__0__PORT, 0
.set P0_0_B1__0__PS, CYREG_PRT0_PS
.set P0_0_B1__0__SHIFT, 0
.set P0_0_B1__DR, CYREG_PRT0_DR
.set P0_0_B1__INTCFG, CYREG_PRT0_INTCFG
.set P0_0_B1__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_0_B1__MASK, 0x01
.set P0_0_B1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_0_B1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_0_B1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_0_B1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_0_B1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_0_B1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_0_B1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_0_B1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_0_B1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_0_B1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_0_B1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_0_B1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_0_B1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_0_B1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_0_B1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_0_B1__PC, CYREG_PRT0_PC
.set P0_0_B1__PC2, CYREG_PRT0_PC2
.set P0_0_B1__PORT, 0
.set P0_0_B1__PS, CYREG_PRT0_PS
.set P0_0_B1__SHIFT, 0

/* P0_7_R1 */
.set P0_7_R1__0__DM__MASK, 0xE00000
.set P0_7_R1__0__DM__SHIFT, 21
.set P0_7_R1__0__DR, CYREG_PRT0_DR
.set P0_7_R1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set P0_7_R1__0__HSIOM_MASK, 0xF0000000
.set P0_7_R1__0__HSIOM_SHIFT, 28
.set P0_7_R1__0__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_R1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_R1__0__MASK, 0x80
.set P0_7_R1__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set P0_7_R1__0__OUT_SEL_SHIFT, 14
.set P0_7_R1__0__OUT_SEL_VAL, 1
.set P0_7_R1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_R1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_R1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_R1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_R1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_R1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_R1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_R1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_R1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_R1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_R1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_R1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_R1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_R1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_R1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_R1__0__PC, CYREG_PRT0_PC
.set P0_7_R1__0__PC2, CYREG_PRT0_PC2
.set P0_7_R1__0__PORT, 0
.set P0_7_R1__0__PS, CYREG_PRT0_PS
.set P0_7_R1__0__SHIFT, 7
.set P0_7_R1__DR, CYREG_PRT0_DR
.set P0_7_R1__INTCFG, CYREG_PRT0_INTCFG
.set P0_7_R1__INTSTAT, CYREG_PRT0_INTSTAT
.set P0_7_R1__MASK, 0x80
.set P0_7_R1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set P0_7_R1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set P0_7_R1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set P0_7_R1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set P0_7_R1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set P0_7_R1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set P0_7_R1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set P0_7_R1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set P0_7_R1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set P0_7_R1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set P0_7_R1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set P0_7_R1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set P0_7_R1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set P0_7_R1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set P0_7_R1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set P0_7_R1__PC, CYREG_PRT0_PC
.set P0_7_R1__PC2, CYREG_PRT0_PC2
.set P0_7_R1__PORT, 0
.set P0_7_R1__PS, CYREG_PRT0_PS
.set P0_7_R1__SHIFT, 7

/* P1_0_G2 */
.set P1_0_G2__0__DM__MASK, 0x07
.set P1_0_G2__0__DM__SHIFT, 0
.set P1_0_G2__0__DR, CYREG_PRT1_DR
.set P1_0_G2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_0_G2__0__HSIOM_MASK, 0x0000000F
.set P1_0_G2__0__HSIOM_SHIFT, 0
.set P1_0_G2__0__INTCFG, CYREG_PRT1_INTCFG
.set P1_0_G2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_0_G2__0__MASK, 0x01
.set P1_0_G2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set P1_0_G2__0__OUT_SEL_SHIFT, 0
.set P1_0_G2__0__OUT_SEL_VAL, 1
.set P1_0_G2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_0_G2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_0_G2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_0_G2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_0_G2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_0_G2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_0_G2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_0_G2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_0_G2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_0_G2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_0_G2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_0_G2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_0_G2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_0_G2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_0_G2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_0_G2__0__PC, CYREG_PRT1_PC
.set P1_0_G2__0__PC2, CYREG_PRT1_PC2
.set P1_0_G2__0__PORT, 1
.set P1_0_G2__0__PS, CYREG_PRT1_PS
.set P1_0_G2__0__SHIFT, 0
.set P1_0_G2__DR, CYREG_PRT1_DR
.set P1_0_G2__INTCFG, CYREG_PRT1_INTCFG
.set P1_0_G2__INTSTAT, CYREG_PRT1_INTSTAT
.set P1_0_G2__MASK, 0x01
.set P1_0_G2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set P1_0_G2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set P1_0_G2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set P1_0_G2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set P1_0_G2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set P1_0_G2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set P1_0_G2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set P1_0_G2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set P1_0_G2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set P1_0_G2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set P1_0_G2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set P1_0_G2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set P1_0_G2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set P1_0_G2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set P1_0_G2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set P1_0_G2__PC, CYREG_PRT1_PC
.set P1_0_G2__PC2, CYREG_PRT1_PC2
.set P1_0_G2__PORT, 1
.set P1_0_G2__PS, CYREG_PRT1_PS
.set P1_0_G2__SHIFT, 0

/* P2_7_B2 */
.set P2_7_B2__0__DM__MASK, 0xE00000
.set P2_7_B2__0__DM__SHIFT, 21
.set P2_7_B2__0__DR, CYREG_PRT2_DR
.set P2_7_B2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_7_B2__0__HSIOM_MASK, 0xF0000000
.set P2_7_B2__0__HSIOM_SHIFT, 28
.set P2_7_B2__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_B2__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_B2__0__MASK, 0x80
.set P2_7_B2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_7_B2__0__OUT_SEL_SHIFT, 14
.set P2_7_B2__0__OUT_SEL_VAL, 0
.set P2_7_B2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_B2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_B2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_B2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_B2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_B2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_B2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_B2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_B2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_B2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_B2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_B2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_B2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_B2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_B2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_B2__0__PC, CYREG_PRT2_PC
.set P2_7_B2__0__PC2, CYREG_PRT2_PC2
.set P2_7_B2__0__PORT, 2
.set P2_7_B2__0__PS, CYREG_PRT2_PS
.set P2_7_B2__0__SHIFT, 7
.set P2_7_B2__DR, CYREG_PRT2_DR
.set P2_7_B2__INTCFG, CYREG_PRT2_INTCFG
.set P2_7_B2__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_7_B2__MASK, 0x80
.set P2_7_B2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_7_B2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_7_B2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_7_B2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_7_B2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_7_B2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_7_B2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_7_B2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_7_B2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_7_B2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_7_B2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_7_B2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_7_B2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_7_B2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_7_B2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_7_B2__PC, CYREG_PRT2_PC
.set P2_7_B2__PC2, CYREG_PRT2_PC2
.set P2_7_B2__PORT, 2
.set P2_7_B2__PS, CYREG_PRT2_PS
.set P2_7_B2__SHIFT, 7

/* P3_5_R2 */
.set P3_5_R2__0__DM__MASK, 0x38000
.set P3_5_R2__0__DM__SHIFT, 15
.set P3_5_R2__0__DR, CYREG_PRT3_DR
.set P3_5_R2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P3_5_R2__0__HSIOM_MASK, 0x00F00000
.set P3_5_R2__0__HSIOM_SHIFT, 20
.set P3_5_R2__0__INTCFG, CYREG_PRT3_INTCFG
.set P3_5_R2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_5_R2__0__MASK, 0x20
.set P3_5_R2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set P3_5_R2__0__OUT_SEL_SHIFT, 10
.set P3_5_R2__0__OUT_SEL_VAL, 0
.set P3_5_R2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_5_R2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_5_R2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_5_R2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_5_R2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_5_R2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_5_R2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_5_R2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_5_R2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_5_R2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_5_R2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_5_R2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_5_R2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_5_R2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_5_R2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_5_R2__0__PC, CYREG_PRT3_PC
.set P3_5_R2__0__PC2, CYREG_PRT3_PC2
.set P3_5_R2__0__PORT, 3
.set P3_5_R2__0__PS, CYREG_PRT3_PS
.set P3_5_R2__0__SHIFT, 5
.set P3_5_R2__DR, CYREG_PRT3_DR
.set P3_5_R2__INTCFG, CYREG_PRT3_INTCFG
.set P3_5_R2__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_5_R2__MASK, 0x20
.set P3_5_R2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_5_R2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_5_R2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_5_R2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_5_R2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_5_R2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_5_R2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_5_R2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_5_R2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_5_R2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_5_R2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_5_R2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_5_R2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_5_R2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_5_R2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_5_R2__PC, CYREG_PRT3_PC
.set P3_5_R2__PC2, CYREG_PRT3_PC2
.set P3_5_R2__PORT, 3
.set P3_5_R2__PS, CYREG_PRT3_PS
.set P3_5_R2__SHIFT, 5

/* P3_6_OE */
.set P3_6_OE__0__DM__MASK, 0x1C0000
.set P3_6_OE__0__DM__SHIFT, 18
.set P3_6_OE__0__DR, CYREG_PRT3_DR
.set P3_6_OE__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P3_6_OE__0__HSIOM_MASK, 0x0F000000
.set P3_6_OE__0__HSIOM_SHIFT, 24
.set P3_6_OE__0__INTCFG, CYREG_PRT3_INTCFG
.set P3_6_OE__0__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_6_OE__0__MASK, 0x40
.set P3_6_OE__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set P3_6_OE__0__OUT_SEL_SHIFT, 12
.set P3_6_OE__0__OUT_SEL_VAL, 1
.set P3_6_OE__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_6_OE__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_6_OE__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_6_OE__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_6_OE__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_6_OE__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_6_OE__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_6_OE__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_6_OE__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_6_OE__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_6_OE__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_6_OE__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_6_OE__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_6_OE__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_6_OE__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_6_OE__0__PC, CYREG_PRT3_PC
.set P3_6_OE__0__PC2, CYREG_PRT3_PC2
.set P3_6_OE__0__PORT, 3
.set P3_6_OE__0__PS, CYREG_PRT3_PS
.set P3_6_OE__0__SHIFT, 6
.set P3_6_OE__DR, CYREG_PRT3_DR
.set P3_6_OE__INTCFG, CYREG_PRT3_INTCFG
.set P3_6_OE__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_6_OE__MASK, 0x40
.set P3_6_OE__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_6_OE__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_6_OE__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_6_OE__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_6_OE__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_6_OE__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_6_OE__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_6_OE__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_6_OE__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_6_OE__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_6_OE__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_6_OE__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_6_OE__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_6_OE__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_6_OE__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_6_OE__PC, CYREG_PRT3_PC
.set P3_6_OE__PC2, CYREG_PRT3_PC2
.set P3_6_OE__PORT, 3
.set P3_6_OE__PS, CYREG_PRT3_PS
.set P3_6_OE__SHIFT, 6

/* P3_7_G1 */
.set P3_7_G1__0__DM__MASK, 0xE00000
.set P3_7_G1__0__DM__SHIFT, 21
.set P3_7_G1__0__DR, CYREG_PRT3_DR
.set P3_7_G1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set P3_7_G1__0__HSIOM_MASK, 0xF0000000
.set P3_7_G1__0__HSIOM_SHIFT, 28
.set P3_7_G1__0__INTCFG, CYREG_PRT3_INTCFG
.set P3_7_G1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_7_G1__0__MASK, 0x80
.set P3_7_G1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set P3_7_G1__0__OUT_SEL_SHIFT, 14
.set P3_7_G1__0__OUT_SEL_VAL, 3
.set P3_7_G1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_7_G1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_7_G1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_7_G1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_7_G1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_7_G1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_7_G1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_7_G1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_7_G1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_7_G1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_7_G1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_7_G1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_7_G1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_7_G1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_7_G1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_7_G1__0__PC, CYREG_PRT3_PC
.set P3_7_G1__0__PC2, CYREG_PRT3_PC2
.set P3_7_G1__0__PORT, 3
.set P3_7_G1__0__PS, CYREG_PRT3_PS
.set P3_7_G1__0__SHIFT, 7
.set P3_7_G1__DR, CYREG_PRT3_DR
.set P3_7_G1__INTCFG, CYREG_PRT3_INTCFG
.set P3_7_G1__INTSTAT, CYREG_PRT3_INTSTAT
.set P3_7_G1__MASK, 0x80
.set P3_7_G1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set P3_7_G1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set P3_7_G1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set P3_7_G1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set P3_7_G1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set P3_7_G1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set P3_7_G1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set P3_7_G1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set P3_7_G1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set P3_7_G1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set P3_7_G1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set P3_7_G1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set P3_7_G1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set P3_7_G1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set P3_7_G1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set P3_7_G1__PC, CYREG_PRT3_PC
.set P3_7_G1__PC2, CYREG_PRT3_PC2
.set P3_7_G1__PORT, 3
.set P3_7_G1__PS, CYREG_PRT3_PS
.set P3_7_G1__SHIFT, 7

/* UART_rx */
.set UART_rx__0__DM__MASK, 0x07
.set UART_rx__0__DM__SHIFT, 0
.set UART_rx__0__DR, CYREG_PRT4_DR
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_PRT4_PC
.set UART_rx__0__PC2, CYREG_PRT4_PC2
.set UART_rx__0__PORT, 4
.set UART_rx__0__PS, CYREG_PRT4_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_PRT4_DR
.set UART_rx__INTCFG, CYREG_PRT4_INTCFG
.set UART_rx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_PRT4_PC
.set UART_rx__PC2, CYREG_PRT4_PC2
.set UART_rx__PORT, 4
.set UART_rx__PS, CYREG_PRT4_PS
.set UART_rx__SHIFT, 0

/* UART_tx */
.set UART_tx__0__DM__MASK, 0x38
.set UART_tx__0__DM__SHIFT, 3
.set UART_tx__0__DR, CYREG_PRT4_DR
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__0__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_PRT4_PC
.set UART_tx__0__PC2, CYREG_PRT4_PC2
.set UART_tx__0__PORT, 4
.set UART_tx__0__PS, CYREG_PRT4_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_PRT4_DR
.set UART_tx__INTCFG, CYREG_PRT4_INTCFG
.set UART_tx__INTSTAT, CYREG_PRT4_INTSTAT
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_PRT4_PC
.set UART_tx__PC2, CYREG_PRT4_PC2
.set UART_tx__PORT, 4
.set UART_tx__PS, CYREG_PRT4_PS
.set UART_tx__SHIFT, 1

/* P2_0_A */
.set P2_0_A__0__DM__MASK, 0x07
.set P2_0_A__0__DM__SHIFT, 0
.set P2_0_A__0__DR, CYREG_PRT2_DR
.set P2_0_A__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_0_A__0__HSIOM_MASK, 0x0000000F
.set P2_0_A__0__HSIOM_SHIFT, 0
.set P2_0_A__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_A__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_A__0__MASK, 0x01
.set P2_0_A__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_0_A__0__OUT_SEL_SHIFT, 0
.set P2_0_A__0__OUT_SEL_VAL, 3
.set P2_0_A__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_A__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_A__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_A__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_A__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_A__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_A__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_A__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_A__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_A__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_A__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_A__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_A__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_A__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_A__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_A__0__PC, CYREG_PRT2_PC
.set P2_0_A__0__PC2, CYREG_PRT2_PC2
.set P2_0_A__0__PORT, 2
.set P2_0_A__0__PS, CYREG_PRT2_PS
.set P2_0_A__0__SHIFT, 0
.set P2_0_A__DR, CYREG_PRT2_DR
.set P2_0_A__INTCFG, CYREG_PRT2_INTCFG
.set P2_0_A__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_0_A__MASK, 0x01
.set P2_0_A__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_0_A__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_0_A__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_0_A__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_0_A__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_0_A__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_0_A__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_0_A__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_0_A__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_0_A__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_0_A__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_0_A__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_0_A__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_0_A__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_0_A__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_0_A__PC, CYREG_PRT2_PC
.set P2_0_A__PC2, CYREG_PRT2_PC2
.set P2_0_A__PORT, 2
.set P2_0_A__PS, CYREG_PRT2_PS
.set P2_0_A__SHIFT, 0

/* P2_1_B */
.set P2_1_B__0__DM__MASK, 0x38
.set P2_1_B__0__DM__SHIFT, 3
.set P2_1_B__0__DR, CYREG_PRT2_DR
.set P2_1_B__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_1_B__0__HSIOM_MASK, 0x000000F0
.set P2_1_B__0__HSIOM_SHIFT, 4
.set P2_1_B__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_1_B__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_1_B__0__MASK, 0x02
.set P2_1_B__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_1_B__0__OUT_SEL_SHIFT, 2
.set P2_1_B__0__OUT_SEL_VAL, 2
.set P2_1_B__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_1_B__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_1_B__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_1_B__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_1_B__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_1_B__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_1_B__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_1_B__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_1_B__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_1_B__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_1_B__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_1_B__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_1_B__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_1_B__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_1_B__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_1_B__0__PC, CYREG_PRT2_PC
.set P2_1_B__0__PC2, CYREG_PRT2_PC2
.set P2_1_B__0__PORT, 2
.set P2_1_B__0__PS, CYREG_PRT2_PS
.set P2_1_B__0__SHIFT, 1
.set P2_1_B__DR, CYREG_PRT2_DR
.set P2_1_B__INTCFG, CYREG_PRT2_INTCFG
.set P2_1_B__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_1_B__MASK, 0x02
.set P2_1_B__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_1_B__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_1_B__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_1_B__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_1_B__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_1_B__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_1_B__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_1_B__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_1_B__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_1_B__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_1_B__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_1_B__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_1_B__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_1_B__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_1_B__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_1_B__PC, CYREG_PRT2_PC
.set P2_1_B__PC2, CYREG_PRT2_PC2
.set P2_1_B__PORT, 2
.set P2_1_B__PS, CYREG_PRT2_PS
.set P2_1_B__SHIFT, 1

/* P2_2_C */
.set P2_2_C__0__DM__MASK, 0x1C0
.set P2_2_C__0__DM__SHIFT, 6
.set P2_2_C__0__DR, CYREG_PRT2_DR
.set P2_2_C__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set P2_2_C__0__HSIOM_MASK, 0x00000F00
.set P2_2_C__0__HSIOM_SHIFT, 8
.set P2_2_C__0__INTCFG, CYREG_PRT2_INTCFG
.set P2_2_C__0__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_2_C__0__MASK, 0x04
.set P2_2_C__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set P2_2_C__0__OUT_SEL_SHIFT, 4
.set P2_2_C__0__OUT_SEL_VAL, 1
.set P2_2_C__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_2_C__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_2_C__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_2_C__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_2_C__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_2_C__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_2_C__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_2_C__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_2_C__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_2_C__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_2_C__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_2_C__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_2_C__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_2_C__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_2_C__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_2_C__0__PC, CYREG_PRT2_PC
.set P2_2_C__0__PC2, CYREG_PRT2_PC2
.set P2_2_C__0__PORT, 2
.set P2_2_C__0__PS, CYREG_PRT2_PS
.set P2_2_C__0__SHIFT, 2
.set P2_2_C__DR, CYREG_PRT2_DR
.set P2_2_C__INTCFG, CYREG_PRT2_INTCFG
.set P2_2_C__INTSTAT, CYREG_PRT2_INTSTAT
.set P2_2_C__MASK, 0x04
.set P2_2_C__PA__CFG0, CYREG_UDB_PA2_CFG0
.set P2_2_C__PA__CFG1, CYREG_UDB_PA2_CFG1
.set P2_2_C__PA__CFG10, CYREG_UDB_PA2_CFG10
.set P2_2_C__PA__CFG11, CYREG_UDB_PA2_CFG11
.set P2_2_C__PA__CFG12, CYREG_UDB_PA2_CFG12
.set P2_2_C__PA__CFG13, CYREG_UDB_PA2_CFG13
.set P2_2_C__PA__CFG14, CYREG_UDB_PA2_CFG14
.set P2_2_C__PA__CFG2, CYREG_UDB_PA2_CFG2
.set P2_2_C__PA__CFG3, CYREG_UDB_PA2_CFG3
.set P2_2_C__PA__CFG4, CYREG_UDB_PA2_CFG4
.set P2_2_C__PA__CFG5, CYREG_UDB_PA2_CFG5
.set P2_2_C__PA__CFG6, CYREG_UDB_PA2_CFG6
.set P2_2_C__PA__CFG7, CYREG_UDB_PA2_CFG7
.set P2_2_C__PA__CFG8, CYREG_UDB_PA2_CFG8
.set P2_2_C__PA__CFG9, CYREG_UDB_PA2_CFG9
.set P2_2_C__PC, CYREG_PRT2_PC
.set P2_2_C__PC2, CYREG_PRT2_PC2
.set P2_2_C__PORT, 2
.set P2_2_C__PS, CYREG_PRT2_PS
.set P2_2_C__SHIFT, 2

/* isr_2 */
.set isr_2__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_2__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_2__INTC_MASK, 0x01
.set isr_2__INTC_NUMBER, 0
.set isr_2__INTC_PRIOR_MASK, 0xC0
.set isr_2__INTC_PRIOR_NUM, 1
.set isr_2__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_2__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_2__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC4A
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04C81193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC4A_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
