==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/xilinx/Vivado/2019.1/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'desEncrypt.H'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'desDecrypt.H'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'desEncrypt.c' ... 
INFO: [HLS 200-10] Analyzing design file 'desDecrypt.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 165.117 ; gain = 73.793
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 165.117 ; gain = 73.793
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 165.117 ; gain = 73.793
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 165.117 ; gain = 73.793
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'des_dec' (desDecrypt.c:14).
INFO: [HLS 200-489] Unrolling loop 'unroll1' (desDecrypt.c:171) in function 'des_dec' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'unroll2' (desDecrypt.c:182) in function 'des_dec' completely with a factor of 56.
INFO: [HLS 200-489] Unrolling loop 'loop3' (desDecrypt.c:192) in function 'des_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (desDecrypt.c:216) in function 'des_dec' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'Pipeline_loop4' (desDecrypt.c:223) in function 'des_dec' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'loop4_1' (desDecrypt.c:227) in function 'des_dec' completely with a factor of 48.
INFO: [HLS 200-489] Unrolling loop 'loop4_2' (desDecrypt.c:235) in function 'des_dec' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'loop4_3' (desDecrypt.c:252) in function 'des_dec' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'loop5' (desDecrypt.c:267) in function 'des_dec' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'sub_key' (desDecrypt.c:32) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'des_dec' (desDecrypt.c:14)...115 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:46 ; elapsed = 00:01:55 . Memory (MB): peak = 194.223 ; gain = 102.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:18 ; elapsed = 00:03:27 . Memory (MB): peak = 238.195 ; gain = 146.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'des_dec' ...
WARNING: [SYN 201-107] Renaming port name 'des_dec/input' to 'des_dec/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'des_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'des_dec'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 210.994 seconds; current allocated memory: 182.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.931 seconds; current allocated memory: 211.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'des_dec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'des_dec/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'des_dec/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'des_dec' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'des_dec' is 8542 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'des_dec'.
INFO: [HLS 200-111]  Elapsed time: 8.355 seconds; current allocated memory: 294.523 MB.
INFO: [RTMG 210-279] Implementing memory 'des_dec_S_rom' using block ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:48 ; elapsed = 00:04:05 . Memory (MB): peak = 494.152 ; gain = 402.828
INFO: [VHDL 208-304] Generating VHDL RTL for des_dec.
INFO: [VLOG 209-307] Generating Verilog RTL for des_dec.
INFO: [HLS 200-112] Total elapsed time: 244.809 seconds; peak allocated memory: 294.523 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library 'E:/xilinx/Vivado/2019.1/common/technology/xilinx/artix7l/artix7l.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/artix7l/artix7l'.
INFO: [HLS 200-10] Setting target device to 'xc7a35tl-cpg236-2L'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
