
*** Running vivado
    with args -log ping_pong_rtl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ping_pong_rtl.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ping_pong_rtl.tcl -notrace
Command: synth_design -top ping_pong_rtl -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 315.621 ; gain = 77.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ping_pong_rtl' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:36]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:36' bound to instance 'clk_10Hz' of component 'divisor_clock' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:91]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:43]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (1#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:43]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:36' bound to instance 'clk_100Hz' of component 'divisor_clock' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:97]
INFO: [Synth 8-638] synthesizing module 'divisor_clock__parameterized1' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:43]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divisor_clock__parameterized1' (1#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/divisor_clock.vhd:43]
INFO: [Synth 8-3491] module 'registrador' declared at 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/registrador.vhd:36' bound to instance 'reg_ping' of component 'registrador' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:103]
INFO: [Synth 8-638] synthesizing module 'registrador' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/registrador.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'registrador' (2#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/registrador.vhd:45]
INFO: [Synth 8-3491] module 'logica' declared at 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:36' bound to instance 'logica_ping' of component 'logica' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:111]
INFO: [Synth 8-638] synthesizing module 'logica' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'logica' (3#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:49]
INFO: [Synth 8-3491] module 'display' declared at 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/display.vhd:36' bound to instance 'display_ping' of component 'display' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:123]
INFO: [Synth 8-638] synthesizing module 'display' [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/display.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/display.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'display' (4#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/display.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ping_pong_rtl' (5#1) [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/ping_pong_rtl.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 354.695 ; gain = 116.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 354.695 ; gain = 116.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]
Finished Parsing XDC File [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/constrs_1/imports/ping_pong/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ping_pong_rtl_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ping_pong_rtl_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 655.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "s_clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_clk_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_cnt0_reg was removed.  [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element s_cnt1_reg was removed.  [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divisor_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module divisor_clock__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module registrador 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
Module logica 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_10Hz/s_clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_100Hz/s_clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_10Hz/s_clk_div" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_100Hz/s_clk_div" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element logica_ping/s_cnt1_reg was removed.  [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element logica_ping/s_cnt0_reg was removed.  [C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.srcs/sources_1/imports/new/logica.vhd:61]
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[1]' (FDCE) to 'reg_ping/s_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[2]' (FDCE) to 'reg_ping/s_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[3]' (FDCE) to 'reg_ping/s_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[4]' (FDCE) to 'reg_ping/s_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[5]' (FDCE) to 'reg_ping/s_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[6]' (FDCE) to 'reg_ping/s_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[7]' (FDCE) to 'reg_ping/s_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[8]' (FDCE) to 'reg_ping/s_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[9]' (FDCE) to 'reg_ping/s_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[10]' (FDCE) to 'reg_ping/s_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[11]' (FDCE) to 'reg_ping/s_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[12]' (FDCE) to 'reg_ping/s_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'reg_ping/s_reg_reg[13]' (FDCE) to 'reg_ping/s_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_ping/s_reg_reg[14] )
WARNING: [Synth 8-3332] Sequential element (reg_ping/s_reg_reg[14]) is unused and will be removed from module ping_pong_rtl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |    38|
|4     |LUT2   |    27|
|5     |LUT3   |     3|
|6     |LUT4   |    26|
|7     |LUT5   |     3|
|8     |LUT6   |    24|
|9     |FDCE   |    55|
|10    |FDPE   |     5|
|11    |IBUF   |     4|
|12    |OBUF   |    28|
+------+-------+------+

Report Instance Areas: 
+------+---------------+------------------------------+------+
|      |Instance       |Module                        |Cells |
+------+---------------+------------------------------+------+
|1     |top            |                              |   224|
|2     |  clk_100Hz    |divisor_clock__parameterized1 |    58|
|3     |  clk_10Hz     |divisor_clock                 |    82|
|4     |  display_ping |display                       |    20|
|5     |  logica_ping  |logica                        |    25|
|6     |  reg_ping     |registrador                   |     6|
+------+---------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 655.652 ; gain = 116.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 655.652 ; gain = 417.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 655.652 ; gain = 425.625
INFO: [Common 17-1381] The checkpoint 'C:/Users/Misael/Desktop/UNB/7 SEMESTRE/PROJETO DE CIRCUITOS RECONFIGURAVEIS/Lista1/ex1_ping_pong/ex1_ping_pong.runs/synth_1/ping_pong_rtl.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 655.652 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 14 21:27:45 2019...
