{"Source Block": ["oh/src/mio/hdl/mrx_io.v@102:116@HdlStmProcess", "\t\t\t      dmode16 ? {(4){io_data[15:0]}} :\n\t\t\t      dmode32 ? {(2){io_data[31:0]}} :\n\t\t\t                    io_data[IOW-1:0];\n   \n   // pipeline access signal\n     always @ (posedge rx_clk or negedge io_nreset)\n       if(!io_nreset)\n       io_frame <= 1'b0;\n     else\n       io_frame <= rx_access;\n \n   //########################################\n   //# PACKETIZER\n   //########################################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[107, "     always @ (posedge rx_clk or negedge io_nreset)\n"], [108, "       if(!io_nreset)\n"], [109, "       io_frame <= 1'b0;\n"], [111, "       io_frame <= rx_access;\n"]], "Add": [[109, "   always @ (posedge rx_clk or negedge io_nreset)\n"], [109, "     if(!io_nreset)\n"], [109, "       rx_access_reg[1:0] <= 1'b0;\n"], [111, "       rx_access_reg[1:0] <= {rx_access_reg[0],rx_access};\n"], [111, "   assign io_frame = ddr_mode ? rx_access_reg[1] :\n"], [111, "                                rx_access_reg[0];\n"]]}}