Synchronous memory with controller architecture