#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 19 01:13:16 2019
# Process ID: 29264
# Current directory: W:/ANN/design/ANN/ANN/ANN.runs/routing_engine_synth_1
# Command line: vivado.exe -log routing_engine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source routing_engine.tcl
# Log file: W:/ANN/design/ANN/ANN/ANN.runs/routing_engine_synth_1/routing_engine.vds
# Journal file: W:/ANN/design/ANN/ANN/ANN.runs/routing_engine_synth_1\vivado.jou
#-----------------------------------------------------------
source routing_engine.tcl -notrace
Command: synth_design -top routing_engine -part xc7a100tcsg324-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 49560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 344.359 ; gain = 134.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'routing_engine' [W:/ANN/design/rtl/intrc/routing_engine.v:8]
WARNING: [Synth 8-567] referenced signal 'input_en' should be on the sensitivity list [W:/ANN/design/rtl/intrc/routing_engine.v:51]
INFO: [Synth 8-256] done synthesizing module 'routing_engine' (1#1) [W:/ANN/design/rtl/intrc/routing_engine.v:8]
WARNING: [Synth 8-3917] design routing_engine has port done driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 384.215 ; gain = 174.172
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:34 . Memory (MB): peak = 384.215 ; gain = 174.172
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [W:/ANN/design/ANN/ANN/ANN.srcs/routing_engine/new/routing_engine_ooc.xdc]
Finished Parsing XDC File [W:/ANN/design/ANN/ANN/ANN.srcs/routing_engine/new/routing_engine_ooc.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 690.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 690.254 ; gain = 480.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 690.254 ; gain = 480.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 690.254 ; gain = 480.211
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage_0_sw_ctl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage_0_sw_ctl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage_0_sw_ctl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stage_0_sw_ctl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flag" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[0]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[2]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[4]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[6]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[1]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[5]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[7]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'dst_reg[3]' [W:/ANN/design/rtl/intrc/routing_engine.v:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 690.254 ; gain = 480.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 108   
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 408   
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module routing_engine 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 108   
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 408   
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design routing_engine has port control[19] driven by constant 0
WARNING: [Synth 8-3917] design routing_engine has port control[15] driven by constant 0
WARNING: [Synth 8-3917] design routing_engine has port control[13] driven by constant 0
WARNING: [Synth 8-3917] design routing_engine has port done driven by constant 1
WARNING: [Synth 8-3332] Sequential element (dst_reg[1][0]) is unused and will be removed from module routing_engine.
WARNING: [Synth 8-3332] Sequential element (dst_reg[7][2]) is unused and will be removed from module routing_engine.
WARNING: [Synth 8-3332] Sequential element (dst_reg[3][1]) is unused and will be removed from module routing_engine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 690.254 ; gain = 480.211
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:15 . Memory (MB): peak = 711.078 ; gain = 501.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 711.078 ; gain = 501.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:01:15 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    27|
|3     |LUT3 |    33|
|4     |LUT4 |    51|
|5     |LUT5 |    45|
|6     |LUT6 |   126|
|7     |LDP  |    21|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   305|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 732.750 ; gain = 157.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:16 . Memory (MB): peak = 732.750 ; gain = 522.707
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [W:/ANN/design/ANN/ANN/ANN.srcs/routing_engine/new/routing_engine_ooc.xdc]
Finished Parsing XDC File [W:/ANN/design/ANN/ANN/ANN.srcs/routing_engine/new/routing_engine_ooc.xdc]
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LDP => LDPE: 16 instances
  LDP => LDPE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 734.473 ; gain = 471.711
INFO: [Common 17-1381] The checkpoint 'W:/ANN/design/ANN/ANN/ANN.runs/routing_engine_synth_1/routing_engine.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 734.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 01:14:37 2019...
