-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity subconv_1x1_16p_p is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    input_V_ce0 : OUT STD_LOGIC;
    input_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_0_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_0_V_ce0 : OUT STD_LOGIC;
    weight_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_1_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_1_V_ce0 : OUT STD_LOGIC;
    weight_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_2_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_2_V_ce0 : OUT STD_LOGIC;
    weight_2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_3_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_3_V_ce0 : OUT STD_LOGIC;
    weight_3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_4_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_4_V_ce0 : OUT STD_LOGIC;
    weight_4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_5_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_5_V_ce0 : OUT STD_LOGIC;
    weight_5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_6_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_6_V_ce0 : OUT STD_LOGIC;
    weight_6_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_7_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_7_V_ce0 : OUT STD_LOGIC;
    weight_7_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_8_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_8_V_ce0 : OUT STD_LOGIC;
    weight_8_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_9_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_9_V_ce0 : OUT STD_LOGIC;
    weight_9_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_10_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_10_V_ce0 : OUT STD_LOGIC;
    weight_10_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_11_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_11_V_ce0 : OUT STD_LOGIC;
    weight_11_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_12_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_12_V_ce0 : OUT STD_LOGIC;
    weight_12_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_13_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_13_V_ce0 : OUT STD_LOGIC;
    weight_13_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_14_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_14_V_ce0 : OUT STD_LOGIC;
    weight_14_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_15_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_15_V_ce0 : OUT STD_LOGIC;
    weight_15_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_16_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_16_V_ce0 : OUT STD_LOGIC;
    weight_16_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_17_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_17_V_ce0 : OUT STD_LOGIC;
    weight_17_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_18_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_18_V_ce0 : OUT STD_LOGIC;
    weight_18_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_19_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_19_V_ce0 : OUT STD_LOGIC;
    weight_19_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_20_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_20_V_ce0 : OUT STD_LOGIC;
    weight_20_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_21_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_21_V_ce0 : OUT STD_LOGIC;
    weight_21_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_22_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_22_V_ce0 : OUT STD_LOGIC;
    weight_22_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_23_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_23_V_ce0 : OUT STD_LOGIC;
    weight_23_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_24_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_24_V_ce0 : OUT STD_LOGIC;
    weight_24_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_25_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_25_V_ce0 : OUT STD_LOGIC;
    weight_25_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_26_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_26_V_ce0 : OUT STD_LOGIC;
    weight_26_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_27_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_27_V_ce0 : OUT STD_LOGIC;
    weight_27_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_28_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_28_V_ce0 : OUT STD_LOGIC;
    weight_28_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_29_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_29_V_ce0 : OUT STD_LOGIC;
    weight_29_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_30_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_30_V_ce0 : OUT STD_LOGIC;
    weight_30_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_31_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_31_V_ce0 : OUT STD_LOGIC;
    weight_31_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_32_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_32_V_ce0 : OUT STD_LOGIC;
    weight_32_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_33_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_33_V_ce0 : OUT STD_LOGIC;
    weight_33_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_34_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_34_V_ce0 : OUT STD_LOGIC;
    weight_34_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_35_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_35_V_ce0 : OUT STD_LOGIC;
    weight_35_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_36_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_36_V_ce0 : OUT STD_LOGIC;
    weight_36_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_37_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_37_V_ce0 : OUT STD_LOGIC;
    weight_37_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_38_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_38_V_ce0 : OUT STD_LOGIC;
    weight_38_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_39_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_39_V_ce0 : OUT STD_LOGIC;
    weight_39_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_40_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_40_V_ce0 : OUT STD_LOGIC;
    weight_40_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_41_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_41_V_ce0 : OUT STD_LOGIC;
    weight_41_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_42_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_42_V_ce0 : OUT STD_LOGIC;
    weight_42_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_43_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_43_V_ce0 : OUT STD_LOGIC;
    weight_43_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_44_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_44_V_ce0 : OUT STD_LOGIC;
    weight_44_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_45_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_45_V_ce0 : OUT STD_LOGIC;
    weight_45_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_46_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_46_V_ce0 : OUT STD_LOGIC;
    weight_46_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    weight_47_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    weight_47_V_ce0 : OUT STD_LOGIC;
    weight_47_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    bias_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    bias_V_ce0 : OUT STD_LOGIC;
    bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_47_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_47_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_47_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_47_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_47_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_47_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_47_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_30_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_30_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_30_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_30_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_30_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_30_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_30_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_46_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_46_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_46_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_46_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_46_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_46_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_46_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_29_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_29_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_29_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_29_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_29_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_29_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_29_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_35_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_35_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_35_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_35_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_35_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_35_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_35_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_28_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_28_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_28_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_28_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_28_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_28_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_28_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_24_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_24_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_24_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_24_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_24_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_24_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_24_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_27_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_27_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_27_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_27_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_27_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_27_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_27_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_13_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_13_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_13_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_13_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_13_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_13_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_13_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_26_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_26_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_26_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_26_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_26_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_26_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_26_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_4_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_4_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_4_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_4_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_4_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_4_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_4_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_25_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_25_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_25_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_25_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_25_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_25_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_25_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_3_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_3_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_3_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_3_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_3_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_3_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_3_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_23_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_23_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_23_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_23_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_23_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_23_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_23_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_2_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_2_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_2_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_2_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_2_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_2_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_22_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_22_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_22_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_22_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_22_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_22_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_22_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_1_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_1_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_1_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_1_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_1_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_21_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_21_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_21_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_21_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_21_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_21_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_21_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_20_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_20_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_20_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_20_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_20_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_20_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_20_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_45_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_45_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_45_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_45_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_45_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_45_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_45_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_19_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_19_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_19_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_19_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_19_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_19_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_19_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_44_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_44_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_44_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_44_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_44_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_44_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_44_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_18_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_18_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_18_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_18_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_18_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_18_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_18_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_43_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_43_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_43_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_43_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_43_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_43_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_43_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_17_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_17_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_17_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_17_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_17_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_17_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_17_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_42_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_42_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_42_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_42_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_42_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_42_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_42_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_16_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_16_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_16_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_16_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_16_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_16_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_16_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_41_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_41_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_41_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_41_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_41_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_41_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_41_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_15_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_15_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_15_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_15_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_15_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_15_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_15_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_40_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_40_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_40_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_40_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_40_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_40_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_40_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_14_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_14_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_14_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_14_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_14_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_14_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_14_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_39_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_39_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_39_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_39_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_39_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_39_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_39_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_12_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_12_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_12_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_12_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_12_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_12_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_12_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_38_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_38_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_38_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_38_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_38_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_38_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_38_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_11_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_11_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_11_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_11_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_11_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_11_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_11_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_37_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_37_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_37_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_37_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_37_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_37_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_37_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_10_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_10_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_10_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_10_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_10_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_10_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_10_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_36_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_36_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_36_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_36_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_36_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_36_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_36_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_9_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_9_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_9_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_9_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_9_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_9_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_9_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_34_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_34_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_34_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_34_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_34_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_34_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_34_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_8_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_8_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_8_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_8_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_8_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_8_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_8_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_33_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_33_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_33_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_33_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_33_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_33_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_33_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_7_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_7_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_7_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_7_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_7_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_7_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_7_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_32_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_32_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_32_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_32_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_32_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_32_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_32_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_6_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_6_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_6_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_6_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_6_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_6_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_6_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_31_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_31_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_31_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_31_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_31_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_31_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_31_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_5_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_5_ce0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_5_we0 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ShuffleConvs_1_Downs_5_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    ShuffleConvs_1_Downs_5_ce1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_5_we1 : OUT STD_LOGIC;
    ShuffleConvs_1_Downs_5_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of subconv_1x1_16p_p is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000001000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000001000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000010000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000100000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000001000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000010000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000100000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000001000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000010000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000100000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000001000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000010000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000100000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000001000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000010000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (40 downto 0) := "00000000000100000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (40 downto 0) := "00000000001000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (40 downto 0) := "00000000010000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (40 downto 0) := "00000000100000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (40 downto 0) := "00000001000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (40 downto 0) := "00000010000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (40 downto 0) := "00000100000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (40 downto 0) := "00001000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (40 downto 0) := "00010000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (40 downto 0) := "00100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (40 downto 0) := "01000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (40 downto 0) := "10000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv6_2E : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_2D : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_const_lv6_2C : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_const_lv6_2B : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_1E : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_const_lv6_1D : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_const_lv6_1C : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_const_lv6_1B : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_const_lv6_1A : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv6_17 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_const_lv6_16 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_const_lv6_15 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_const_lv6_14 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_const_lv6_13 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_const_lv6_12 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_const_lv6_11 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_F : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_const_lv6_E : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_const_lv6_D : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_const_lv6_C : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_const_lv6_B : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv6_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_const_lv6_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_const_lv6_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_const_lv6_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv14_3000 : STD_LOGIC_VECTOR (13 downto 0) := "11000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (40 downto 0) := "00000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten4_reg_2470 : STD_LOGIC_VECTOR (13 downto 0);
    signal co_reg_2481 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_reg_2493 : STD_LOGIC_VECTOR (9 downto 0);
    signal h_reg_2504 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_reg_2516 : STD_LOGIC_VECTOR (4 downto 0);
    signal indvar_flatten5_reg_2668 : STD_LOGIC_VECTOR (13 downto 0);
    signal co16_reg_2679 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten6_reg_2691 : STD_LOGIC_VECTOR (9 downto 0);
    signal h17_reg_2702 : STD_LOGIC_VECTOR (4 downto 0);
    signal w18_reg_2714 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_2816 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal exitcond_flatten_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4736 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_4736 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_fu_2832_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten8_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten8_reg_4745 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_2850_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_cast_mid2_v_fu_2871_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal co_cast_mid2_v_reg_4758 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal w_mid2_fu_2911_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_mid2_reg_4763 : STD_LOGIC_VECTOR (4 downto 0);
    signal h_cast_mid2_fu_2919_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal h_cast_mid2_reg_4769 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_25_fu_3016_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal h1_cast_cast_fu_3021_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h1_cast_cast_reg_4786 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_266_fu_3049_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_266_reg_4791 : STD_LOGIC_VECTOR (9 downto 0);
    signal w2_cast_cast3_fu_3061_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w2_cast_cast3_reg_4799 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ShuffleConvs_1_Downs_191_reg_4804 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_192_reg_4809 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_193_reg_4814 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_194_reg_4819 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_195_reg_4824 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_196_reg_4829 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_197_reg_4834 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_198_reg_4839 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_199_reg_4844 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_200_reg_4849 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_201_reg_4854 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_202_reg_4859 : STD_LOGIC_VECTOR (8 downto 0);
    signal h_9_fu_3096_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond31_fu_3090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_reg_4872 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal weight_0_V_addr_reg_4877 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_1_V_addr_reg_4882 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_2_V_addr_reg_4887 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_3_V_addr_reg_4892 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_4_V_addr_reg_4897 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_5_V_addr_reg_4902 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_24_V_addr_reg_4907 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_25_V_addr_reg_4912 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_26_V_addr_reg_4917 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_27_V_addr_reg_4922 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_28_V_addr_reg_4927 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_29_V_addr_reg_4932 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_9_fu_3195_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_9_reg_4940 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_26_fu_3201_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond34_fu_3189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_1_Downs_203_reg_4950 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ShuffleConvs_1_Downs_204_reg_4955 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_205_reg_4960 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_206_reg_4965 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_207_reg_4970 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_208_reg_4975 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_209_reg_4980 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_210_reg_4985 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_211_reg_4990 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_212_reg_4995 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_213_reg_5000 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_214_reg_5005 : STD_LOGIC_VECTOR (7 downto 0);
    signal h4_cast_cast_fu_3375_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h4_cast_cast_reg_5010 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_269_fu_3403_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_269_reg_5015 : STD_LOGIC_VECTOR (9 downto 0);
    signal w5_cast_cast3_fu_3415_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w5_cast_cast3_reg_5023 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ShuffleConvs_1_Downs_215_reg_5028 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_216_reg_5033 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_217_reg_5038 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_218_reg_5043 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_219_reg_5048 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_220_reg_5053 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_221_reg_5058 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_222_reg_5063 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_223_reg_5068 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_224_reg_5073 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_225_reg_5078 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_226_reg_5083 : STD_LOGIC_VECTOR (8 downto 0);
    signal h_1_fu_3450_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond33_fu_3444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_5_reg_5096 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal weight_6_V_addr_reg_5101 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_7_V_addr_reg_5106 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_8_V_addr_reg_5111 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_9_V_addr_reg_5116 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_10_V_addr_reg_5121 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_11_V_addr_reg_5126 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_30_V_addr_reg_5131 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_31_V_addr_reg_5136 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_32_V_addr_reg_5141 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_33_V_addr_reg_5146 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_34_V_addr_reg_5151 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_35_V_addr_reg_5156 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_10_fu_3549_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_10_reg_5164 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_27_fu_3555_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond37_fu_3543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_1_Downs_227_reg_5174 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ShuffleConvs_1_Downs_228_reg_5179 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_229_reg_5184 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_230_reg_5189 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_231_reg_5194 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_232_reg_5199 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_233_reg_5204 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_234_reg_5209 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_235_reg_5214 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_236_reg_5219 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_237_reg_5224 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_238_reg_5229 : STD_LOGIC_VECTOR (7 downto 0);
    signal h8_cast9_cast_fu_3729_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h8_cast9_cast_reg_5234 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_273_fu_3757_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_273_reg_5239 : STD_LOGIC_VECTOR (9 downto 0);
    signal w9_cast8_cast3_fu_3769_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w9_cast8_cast3_reg_5247 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ShuffleConvs_1_Downs_239_reg_5252 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_240_reg_5257 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_241_reg_5262 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_242_reg_5267 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_243_reg_5272 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_244_reg_5277 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_245_reg_5282 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_246_reg_5287 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_247_reg_5292 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_248_reg_5297 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_249_reg_5302 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_250_reg_5307 : STD_LOGIC_VECTOR (8 downto 0);
    signal h_2_fu_3804_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond36_fu_3798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_6_reg_5320 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal weight_12_V_addr_reg_5325 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_13_V_addr_reg_5330 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_14_V_addr_reg_5335 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_15_V_addr_reg_5340 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_16_V_addr_reg_5345 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_17_V_addr_reg_5350 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_36_V_addr_reg_5355 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_37_V_addr_reg_5360 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_38_V_addr_reg_5365 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_39_V_addr_reg_5370 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_40_V_addr_reg_5375 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_41_V_addr_reg_5380 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_11_fu_3903_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_11_reg_5388 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_28_fu_3909_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond39_fu_3897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_1_Downs_251_reg_5398 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ShuffleConvs_1_Downs_252_reg_5403 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_253_reg_5408 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_254_reg_5413 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_255_reg_5418 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_256_reg_5423 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_257_reg_5428 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_258_reg_5433 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_259_reg_5438 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_260_reg_5443 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_261_reg_5448 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_262_reg_5453 : STD_LOGIC_VECTOR (7 downto 0);
    signal h12_cast6_cast_fu_4083_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal h12_cast6_cast_reg_5458 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal tmp_283_fu_4111_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_283_reg_5463 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond35_fu_4117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal w13_cast5_cast1_fu_4123_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w13_cast5_cast1_reg_5472 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ShuffleConvs_1_Downs_263_reg_5477 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_264_reg_5482 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_265_reg_5487 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_266_reg_5492 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_267_reg_5497 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_268_reg_5502 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_269_reg_5507 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_270_reg_5512 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_271_reg_5517 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_272_reg_5522 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_273_reg_5527 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_274_reg_5532 : STD_LOGIC_VECTOR (8 downto 0);
    signal h_4_fu_4158_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond38_fu_4152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_V_addr_7_reg_5545 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal weight_18_V_addr_reg_5550 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_19_V_addr_reg_5555 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_20_V_addr_reg_5560 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_21_V_addr_reg_5565 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_22_V_addr_reg_5570 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_23_V_addr_reg_5575 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_42_V_addr_reg_5580 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_43_V_addr_reg_5585 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_44_V_addr_reg_5590 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_45_V_addr_reg_5595 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_46_V_addr_reg_5600 : STD_LOGIC_VECTOR (5 downto 0);
    signal weight_47_V_addr_reg_5605 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_13_fu_4257_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ci_13_reg_5613 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_29_fu_4263_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond41_fu_4251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ShuffleConvs_1_Downs_275_reg_5623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ShuffleConvs_1_Downs_276_reg_5628 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_277_reg_5633 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_278_reg_5638 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_279_reg_5643 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_280_reg_5648 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_281_reg_5653 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_282_reg_5658 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_283_reg_5663 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_284_reg_5668 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_285_reg_5673 : STD_LOGIC_VECTOR (7 downto 0);
    signal ShuffleConvs_1_Downs_286_reg_5678 : STD_LOGIC_VECTOR (7 downto 0);
    signal exitcond_flatten9_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_reg_5683 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state42_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state43_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state44_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state45_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_flag00011001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond_flatten9_reg_5683 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_4_fu_4443_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal exitcond_flatten10_fu_4449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten10_reg_5692 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next1_3_fu_4461_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal co16_mid2_fu_4499_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal co16_mid2_reg_5705 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_reg_pp1_iter2_co16_mid2_reg_5705 : STD_LOGIC_VECTOR (5 downto 0);
    signal w18_mid2_fu_4517_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal w18_mid2_reg_5711 : STD_LOGIC_VECTOR (4 downto 0);
    signal h17_cast2_mid2_fu_4525_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal h17_cast2_mid2_reg_5717 : STD_LOGIC_VECTOR (4 downto 0);
    signal ShuffleConvs_1_Downs_287_reg_5724 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_288_reg_5730 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_289_reg_5736 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_290_reg_5742 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_291_reg_5748 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_292_reg_5754 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_293_reg_5760 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_294_reg_5766 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_295_reg_5772 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_296_reg_5778 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_297_reg_5784 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_298_reg_5790 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_299_reg_5796 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_300_reg_5802 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_301_reg_5808 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_302_reg_5814 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_303_reg_5820 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_304_reg_5826 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_305_reg_5832 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_306_reg_5838 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_307_reg_5844 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_308_reg_5850 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_309_reg_5856 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_310_reg_5862 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_311_reg_5868 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_312_reg_5874 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_313_reg_5880 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_314_reg_5886 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_315_reg_5892 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_316_reg_5898 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_317_reg_5904 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_318_reg_5910 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_319_reg_5916 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_320_reg_5922 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_321_reg_5928 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_322_reg_5934 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_323_reg_5940 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_324_reg_5946 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_325_reg_5952 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_326_reg_5958 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_327_reg_5964 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_328_reg_5970 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_329_reg_5976 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_330_reg_5982 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_331_reg_5988 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_332_reg_5994 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_333_reg_6000 : STD_LOGIC_VECTOR (8 downto 0);
    signal ShuffleConvs_1_Downs_334_reg_6006 : STD_LOGIC_VECTOR (8 downto 0);
    signal w_30_fu_4622_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp1_stage0_flag00011011 : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state42 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal grp_MUL_DP_fu_2726_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2726_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2726_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2726_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2726_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_MUL_DP_fu_2735_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2735_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2735_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2735_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2735_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_2744_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2744_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2744_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2744_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2744_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_2753_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2753_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2753_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2753_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2753_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_2762_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2762_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2762_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2762_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2762_ap_ce : STD_LOGIC;
    signal grp_MUL_DP_fu_2771_a_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2771_b_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_MUL_DP_fu_2771_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2771_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_MUL_DP_fu_2771_ap_ce : STD_LOGIC;
    signal co_phi_fu_2485_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_flag00000000 : BOOLEAN;
    signal h_phi_fu_2508_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_phi_fu_2520_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal h1_reg_2528 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal w2_reg_2540 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond29_fu_3055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci_reg_2552 : STD_LOGIC_VECTOR (5 downto 0);
    signal h4_reg_2563 : STD_LOGIC_VECTOR (4 downto 0);
    signal w5_reg_2575 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond30_fu_3409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci6_reg_2587 : STD_LOGIC_VECTOR (5 downto 0);
    signal h8_reg_2598 : STD_LOGIC_VECTOR (4 downto 0);
    signal w9_reg_2610 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond32_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ci10_reg_2622 : STD_LOGIC_VECTOR (5 downto 0);
    signal h12_reg_2633 : STD_LOGIC_VECTOR (4 downto 0);
    signal w13_reg_2645 : STD_LOGIC_VECTOR (4 downto 0);
    signal ci12_reg_2657 : STD_LOGIC_VECTOR (5 downto 0);
    signal co16_phi_fu_2683_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp1_stage0_flag00000000 : BOOLEAN;
    signal h17_phi_fu_2706_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal w18_phi_fu_2718_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal co_cast_mid2_fu_2878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_331_cast_fu_2964_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_338_cast_fu_3074_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_350_cast_fu_3184_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci_cast_fu_3102_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_342_cast_fu_3428_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_362_cast_fu_3538_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci6_cast_fu_3456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_354_cast_fu_3782_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_371_cast_fu_3892_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci10_cast7_fu_3810_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_363_cast_fu_4136_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_384_cast_fu_4246_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ci12_cast4_fu_4164_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_376_cast_fu_4570_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_74_4_fu_4403_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_437_fu_4728_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_3_fu_4375_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_2_fu_4347_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_1_fu_4319_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_4291_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_5_fu_4077_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_4_fu_4049_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_3_fu_4021_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_2_fu_3993_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_68_1_fu_3965_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_43_fu_3937_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_5_fu_3723_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_4_fu_3695_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_3_fu_3667_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_2_fu_3639_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_1_fu_3611_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_3583_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_5_fu_3369_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_4_fu_3341_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_3_fu_3313_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_2_fu_3285_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_1_fu_3257_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_3229_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_5_fu_4421_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_4_fu_4393_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_3_fu_4365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_2_fu_4337_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_1_fu_4309_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_4281_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_5_fu_4067_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_4_fu_4039_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_3_fu_4011_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_2_fu_3983_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_66_1_fu_3955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_3927_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_5_fu_3713_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_4_fu_3685_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_3_fu_3657_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_2_fu_3629_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_1_fu_3601_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_3573_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_5_fu_3359_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_4_fu_3331_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_3_fu_3303_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_2_fu_3275_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_1_fu_3247_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_3219_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_74_5_fu_4431_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal indvar_flatten_op_fu_2844_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal co_20_fu_2858_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_fu_2888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_2883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_mid_fu_2864_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond54_mid_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_2906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_21_fu_2900_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_406_fu_2927_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_407_fu_2938_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_cast_fu_2934_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl1_cast_fu_2945_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w_cast_cast_fu_2955_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_262_fu_2949_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_263_fu_2958_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_264_fu_3025_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_265_fu_3037_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl3_cast_fu_3045_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl2_cast_fu_3033_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w2_cast_cast_fu_3065_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_270_fu_3069_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_275_fu_3118_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_276_fu_3130_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl6_cast_fu_3126_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl7_cast_fu_3138_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_277_fu_3142_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_278_fu_3148_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_408_fu_3161_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_cast_fu_3153_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl5_cast_fu_3169_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_279_fu_3173_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_280_fu_3179_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_409_fu_3215_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_410_fu_3225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_411_fu_3243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_412_fu_3253_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_413_fu_3271_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_414_fu_3281_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_415_fu_3299_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_416_fu_3309_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_417_fu_3327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_418_fu_3337_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_419_fu_3355_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_420_fu_3365_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_267_fu_3379_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_268_fu_3391_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl9_cast_fu_3399_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl8_cast_fu_3387_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w5_cast_cast_fu_3419_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_274_fu_3423_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_285_fu_3472_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_286_fu_3484_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl12_cast_fu_3480_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl13_cast_fu_3492_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_287_fu_3496_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_288_fu_3502_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_421_fu_3515_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl10_cast_fu_3507_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl11_cast_fu_3523_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_289_fu_3527_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_290_fu_3533_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_422_fu_3569_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_423_fu_3579_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_424_fu_3597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_425_fu_3607_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_426_fu_3625_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_427_fu_3635_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_428_fu_3653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_429_fu_3663_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_430_fu_3681_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_431_fu_3691_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_432_fu_3709_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_433_fu_3719_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_271_fu_3733_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_272_fu_3745_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl15_cast_fu_3753_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl14_cast_fu_3741_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w9_cast8_cast_fu_3773_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_284_fu_3777_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_292_fu_3826_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_293_fu_3838_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl18_cast_fu_3834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl19_cast_fu_3846_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_294_fu_3850_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_295_fu_3856_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_434_fu_3869_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl16_cast_fu_3861_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl17_cast_fu_3877_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_296_fu_3881_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_297_fu_3887_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_438_fu_3923_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_439_fu_3933_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_440_fu_3951_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_441_fu_3961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_442_fu_3979_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_443_fu_3989_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_444_fu_4007_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_445_fu_4017_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_446_fu_4035_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_447_fu_4045_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_448_fu_4063_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_449_fu_4073_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_281_fu_4087_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_282_fu_4099_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl21_cast_fu_4107_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl20_cast_fu_4095_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w13_cast5_cast_fu_4127_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_291_fu_4131_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_301_fu_4180_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_302_fu_4192_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl24_cast_fu_4188_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl25_cast_fu_4200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_303_fu_4204_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_304_fu_4210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_450_fu_4223_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl22_cast_fu_4215_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_shl23_cast_fu_4231_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_305_fu_4235_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_306_fu_4241_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_451_fu_4277_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_452_fu_4287_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_453_fu_4305_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_454_fu_4315_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_455_fu_4333_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_456_fu_4343_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_457_fu_4361_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_458_fu_4371_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_459_fu_4389_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_460_fu_4399_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_461_fu_4417_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_462_fu_4427_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten21_op_fu_4455_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond40_fu_4487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_1_fu_4482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal co_21_fu_4469_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal h17_mid_fu_4475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond_mid_fu_4493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_298_fu_4512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_3_fu_4506_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_435_fu_4533_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_436_fu_4544_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl26_cast_fu_4540_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_shl27_cast_fu_4551_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal w18_cast1_cast_fu_4561_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_299_fu_4555_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_300_fu_4564_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_48_fu_4627_p50 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (40 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;

    component MUL_DP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a_V : IN STD_LOGIC_VECTOR (7 downto 0);
        b_V : IN STD_LOGIC_VECTOR (7 downto 0);
        w_V : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ShuffleNetV2_mux_fYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (7 downto 0);
        din33 : IN STD_LOGIC_VECTOR (7 downto 0);
        din34 : IN STD_LOGIC_VECTOR (7 downto 0);
        din35 : IN STD_LOGIC_VECTOR (7 downto 0);
        din36 : IN STD_LOGIC_VECTOR (7 downto 0);
        din37 : IN STD_LOGIC_VECTOR (7 downto 0);
        din38 : IN STD_LOGIC_VECTOR (7 downto 0);
        din39 : IN STD_LOGIC_VECTOR (7 downto 0);
        din40 : IN STD_LOGIC_VECTOR (7 downto 0);
        din41 : IN STD_LOGIC_VECTOR (7 downto 0);
        din42 : IN STD_LOGIC_VECTOR (7 downto 0);
        din43 : IN STD_LOGIC_VECTOR (7 downto 0);
        din44 : IN STD_LOGIC_VECTOR (7 downto 0);
        din45 : IN STD_LOGIC_VECTOR (7 downto 0);
        din46 : IN STD_LOGIC_VECTOR (7 downto 0);
        din47 : IN STD_LOGIC_VECTOR (7 downto 0);
        din48 : IN STD_LOGIC_VECTOR (7 downto 0);
        din49 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_MUL_DP_fu_2726 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2726_a_V,
        b_V => grp_MUL_DP_fu_2726_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2726_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2726_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2726_ap_ce);

    grp_MUL_DP_fu_2735 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2735_a_V,
        b_V => grp_MUL_DP_fu_2735_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2735_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2735_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2735_ap_ce);

    grp_MUL_DP_fu_2744 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2744_a_V,
        b_V => grp_MUL_DP_fu_2744_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2744_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2744_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2744_ap_ce);

    grp_MUL_DP_fu_2753 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2753_a_V,
        b_V => grp_MUL_DP_fu_2753_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2753_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2753_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2753_ap_ce);

    grp_MUL_DP_fu_2762 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2762_a_V,
        b_V => grp_MUL_DP_fu_2762_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2762_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2762_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2762_ap_ce);

    grp_MUL_DP_fu_2771 : component MUL_DP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        a_V => grp_MUL_DP_fu_2771_a_V,
        b_V => grp_MUL_DP_fu_2771_b_V,
        w_V => reg_2816,
        ap_return_0 => grp_MUL_DP_fu_2771_ap_return_0,
        ap_return_1 => grp_MUL_DP_fu_2771_ap_return_1,
        ap_ce => grp_MUL_DP_fu_2771_ap_ce);

    ShuffleNetV2_mux_fYi_U255 : component ShuffleNetV2_mux_fYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din1 => ShuffleConvs_1_Downs_47_q0,
        din2 => ShuffleConvs_1_Downs_46_q0,
        din3 => ShuffleConvs_1_Downs_35_q0,
        din4 => ShuffleConvs_1_Downs_24_q0,
        din5 => ShuffleConvs_1_Downs_13_q0,
        din6 => ShuffleConvs_1_Downs_4_q0,
        din7 => ShuffleConvs_1_Downs_3_q0,
        din8 => ShuffleConvs_1_Downs_2_q0,
        din9 => ShuffleConvs_1_Downs_1_q0,
        din10 => ShuffleConvs_1_Downs_q0,
        din11 => ShuffleConvs_1_Downs_45_q0,
        din12 => ShuffleConvs_1_Downs_44_q0,
        din13 => ShuffleConvs_1_Downs_43_q0,
        din14 => ShuffleConvs_1_Downs_42_q0,
        din15 => ShuffleConvs_1_Downs_41_q0,
        din16 => ShuffleConvs_1_Downs_40_q0,
        din17 => ShuffleConvs_1_Downs_39_q0,
        din18 => ShuffleConvs_1_Downs_38_q0,
        din19 => ShuffleConvs_1_Downs_37_q0,
        din20 => ShuffleConvs_1_Downs_36_q0,
        din21 => ShuffleConvs_1_Downs_34_q0,
        din22 => ShuffleConvs_1_Downs_33_q0,
        din23 => ShuffleConvs_1_Downs_32_q0,
        din24 => ShuffleConvs_1_Downs_31_q0,
        din25 => ShuffleConvs_1_Downs_30_q0,
        din26 => ShuffleConvs_1_Downs_29_q0,
        din27 => ShuffleConvs_1_Downs_28_q0,
        din28 => ShuffleConvs_1_Downs_27_q0,
        din29 => ShuffleConvs_1_Downs_26_q0,
        din30 => ShuffleConvs_1_Downs_25_q0,
        din31 => ShuffleConvs_1_Downs_23_q0,
        din32 => ShuffleConvs_1_Downs_22_q0,
        din33 => ShuffleConvs_1_Downs_21_q0,
        din34 => ShuffleConvs_1_Downs_20_q0,
        din35 => ShuffleConvs_1_Downs_19_q0,
        din36 => ShuffleConvs_1_Downs_18_q0,
        din37 => ShuffleConvs_1_Downs_17_q0,
        din38 => ShuffleConvs_1_Downs_16_q0,
        din39 => ShuffleConvs_1_Downs_15_q0,
        din40 => ShuffleConvs_1_Downs_14_q0,
        din41 => ShuffleConvs_1_Downs_12_q0,
        din42 => ShuffleConvs_1_Downs_11_q0,
        din43 => ShuffleConvs_1_Downs_10_q0,
        din44 => ShuffleConvs_1_Downs_9_q0,
        din45 => ShuffleConvs_1_Downs_8_q0,
        din46 => ShuffleConvs_1_Downs_7_q0,
        din47 => ShuffleConvs_1_Downs_6_q0,
        din48 => ShuffleConvs_1_Downs_5_q0,
        din49 => ap_reg_pp1_iter2_co16_mid2_reg_5705,
        dout => tmp_48_fu_4627_p50);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state42))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state42)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state42 xor ap_const_logic_1);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ci10_reg_2622_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_0 = exitcond36_fu_3798_p2))) then 
                ci10_reg_2622 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                ci10_reg_2622 <= ci_11_reg_5388;
            end if; 
        end if;
    end process;

    ci12_reg_2657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_0 = exitcond38_fu_4152_p2))) then 
                ci12_reg_2657 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                ci12_reg_2657 <= ci_13_reg_5613;
            end if; 
        end if;
    end process;

    ci6_reg_2587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_0 = exitcond33_fu_3444_p2))) then 
                ci6_reg_2587 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                ci6_reg_2587 <= ci_10_reg_5164;
            end if; 
        end if;
    end process;

    ci_reg_2552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_lv1_0 = exitcond31_fu_3090_p2))) then 
                ci_reg_2552 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                ci_reg_2552 <= ci_9_reg_4940;
            end if; 
        end if;
    end process;

    co16_reg_2679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                co16_reg_2679 <= ap_const_lv6_0;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                co16_reg_2679 <= co16_mid2_reg_5705;
            end if; 
        end if;
    end process;

    co_reg_2481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0))) then 
                co_reg_2481 <= co_cast_mid2_v_reg_4758;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                co_reg_2481 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    h12_reg_2633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_1 = exitcond32_fu_3763_p2))) then 
                h12_reg_2633 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_1 = exitcond38_fu_4152_p2))) then 
                h12_reg_2633 <= h_4_fu_4158_p2;
            end if; 
        end if;
    end process;

    h17_reg_2702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                h17_reg_2702 <= ap_const_lv5_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                h17_reg_2702 <= h17_cast2_mid2_reg_5717;
            end if; 
        end if;
    end process;

    h1_reg_2528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                h1_reg_2528 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond31_fu_3090_p2 = ap_const_lv1_1))) then 
                h1_reg_2528 <= h_9_fu_3096_p2;
            end if; 
        end if;
    end process;

    h4_reg_2563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = exitcond29_fu_3055_p2))) then 
                h4_reg_2563 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = exitcond33_fu_3444_p2))) then 
                h4_reg_2563 <= h_1_fu_3450_p2;
            end if; 
        end if;
    end process;

    h8_reg_2598_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = exitcond30_fu_3409_p2))) then 
                h8_reg_2598 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_1 = exitcond36_fu_3798_p2))) then 
                h8_reg_2598 <= h_2_fu_3804_p2;
            end if; 
        end if;
    end process;

    h_reg_2504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0))) then 
                h_reg_2504 <= h_cast_mid2_reg_4769;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_reg_2504 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;

    indvar_flatten4_reg_2470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_2826_p2 = ap_const_lv1_0))) then 
                indvar_flatten4_reg_2470 <= indvar_flatten_next1_fu_2832_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten4_reg_2470 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    indvar_flatten5_reg_2668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                indvar_flatten5_reg_2668 <= ap_const_lv14_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten9_fu_4437_p2))) then 
                indvar_flatten5_reg_2668 <= indvar_flatten_next1_4_fu_4443_p2;
            end if; 
        end if;
    end process;

    indvar_flatten6_reg_2691_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                indvar_flatten6_reg_2691 <= ap_const_lv10_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond_flatten9_fu_4437_p2))) then 
                indvar_flatten6_reg_2691 <= indvar_flatten_next1_3_fu_4461_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_2493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (exitcond_flatten_fu_2826_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_2493 <= indvar_flatten_next_fu_2850_p3;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_2493 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    w13_reg_2645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_0 = exitcond35_fu_4117_p2))) then 
                w13_reg_2645 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_lv1_1 = exitcond41_fu_4251_p2))) then 
                w13_reg_2645 <= w_29_fu_4263_p2;
            end if; 
        end if;
    end process;

    w18_reg_2714_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then 
                w18_reg_2714 <= ap_const_lv5_1;
            elsif (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2))) then 
                w18_reg_2714 <= w_30_fu_4622_p2;
            end if; 
        end if;
    end process;

    w2_reg_2540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_0 = exitcond29_fu_3055_p2))) then 
                w2_reg_2540 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond34_fu_3189_p2))) then 
                w2_reg_2540 <= w_26_fu_3201_p2;
            end if; 
        end if;
    end process;

    w5_reg_2575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_0 = exitcond30_fu_3409_p2))) then 
                w5_reg_2575 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = exitcond37_fu_3543_p2))) then 
                w5_reg_2575 <= w_27_fu_3555_p2;
            end if; 
        end if;
    end process;

    w9_reg_2610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_0 = exitcond32_fu_3763_p2))) then 
                w9_reg_2610 <= ap_const_lv5_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_1 = exitcond39_fu_3897_p2))) then 
                w9_reg_2610 <= w_28_fu_3909_p2;
            end if; 
        end if;
    end process;

    w_reg_2516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0))) then 
                w_reg_2516 <= w_25_fu_3016_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                w_reg_2516 <= ap_const_lv5_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ShuffleConvs_1_Downs_191_reg_4804 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_192_reg_4809 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_193_reg_4814 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_194_reg_4819 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_195_reg_4824 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_196_reg_4829 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_197_reg_4834 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_198_reg_4839 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_199_reg_4844 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_200_reg_4849 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_201_reg_4854 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_202_reg_4859 <= tmp_338_cast_fu_3074_p1(9 - 1 downto 0);
                    w2_cast_cast3_reg_4799(4 downto 0) <= w2_cast_cast3_fu_3061_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ShuffleConvs_1_Downs_203_reg_4950 <= ShuffleConvs_1_Downs_47_q0;
                ShuffleConvs_1_Downs_204_reg_4955 <= ShuffleConvs_1_Downs_30_q0;
                ShuffleConvs_1_Downs_205_reg_4960 <= ShuffleConvs_1_Downs_46_q0;
                ShuffleConvs_1_Downs_206_reg_4965 <= ShuffleConvs_1_Downs_29_q0;
                ShuffleConvs_1_Downs_207_reg_4970 <= ShuffleConvs_1_Downs_35_q0;
                ShuffleConvs_1_Downs_208_reg_4975 <= ShuffleConvs_1_Downs_28_q0;
                ShuffleConvs_1_Downs_209_reg_4980 <= ShuffleConvs_1_Downs_24_q0;
                ShuffleConvs_1_Downs_210_reg_4985 <= ShuffleConvs_1_Downs_27_q0;
                ShuffleConvs_1_Downs_211_reg_4990 <= ShuffleConvs_1_Downs_13_q0;
                ShuffleConvs_1_Downs_212_reg_4995 <= ShuffleConvs_1_Downs_26_q0;
                ShuffleConvs_1_Downs_213_reg_5000 <= ShuffleConvs_1_Downs_4_q0;
                ShuffleConvs_1_Downs_214_reg_5005 <= ShuffleConvs_1_Downs_25_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ShuffleConvs_1_Downs_215_reg_5028 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_216_reg_5033 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_217_reg_5038 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_218_reg_5043 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_219_reg_5048 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_220_reg_5053 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_221_reg_5058 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_222_reg_5063 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_223_reg_5068 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_224_reg_5073 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_225_reg_5078 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_226_reg_5083 <= tmp_342_cast_fu_3428_p1(9 - 1 downto 0);
                    w5_cast_cast3_reg_5023(4 downto 0) <= w5_cast_cast3_fu_3415_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                ShuffleConvs_1_Downs_227_reg_5174 <= ShuffleConvs_1_Downs_3_q0;
                ShuffleConvs_1_Downs_228_reg_5179 <= ShuffleConvs_1_Downs_23_q0;
                ShuffleConvs_1_Downs_229_reg_5184 <= ShuffleConvs_1_Downs_2_q0;
                ShuffleConvs_1_Downs_230_reg_5189 <= ShuffleConvs_1_Downs_22_q0;
                ShuffleConvs_1_Downs_231_reg_5194 <= ShuffleConvs_1_Downs_1_q0;
                ShuffleConvs_1_Downs_232_reg_5199 <= ShuffleConvs_1_Downs_21_q0;
                ShuffleConvs_1_Downs_233_reg_5204 <= ShuffleConvs_1_Downs_q0;
                ShuffleConvs_1_Downs_234_reg_5209 <= ShuffleConvs_1_Downs_20_q0;
                ShuffleConvs_1_Downs_235_reg_5214 <= ShuffleConvs_1_Downs_45_q0;
                ShuffleConvs_1_Downs_236_reg_5219 <= ShuffleConvs_1_Downs_19_q0;
                ShuffleConvs_1_Downs_237_reg_5224 <= ShuffleConvs_1_Downs_44_q0;
                ShuffleConvs_1_Downs_238_reg_5229 <= ShuffleConvs_1_Downs_18_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                ShuffleConvs_1_Downs_239_reg_5252 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_240_reg_5257 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_241_reg_5262 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_242_reg_5267 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_243_reg_5272 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_244_reg_5277 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_245_reg_5282 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_246_reg_5287 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_247_reg_5292 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_248_reg_5297 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_249_reg_5302 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_250_reg_5307 <= tmp_354_cast_fu_3782_p1(9 - 1 downto 0);
                    w9_cast8_cast3_reg_5247(4 downto 0) <= w9_cast8_cast3_fu_3769_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                ShuffleConvs_1_Downs_251_reg_5398 <= ShuffleConvs_1_Downs_43_q0;
                ShuffleConvs_1_Downs_252_reg_5403 <= ShuffleConvs_1_Downs_17_q0;
                ShuffleConvs_1_Downs_253_reg_5408 <= ShuffleConvs_1_Downs_42_q0;
                ShuffleConvs_1_Downs_254_reg_5413 <= ShuffleConvs_1_Downs_16_q0;
                ShuffleConvs_1_Downs_255_reg_5418 <= ShuffleConvs_1_Downs_41_q0;
                ShuffleConvs_1_Downs_256_reg_5423 <= ShuffleConvs_1_Downs_15_q0;
                ShuffleConvs_1_Downs_257_reg_5428 <= ShuffleConvs_1_Downs_40_q0;
                ShuffleConvs_1_Downs_258_reg_5433 <= ShuffleConvs_1_Downs_14_q0;
                ShuffleConvs_1_Downs_259_reg_5438 <= ShuffleConvs_1_Downs_39_q0;
                ShuffleConvs_1_Downs_260_reg_5443 <= ShuffleConvs_1_Downs_12_q0;
                ShuffleConvs_1_Downs_261_reg_5448 <= ShuffleConvs_1_Downs_38_q0;
                ShuffleConvs_1_Downs_262_reg_5453 <= ShuffleConvs_1_Downs_11_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                ShuffleConvs_1_Downs_263_reg_5477 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_264_reg_5482 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_265_reg_5487 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_266_reg_5492 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_267_reg_5497 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_268_reg_5502 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_269_reg_5507 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_270_reg_5512 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_271_reg_5517 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_272_reg_5522 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_273_reg_5527 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_274_reg_5532 <= tmp_363_cast_fu_4136_p1(9 - 1 downto 0);
                    w13_cast5_cast1_reg_5472(4 downto 0) <= w13_cast5_cast1_fu_4123_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                ShuffleConvs_1_Downs_275_reg_5623 <= ShuffleConvs_1_Downs_37_q0;
                ShuffleConvs_1_Downs_276_reg_5628 <= ShuffleConvs_1_Downs_10_q0;
                ShuffleConvs_1_Downs_277_reg_5633 <= ShuffleConvs_1_Downs_36_q0;
                ShuffleConvs_1_Downs_278_reg_5638 <= ShuffleConvs_1_Downs_9_q0;
                ShuffleConvs_1_Downs_279_reg_5643 <= ShuffleConvs_1_Downs_34_q0;
                ShuffleConvs_1_Downs_280_reg_5648 <= ShuffleConvs_1_Downs_8_q0;
                ShuffleConvs_1_Downs_281_reg_5653 <= ShuffleConvs_1_Downs_33_q0;
                ShuffleConvs_1_Downs_282_reg_5658 <= ShuffleConvs_1_Downs_7_q0;
                ShuffleConvs_1_Downs_283_reg_5663 <= ShuffleConvs_1_Downs_32_q0;
                ShuffleConvs_1_Downs_284_reg_5668 <= ShuffleConvs_1_Downs_6_q0;
                ShuffleConvs_1_Downs_285_reg_5673 <= ShuffleConvs_1_Downs_31_q0;
                ShuffleConvs_1_Downs_286_reg_5678 <= ShuffleConvs_1_Downs_5_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683))) then
                ShuffleConvs_1_Downs_287_reg_5724 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_288_reg_5730 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_289_reg_5736 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_290_reg_5742 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_291_reg_5748 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_292_reg_5754 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_293_reg_5760 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_294_reg_5766 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_295_reg_5772 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_296_reg_5778 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_297_reg_5784 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_298_reg_5790 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_299_reg_5796 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_300_reg_5802 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_301_reg_5808 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_302_reg_5814 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_303_reg_5820 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_304_reg_5826 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_305_reg_5832 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_306_reg_5838 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_307_reg_5844 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_308_reg_5850 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_309_reg_5856 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_310_reg_5862 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_311_reg_5868 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_312_reg_5874 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_313_reg_5880 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_314_reg_5886 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_315_reg_5892 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_316_reg_5898 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_317_reg_5904 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_318_reg_5910 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_319_reg_5916 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_320_reg_5922 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_321_reg_5928 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_322_reg_5934 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_323_reg_5940 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_324_reg_5946 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_325_reg_5952 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_326_reg_5958 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_327_reg_5964 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_328_reg_5970 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_329_reg_5976 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_330_reg_5982 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_331_reg_5988 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_332_reg_5994 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_333_reg_6000 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
                ShuffleConvs_1_Downs_334_reg_6006 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_4736 <= exitcond_flatten_reg_4736;
                exitcond_flatten_reg_4736 <= exitcond_flatten_fu_2826_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0))) then
                ap_reg_pp1_iter1_exitcond_flatten9_reg_5683 <= exitcond_flatten9_reg_5683;
                exitcond_flatten9_reg_5683 <= exitcond_flatten9_fu_4437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0)) then
                ap_reg_pp1_iter2_co16_mid2_reg_5705 <= co16_mid2_reg_5705;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ci_10_reg_5164 <= ci_10_fu_3549_p2;
                input_V_addr_5_reg_5096 <= tmp_362_cast_fu_3538_p1(14 - 1 downto 0);
                weight_10_V_addr_reg_5121 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_11_V_addr_reg_5126 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_30_V_addr_reg_5131 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_31_V_addr_reg_5136 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_32_V_addr_reg_5141 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_33_V_addr_reg_5146 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_34_V_addr_reg_5151 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_35_V_addr_reg_5156 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_6_V_addr_reg_5101 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_7_V_addr_reg_5106 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_8_V_addr_reg_5111 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
                weight_9_V_addr_reg_5116 <= ci6_cast_fu_3456_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                ci_11_reg_5388 <= ci_11_fu_3903_p2;
                input_V_addr_6_reg_5320 <= tmp_371_cast_fu_3892_p1(14 - 1 downto 0);
                weight_12_V_addr_reg_5325 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_13_V_addr_reg_5330 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_14_V_addr_reg_5335 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_15_V_addr_reg_5340 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_16_V_addr_reg_5345 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_17_V_addr_reg_5350 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_36_V_addr_reg_5355 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_37_V_addr_reg_5360 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_38_V_addr_reg_5365 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_39_V_addr_reg_5370 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_40_V_addr_reg_5375 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
                weight_41_V_addr_reg_5380 <= ci10_cast7_fu_3810_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                ci_13_reg_5613 <= ci_13_fu_4257_p2;
                input_V_addr_7_reg_5545 <= tmp_384_cast_fu_4246_p1(14 - 1 downto 0);
                weight_18_V_addr_reg_5550 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_19_V_addr_reg_5555 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_20_V_addr_reg_5560 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_21_V_addr_reg_5565 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_22_V_addr_reg_5570 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_23_V_addr_reg_5575 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_42_V_addr_reg_5580 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_43_V_addr_reg_5585 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_44_V_addr_reg_5590 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_45_V_addr_reg_5595 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_46_V_addr_reg_5600 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
                weight_47_V_addr_reg_5605 <= ci12_cast4_fu_4164_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ci_9_reg_4940 <= ci_9_fu_3195_p2;
                input_V_addr_reg_4872 <= tmp_350_cast_fu_3184_p1(14 - 1 downto 0);
                weight_0_V_addr_reg_4877 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_1_V_addr_reg_4882 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_24_V_addr_reg_4907 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_25_V_addr_reg_4912 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_26_V_addr_reg_4917 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_27_V_addr_reg_4922 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_28_V_addr_reg_4927 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_29_V_addr_reg_4932 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_2_V_addr_reg_4887 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_3_V_addr_reg_4892 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_4_V_addr_reg_4897 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
                weight_5_V_addr_reg_4902 <= ci_cast_fu_3102_p1(6 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond_flatten9_reg_5683))) then
                co16_mid2_reg_5705 <= co16_mid2_fu_4499_p3;
                h17_cast2_mid2_reg_5717 <= h17_cast2_mid2_fu_4525_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (exitcond_flatten_reg_4736 = ap_const_lv1_0))) then
                co_cast_mid2_v_reg_4758 <= co_cast_mid2_v_fu_2871_p3;
                h_cast_mid2_reg_4769 <= h_cast_mid2_fu_2919_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_fu_4437_p2))) then
                exitcond_flatten10_reg_5692 <= exitcond_flatten10_fu_4449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_fu_2826_p2 = ap_const_lv1_0))) then
                exitcond_flatten8_reg_4745 <= exitcond_flatten8_fu_2838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                    h12_cast6_cast_reg_5458(4 downto 0) <= h12_cast6_cast_fu_4083_p1(4 downto 0);
                    tmp_283_reg_5463(9 downto 1) <= tmp_283_fu_4111_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                    h1_cast_cast_reg_4786(4 downto 0) <= h1_cast_cast_fu_3021_p1(4 downto 0);
                    tmp_266_reg_4791(9 downto 1) <= tmp_266_fu_3049_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                    h4_cast_cast_reg_5010(4 downto 0) <= h4_cast_cast_fu_3375_p1(4 downto 0);
                    tmp_269_reg_5015(9 downto 1) <= tmp_269_fu_3403_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                    h8_cast9_cast_reg_5234(4 downto 0) <= h8_cast9_cast_fu_3729_p1(4 downto 0);
                    tmp_273_reg_5239(9 downto 1) <= tmp_273_fu_3757_p2(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state37))) then
                reg_2816 <= input_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_lv1_0 = exitcond_flatten9_reg_5683))) then
                w18_mid2_reg_5711 <= w18_mid2_fu_4517_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (exitcond_flatten_reg_4736 = ap_const_lv1_0))) then
                w_mid2_reg_4763 <= w_mid2_fu_2911_p3;
            end if;
        end if;
    end process;
    h1_cast_cast_reg_4786(10 downto 5) <= "000000";
    tmp_266_reg_4791(0) <= '0';
    w2_cast_cast3_reg_4799(14 downto 5) <= "0000000000";
    h4_cast_cast_reg_5010(10 downto 5) <= "000000";
    tmp_269_reg_5015(0) <= '0';
    w5_cast_cast3_reg_5023(14 downto 5) <= "0000000000";
    h8_cast9_cast_reg_5234(10 downto 5) <= "000000";
    tmp_273_reg_5239(0) <= '0';
    w9_cast8_cast3_reg_5247(14 downto 5) <= "0000000000";
    h12_cast6_cast_reg_5458(10 downto 5) <= "000000";
    tmp_283_reg_5463(0) <= '0';
    w13_cast5_cast1_reg_5472(14 downto 5) <= "0000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, exitcond_flatten_fu_2826_p2, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_state6, ap_CS_fsm_state7, exitcond31_fu_3090_p2, ap_CS_fsm_state8, exitcond34_fu_3189_p2, ap_CS_fsm_state15, ap_CS_fsm_state16, exitcond33_fu_3444_p2, ap_CS_fsm_state17, exitcond37_fu_3543_p2, ap_CS_fsm_state24, ap_CS_fsm_state25, exitcond36_fu_3798_p2, ap_CS_fsm_state26, exitcond39_fu_3897_p2, ap_CS_fsm_state33, exitcond35_fu_4117_p2, ap_CS_fsm_state34, exitcond38_fu_4152_p2, ap_CS_fsm_state35, exitcond41_fu_4251_p2, exitcond_flatten9_fu_4437_p2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_block_pp0_stage0_flag00011011, ap_block_pp1_stage0_flag00011011, ap_enable_reg_pp1_iter3, exitcond29_fu_3055_p2, exitcond30_fu_3409_p2, exitcond32_fu_3763_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_2826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_block_pp0_stage0_flag00011011 = ap_const_boolean_0) and (exitcond_flatten_fu_2826_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_lv1_1 = exitcond29_fu_3055_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond31_fu_3090_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_lv1_1 = exitcond34_fu_3189_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (ap_const_lv1_1 = exitcond30_fu_3409_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (ap_const_lv1_1 = exitcond33_fu_3444_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (ap_const_lv1_1 = exitcond37_fu_3543_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state24 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state24) and (ap_const_lv1_1 = exitcond32_fu_3763_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state25) and (ap_const_lv1_1 = exitcond36_fu_3798_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state26) and (ap_const_lv1_1 = exitcond39_fu_3897_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_lv1_1 = exitcond35_fu_4117_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (ap_const_lv1_1 = exitcond38_fu_4152_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_lv1_1 = exitcond41_fu_4251_p2))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0))) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten9_fu_4437_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0)) or ((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_block_pp1_stage0_flag00011011 = ap_const_boolean_0) and (ap_const_lv1_1 = exitcond_flatten9_fu_4437_p2) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    ShuffleConvs_1_Downs_10_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_266_reg_5492, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_10_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_10_address0 <= ShuffleConvs_1_Downs_266_reg_5492;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_10_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_10_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_10_address1 <= ShuffleConvs_1_Downs_299_reg_5796;

    ShuffleConvs_1_Downs_10_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_10_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_10_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_10_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_10_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_47_fu_4291_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_10_d0 <= tmp_47_fu_4291_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_10_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_10_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_10_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_10_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2A)))) then 
            ShuffleConvs_1_Downs_10_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_10_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2A))) then 
            ShuffleConvs_1_Downs_10_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_11_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_244_reg_5277, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_11_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_11_address0 <= ShuffleConvs_1_Downs_244_reg_5277;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_11_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_11_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_11_address1 <= ShuffleConvs_1_Downs_301_reg_5808;

    ShuffleConvs_1_Downs_11_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_11_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_11_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_11_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_11_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_68_5_fu_4077_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_11_d0 <= tmp_68_5_fu_4077_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_11_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_11_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_11_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_11_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_29)))) then 
            ShuffleConvs_1_Downs_11_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_11_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_29))) then 
            ShuffleConvs_1_Downs_11_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_12_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_243_reg_5272, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_12_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_12_address0 <= ShuffleConvs_1_Downs_243_reg_5272;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_12_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_12_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_12_address1 <= ShuffleConvs_1_Downs_300_reg_5802;

    ShuffleConvs_1_Downs_12_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_12_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_12_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_12_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_12_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_68_4_fu_4049_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_12_d0 <= tmp_68_4_fu_4049_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_12_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_12_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_12_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_12_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_28)))) then 
            ShuffleConvs_1_Downs_12_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_12_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_28))) then 
            ShuffleConvs_1_Downs_12_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_13_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_201_reg_4854, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_13_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_13_address0 <= ShuffleConvs_1_Downs_201_reg_4854;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_13_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_13_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_13_address1 <= ShuffleConvs_1_Downs_326_reg_5958;

    ShuffleConvs_1_Downs_13_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_13_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_13_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_13_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_13_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_56_4_fu_3331_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_13_d0 <= tmp_56_4_fu_3331_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_13_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_13_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_13_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_13_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_4)))) then 
            ShuffleConvs_1_Downs_13_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_13_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_4))) then 
            ShuffleConvs_1_Downs_13_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_14_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_249_reg_5302, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_14_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_14_address0 <= ShuffleConvs_1_Downs_249_reg_5302;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_14_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_14_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_14_address1 <= ShuffleConvs_1_Downs_325_reg_5952;

    ShuffleConvs_1_Downs_14_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_14_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_14_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_14_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_14_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_68_3_fu_4021_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_14_d0 <= tmp_68_3_fu_4021_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_14_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_14_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_14_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_14_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_27)))) then 
            ShuffleConvs_1_Downs_14_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_14_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_27))) then 
            ShuffleConvs_1_Downs_14_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_15_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_239_reg_5252, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_15_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_15_address0 <= ShuffleConvs_1_Downs_239_reg_5252;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_15_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_15_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_15_address1 <= ShuffleConvs_1_Downs_292_reg_5754;

    ShuffleConvs_1_Downs_15_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_15_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_15_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_15_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_15_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_68_2_fu_3993_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_15_d0 <= tmp_68_2_fu_3993_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_15_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_15_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_15_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_15_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_26)))) then 
            ShuffleConvs_1_Downs_15_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_15_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_26))) then 
            ShuffleConvs_1_Downs_15_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_16_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_242_reg_5267, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_16_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_16_address0 <= ShuffleConvs_1_Downs_242_reg_5267;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_16_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_16_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_16_address1 <= ShuffleConvs_1_Downs_298_reg_5790;

    ShuffleConvs_1_Downs_16_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_16_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_16_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_16_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_16_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_68_1_fu_3965_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_16_d0 <= tmp_68_1_fu_3965_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_16_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_16_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_16_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_16_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_25)))) then 
            ShuffleConvs_1_Downs_16_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_16_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_25))) then 
            ShuffleConvs_1_Downs_16_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_17_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_250_reg_5307, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_17_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_17_address0 <= ShuffleConvs_1_Downs_250_reg_5307;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_17_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_17_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_17_address1 <= ShuffleConvs_1_Downs_332_reg_5994;

    ShuffleConvs_1_Downs_17_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_17_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_17_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_17_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_17_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_43_fu_3937_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_17_d0 <= tmp_43_fu_3937_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_17_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_17_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_17_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_17_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_24)))) then 
            ShuffleConvs_1_Downs_17_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_17_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_24))) then 
            ShuffleConvs_1_Downs_17_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_18_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_226_reg_5083, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_18_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_18_address0 <= ShuffleConvs_1_Downs_226_reg_5083;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_18_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_18_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_18_address1 <= ShuffleConvs_1_Downs_334_reg_6006;

    ShuffleConvs_1_Downs_18_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_18_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_18_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_18_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_18_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_63_5_fu_3723_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_18_d0 <= tmp_63_5_fu_3723_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_18_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_18_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_18_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_18_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_23)))) then 
            ShuffleConvs_1_Downs_18_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_18_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_23))) then 
            ShuffleConvs_1_Downs_18_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_19_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_221_reg_5058, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_19_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_19_address0 <= ShuffleConvs_1_Downs_221_reg_5058;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_19_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_19_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_19_address1 <= ShuffleConvs_1_Downs_321_reg_5928;

    ShuffleConvs_1_Downs_19_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_19_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_19_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_19_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_19_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_63_4_fu_3695_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_19_d0 <= tmp_63_4_fu_3695_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_19_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_19_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_19_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_19_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_22)))) then 
            ShuffleConvs_1_Downs_19_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_19_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_22))) then 
            ShuffleConvs_1_Downs_19_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_1_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_218_reg_5043, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_1_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_1_address0 <= ShuffleConvs_1_Downs_218_reg_5043;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_1_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_1_address1 <= ShuffleConvs_1_Downs_317_reg_5904;

    ShuffleConvs_1_Downs_1_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_1_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_1_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_1_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_1_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_61_2_fu_3629_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_1_d0 <= tmp_61_2_fu_3629_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_1_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_1_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_1_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_1_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_8)))) then 
            ShuffleConvs_1_Downs_1_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_1_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_8))) then 
            ShuffleConvs_1_Downs_1_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_20_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_220_reg_5053, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_20_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_20_address0 <= ShuffleConvs_1_Downs_220_reg_5053;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_20_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_20_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_20_address1 <= ShuffleConvs_1_Downs_320_reg_5922;

    ShuffleConvs_1_Downs_20_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_20_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_20_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_20_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_20_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_63_3_fu_3667_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_20_d0 <= tmp_63_3_fu_3667_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_20_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_20_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_20_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_20_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_21)))) then 
            ShuffleConvs_1_Downs_20_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_20_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_21))) then 
            ShuffleConvs_1_Downs_20_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_21_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_225_reg_5078, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_21_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_21_address0 <= ShuffleConvs_1_Downs_225_reg_5078;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_21_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_21_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_21_address1 <= ShuffleConvs_1_Downs_333_reg_6000;

    ShuffleConvs_1_Downs_21_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_21_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_21_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_21_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_21_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_63_2_fu_3639_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_21_d0 <= tmp_63_2_fu_3639_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_21_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_21_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_21_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_21_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_20)))) then 
            ShuffleConvs_1_Downs_21_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_21_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_20))) then 
            ShuffleConvs_1_Downs_21_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_22_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_224_reg_5073, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_22_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_22_address0 <= ShuffleConvs_1_Downs_224_reg_5073;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_22_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_22_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_22_address1 <= ShuffleConvs_1_Downs_331_reg_5988;

    ShuffleConvs_1_Downs_22_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_22_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_22_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_22_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_22_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_63_1_fu_3611_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_22_d0 <= tmp_63_1_fu_3611_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_22_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_22_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_22_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_22_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1F)))) then 
            ShuffleConvs_1_Downs_22_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_22_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1F))) then 
            ShuffleConvs_1_Downs_22_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_23_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_219_reg_5048, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_23_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_23_address0 <= ShuffleConvs_1_Downs_219_reg_5048;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_23_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_23_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_23_address1 <= ShuffleConvs_1_Downs_319_reg_5916;

    ShuffleConvs_1_Downs_23_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_23_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_23_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_23_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_23_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_39_fu_3583_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_23_d0 <= tmp_39_fu_3583_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_23_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_23_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_23_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_23_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1E)))) then 
            ShuffleConvs_1_Downs_23_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_23_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1E))) then 
            ShuffleConvs_1_Downs_23_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_24_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_197_reg_4834, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_24_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_24_address0 <= ShuffleConvs_1_Downs_197_reg_4834;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_24_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_24_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_24_address1 <= ShuffleConvs_1_Downs_318_reg_5910;

    ShuffleConvs_1_Downs_24_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_24_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_24_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_24_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_24_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_56_3_fu_3303_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_24_d0 <= tmp_56_3_fu_3303_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_24_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_24_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_24_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_24_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_3)))) then 
            ShuffleConvs_1_Downs_24_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_24_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_3))) then 
            ShuffleConvs_1_Downs_24_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_25_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_199_reg_4844, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_25_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_25_address0 <= ShuffleConvs_1_Downs_199_reg_4844;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_25_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_25_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_25_address1 <= ShuffleConvs_1_Downs_323_reg_5940;

    ShuffleConvs_1_Downs_25_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_25_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_25_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_25_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_25_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_58_5_fu_3369_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_25_d0 <= tmp_58_5_fu_3369_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_25_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_25_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_25_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_25_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1D)))) then 
            ShuffleConvs_1_Downs_25_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_25_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1D))) then 
            ShuffleConvs_1_Downs_25_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_25_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_26_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_198_reg_4839, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_26_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_26_address0 <= ShuffleConvs_1_Downs_198_reg_4839;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_26_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_26_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_26_address1 <= ShuffleConvs_1_Downs_322_reg_5934;

    ShuffleConvs_1_Downs_26_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_26_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_26_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_26_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_26_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_58_4_fu_3341_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_26_d0 <= tmp_58_4_fu_3341_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_26_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_26_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_26_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_26_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1C)))) then 
            ShuffleConvs_1_Downs_26_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_26_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1C))) then 
            ShuffleConvs_1_Downs_26_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_26_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_27_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_200_reg_4849, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_27_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_27_address0 <= ShuffleConvs_1_Downs_200_reg_4849;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_27_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_27_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_27_address1 <= ShuffleConvs_1_Downs_324_reg_5946;

    ShuffleConvs_1_Downs_27_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_27_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_27_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_27_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_27_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_58_3_fu_3313_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_27_d0 <= tmp_58_3_fu_3313_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_27_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_27_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_27_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_27_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1B)))) then 
            ShuffleConvs_1_Downs_27_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_27_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1B))) then 
            ShuffleConvs_1_Downs_27_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_27_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_28_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_196_reg_4829, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_28_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_28_address0 <= ShuffleConvs_1_Downs_196_reg_4829;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_28_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_28_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_28_address1 <= ShuffleConvs_1_Downs_307_reg_5844;

    ShuffleConvs_1_Downs_28_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_28_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_28_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_28_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_28_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_58_2_fu_3285_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_28_d0 <= tmp_58_2_fu_3285_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_28_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_28_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_28_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_28_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1A)))) then 
            ShuffleConvs_1_Downs_28_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_28_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1A))) then 
            ShuffleConvs_1_Downs_28_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_28_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_29_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_195_reg_4824, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_29_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_29_address0 <= ShuffleConvs_1_Downs_195_reg_4824;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_29_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_29_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_29_address1 <= ShuffleConvs_1_Downs_306_reg_5838;

    ShuffleConvs_1_Downs_29_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_29_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_29_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_29_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_29_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_58_1_fu_3257_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_29_d0 <= tmp_58_1_fu_3257_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_29_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_29_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_29_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_29_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_19)))) then 
            ShuffleConvs_1_Downs_29_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_29_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_19))) then 
            ShuffleConvs_1_Downs_29_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_29_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_2_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_217_reg_5038, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_2_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_2_address0 <= ShuffleConvs_1_Downs_217_reg_5038;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_2_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_2_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_2_address1 <= ShuffleConvs_1_Downs_316_reg_5898;

    ShuffleConvs_1_Downs_2_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_2_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_2_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_2_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_2_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_61_1_fu_3601_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_2_d0 <= tmp_61_1_fu_3601_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_2_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_2_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_2_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_2_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_7)))) then 
            ShuffleConvs_1_Downs_2_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_2_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_7))) then 
            ShuffleConvs_1_Downs_2_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_30_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_194_reg_4819, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_30_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_30_address0 <= ShuffleConvs_1_Downs_194_reg_4819;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_30_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_30_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_30_address1 <= ShuffleConvs_1_Downs_305_reg_5832;

    ShuffleConvs_1_Downs_30_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_30_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_30_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_30_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_30_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_35_fu_3229_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_30_d0 <= tmp_35_fu_3229_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_30_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_30_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_30_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_30_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_18)))) then 
            ShuffleConvs_1_Downs_30_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_30_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_18))) then 
            ShuffleConvs_1_Downs_30_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_30_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_31_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_263_reg_5477, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_31_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_31_address0 <= ShuffleConvs_1_Downs_263_reg_5477;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_31_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_31_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_31_address1 <= ShuffleConvs_1_Downs_291_reg_5748;

    ShuffleConvs_1_Downs_31_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_31_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_31_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_31_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_31_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_72_5_fu_4421_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_31_d0 <= tmp_72_5_fu_4421_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_31_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_31_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_31_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_31_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_17)))) then 
            ShuffleConvs_1_Downs_31_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_31_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_17))) then 
            ShuffleConvs_1_Downs_31_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_31_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_32_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_270_reg_5512, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_32_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_32_address0 <= ShuffleConvs_1_Downs_270_reg_5512;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_32_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_32_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_32_address1 <= ShuffleConvs_1_Downs_309_reg_5856;

    ShuffleConvs_1_Downs_32_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_32_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_32_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_32_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_32_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_32_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_72_4_fu_4393_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_32_d0 <= tmp_72_4_fu_4393_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_32_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_32_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_32_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_32_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_16)))) then 
            ShuffleConvs_1_Downs_32_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_32_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_16))) then 
            ShuffleConvs_1_Downs_32_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_32_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_33_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_271_reg_5517, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_33_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_33_address0 <= ShuffleConvs_1_Downs_271_reg_5517;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_33_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_33_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_33_address1 <= ShuffleConvs_1_Downs_310_reg_5862;

    ShuffleConvs_1_Downs_33_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_33_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_33_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_33_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_33_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_33_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_72_3_fu_4365_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_33_d0 <= tmp_72_3_fu_4365_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_33_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_33_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_33_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_33_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_15)))) then 
            ShuffleConvs_1_Downs_33_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_33_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_15))) then 
            ShuffleConvs_1_Downs_33_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_33_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_34_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_264_reg_5482, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_34_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_34_address0 <= ShuffleConvs_1_Downs_264_reg_5482;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_34_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_34_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_34_address1 <= ShuffleConvs_1_Downs_294_reg_5766;

    ShuffleConvs_1_Downs_34_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_34_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_34_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_34_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_34_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_34_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_72_2_fu_4337_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_34_d0 <= tmp_72_2_fu_4337_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_34_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_34_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_34_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_34_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_14)))) then 
            ShuffleConvs_1_Downs_34_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_34_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_14))) then 
            ShuffleConvs_1_Downs_34_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_34_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_35_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_193_reg_4814, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_35_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_35_address0 <= ShuffleConvs_1_Downs_193_reg_4814;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_35_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_35_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_35_address1 <= ShuffleConvs_1_Downs_295_reg_5772;

    ShuffleConvs_1_Downs_35_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_35_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_35_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_35_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_35_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_35_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_56_2_fu_3275_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_35_d0 <= tmp_56_2_fu_3275_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_35_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_35_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_35_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_35_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2)))) then 
            ShuffleConvs_1_Downs_35_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_35_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2))) then 
            ShuffleConvs_1_Downs_35_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_35_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_36_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_269_reg_5507, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_36_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_36_address0 <= ShuffleConvs_1_Downs_269_reg_5507;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_36_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_36_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_36_address1 <= ShuffleConvs_1_Downs_304_reg_5826;

    ShuffleConvs_1_Downs_36_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_36_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_36_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_36_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_36_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_36_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_72_1_fu_4309_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_36_d0 <= tmp_72_1_fu_4309_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_36_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_36_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_36_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_36_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_13)))) then 
            ShuffleConvs_1_Downs_36_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_36_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_13))) then 
            ShuffleConvs_1_Downs_36_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_36_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_37_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_265_reg_5487, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_37_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_37_address0 <= ShuffleConvs_1_Downs_265_reg_5487;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_37_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_37_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_37_address1 <= ShuffleConvs_1_Downs_296_reg_5778;

    ShuffleConvs_1_Downs_37_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_37_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_37_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_37_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_37_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_37_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_45_fu_4281_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_37_d0 <= tmp_45_fu_4281_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_37_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_37_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_37_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_37_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_12)))) then 
            ShuffleConvs_1_Downs_37_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_37_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_12))) then 
            ShuffleConvs_1_Downs_37_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_37_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_38_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_248_reg_5297, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_38_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_38_address0 <= ShuffleConvs_1_Downs_248_reg_5297;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_38_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_38_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_38_address1 <= ShuffleConvs_1_Downs_313_reg_5880;

    ShuffleConvs_1_Downs_38_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_38_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_38_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_38_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_38_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_38_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_66_5_fu_4067_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_38_d0 <= tmp_66_5_fu_4067_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_38_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_38_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_38_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_38_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_11)))) then 
            ShuffleConvs_1_Downs_38_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_38_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_11))) then 
            ShuffleConvs_1_Downs_38_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_38_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_39_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_241_reg_5262, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_39_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_39_address0 <= ShuffleConvs_1_Downs_241_reg_5262;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_39_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_39_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_39_address1 <= ShuffleConvs_1_Downs_297_reg_5784;

    ShuffleConvs_1_Downs_39_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_39_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_39_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_39_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_39_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_39_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_66_4_fu_4039_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_39_d0 <= tmp_66_4_fu_4039_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_39_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_39_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_39_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_39_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_10)))) then 
            ShuffleConvs_1_Downs_39_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_39_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_10))) then 
            ShuffleConvs_1_Downs_39_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_39_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_3_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_222_reg_5063, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_3_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_3_address0 <= ShuffleConvs_1_Downs_222_reg_5063;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_3_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_3_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_3_address1 <= ShuffleConvs_1_Downs_327_reg_5964;

    ShuffleConvs_1_Downs_3_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_3_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_3_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_3_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_3_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_37_fu_3573_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_3_d0 <= tmp_37_fu_3573_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_3_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_3_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_3_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_3_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_6)))) then 
            ShuffleConvs_1_Downs_3_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_3_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_6))) then 
            ShuffleConvs_1_Downs_3_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_40_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_246_reg_5287, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_40_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_40_address0 <= ShuffleConvs_1_Downs_246_reg_5287;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_40_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_40_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_40_address1 <= ShuffleConvs_1_Downs_311_reg_5868;

    ShuffleConvs_1_Downs_40_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_40_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_40_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_40_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_40_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_40_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_66_3_fu_4011_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_40_d0 <= tmp_66_3_fu_4011_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_40_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_40_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_40_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_40_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_F)))) then 
            ShuffleConvs_1_Downs_40_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_40_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_F))) then 
            ShuffleConvs_1_Downs_40_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_40_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_41_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_240_reg_5257, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_41_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_41_address0 <= ShuffleConvs_1_Downs_240_reg_5257;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_41_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_41_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_41_address1 <= ShuffleConvs_1_Downs_293_reg_5760;

    ShuffleConvs_1_Downs_41_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_41_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_41_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_41_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_41_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_41_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_66_2_fu_3983_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_41_d0 <= tmp_66_2_fu_3983_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_41_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_41_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_41_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_41_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_E)))) then 
            ShuffleConvs_1_Downs_41_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_41_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_E))) then 
            ShuffleConvs_1_Downs_41_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_41_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_42_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_247_reg_5292, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_42_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_42_address0 <= ShuffleConvs_1_Downs_247_reg_5292;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_42_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_42_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_42_address1 <= ShuffleConvs_1_Downs_312_reg_5874;

    ShuffleConvs_1_Downs_42_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_42_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_42_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_42_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_42_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_42_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_66_1_fu_3955_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_42_d0 <= tmp_66_1_fu_3955_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_42_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_42_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_42_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_42_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_D)))) then 
            ShuffleConvs_1_Downs_42_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_42_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_D))) then 
            ShuffleConvs_1_Downs_42_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_42_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_43_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_245_reg_5282, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_43_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_43_address0 <= ShuffleConvs_1_Downs_245_reg_5282;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_43_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_43_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_43_address1 <= ShuffleConvs_1_Downs_308_reg_5850;

    ShuffleConvs_1_Downs_43_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state30, ap_CS_fsm_state32)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            ShuffleConvs_1_Downs_43_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_43_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_43_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_43_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_43_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32, ap_block_pp0_stage0_flag00000000, tmp_41_fu_3927_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ShuffleConvs_1_Downs_43_d0 <= tmp_41_fu_3927_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_43_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_43_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_43_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_43_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_C)))) then 
            ShuffleConvs_1_Downs_43_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_43_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_C))) then 
            ShuffleConvs_1_Downs_43_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_43_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_44_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_216_reg_5033, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_44_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_44_address0 <= ShuffleConvs_1_Downs_216_reg_5033;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_44_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_44_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_44_address1 <= ShuffleConvs_1_Downs_289_reg_5736;

    ShuffleConvs_1_Downs_44_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_44_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_44_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_44_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_44_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_44_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_61_5_fu_3713_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_44_d0 <= tmp_61_5_fu_3713_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_44_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_44_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_44_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_44_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_B)))) then 
            ShuffleConvs_1_Downs_44_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_44_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_B))) then 
            ShuffleConvs_1_Downs_44_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_44_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_45_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_215_reg_5028, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_45_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_45_address0 <= ShuffleConvs_1_Downs_215_reg_5028;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_45_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_45_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_45_address1 <= ShuffleConvs_1_Downs_287_reg_5724;

    ShuffleConvs_1_Downs_45_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_45_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_45_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_45_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_45_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_45_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_61_4_fu_3685_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_45_d0 <= tmp_61_4_fu_3685_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_45_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_45_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_45_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_45_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_A)))) then 
            ShuffleConvs_1_Downs_45_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_45_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_A))) then 
            ShuffleConvs_1_Downs_45_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_45_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_46_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_192_reg_4809, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_46_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_46_address0 <= ShuffleConvs_1_Downs_192_reg_4809;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_46_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_46_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_46_address1 <= ShuffleConvs_1_Downs_290_reg_5742;

    ShuffleConvs_1_Downs_46_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_46_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_46_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_46_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_46_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_46_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_56_1_fu_3247_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_46_d0 <= tmp_56_1_fu_3247_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_46_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_46_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_46_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_46_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_1)))) then 
            ShuffleConvs_1_Downs_46_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_46_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1))) then 
            ShuffleConvs_1_Downs_46_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_46_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_47_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_191_reg_4804, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_47_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_47_address0 <= ShuffleConvs_1_Downs_191_reg_4804;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_47_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_47_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_47_address1 <= ShuffleConvs_1_Downs_288_reg_5730;

    ShuffleConvs_1_Downs_47_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_47_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_47_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_47_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_47_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_47_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_33_fu_3219_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_47_d0 <= tmp_33_fu_3219_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_47_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_47_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_47_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_47_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_0)))) then 
            ShuffleConvs_1_Downs_47_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_47_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_0))) then 
            ShuffleConvs_1_Downs_47_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_47_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_4_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_202_reg_4859, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_4_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_4_address0 <= ShuffleConvs_1_Downs_202_reg_4859;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_4_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_4_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_4_address1 <= ShuffleConvs_1_Downs_330_reg_5982;

    ShuffleConvs_1_Downs_4_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ShuffleConvs_1_Downs_4_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_4_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_4_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_4_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14, ap_block_pp0_stage0_flag00000000, tmp_56_5_fu_3359_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ShuffleConvs_1_Downs_4_d0 <= tmp_56_5_fu_3359_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_4_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_4_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_4_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_4_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_5)))) then 
            ShuffleConvs_1_Downs_4_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_4_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_5))) then 
            ShuffleConvs_1_Downs_4_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_5_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_274_reg_5532, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_5_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_5_address0 <= ShuffleConvs_1_Downs_274_reg_5532;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_5_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_5_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_5_address1 <= ShuffleConvs_1_Downs_329_reg_5976;

    ShuffleConvs_1_Downs_5_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_5_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_5_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_5_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_5_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_74_5_fu_4431_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_5_d0 <= tmp_74_5_fu_4431_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_5_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_5_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_5_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_5_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_0)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_3)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_4)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_5)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_6)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_7)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_8)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_9)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_A)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_B)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_C)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_D)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_E)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_F)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_10)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_11)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_12)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_13)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_14)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_15)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_16)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_17)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_18)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_19)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1A)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1B)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1C)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1D)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1E)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_1F)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_20)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_21)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_22)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_23)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_24)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_25)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_26)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_27)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_28)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_29)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2A)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2B)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2C)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2D)) and not((co_cast_mid2_v_reg_4758 = ap_const_lv6_2E))))) then 
            ShuffleConvs_1_Downs_5_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_5_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_0)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_3)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_4)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_5)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_6)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_7)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_8)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_9)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_A)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_B)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_C)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_D)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_E)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_F)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_10)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_11)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_12)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_13)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_14)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_15)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_16)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_17)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_18)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_19)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1A)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1B)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1C)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1D)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1E)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_1F)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_20)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_21)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_22)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_23)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_24)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_25)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_26)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_27)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_28)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_29)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2A)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2B)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2C)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2D)) and not((ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2E)))) then 
            ShuffleConvs_1_Downs_5_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_6_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_272_reg_5522, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_6_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_6_address0 <= ShuffleConvs_1_Downs_272_reg_5522;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_6_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_6_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_6_address1 <= ShuffleConvs_1_Downs_314_reg_5886;

    ShuffleConvs_1_Downs_6_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_6_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_6_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_6_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_6_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_74_4_fu_4403_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_6_d0 <= tmp_74_4_fu_4403_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_6_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_6_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_6_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_6_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2E)))) then 
            ShuffleConvs_1_Downs_6_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_6_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2E))) then 
            ShuffleConvs_1_Downs_6_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_7_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_273_reg_5527, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_7_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_7_address0 <= ShuffleConvs_1_Downs_273_reg_5527;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_7_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_7_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_7_address1 <= ShuffleConvs_1_Downs_315_reg_5892;

    ShuffleConvs_1_Downs_7_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_7_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_7_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_7_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_7_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_74_3_fu_4375_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_7_d0 <= tmp_74_3_fu_4375_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_7_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_7_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_7_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_7_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2D)))) then 
            ShuffleConvs_1_Downs_7_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_7_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2D))) then 
            ShuffleConvs_1_Downs_7_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_8_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_267_reg_5497, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_8_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_8_address0 <= ShuffleConvs_1_Downs_267_reg_5497;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_8_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_8_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_8_address1 <= ShuffleConvs_1_Downs_302_reg_5814;

    ShuffleConvs_1_Downs_8_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_8_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_8_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_8_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_8_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_74_2_fu_4347_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_8_d0 <= tmp_74_2_fu_4347_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_8_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_8_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_8_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_8_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2C)))) then 
            ShuffleConvs_1_Downs_8_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_8_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2C))) then 
            ShuffleConvs_1_Downs_8_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_9_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_268_reg_5502, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_9_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_9_address0 <= ShuffleConvs_1_Downs_268_reg_5502;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_9_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_9_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_9_address1 <= ShuffleConvs_1_Downs_303_reg_5820;

    ShuffleConvs_1_Downs_9_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            ShuffleConvs_1_Downs_9_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_9_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_9_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_9_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41, ap_block_pp0_stage0_flag00000000, tmp_74_1_fu_4319_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ShuffleConvs_1_Downs_9_d0 <= tmp_74_1_fu_4319_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_9_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_9_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_9_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_9_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_2B)))) then 
            ShuffleConvs_1_Downs_9_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_9_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_2B))) then 
            ShuffleConvs_1_Downs_9_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ShuffleConvs_1_Downs_223_reg_5068, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, ap_block_pp1_stage0_flag00000000, tmp_331_cast_fu_2964_p1, tmp_376_cast_fu_4570_p1)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_address0 <= tmp_376_cast_fu_4570_p1(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_address0 <= ShuffleConvs_1_Downs_223_reg_5068;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_address0 <= tmp_331_cast_fu_2964_p1(9 - 1 downto 0);
        else 
            ShuffleConvs_1_Downs_address0 <= "XXXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_address1 <= ShuffleConvs_1_Downs_328_reg_5970;

    ShuffleConvs_1_Downs_ce0_assign_proc : process(ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter2, ap_CS_fsm_state21, ap_CS_fsm_state23)
    begin
        if ((((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2)) or ((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2)) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ShuffleConvs_1_Downs_ce0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_ce1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3))) then 
            ShuffleConvs_1_Downs_ce1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_d0_assign_proc : process(bias_V_q0, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23, ap_block_pp0_stage0_flag00000000, tmp_61_3_fu_3657_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ShuffleConvs_1_Downs_d0 <= tmp_61_3_fu_3657_p2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            ShuffleConvs_1_Downs_d0 <= bias_V_q0;
        else 
            ShuffleConvs_1_Downs_d0 <= "XXXXXXXX";
        end if; 
    end process;

    ShuffleConvs_1_Downs_d1 <= ap_const_lv8_0;

    ShuffleConvs_1_Downs_we0_assign_proc : process(ap_block_pp0_stage0_flag00011001, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (co_cast_mid2_v_reg_4758 = ap_const_lv6_9)))) then 
            ShuffleConvs_1_Downs_we0 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ShuffleConvs_1_Downs_we1_assign_proc : process(ap_block_pp1_stage0_flag00011001, ap_reg_pp1_iter2_co16_mid2_reg_5705, ap_enable_reg_pp1_iter3, tmp_437_fu_4728_p3)
    begin
        if (((ap_block_pp1_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter3) and (ap_const_lv1_1 = tmp_437_fu_4728_p3) and (ap_reg_pp1_iter2_co16_mid2_reg_5705 = ap_const_lv6_9))) then 
            ShuffleConvs_1_Downs_we1 <= ap_const_logic_1;
        else 
            ShuffleConvs_1_Downs_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(39);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(7);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(12);
    ap_CS_fsm_state16 <= ap_CS_fsm(13);
    ap_CS_fsm_state17 <= ap_CS_fsm(14);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state19 <= ap_CS_fsm(16);
    ap_CS_fsm_state20 <= ap_CS_fsm(17);
    ap_CS_fsm_state21 <= ap_CS_fsm(18);
    ap_CS_fsm_state22 <= ap_CS_fsm(19);
    ap_CS_fsm_state23 <= ap_CS_fsm(20);
    ap_CS_fsm_state24 <= ap_CS_fsm(21);
    ap_CS_fsm_state25 <= ap_CS_fsm(22);
    ap_CS_fsm_state26 <= ap_CS_fsm(23);
    ap_CS_fsm_state27 <= ap_CS_fsm(24);
    ap_CS_fsm_state28 <= ap_CS_fsm(25);
    ap_CS_fsm_state29 <= ap_CS_fsm(26);
    ap_CS_fsm_state30 <= ap_CS_fsm(27);
    ap_CS_fsm_state31 <= ap_CS_fsm(28);
    ap_CS_fsm_state32 <= ap_CS_fsm(29);
    ap_CS_fsm_state33 <= ap_CS_fsm(30);
    ap_CS_fsm_state34 <= ap_CS_fsm(31);
    ap_CS_fsm_state35 <= ap_CS_fsm(32);
    ap_CS_fsm_state36 <= ap_CS_fsm(33);
    ap_CS_fsm_state37 <= ap_CS_fsm(34);
    ap_CS_fsm_state38 <= ap_CS_fsm(35);
    ap_CS_fsm_state39 <= ap_CS_fsm(36);
    ap_CS_fsm_state40 <= ap_CS_fsm(37);
    ap_CS_fsm_state41 <= ap_CS_fsm(38);
    ap_CS_fsm_state46 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6);
        ap_block_pp0_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00000000 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_flag00011011 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_2826_p2)
    begin
        if ((exitcond_flatten_fu_2826_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state42_assign_proc : process(exitcond_flatten9_fu_4437_p2)
    begin
        if ((ap_const_lv1_1 = exitcond_flatten9_fu_4437_p2)) then 
            ap_condition_pp1_exit_iter0_state42 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state42 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state46)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state46))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3)
    begin
        if (((ap_const_logic_0 = ap_enable_reg_pp1_iter0) and (ap_const_logic_0 = ap_enable_reg_pp1_iter1) and (ap_const_logic_0 = ap_enable_reg_pp1_iter2) and (ap_const_logic_0 = ap_enable_reg_pp1_iter3))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state46)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bias_V_address0 <= co_cast_mid2_fu_2878_p1(6 - 1 downto 0);

    bias_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_flag00011001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_block_pp0_stage0_flag00011001 = ap_const_boolean_0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1))) then 
            bias_V_ce0 <= ap_const_logic_1;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    ci10_cast7_fu_3810_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci10_reg_2622),32));
    ci12_cast4_fu_4164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci12_reg_2657),32));
    ci6_cast_fu_3456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci6_reg_2587),32));
    ci_10_fu_3549_p2 <= std_logic_vector(unsigned(ci6_reg_2587) + unsigned(ap_const_lv6_1));
    ci_11_fu_3903_p2 <= std_logic_vector(unsigned(ci10_reg_2622) + unsigned(ap_const_lv6_1));
    ci_13_fu_4257_p2 <= std_logic_vector(unsigned(ci12_reg_2657) + unsigned(ap_const_lv6_1));
    ci_9_fu_3195_p2 <= std_logic_vector(unsigned(ci_reg_2552) + unsigned(ap_const_lv6_1));
    ci_cast_fu_3102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ci_reg_2552),32));
    co16_mid2_fu_4499_p3 <= 
        co_21_fu_4469_p2 when (exitcond_flatten10_reg_5692(0) = '1') else 
        co16_phi_fu_2683_p4;

    co16_phi_fu_2683_p4_assign_proc : process(co16_reg_2679, ap_reg_pp1_iter1_exitcond_flatten9_reg_5683, co16_mid2_reg_5705, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            co16_phi_fu_2683_p4 <= co16_mid2_reg_5705;
        else 
            co16_phi_fu_2683_p4 <= co16_reg_2679;
        end if; 
    end process;

    co_20_fu_2858_p2 <= std_logic_vector(unsigned(co_phi_fu_2485_p4) + unsigned(ap_const_lv6_1));
    co_21_fu_4469_p2 <= std_logic_vector(unsigned(co16_phi_fu_2683_p4) + unsigned(ap_const_lv6_1));
    co_cast_mid2_fu_2878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(co_cast_mid2_v_fu_2871_p3),32));
    co_cast_mid2_v_fu_2871_p3 <= 
        co_20_fu_2858_p2 when (exitcond_flatten8_reg_4745(0) = '1') else 
        co_phi_fu_2485_p4;

    co_phi_fu_2485_p4_assign_proc : process(co_reg_2481, ap_reg_pp0_iter1_exitcond_flatten_reg_4736, co_cast_mid2_v_reg_4758, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            co_phi_fu_2485_p4 <= co_cast_mid2_v_reg_4758;
        else 
            co_phi_fu_2485_p4 <= co_reg_2481;
        end if; 
    end process;

    exitcond29_fu_3055_p2 <= "1" when (h1_reg_2528 = ap_const_lv5_11) else "0";
    exitcond30_fu_3409_p2 <= "1" when (h4_reg_2563 = ap_const_lv5_11) else "0";
    exitcond31_fu_3090_p2 <= "1" when (w2_reg_2540 = ap_const_lv5_11) else "0";
    exitcond32_fu_3763_p2 <= "1" when (h8_reg_2598 = ap_const_lv5_11) else "0";
    exitcond33_fu_3444_p2 <= "1" when (w5_reg_2575 = ap_const_lv5_11) else "0";
    exitcond34_fu_3189_p2 <= "1" when (ci_reg_2552 = ap_const_lv6_30) else "0";
    exitcond35_fu_4117_p2 <= "1" when (h12_reg_2633 = ap_const_lv5_11) else "0";
    exitcond36_fu_3798_p2 <= "1" when (w9_reg_2610 = ap_const_lv5_11) else "0";
    exitcond37_fu_3543_p2 <= "1" when (ci6_reg_2587 = ap_const_lv6_30) else "0";
    exitcond38_fu_4152_p2 <= "1" when (w13_reg_2645 = ap_const_lv5_11) else "0";
    exitcond39_fu_3897_p2 <= "1" when (ci10_reg_2622 = ap_const_lv6_30) else "0";
    exitcond40_fu_4487_p2 <= "1" when (w18_phi_fu_2718_p4 = ap_const_lv5_11) else "0";
    exitcond41_fu_4251_p2 <= "1" when (ci12_reg_2657 = ap_const_lv6_30) else "0";
    exitcond54_mid_fu_2894_p2 <= (exitcond_fu_2888_p2 and not_exitcond_flatten_fu_2883_p2);
    exitcond_flatten10_fu_4449_p2 <= "1" when (indvar_flatten6_reg_2691 = ap_const_lv10_100) else "0";
    exitcond_flatten8_fu_2838_p2 <= "1" when (indvar_flatten_reg_2493 = ap_const_lv10_100) else "0";
    exitcond_flatten9_fu_4437_p2 <= "1" when (indvar_flatten5_reg_2668 = ap_const_lv14_3000) else "0";
    exitcond_flatten_fu_2826_p2 <= "1" when (indvar_flatten4_reg_2470 = ap_const_lv14_3000) else "0";
    exitcond_fu_2888_p2 <= "1" when (w_phi_fu_2520_p4 = ap_const_lv5_11) else "0";
    exitcond_mid_fu_4493_p2 <= (exitcond40_fu_4487_p2 and not_exitcond_flatten_1_fu_4482_p2);

    grp_MUL_DP_fu_2726_a_V_assign_proc : process(weight_0_V_q0, weight_6_V_q0, weight_12_V_q0, weight_18_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2726_a_V <= weight_18_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2726_a_V <= weight_12_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2726_a_V <= weight_6_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2726_a_V <= weight_0_V_q0;
        else 
            grp_MUL_DP_fu_2726_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2726_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2726_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2726_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2726_b_V_assign_proc : process(weight_24_V_q0, weight_30_V_q0, weight_36_V_q0, weight_42_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2726_b_V <= weight_42_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2726_b_V <= weight_36_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2726_b_V <= weight_30_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2726_b_V <= weight_24_V_q0;
        else 
            grp_MUL_DP_fu_2726_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2735_a_V_assign_proc : process(weight_1_V_q0, weight_7_V_q0, weight_13_V_q0, weight_19_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2735_a_V <= weight_19_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2735_a_V <= weight_13_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2735_a_V <= weight_7_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2735_a_V <= weight_1_V_q0;
        else 
            grp_MUL_DP_fu_2735_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2735_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2735_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2735_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2735_b_V_assign_proc : process(weight_25_V_q0, weight_31_V_q0, weight_37_V_q0, weight_43_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2735_b_V <= weight_43_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2735_b_V <= weight_37_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2735_b_V <= weight_31_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2735_b_V <= weight_25_V_q0;
        else 
            grp_MUL_DP_fu_2735_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2744_a_V_assign_proc : process(weight_2_V_q0, weight_8_V_q0, weight_14_V_q0, weight_20_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2744_a_V <= weight_20_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2744_a_V <= weight_14_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2744_a_V <= weight_8_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2744_a_V <= weight_2_V_q0;
        else 
            grp_MUL_DP_fu_2744_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2744_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2744_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2744_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2744_b_V_assign_proc : process(weight_26_V_q0, weight_32_V_q0, weight_38_V_q0, weight_44_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2744_b_V <= weight_44_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2744_b_V <= weight_38_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2744_b_V <= weight_32_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2744_b_V <= weight_26_V_q0;
        else 
            grp_MUL_DP_fu_2744_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2753_a_V_assign_proc : process(weight_3_V_q0, weight_9_V_q0, weight_15_V_q0, weight_21_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2753_a_V <= weight_21_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2753_a_V <= weight_15_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2753_a_V <= weight_9_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2753_a_V <= weight_3_V_q0;
        else 
            grp_MUL_DP_fu_2753_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2753_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2753_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2753_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2753_b_V_assign_proc : process(weight_27_V_q0, weight_33_V_q0, weight_39_V_q0, weight_45_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2753_b_V <= weight_45_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2753_b_V <= weight_39_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2753_b_V <= weight_33_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2753_b_V <= weight_27_V_q0;
        else 
            grp_MUL_DP_fu_2753_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2762_a_V_assign_proc : process(weight_4_V_q0, weight_10_V_q0, weight_16_V_q0, weight_22_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2762_a_V <= weight_22_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2762_a_V <= weight_16_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2762_a_V <= weight_10_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2762_a_V <= weight_4_V_q0;
        else 
            grp_MUL_DP_fu_2762_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2762_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2762_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2762_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2762_b_V_assign_proc : process(weight_28_V_q0, weight_34_V_q0, weight_40_V_q0, weight_46_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2762_b_V <= weight_46_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2762_b_V <= weight_40_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2762_b_V <= weight_34_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2762_b_V <= weight_28_V_q0;
        else 
            grp_MUL_DP_fu_2762_b_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2771_a_V_assign_proc : process(weight_5_V_q0, weight_11_V_q0, weight_17_V_q0, weight_23_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2771_a_V <= weight_23_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2771_a_V <= weight_17_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2771_a_V <= weight_11_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2771_a_V <= weight_5_V_q0;
        else 
            grp_MUL_DP_fu_2771_a_V <= "XXXXXXXX";
        end if; 
    end process;


    grp_MUL_DP_fu_2771_ap_ce_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state22, ap_CS_fsm_state31, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state23, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state32, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state41))) then 
            grp_MUL_DP_fu_2771_ap_ce <= ap_const_logic_1;
        else 
            grp_MUL_DP_fu_2771_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_MUL_DP_fu_2771_b_V_assign_proc : process(weight_29_V_q0, weight_35_V_q0, weight_41_V_q0, weight_47_V_q0, ap_CS_fsm_state11, ap_CS_fsm_state20, ap_CS_fsm_state29, ap_CS_fsm_state38)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            grp_MUL_DP_fu_2771_b_V <= weight_47_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_MUL_DP_fu_2771_b_V <= weight_41_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_MUL_DP_fu_2771_b_V <= weight_35_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_MUL_DP_fu_2771_b_V <= weight_29_V_q0;
        else 
            grp_MUL_DP_fu_2771_b_V <= "XXXXXXXX";
        end if; 
    end process;

    h12_cast6_cast_fu_4083_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h12_reg_2633),11));
    h17_cast2_mid2_fu_4525_p3 <= 
        h_3_fu_4506_p2 when (exitcond_mid_fu_4493_p2(0) = '1') else 
        h17_mid_fu_4475_p3;
    h17_mid_fu_4475_p3 <= 
        ap_const_lv5_1 when (exitcond_flatten10_reg_5692(0) = '1') else 
        h17_phi_fu_2706_p4;

    h17_phi_fu_2706_p4_assign_proc : process(h17_reg_2702, ap_reg_pp1_iter1_exitcond_flatten9_reg_5683, h17_cast2_mid2_reg_5717, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            h17_phi_fu_2706_p4 <= h17_cast2_mid2_reg_5717;
        else 
            h17_phi_fu_2706_p4 <= h17_reg_2702;
        end if; 
    end process;

    h1_cast_cast_fu_3021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h1_reg_2528),11));
    h4_cast_cast_fu_3375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h4_reg_2563),11));
    h8_cast9_cast_fu_3729_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(h8_reg_2598),11));
    h_1_fu_3450_p2 <= std_logic_vector(unsigned(h4_reg_2563) + unsigned(ap_const_lv5_1));
    h_21_fu_2900_p2 <= std_logic_vector(unsigned(h_mid_fu_2864_p3) + unsigned(ap_const_lv5_1));
    h_2_fu_3804_p2 <= std_logic_vector(unsigned(h8_reg_2598) + unsigned(ap_const_lv5_1));
    h_3_fu_4506_p2 <= std_logic_vector(unsigned(h17_mid_fu_4475_p3) + unsigned(ap_const_lv5_1));
    h_4_fu_4158_p2 <= std_logic_vector(unsigned(h12_reg_2633) + unsigned(ap_const_lv5_1));
    h_9_fu_3096_p2 <= std_logic_vector(unsigned(h1_reg_2528) + unsigned(ap_const_lv5_1));
    h_cast_mid2_fu_2919_p3 <= 
        h_21_fu_2900_p2 when (exitcond54_mid_fu_2894_p2(0) = '1') else 
        h_mid_fu_2864_p3;
    h_mid_fu_2864_p3 <= 
        ap_const_lv5_1 when (exitcond_flatten8_reg_4745(0) = '1') else 
        h_phi_fu_2508_p4;

    h_phi_fu_2508_p4_assign_proc : process(h_reg_2504, ap_reg_pp0_iter1_exitcond_flatten_reg_4736, h_cast_mid2_reg_4769, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            h_phi_fu_2508_p4 <= h_cast_mid2_reg_4769;
        else 
            h_phi_fu_2508_p4 <= h_reg_2504;
        end if; 
    end process;

    indvar_flatten21_op_fu_4455_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_2691) + unsigned(ap_const_lv10_1));
    indvar_flatten_next1_3_fu_4461_p3 <= 
        ap_const_lv10_1 when (exitcond_flatten10_fu_4449_p2(0) = '1') else 
        indvar_flatten21_op_fu_4455_p2;
    indvar_flatten_next1_4_fu_4443_p2 <= std_logic_vector(unsigned(indvar_flatten5_reg_2668) + unsigned(ap_const_lv14_1));
    indvar_flatten_next1_fu_2832_p2 <= std_logic_vector(unsigned(indvar_flatten4_reg_2470) + unsigned(ap_const_lv14_1));
    indvar_flatten_next_fu_2850_p3 <= 
        ap_const_lv10_1 when (exitcond_flatten8_fu_2838_p2(0) = '1') else 
        indvar_flatten_op_fu_2844_p2;
    indvar_flatten_op_fu_2844_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_2493) + unsigned(ap_const_lv10_1));

    input_V_address0_assign_proc : process(input_V_addr_reg_4872, input_V_addr_5_reg_5096, input_V_addr_6_reg_5320, input_V_addr_7_reg_5545, ap_CS_fsm_state9, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state36)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            input_V_address0 <= input_V_addr_7_reg_5545;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            input_V_address0 <= input_V_addr_6_reg_5320;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            input_V_address0 <= input_V_addr_5_reg_5096;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            input_V_address0 <= input_V_addr_reg_4872;
        else 
            input_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_V_ce0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state18, ap_CS_fsm_state27, ap_CS_fsm_state36)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            input_V_ce0 <= ap_const_logic_1;
        else 
            input_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    not_exitcond_flatten_1_fu_4482_p2 <= (exitcond_flatten10_reg_5692 xor ap_const_lv1_1);
    not_exitcond_flatten_fu_2883_p2 <= (exitcond_flatten8_reg_4745 xor ap_const_lv1_1);
    p_shl10_cast_fu_3507_p3 <= (tmp_288_fu_3502_p2 & ap_const_lv4_0);
    p_shl11_cast_fu_3523_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_421_fu_3515_p3),15));
    p_shl12_cast_fu_3480_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_285_fu_3472_p3),11));
    p_shl13_cast_fu_3492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_286_fu_3484_p3),11));
    p_shl14_cast_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_271_fu_3733_p3),10));
    p_shl15_cast_fu_3753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_272_fu_3745_p3),10));
    p_shl16_cast_fu_3861_p3 <= (tmp_295_fu_3856_p2 & ap_const_lv4_0);
    p_shl17_cast_fu_3877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_434_fu_3869_p3),15));
    p_shl18_cast_fu_3834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_292_fu_3826_p3),11));
    p_shl19_cast_fu_3846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_293_fu_3838_p3),11));
    p_shl1_cast_fu_2945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_407_fu_2938_p3),10));
    p_shl20_cast_fu_4095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_281_fu_4087_p3),10));
    p_shl21_cast_fu_4107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_282_fu_4099_p3),10));
    p_shl22_cast_fu_4215_p3 <= (tmp_304_fu_4210_p2 & ap_const_lv4_0);
    p_shl23_cast_fu_4231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_450_fu_4223_p3),15));
    p_shl24_cast_fu_4188_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_301_fu_4180_p3),11));
    p_shl25_cast_fu_4200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_302_fu_4192_p3),11));
    p_shl26_cast_fu_4540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_435_fu_4533_p3),10));
    p_shl27_cast_fu_4551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_436_fu_4544_p3),10));
    p_shl2_cast_fu_3033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_264_fu_3025_p3),10));
    p_shl3_cast_fu_3045_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_265_fu_3037_p3),10));
    p_shl4_cast_fu_3153_p3 <= (tmp_278_fu_3148_p2 & ap_const_lv4_0);
    p_shl5_cast_fu_3169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_408_fu_3161_p3),15));
    p_shl6_cast_fu_3126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_275_fu_3118_p3),11));
    p_shl7_cast_fu_3138_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_276_fu_3130_p3),11));
    p_shl8_cast_fu_3387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_267_fu_3379_p3),10));
    p_shl9_cast_fu_3399_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_268_fu_3391_p3),10));
    p_shl_cast_fu_2934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_406_fu_2927_p3),10));
    tmp_262_fu_2949_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_2934_p1) + unsigned(p_shl1_cast_fu_2945_p1));
    tmp_263_fu_2958_p2 <= std_logic_vector(unsigned(w_cast_cast_fu_2955_p1) + unsigned(tmp_262_fu_2949_p2));
    tmp_264_fu_3025_p3 <= (h1_reg_2528 & ap_const_lv4_0);
    tmp_265_fu_3037_p3 <= (h1_reg_2528 & ap_const_lv1_0);
    tmp_266_fu_3049_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_3045_p1) + unsigned(p_shl2_cast_fu_3033_p1));
    tmp_267_fu_3379_p3 <= (h4_reg_2563 & ap_const_lv4_0);
    tmp_268_fu_3391_p3 <= (h4_reg_2563 & ap_const_lv1_0);
    tmp_269_fu_3403_p2 <= std_logic_vector(unsigned(p_shl9_cast_fu_3399_p1) + unsigned(p_shl8_cast_fu_3387_p1));
    tmp_270_fu_3069_p2 <= std_logic_vector(unsigned(tmp_266_reg_4791) + unsigned(w2_cast_cast_fu_3065_p1));
    tmp_271_fu_3733_p3 <= (h8_reg_2598 & ap_const_lv4_0);
    tmp_272_fu_3745_p3 <= (h8_reg_2598 & ap_const_lv1_0);
    tmp_273_fu_3757_p2 <= std_logic_vector(unsigned(p_shl15_cast_fu_3753_p1) + unsigned(p_shl14_cast_fu_3741_p1));
    tmp_274_fu_3423_p2 <= std_logic_vector(unsigned(tmp_269_reg_5015) + unsigned(w5_cast_cast_fu_3419_p1));
    tmp_275_fu_3118_p3 <= (ci_reg_2552 & ap_const_lv4_0);
    tmp_276_fu_3130_p3 <= (ci_reg_2552 & ap_const_lv1_0);
    tmp_277_fu_3142_p2 <= std_logic_vector(unsigned(p_shl6_cast_fu_3126_p1) + unsigned(p_shl7_cast_fu_3138_p1));
    tmp_278_fu_3148_p2 <= std_logic_vector(unsigned(h1_cast_cast_reg_4786) + unsigned(tmp_277_fu_3142_p2));
    tmp_279_fu_3173_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_3153_p3) + unsigned(p_shl5_cast_fu_3169_p1));
    tmp_280_fu_3179_p2 <= std_logic_vector(unsigned(w2_cast_cast3_reg_4799) + unsigned(tmp_279_fu_3173_p2));
    tmp_281_fu_4087_p3 <= (h12_reg_2633 & ap_const_lv4_0);
    tmp_282_fu_4099_p3 <= (h12_reg_2633 & ap_const_lv1_0);
    tmp_283_fu_4111_p2 <= std_logic_vector(unsigned(p_shl21_cast_fu_4107_p1) + unsigned(p_shl20_cast_fu_4095_p1));
    tmp_284_fu_3777_p2 <= std_logic_vector(unsigned(tmp_273_reg_5239) + unsigned(w9_cast8_cast_fu_3773_p1));
    tmp_285_fu_3472_p3 <= (ci6_reg_2587 & ap_const_lv4_0);
    tmp_286_fu_3484_p3 <= (ci6_reg_2587 & ap_const_lv1_0);
    tmp_287_fu_3496_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_3480_p1) + unsigned(p_shl13_cast_fu_3492_p1));
    tmp_288_fu_3502_p2 <= std_logic_vector(unsigned(h4_cast_cast_reg_5010) + unsigned(tmp_287_fu_3496_p2));
    tmp_289_fu_3527_p2 <= std_logic_vector(unsigned(p_shl10_cast_fu_3507_p3) + unsigned(p_shl11_cast_fu_3523_p1));
    tmp_290_fu_3533_p2 <= std_logic_vector(unsigned(w5_cast_cast3_reg_5023) + unsigned(tmp_289_fu_3527_p2));
    tmp_291_fu_4131_p2 <= std_logic_vector(unsigned(tmp_283_reg_5463) + unsigned(w13_cast5_cast_fu_4127_p1));
    tmp_292_fu_3826_p3 <= (ci10_reg_2622 & ap_const_lv4_0);
    tmp_293_fu_3838_p3 <= (ci10_reg_2622 & ap_const_lv1_0);
    tmp_294_fu_3850_p2 <= std_logic_vector(unsigned(p_shl18_cast_fu_3834_p1) + unsigned(p_shl19_cast_fu_3846_p1));
    tmp_295_fu_3856_p2 <= std_logic_vector(unsigned(h8_cast9_cast_reg_5234) + unsigned(tmp_294_fu_3850_p2));
    tmp_296_fu_3881_p2 <= std_logic_vector(unsigned(p_shl16_cast_fu_3861_p3) + unsigned(p_shl17_cast_fu_3877_p1));
    tmp_297_fu_3887_p2 <= std_logic_vector(unsigned(w9_cast8_cast3_reg_5247) + unsigned(tmp_296_fu_3881_p2));
    tmp_298_fu_4512_p2 <= (exitcond_mid_fu_4493_p2 or exitcond_flatten10_reg_5692);
    tmp_299_fu_4555_p2 <= std_logic_vector(unsigned(p_shl26_cast_fu_4540_p1) + unsigned(p_shl27_cast_fu_4551_p1));
    tmp_300_fu_4564_p2 <= std_logic_vector(unsigned(w18_cast1_cast_fu_4561_p1) + unsigned(tmp_299_fu_4555_p2));
    tmp_301_fu_4180_p3 <= (ci12_reg_2657 & ap_const_lv4_0);
    tmp_302_fu_4192_p3 <= (ci12_reg_2657 & ap_const_lv1_0);
    tmp_303_fu_4204_p2 <= std_logic_vector(unsigned(p_shl24_cast_fu_4188_p1) + unsigned(p_shl25_cast_fu_4200_p1));
    tmp_304_fu_4210_p2 <= std_logic_vector(unsigned(h12_cast6_cast_reg_5458) + unsigned(tmp_303_fu_4204_p2));
    tmp_305_fu_4235_p2 <= std_logic_vector(unsigned(p_shl22_cast_fu_4215_p3) + unsigned(p_shl23_cast_fu_4231_p1));
    tmp_306_fu_4241_p2 <= std_logic_vector(unsigned(w13_cast5_cast1_reg_5472) + unsigned(tmp_305_fu_4235_p2));
    tmp_331_cast_fu_2964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_263_fu_2958_p2),32));
    tmp_338_cast_fu_3074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_270_fu_3069_p2),32));
    tmp_33_fu_3219_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_203_reg_4950) + unsigned(tmp_409_fu_3215_p1));
    tmp_342_cast_fu_3428_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_274_fu_3423_p2),32));
    tmp_350_cast_fu_3184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_280_fu_3179_p2),32));
    tmp_354_cast_fu_3782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_284_fu_3777_p2),32));
    tmp_35_fu_3229_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_204_reg_4955) + unsigned(tmp_410_fu_3225_p1));
    tmp_362_cast_fu_3538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_290_fu_3533_p2),32));
    tmp_363_cast_fu_4136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_291_fu_4131_p2),32));
    tmp_371_cast_fu_3892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_297_fu_3887_p2),32));
    tmp_376_cast_fu_4570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_300_fu_4564_p2),32));
    tmp_37_fu_3573_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_227_reg_5174) + unsigned(tmp_422_fu_3569_p1));
    tmp_384_cast_fu_4246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_306_fu_4241_p2),32));
    tmp_39_fu_3583_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_228_reg_5179) + unsigned(tmp_423_fu_3579_p1));
    tmp_406_fu_2927_p3 <= (h_cast_mid2_reg_4769 & ap_const_lv4_0);
    tmp_407_fu_2938_p3 <= (h_cast_mid2_reg_4769 & ap_const_lv1_0);
    tmp_408_fu_3161_p3 <= (tmp_278_fu_3148_p2 & ap_const_lv1_0);
    tmp_409_fu_3215_p1 <= grp_MUL_DP_fu_2726_ap_return_0(8 - 1 downto 0);
    tmp_410_fu_3225_p1 <= grp_MUL_DP_fu_2726_ap_return_1(8 - 1 downto 0);
    tmp_411_fu_3243_p1 <= grp_MUL_DP_fu_2735_ap_return_0(8 - 1 downto 0);
    tmp_412_fu_3253_p1 <= grp_MUL_DP_fu_2735_ap_return_1(8 - 1 downto 0);
    tmp_413_fu_3271_p1 <= grp_MUL_DP_fu_2744_ap_return_0(8 - 1 downto 0);
    tmp_414_fu_3281_p1 <= grp_MUL_DP_fu_2744_ap_return_1(8 - 1 downto 0);
    tmp_415_fu_3299_p1 <= grp_MUL_DP_fu_2753_ap_return_0(8 - 1 downto 0);
    tmp_416_fu_3309_p1 <= grp_MUL_DP_fu_2753_ap_return_1(8 - 1 downto 0);
    tmp_417_fu_3327_p1 <= grp_MUL_DP_fu_2762_ap_return_0(8 - 1 downto 0);
    tmp_418_fu_3337_p1 <= grp_MUL_DP_fu_2762_ap_return_1(8 - 1 downto 0);
    tmp_419_fu_3355_p1 <= grp_MUL_DP_fu_2771_ap_return_0(8 - 1 downto 0);
    tmp_41_fu_3927_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_251_reg_5398) + unsigned(tmp_438_fu_3923_p1));
    tmp_420_fu_3365_p1 <= grp_MUL_DP_fu_2771_ap_return_1(8 - 1 downto 0);
    tmp_421_fu_3515_p3 <= (tmp_288_fu_3502_p2 & ap_const_lv1_0);
    tmp_422_fu_3569_p1 <= grp_MUL_DP_fu_2726_ap_return_0(8 - 1 downto 0);
    tmp_423_fu_3579_p1 <= grp_MUL_DP_fu_2726_ap_return_1(8 - 1 downto 0);
    tmp_424_fu_3597_p1 <= grp_MUL_DP_fu_2735_ap_return_0(8 - 1 downto 0);
    tmp_425_fu_3607_p1 <= grp_MUL_DP_fu_2735_ap_return_1(8 - 1 downto 0);
    tmp_426_fu_3625_p1 <= grp_MUL_DP_fu_2744_ap_return_0(8 - 1 downto 0);
    tmp_427_fu_3635_p1 <= grp_MUL_DP_fu_2744_ap_return_1(8 - 1 downto 0);
    tmp_428_fu_3653_p1 <= grp_MUL_DP_fu_2753_ap_return_0(8 - 1 downto 0);
    tmp_429_fu_3663_p1 <= grp_MUL_DP_fu_2753_ap_return_1(8 - 1 downto 0);
    tmp_430_fu_3681_p1 <= grp_MUL_DP_fu_2762_ap_return_0(8 - 1 downto 0);
    tmp_431_fu_3691_p1 <= grp_MUL_DP_fu_2762_ap_return_1(8 - 1 downto 0);
    tmp_432_fu_3709_p1 <= grp_MUL_DP_fu_2771_ap_return_0(8 - 1 downto 0);
    tmp_433_fu_3719_p1 <= grp_MUL_DP_fu_2771_ap_return_1(8 - 1 downto 0);
    tmp_434_fu_3869_p3 <= (tmp_295_fu_3856_p2 & ap_const_lv1_0);
    tmp_435_fu_4533_p3 <= (h17_cast2_mid2_reg_5717 & ap_const_lv4_0);
    tmp_436_fu_4544_p3 <= (h17_cast2_mid2_reg_5717 & ap_const_lv1_0);
    tmp_437_fu_4728_p3 <= tmp_48_fu_4627_p50(7 downto 7);
    tmp_438_fu_3923_p1 <= grp_MUL_DP_fu_2726_ap_return_0(8 - 1 downto 0);
    tmp_439_fu_3933_p1 <= grp_MUL_DP_fu_2726_ap_return_1(8 - 1 downto 0);
    tmp_43_fu_3937_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_252_reg_5403) + unsigned(tmp_439_fu_3933_p1));
    tmp_440_fu_3951_p1 <= grp_MUL_DP_fu_2735_ap_return_0(8 - 1 downto 0);
    tmp_441_fu_3961_p1 <= grp_MUL_DP_fu_2735_ap_return_1(8 - 1 downto 0);
    tmp_442_fu_3979_p1 <= grp_MUL_DP_fu_2744_ap_return_0(8 - 1 downto 0);
    tmp_443_fu_3989_p1 <= grp_MUL_DP_fu_2744_ap_return_1(8 - 1 downto 0);
    tmp_444_fu_4007_p1 <= grp_MUL_DP_fu_2753_ap_return_0(8 - 1 downto 0);
    tmp_445_fu_4017_p1 <= grp_MUL_DP_fu_2753_ap_return_1(8 - 1 downto 0);
    tmp_446_fu_4035_p1 <= grp_MUL_DP_fu_2762_ap_return_0(8 - 1 downto 0);
    tmp_447_fu_4045_p1 <= grp_MUL_DP_fu_2762_ap_return_1(8 - 1 downto 0);
    tmp_448_fu_4063_p1 <= grp_MUL_DP_fu_2771_ap_return_0(8 - 1 downto 0);
    tmp_449_fu_4073_p1 <= grp_MUL_DP_fu_2771_ap_return_1(8 - 1 downto 0);
    tmp_450_fu_4223_p3 <= (tmp_304_fu_4210_p2 & ap_const_lv1_0);
    tmp_451_fu_4277_p1 <= grp_MUL_DP_fu_2726_ap_return_0(8 - 1 downto 0);
    tmp_452_fu_4287_p1 <= grp_MUL_DP_fu_2726_ap_return_1(8 - 1 downto 0);
    tmp_453_fu_4305_p1 <= grp_MUL_DP_fu_2735_ap_return_0(8 - 1 downto 0);
    tmp_454_fu_4315_p1 <= grp_MUL_DP_fu_2735_ap_return_1(8 - 1 downto 0);
    tmp_455_fu_4333_p1 <= grp_MUL_DP_fu_2744_ap_return_0(8 - 1 downto 0);
    tmp_456_fu_4343_p1 <= grp_MUL_DP_fu_2744_ap_return_1(8 - 1 downto 0);
    tmp_457_fu_4361_p1 <= grp_MUL_DP_fu_2753_ap_return_0(8 - 1 downto 0);
    tmp_458_fu_4371_p1 <= grp_MUL_DP_fu_2753_ap_return_1(8 - 1 downto 0);
    tmp_459_fu_4389_p1 <= grp_MUL_DP_fu_2762_ap_return_0(8 - 1 downto 0);
    tmp_45_fu_4281_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_275_reg_5623) + unsigned(tmp_451_fu_4277_p1));
    tmp_460_fu_4399_p1 <= grp_MUL_DP_fu_2762_ap_return_1(8 - 1 downto 0);
    tmp_461_fu_4417_p1 <= grp_MUL_DP_fu_2771_ap_return_0(8 - 1 downto 0);
    tmp_462_fu_4427_p1 <= grp_MUL_DP_fu_2771_ap_return_1(8 - 1 downto 0);
    tmp_47_fu_4291_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_276_reg_5628) + unsigned(tmp_452_fu_4287_p1));
    tmp_56_1_fu_3247_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_205_reg_4960) + unsigned(tmp_411_fu_3243_p1));
    tmp_56_2_fu_3275_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_207_reg_4970) + unsigned(tmp_413_fu_3271_p1));
    tmp_56_3_fu_3303_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_209_reg_4980) + unsigned(tmp_415_fu_3299_p1));
    tmp_56_4_fu_3331_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_211_reg_4990) + unsigned(tmp_417_fu_3327_p1));
    tmp_56_5_fu_3359_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_213_reg_5000) + unsigned(tmp_419_fu_3355_p1));
    tmp_58_1_fu_3257_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_206_reg_4965) + unsigned(tmp_412_fu_3253_p1));
    tmp_58_2_fu_3285_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_208_reg_4975) + unsigned(tmp_414_fu_3281_p1));
    tmp_58_3_fu_3313_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_210_reg_4985) + unsigned(tmp_416_fu_3309_p1));
    tmp_58_4_fu_3341_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_212_reg_4995) + unsigned(tmp_418_fu_3337_p1));
    tmp_58_5_fu_3369_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_214_reg_5005) + unsigned(tmp_420_fu_3365_p1));
    tmp_61_1_fu_3601_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_229_reg_5184) + unsigned(tmp_424_fu_3597_p1));
    tmp_61_2_fu_3629_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_231_reg_5194) + unsigned(tmp_426_fu_3625_p1));
    tmp_61_3_fu_3657_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_233_reg_5204) + unsigned(tmp_428_fu_3653_p1));
    tmp_61_4_fu_3685_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_235_reg_5214) + unsigned(tmp_430_fu_3681_p1));
    tmp_61_5_fu_3713_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_237_reg_5224) + unsigned(tmp_432_fu_3709_p1));
    tmp_63_1_fu_3611_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_230_reg_5189) + unsigned(tmp_425_fu_3607_p1));
    tmp_63_2_fu_3639_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_232_reg_5199) + unsigned(tmp_427_fu_3635_p1));
    tmp_63_3_fu_3667_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_234_reg_5209) + unsigned(tmp_429_fu_3663_p1));
    tmp_63_4_fu_3695_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_236_reg_5219) + unsigned(tmp_431_fu_3691_p1));
    tmp_63_5_fu_3723_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_238_reg_5229) + unsigned(tmp_433_fu_3719_p1));
    tmp_66_1_fu_3955_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_253_reg_5408) + unsigned(tmp_440_fu_3951_p1));
    tmp_66_2_fu_3983_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_255_reg_5418) + unsigned(tmp_442_fu_3979_p1));
    tmp_66_3_fu_4011_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_257_reg_5428) + unsigned(tmp_444_fu_4007_p1));
    tmp_66_4_fu_4039_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_259_reg_5438) + unsigned(tmp_446_fu_4035_p1));
    tmp_66_5_fu_4067_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_261_reg_5448) + unsigned(tmp_448_fu_4063_p1));
    tmp_68_1_fu_3965_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_254_reg_5413) + unsigned(tmp_441_fu_3961_p1));
    tmp_68_2_fu_3993_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_256_reg_5423) + unsigned(tmp_443_fu_3989_p1));
    tmp_68_3_fu_4021_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_258_reg_5433) + unsigned(tmp_445_fu_4017_p1));
    tmp_68_4_fu_4049_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_260_reg_5443) + unsigned(tmp_447_fu_4045_p1));
    tmp_68_5_fu_4077_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_262_reg_5453) + unsigned(tmp_449_fu_4073_p1));
    tmp_72_1_fu_4309_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_277_reg_5633) + unsigned(tmp_453_fu_4305_p1));
    tmp_72_2_fu_4337_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_279_reg_5643) + unsigned(tmp_455_fu_4333_p1));
    tmp_72_3_fu_4365_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_281_reg_5653) + unsigned(tmp_457_fu_4361_p1));
    tmp_72_4_fu_4393_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_283_reg_5663) + unsigned(tmp_459_fu_4389_p1));
    tmp_72_5_fu_4421_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_285_reg_5673) + unsigned(tmp_461_fu_4417_p1));
    tmp_74_1_fu_4319_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_278_reg_5638) + unsigned(tmp_454_fu_4315_p1));
    tmp_74_2_fu_4347_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_280_reg_5648) + unsigned(tmp_456_fu_4343_p1));
    tmp_74_3_fu_4375_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_282_reg_5658) + unsigned(tmp_458_fu_4371_p1));
    tmp_74_4_fu_4403_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_284_reg_5668) + unsigned(tmp_460_fu_4399_p1));
    tmp_74_5_fu_4431_p2 <= std_logic_vector(unsigned(ShuffleConvs_1_Downs_286_reg_5678) + unsigned(tmp_462_fu_4427_p1));
    tmp_s_fu_2906_p2 <= (exitcond54_mid_fu_2894_p2 or exitcond_flatten8_reg_4745);
    w13_cast5_cast1_fu_4123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w13_reg_2645),15));
    w13_cast5_cast_fu_4127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w13_reg_2645),10));
    w18_cast1_cast_fu_4561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w18_mid2_reg_5711),10));
    w18_mid2_fu_4517_p3 <= 
        ap_const_lv5_1 when (tmp_298_fu_4512_p2(0) = '1') else 
        w18_phi_fu_2718_p4;

    w18_phi_fu_2718_p4_assign_proc : process(w18_reg_2714, ap_reg_pp1_iter1_exitcond_flatten9_reg_5683, w_30_fu_4622_p2, ap_enable_reg_pp1_iter2, ap_block_pp1_stage0_flag00000000)
    begin
        if (((ap_const_lv1_0 = ap_reg_pp1_iter1_exitcond_flatten9_reg_5683) and (ap_const_logic_1 = ap_enable_reg_pp1_iter2) and (ap_block_pp1_stage0_flag00000000 = ap_const_boolean_0))) then 
            w18_phi_fu_2718_p4 <= w_30_fu_4622_p2;
        else 
            w18_phi_fu_2718_p4 <= w18_reg_2714;
        end if; 
    end process;

    w2_cast_cast3_fu_3061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_2540),15));
    w2_cast_cast_fu_3065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_reg_2540),10));
    w5_cast_cast3_fu_3415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w5_reg_2575),15));
    w5_cast_cast_fu_3419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w5_reg_2575),10));
    w9_cast8_cast3_fu_3769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w9_reg_2610),15));
    w9_cast8_cast_fu_3773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w9_reg_2610),10));
    w_25_fu_3016_p2 <= std_logic_vector(unsigned(w_mid2_reg_4763) + unsigned(ap_const_lv5_1));
    w_26_fu_3201_p2 <= std_logic_vector(unsigned(w2_reg_2540) + unsigned(ap_const_lv5_1));
    w_27_fu_3555_p2 <= std_logic_vector(unsigned(w5_reg_2575) + unsigned(ap_const_lv5_1));
    w_28_fu_3909_p2 <= std_logic_vector(unsigned(w9_reg_2610) + unsigned(ap_const_lv5_1));
    w_29_fu_4263_p2 <= std_logic_vector(unsigned(w13_reg_2645) + unsigned(ap_const_lv5_1));
    w_30_fu_4622_p2 <= std_logic_vector(unsigned(w18_mid2_reg_5711) + unsigned(ap_const_lv5_1));
    w_cast_cast_fu_2955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w_mid2_reg_4763),10));
    w_mid2_fu_2911_p3 <= 
        ap_const_lv5_1 when (tmp_s_fu_2906_p2(0) = '1') else 
        w_phi_fu_2520_p4;

    w_phi_fu_2520_p4_assign_proc : process(w_reg_2516, ap_reg_pp0_iter1_exitcond_flatten_reg_4736, w_25_fu_3016_p2, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_flag00000000)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_reg_pp0_iter1_exitcond_flatten_reg_4736 = ap_const_lv1_0) and (ap_block_pp0_stage0_flag00000000 = ap_const_boolean_0))) then 
            w_phi_fu_2520_p4 <= w_25_fu_3016_p2;
        else 
            w_phi_fu_2520_p4 <= w_reg_2516;
        end if; 
    end process;

    weight_0_V_address0 <= weight_0_V_addr_reg_4877;

    weight_0_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_0_V_ce0 <= ap_const_logic_1;
        else 
            weight_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_10_V_address0 <= weight_10_V_addr_reg_5121;

    weight_10_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_10_V_ce0 <= ap_const_logic_1;
        else 
            weight_10_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_11_V_address0 <= weight_11_V_addr_reg_5126;

    weight_11_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_11_V_ce0 <= ap_const_logic_1;
        else 
            weight_11_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_12_V_address0 <= weight_12_V_addr_reg_5325;

    weight_12_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_12_V_ce0 <= ap_const_logic_1;
        else 
            weight_12_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_13_V_address0 <= weight_13_V_addr_reg_5330;

    weight_13_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_13_V_ce0 <= ap_const_logic_1;
        else 
            weight_13_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_14_V_address0 <= weight_14_V_addr_reg_5335;

    weight_14_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_14_V_ce0 <= ap_const_logic_1;
        else 
            weight_14_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_15_V_address0 <= weight_15_V_addr_reg_5340;

    weight_15_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_15_V_ce0 <= ap_const_logic_1;
        else 
            weight_15_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_16_V_address0 <= weight_16_V_addr_reg_5345;

    weight_16_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_16_V_ce0 <= ap_const_logic_1;
        else 
            weight_16_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_17_V_address0 <= weight_17_V_addr_reg_5350;

    weight_17_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_17_V_ce0 <= ap_const_logic_1;
        else 
            weight_17_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_18_V_address0 <= weight_18_V_addr_reg_5550;

    weight_18_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_18_V_ce0 <= ap_const_logic_1;
        else 
            weight_18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_19_V_address0 <= weight_19_V_addr_reg_5555;

    weight_19_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_19_V_ce0 <= ap_const_logic_1;
        else 
            weight_19_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_1_V_address0 <= weight_1_V_addr_reg_4882;

    weight_1_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_1_V_ce0 <= ap_const_logic_1;
        else 
            weight_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_20_V_address0 <= weight_20_V_addr_reg_5560;

    weight_20_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_20_V_ce0 <= ap_const_logic_1;
        else 
            weight_20_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_21_V_address0 <= weight_21_V_addr_reg_5565;

    weight_21_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_21_V_ce0 <= ap_const_logic_1;
        else 
            weight_21_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_22_V_address0 <= weight_22_V_addr_reg_5570;

    weight_22_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_22_V_ce0 <= ap_const_logic_1;
        else 
            weight_22_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_23_V_address0 <= weight_23_V_addr_reg_5575;

    weight_23_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_23_V_ce0 <= ap_const_logic_1;
        else 
            weight_23_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_24_V_address0 <= weight_24_V_addr_reg_4907;

    weight_24_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_24_V_ce0 <= ap_const_logic_1;
        else 
            weight_24_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_25_V_address0 <= weight_25_V_addr_reg_4912;

    weight_25_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_25_V_ce0 <= ap_const_logic_1;
        else 
            weight_25_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_26_V_address0 <= weight_26_V_addr_reg_4917;

    weight_26_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_26_V_ce0 <= ap_const_logic_1;
        else 
            weight_26_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_27_V_address0 <= weight_27_V_addr_reg_4922;

    weight_27_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_27_V_ce0 <= ap_const_logic_1;
        else 
            weight_27_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_28_V_address0 <= weight_28_V_addr_reg_4927;

    weight_28_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_28_V_ce0 <= ap_const_logic_1;
        else 
            weight_28_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_29_V_address0 <= weight_29_V_addr_reg_4932;

    weight_29_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_29_V_ce0 <= ap_const_logic_1;
        else 
            weight_29_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_2_V_address0 <= weight_2_V_addr_reg_4887;

    weight_2_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_2_V_ce0 <= ap_const_logic_1;
        else 
            weight_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_30_V_address0 <= weight_30_V_addr_reg_5131;

    weight_30_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_30_V_ce0 <= ap_const_logic_1;
        else 
            weight_30_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_31_V_address0 <= weight_31_V_addr_reg_5136;

    weight_31_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_31_V_ce0 <= ap_const_logic_1;
        else 
            weight_31_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_32_V_address0 <= weight_32_V_addr_reg_5141;

    weight_32_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_32_V_ce0 <= ap_const_logic_1;
        else 
            weight_32_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_33_V_address0 <= weight_33_V_addr_reg_5146;

    weight_33_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_33_V_ce0 <= ap_const_logic_1;
        else 
            weight_33_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_34_V_address0 <= weight_34_V_addr_reg_5151;

    weight_34_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_34_V_ce0 <= ap_const_logic_1;
        else 
            weight_34_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_35_V_address0 <= weight_35_V_addr_reg_5156;

    weight_35_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_35_V_ce0 <= ap_const_logic_1;
        else 
            weight_35_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_36_V_address0 <= weight_36_V_addr_reg_5355;

    weight_36_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_36_V_ce0 <= ap_const_logic_1;
        else 
            weight_36_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_37_V_address0 <= weight_37_V_addr_reg_5360;

    weight_37_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_37_V_ce0 <= ap_const_logic_1;
        else 
            weight_37_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_38_V_address0 <= weight_38_V_addr_reg_5365;

    weight_38_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_38_V_ce0 <= ap_const_logic_1;
        else 
            weight_38_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_39_V_address0 <= weight_39_V_addr_reg_5370;

    weight_39_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_39_V_ce0 <= ap_const_logic_1;
        else 
            weight_39_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_3_V_address0 <= weight_3_V_addr_reg_4892;

    weight_3_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_3_V_ce0 <= ap_const_logic_1;
        else 
            weight_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_40_V_address0 <= weight_40_V_addr_reg_5375;

    weight_40_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_40_V_ce0 <= ap_const_logic_1;
        else 
            weight_40_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_41_V_address0 <= weight_41_V_addr_reg_5380;

    weight_41_V_ce0_assign_proc : process(ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            weight_41_V_ce0 <= ap_const_logic_1;
        else 
            weight_41_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_42_V_address0 <= weight_42_V_addr_reg_5580;

    weight_42_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_42_V_ce0 <= ap_const_logic_1;
        else 
            weight_42_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_43_V_address0 <= weight_43_V_addr_reg_5585;

    weight_43_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_43_V_ce0 <= ap_const_logic_1;
        else 
            weight_43_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_44_V_address0 <= weight_44_V_addr_reg_5590;

    weight_44_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_44_V_ce0 <= ap_const_logic_1;
        else 
            weight_44_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_45_V_address0 <= weight_45_V_addr_reg_5595;

    weight_45_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_45_V_ce0 <= ap_const_logic_1;
        else 
            weight_45_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_46_V_address0 <= weight_46_V_addr_reg_5600;

    weight_46_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_46_V_ce0 <= ap_const_logic_1;
        else 
            weight_46_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_47_V_address0 <= weight_47_V_addr_reg_5605;

    weight_47_V_ce0_assign_proc : process(ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            weight_47_V_ce0 <= ap_const_logic_1;
        else 
            weight_47_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_4_V_address0 <= weight_4_V_addr_reg_4897;

    weight_4_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_4_V_ce0 <= ap_const_logic_1;
        else 
            weight_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_5_V_address0 <= weight_5_V_addr_reg_4902;

    weight_5_V_ce0_assign_proc : process(ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            weight_5_V_ce0 <= ap_const_logic_1;
        else 
            weight_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_6_V_address0 <= weight_6_V_addr_reg_5101;

    weight_6_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_6_V_ce0 <= ap_const_logic_1;
        else 
            weight_6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_7_V_address0 <= weight_7_V_addr_reg_5106;

    weight_7_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_7_V_ce0 <= ap_const_logic_1;
        else 
            weight_7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_8_V_address0 <= weight_8_V_addr_reg_5111;

    weight_8_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_8_V_ce0 <= ap_const_logic_1;
        else 
            weight_8_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weight_9_V_address0 <= weight_9_V_addr_reg_5116;

    weight_9_V_ce0_assign_proc : process(ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            weight_9_V_ce0 <= ap_const_logic_1;
        else 
            weight_9_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
