// generated by newgenasym  Wed Feb 25 10:34:43 2015


module fastcomp (anpulsein, dgt_gate, gtrig, \lo* , posneg, trig_out_n,
        trig_out_p, vbb_comp);
    input anpulsein;
    inout dgt_gate;
    inout gtrig;
    inout \lo* ;
    input posneg;
    output trig_out_n;
    output trig_out_p;
    input vbb_comp;


    initial
        begin
        end

endmodule
