; Created by DVE @Synopsys
; DVE version: O-2018.09-1_Full64
; DVE build date: Oct 12 2018 21:19:11

Revision Verdi3

; Window Layout <x> <y> <width> <height> <signalwidth> <valuewidth>
; 

; File list:
openDirFile -d / "" "/home/ICer/mine/proj/asyn_fifo/sim/Wave.fsdb"

; file time scale:
;fileTimeScale ###s|ms|us|ns

; signal spacing:
signalSpacing 5

; windowTimeUnit is used for zoom, cursor & marker
windowTimeUnit 1ns
zoom 21 186

; cursor, marker, user define markers
cursor 158


; toolbar current search type
curSTATUS ByChange

addGroup "Group1"
activeDirFile "" "/home/ICer/mine/proj/asyn_fifo/sim/Wave.fsdb"
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/rdata[7:0]
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/rrst_n
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/rinc
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/raddr[3:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_RADDR_0/raddr_bin[4:0]
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/rempty
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/rclk
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_RADDR_0/raddr_gray[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/rptr[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/rq2_wptr[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/wptr[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_WADDR_0/waddr_gray[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_WADDR_0/waddr_bin[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/waddr[3:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/wdata[7:0]
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/wfull
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/winc
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/raddr[3:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_RADDR_0/raddr_bin[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_RADDR_0/raddr_gray[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/rptr[4:0]
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/wclk
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/wq2_rptr[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/wptr[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_WADDR_0/waddr_gray[4:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_GEN_WADDR_0/waddr_bin[4:0]
addSignal -h 15 /asyn_fifo_tb/U_ASYN_FIFO_0/wrst_n
addSignal -expanded -h 15 -UNSIGNED /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[15:0][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[15][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[14][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[13][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[12][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[11][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[10][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[9][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[8][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[7][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[6][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[5][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[4][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[3][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[2][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[1][7:0]
addSignal -h 15 -UNSIGNED -HEX /asyn_fifo_tb/U_ASYN_FIFO_0/U_FIFO_MEM_0/mem[0][7:0]
