{"vcs1":{"timestamp_begin":1681476596.186583306, "rt":0.79, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1681476597.014758699, "rt":0.98, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681476598.016763954, "rt":0.76, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681476595.889622375}
{"VCS_COMP_START_TIME": 1681476595.889622375}
{"VCS_COMP_END_TIME": 1681476599.533622638}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338284}}
{"stitch_vcselab": {"peak_mem": 238988}}
