Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 01:45:27 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   108 |
|    Minimum number of control sets                        |   108 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   108 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             246 |          147 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              30 |           11 |
| Yes          | No                    | No                     |             103 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1056 |          350 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal              |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  ps2_rx_unit/scan_done_tick |                                          |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[3]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[7]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[1]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[5]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[2]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[4]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[0]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[6]_i_1_n_0           |                                        |                1 |              1 |         1.00 |
|  sysclk_IBUF_BUFG           |                                          |                                        |                1 |              3 |         3.00 |
|  dispDriver/clk_TMDS        |                                          | dispDriver/p_0_out_inferred__0/i__n_0  |                1 |              4 |         4.00 |
| ~current_state[0]           |                                          | ps2_rx_unit/Q[1]                       |                2 |              4 |         2.00 |
|  clk_BUFG                   |                                          | control_unit/mainDecoder/dample_reg[0] |                2 |              4 |         2.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[29]     |                                        |                2 |              4 |         2.00 |
| ~clk_BUFG                   |                                          | reset_IBUF                             |                3 |              4 |         1.33 |
| ~current_state[0]           |                                          |                                        |                3 |              4 |         1.33 |
| ~ps2c_IBUF_BUFG             |                                          |                                        |                2 |              5 |         2.50 |
|  dispDriver/pixclk          |                                          | dispDriver/encode_R/SR[0]              |                2 |              8 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/dample_reg[0]   |                                        |                4 |              8 |         2.00 |
|  dispDriver/pixclk          |                                          | dispDriver/CounterY                    |                4 |             10 |         2.50 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_1    |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_3    |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_8    |                                        |                3 |             16 |         5.33 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_13   |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_18   |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]_1      |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]_4      |                                        |                4 |             16 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[1]_17 |                                        |                4 |             16 |         4.00 |
|  dispDriver/pixclk          | dispDriver/CounterY                      |                                        |                6 |             19 |         3.17 |
|  dispDriver/clk_TMDS        |                                          |                                        |                7 |             31 |         4.43 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_1   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_1    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_10   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_9    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]     |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_12  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_15  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_11  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_17   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_2   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_4   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_6   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_14   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_15   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_12   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_2    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_5    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_7    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_1    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_11   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_15   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_6    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_8    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_7   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_4   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_3   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_0   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_0   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_12   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_4    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_6   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_7    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_2   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_5    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_1   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_13   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_4   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_9    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_3   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_10   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_7   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_14   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_3    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_5   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_3   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_2    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_0    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_2   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]_0      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]_2      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_13  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]_3      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]      |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/E[0]            | reset_IBUF                             |               17 |             32 |         1.88 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[1]_16 |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_6    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[1]_15 |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_11   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/Q_reg[0]        |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_10  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_14  |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_5   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_0    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_9   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]     |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_8   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_1   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_16   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_2   |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_4    |                                        |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_3   |                                        |                8 |             32 |         4.00 |
| ~clk_BUFG                   |                                          |                                        |               20 |             32 |         1.60 |
|  dispDriver/pixclk          |                                          |                                        |               22 |             41 |         1.86 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[3]_0  |                                        |               34 |             64 |         1.88 |
|  clk_BUFG                   |                                          |                                        |               91 |            129 |         1.42 |
|  clk_BUFG                   | control_unit/mainDecoder/regwrite        | reset_IBUF                             |              333 |           1024 |         3.08 |
+-----------------------------+------------------------------------------+----------------------------------------+------------------+----------------+--------------+


