-batch 
-create simple_logic 
-ver 1.00.a 
-dir /home/javier/proyectos/master/master-bsi/ejercicio_6/ 
-lang vhdl 
-bus fsl ms 
-xps 
-ise 
-driver 
-totalin 8
-totalout 8
-argin 1
-argout 1
-desc "new FSL core"
