 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : sram
Version: O-2018.06-SP1
Date   : Thu Jan  4 00:00:39 2024
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

  Startpoint: mem_reg[4][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  mem_reg[4][0]/CK (DFFRX1)                0.00       0.00 r
  mem_reg[4][0]/Q (DFFRX1)                 0.30       0.30 f
  U407/Y (AO22X1)                          0.19       0.49 f
  U408/Y (AOI221XL)                        0.12       0.61 r
  U409/Y (OA22X1)                          0.14       0.75 r
  U410/Y (OAI221XL)                        0.05       0.81 f
  U375/Y (OAI2BB2XL)                       0.12       0.93 f
  dout_reg[0]/D (DFFRX1)                   0.00       0.93 f
  data arrival time                                   0.93

  clock clk (rise edge)                  100.00     100.00
  clock network delay (ideal)              0.00     100.00
  dout_reg[0]/CK (DFFRX1)                  0.00     100.00 r
  library setup time                      -0.13      99.87
  data required time                                 99.87
  -----------------------------------------------------------
  data required time                                 99.87
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (MET)                                        98.94


1
