TimeQuest Timing Analyzer report for BRAM
Fri Apr 29 23:10:28 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'cs'
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'cs'
 14. Slow Model Hold: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'cs'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'cs'
 33. Fast Model Setup: 'clock'
 34. Fast Model Hold: 'cs'
 35. Fast Model Hold: 'clock'
 36. Fast Model Minimum Pulse Width: 'clock'
 37. Fast Model Minimum Pulse Width: 'cs'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; BRAM                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
; cs         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cs }    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 153.0 MHz  ; 153.0 MHz       ; cs         ;                                                       ;
; 296.21 MHz ; 216.08 MHz      ; clock      ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -3.037 ; -46.392       ;
; clock ; -2.528 ; -38.248       ;
+-------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -0.806 ; -25.200       ;
; clock ; -0.654 ; -17.600       ;
+-------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.814 ; -240.670              ;
; cs    ; -1.753 ; -447.540              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'cs'                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -3.037 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; clock        ; cs          ; 0.500        ; -0.401     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
; -2.768 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; cs          ; 0.500        ; -0.132     ; 3.101      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.528 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4] ; cs           ; clock       ; 0.500        ; 0.108      ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
; -2.376 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2] ; clock        ; clock       ; 1.000        ; -0.240     ; 3.101      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'cs'                                                                                                                                                                                             ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.806 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 1.202      ; 0.630      ;
; -0.801 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 1.204      ; 0.637      ;
; -0.788 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 1.191      ; 0.637      ;
; -0.766 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 1.202      ; 0.670      ;
; -0.763 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 1.203      ; 0.674      ;
; -0.729 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 1.186      ; 0.691      ;
; -0.721 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 1.157      ; 0.670      ;
; -0.720 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 1.176      ; 0.690      ;
; -0.702 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 1.146      ; 0.678      ;
; -0.701 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 1.146      ; 0.679      ;
; -0.698 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 1.146      ; 0.682      ;
; -0.622 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 1.066      ; 0.678      ;
; -0.603 ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.000        ; 1.222      ; 0.853      ;
; -0.557 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 1.217      ; 0.894      ;
; -0.539 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 1.222      ; 0.917      ;
; -0.535 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 1.221      ; 0.920      ;
; -0.522 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 1.203      ; 0.915      ;
; -0.520 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 1.204      ; 0.918      ;
; -0.519 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 1.159      ; 0.874      ;
; -0.513 ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 1.203      ; 0.924      ;
; -0.505 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 1.187      ; 0.916      ;
; -0.501 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 1.158      ; 0.891      ;
; -0.499 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 1.202      ; 0.937      ;
; -0.499 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 1.201      ; 0.936      ;
; -0.485 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 1.186      ; 0.935      ;
; -0.484 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 1.187      ; 0.937      ;
; -0.482 ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 1.184      ; 0.936      ;
; -0.482 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 1.177      ; 0.929      ;
; -0.478 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 1.156      ; 0.912      ;
; -0.474 ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 1.184      ; 0.944      ;
; -0.470 ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 1.184      ; 0.948      ;
; -0.466 ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 1.174      ; 0.942      ;
; -0.466 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 1.159      ; 0.927      ;
; -0.465 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 1.160      ; 0.929      ;
; -0.451 ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 1.175      ; 0.958      ;
; -0.434 ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 1.173      ; 0.973      ;
; -0.433 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 1.156      ; 0.957      ;
; -0.422 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 1.145      ; 0.957      ;
; -0.415 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 1.145      ; 0.964      ;
; -0.408 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 1.145      ; 0.971      ;
; -0.402 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 1.146      ; 0.978      ;
; -0.370 ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.000        ; 1.223      ; 1.087      ;
; -0.368 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 1.147      ; 1.013      ;
; -0.353 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 1.249      ; 0.630      ;
; -0.348 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 1.251      ; 0.637      ;
; -0.335 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 1.238      ; 0.637      ;
; -0.329 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 1.065      ; 0.970      ;
; -0.313 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 1.249      ; 0.670      ;
; -0.310 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 1.250      ; 0.674      ;
; -0.276 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 1.233      ; 0.691      ;
; -0.268 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 1.204      ; 0.670      ;
; -0.267 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 1.223      ; 0.690      ;
; -0.265 ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 1.204      ; 1.173      ;
; -0.261 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 1.158      ; 1.131      ;
; -0.249 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 1.193      ; 0.678      ;
; -0.248 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 1.193      ; 0.679      ;
; -0.245 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 1.193      ; 0.682      ;
; -0.196 ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 1.183      ; 1.221      ;
; -0.196 ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 1.183      ; 1.221      ;
; -0.187 ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 1.183      ; 1.230      ;
; -0.182 ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 1.174      ; 1.226      ;
; -0.169 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 1.113      ; 0.678      ;
; -0.150 ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; -0.500       ; 1.269      ; 0.853      ;
; -0.104 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 1.264      ; 0.894      ;
; -0.086 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 1.269      ; 0.917      ;
; -0.082 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 1.268      ; 0.920      ;
; -0.069 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 1.250      ; 0.915      ;
; -0.067 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 1.251      ; 0.918      ;
; -0.066 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 1.206      ; 0.874      ;
; -0.060 ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 1.250      ; 0.924      ;
; -0.052 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 1.234      ; 0.916      ;
; -0.048 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 1.205      ; 0.891      ;
; -0.046 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 1.249      ; 0.937      ;
; -0.046 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 1.248      ; 0.936      ;
; -0.032 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 1.233      ; 0.935      ;
; -0.031 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 1.234      ; 0.937      ;
; -0.029 ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 1.231      ; 0.936      ;
; -0.029 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 1.224      ; 0.929      ;
; -0.025 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 1.203      ; 0.912      ;
; -0.021 ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 1.231      ; 0.944      ;
; -0.017 ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 1.231      ; 0.948      ;
; -0.013 ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 1.221      ; 0.942      ;
; -0.013 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 1.206      ; 0.927      ;
; -0.012 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 1.207      ; 0.929      ;
; 0.002  ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 1.222      ; 0.958      ;
; 0.019  ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 1.220      ; 0.973      ;
; 0.020  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 1.203      ; 0.957      ;
; 0.031  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 1.192      ; 0.957      ;
; 0.038  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 1.192      ; 0.964      ;
; 0.045  ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 1.192      ; 0.971      ;
; 0.051  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 1.193      ; 0.978      ;
; 0.083  ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; -0.500       ; 1.270      ; 1.087      ;
; 0.085  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 1.194      ; 1.013      ;
; 0.124  ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 1.112      ; 0.970      ;
; 0.188  ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 1.251      ; 1.173      ;
; 0.192  ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 1.205      ; 1.131      ;
; 0.257  ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 1.230      ; 1.221      ;
; 0.257  ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 1.230      ; 1.221      ;
; 0.266  ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 1.230      ; 1.230      ;
; 0.271  ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 1.221      ; 1.226      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.654 ; wire_data[0]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 1.550      ; 0.630      ;
; -0.649 ; wire_data[5]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 1.552      ; 0.637      ;
; -0.636 ; wire_data[6]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 1.539      ; 0.637      ;
; -0.614 ; wire_wraddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 1.550      ; 0.670      ;
; -0.611 ; wire_rdaddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 1.551      ; 0.674      ;
; -0.577 ; wire_rdaddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 1.534      ; 0.691      ;
; -0.569 ; wire_wraddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 1.505      ; 0.670      ;
; -0.568 ; wire_wraddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 1.524      ; 0.690      ;
; -0.550 ; wire_wraddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 1.494      ; 0.678      ;
; -0.549 ; wire_wraddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 1.494      ; 0.679      ;
; -0.546 ; wire_wraddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 1.494      ; 0.682      ;
; -0.470 ; wire_wraddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 1.414      ; 0.678      ;
; -0.451 ; wire_rden                                                                                                      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; -0.500       ; 1.570      ; 0.853      ;
; -0.405 ; wire_data[1]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 1.565      ; 0.894      ;
; -0.387 ; wire_rdaddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 1.570      ; 0.917      ;
; -0.383 ; wire_rdaddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 1.569      ; 0.920      ;
; -0.370 ; wire_wraddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 1.551      ; 0.915      ;
; -0.368 ; wire_rdaddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 1.552      ; 0.918      ;
; -0.367 ; wire_data[2]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 1.507      ; 0.874      ;
; -0.361 ; wire_rdaddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 1.551      ; 0.924      ;
; -0.353 ; wire_rdaddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 1.535      ; 0.916      ;
; -0.349 ; wire_data[7]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 1.506      ; 0.891      ;
; -0.347 ; wire_wraddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 1.550      ; 0.937      ;
; -0.347 ; wire_wraddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 1.549      ; 0.936      ;
; -0.333 ; wire_rdaddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 1.534      ; 0.935      ;
; -0.332 ; wire_rdaddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 1.535      ; 0.937      ;
; -0.330 ; wire_rdaddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 1.532      ; 0.936      ;
; -0.330 ; wire_wraddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 1.525      ; 0.929      ;
; -0.326 ; wire_data[4]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 1.504      ; 0.912      ;
; -0.322 ; wire_rdaddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 1.532      ; 0.944      ;
; -0.318 ; wire_rdaddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 1.532      ; 0.948      ;
; -0.314 ; wire_rdaddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 1.522      ; 0.942      ;
; -0.314 ; wire_wraddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 1.507      ; 0.927      ;
; -0.313 ; wire_wraddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 1.508      ; 0.929      ;
; -0.299 ; wire_rdaddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 1.523      ; 0.958      ;
; -0.282 ; wire_rdaddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 1.521      ; 0.973      ;
; -0.281 ; wire_wraddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 1.504      ; 0.957      ;
; -0.270 ; wire_wraddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 1.493      ; 0.957      ;
; -0.263 ; wire_wraddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 1.493      ; 0.964      ;
; -0.256 ; wire_wraddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 1.493      ; 0.971      ;
; -0.250 ; wire_wraddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 1.494      ; 0.978      ;
; -0.218 ; wire_rden                                                                                                      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; -0.500       ; 1.571      ; 1.087      ;
; -0.216 ; wire_wraddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 1.495      ; 1.013      ;
; -0.177 ; wire_wraddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 1.413      ; 0.970      ;
; -0.113 ; wire_rdaddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 1.552      ; 1.173      ;
; -0.109 ; wire_data[3]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 1.506      ; 1.131      ;
; -0.044 ; wire_rdaddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 1.531      ; 1.221      ;
; -0.044 ; wire_rdaddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 1.531      ; 1.221      ;
; -0.035 ; wire_rdaddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 1.531      ; 1.230      ;
; -0.030 ; wire_rdaddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 1.522      ; 1.226      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.218  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0  ; cs           ; clock       ; 0.000        ; 0.402      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.458  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 0.000        ; 0.162      ; 2.854      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
; 2.493  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.374      ; 3.101      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.814 ; 0.313        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.814 ; 0.313        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'cs'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.753 ; 0.374        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.753 ; 0.374        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data[*]       ; cs         ; 3.216 ; 3.216 ; Fall       ; cs              ;
;  data[0]      ; cs         ; 2.733 ; 2.733 ; Fall       ; cs              ;
;  data[1]      ; cs         ; 3.017 ; 3.017 ; Fall       ; cs              ;
;  data[2]      ; cs         ; 2.956 ; 2.956 ; Fall       ; cs              ;
;  data[3]      ; cs         ; 2.960 ; 2.960 ; Fall       ; cs              ;
;  data[4]      ; cs         ; 2.982 ; 2.982 ; Fall       ; cs              ;
;  data[5]      ; cs         ; 2.773 ; 2.773 ; Fall       ; cs              ;
;  data[6]      ; cs         ; 2.767 ; 2.767 ; Fall       ; cs              ;
;  data[7]      ; cs         ; 3.216 ; 3.216 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; 3.214 ; 3.214 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; 2.990 ; 2.990 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; 3.183 ; 3.183 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; 3.000 ; 3.000 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; 3.214 ; 3.214 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; 2.969 ; 2.969 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; 3.001 ; 3.001 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; 2.972 ; 2.972 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; 2.980 ; 2.980 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; 2.984 ; 2.984 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; 3.178 ; 3.178 ; Fall       ; cs              ;
; rden          ; cs         ; 2.987 ; 2.987 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; 3.481 ; 3.481 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; 2.737 ; 2.737 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; 2.932 ; 2.932 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; 3.150 ; 3.150 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; 2.924 ; 2.924 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; 2.758 ; 2.758 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; 3.211 ; 3.211 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; 2.683 ; 2.683 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; 2.703 ; 2.703 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; 2.844 ; 2.844 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; 3.481 ; 3.481 ; Fall       ; cs              ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; data[*]       ; cs         ; -2.047 ; -2.047 ; Fall       ; cs              ;
;  data[0]      ; cs         ; -2.047 ; -2.047 ; Fall       ; cs              ;
;  data[1]      ; cs         ; -2.341 ; -2.341 ; Fall       ; cs              ;
;  data[2]      ; cs         ; -2.280 ; -2.280 ; Fall       ; cs              ;
;  data[3]      ; cs         ; -2.131 ; -2.131 ; Fall       ; cs              ;
;  data[4]      ; cs         ; -2.157 ; -2.157 ; Fall       ; cs              ;
;  data[5]      ; cs         ; -2.096 ; -2.096 ; Fall       ; cs              ;
;  data[6]      ; cs         ; -2.084 ; -2.084 ; Fall       ; cs              ;
;  data[7]      ; cs         ; -2.387 ; -2.387 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; -2.137 ; -2.137 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; -2.307 ; -2.307 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; -2.498 ; -2.498 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; -2.317 ; -2.317 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; -2.390 ; -2.390 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; -2.137 ; -2.137 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; -2.318 ; -2.318 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; -2.286 ; -2.286 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; -2.151 ; -2.151 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; -2.151 ; -2.151 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; -2.489 ; -2.489 ; Fall       ; cs              ;
; rden          ; cs         ; -2.169 ; -2.169 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; -1.885 ; -1.885 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; -1.919 ; -1.919 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; -2.107 ; -2.107 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; -2.332 ; -2.332 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; -2.058 ; -2.058 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; -1.933 ; -1.933 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; -2.353 ; -2.353 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; -2.001 ; -2.001 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; -1.885 ; -1.885 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; -2.175 ; -2.175 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; -2.795 ; -2.795 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.829 ; 9.829 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.576 ; 9.576 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.691 ; 9.691 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.559 ; 9.559 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.568 ; 9.568 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.829 ; 9.829 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.607 ; 9.607 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.619 ; 9.619 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.819 ; 9.819 ; Rise       ; clock           ;
; q[*]      ; cs         ; 9.528 ; 9.528 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 9.275 ; 9.275 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 9.390 ; 9.390 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 9.258 ; 9.258 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 9.267 ; 9.267 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 9.528 ; 9.528 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 9.306 ; 9.306 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 9.318 ; 9.318 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 9.518 ; 9.518 ; Rise       ; cs              ;
; q[*]      ; cs         ; 9.481 ; 9.481 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 9.228 ; 9.228 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 9.343 ; 9.343 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 9.211 ; 9.211 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 9.220 ; 9.220 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 9.481 ; 9.481 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 9.259 ; 9.259 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 9.271 ; 9.271 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 9.471 ; 9.471 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.372 ; 9.372 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.389 ; 9.389 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.504 ; 9.504 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.372 ; 9.372 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.381 ; 9.381 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.642 ; 9.642 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.420 ; 9.420 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.432 ; 9.432 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.632 ; 9.632 ; Rise       ; clock           ;
; q[*]      ; cs         ; 9.132 ; 9.132 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 9.149 ; 9.149 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 9.264 ; 9.264 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 9.132 ; 9.132 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 9.141 ; 9.141 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 9.402 ; 9.402 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 9.180 ; 9.180 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 9.192 ; 9.192 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 9.392 ; 9.392 ; Rise       ; cs              ;
; q[*]      ; cs         ; 9.211 ; 9.211 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 9.228 ; 9.228 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 9.343 ; 9.343 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 9.211 ; 9.211 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 9.220 ; 9.220 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 9.481 ; 9.481 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 9.259 ; 9.259 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 9.271 ; 9.271 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 9.471 ; 9.471 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[1]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[2]        ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; wren       ; q[3]        ; 6.284 ; 6.284 ; 6.284 ; 6.284 ;
; wren       ; q[4]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; wren       ; q[5]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[6]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[7]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[1]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[2]        ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; wren       ; q[3]        ; 6.284 ; 6.284 ; 6.284 ; 6.284 ;
; wren       ; q[4]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; wren       ; q[5]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[6]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[7]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; q[*]      ; cs         ; 6.028 ;      ; Rise       ; cs              ;
;  q[0]     ; cs         ; 6.048 ;      ; Rise       ; cs              ;
;  q[1]     ; cs         ; 6.063 ;      ; Rise       ; cs              ;
;  q[2]     ; cs         ; 6.028 ;      ; Rise       ; cs              ;
;  q[3]     ; cs         ; 6.038 ;      ; Rise       ; cs              ;
;  q[4]     ; cs         ; 6.043 ;      ; Rise       ; cs              ;
;  q[5]     ; cs         ; 6.048 ;      ; Rise       ; cs              ;
;  q[6]     ; cs         ; 6.063 ;      ; Rise       ; cs              ;
;  q[7]     ; cs         ; 6.043 ;      ; Rise       ; cs              ;
; q[*]      ; cs         ; 6.028 ;      ; Fall       ; cs              ;
;  q[0]     ; cs         ; 6.048 ;      ; Fall       ; cs              ;
;  q[1]     ; cs         ; 6.063 ;      ; Fall       ; cs              ;
;  q[2]     ; cs         ; 6.028 ;      ; Fall       ; cs              ;
;  q[3]     ; cs         ; 6.038 ;      ; Fall       ; cs              ;
;  q[4]     ; cs         ; 6.043 ;      ; Fall       ; cs              ;
;  q[5]     ; cs         ; 6.048 ;      ; Fall       ; cs              ;
;  q[6]     ; cs         ; 6.063 ;      ; Fall       ; cs              ;
;  q[7]     ; cs         ; 6.043 ;      ; Fall       ; cs              ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; q[*]      ; cs         ; 6.028 ;      ; Rise       ; cs              ;
;  q[0]     ; cs         ; 6.048 ;      ; Rise       ; cs              ;
;  q[1]     ; cs         ; 6.063 ;      ; Rise       ; cs              ;
;  q[2]     ; cs         ; 6.028 ;      ; Rise       ; cs              ;
;  q[3]     ; cs         ; 6.038 ;      ; Rise       ; cs              ;
;  q[4]     ; cs         ; 6.043 ;      ; Rise       ; cs              ;
;  q[5]     ; cs         ; 6.048 ;      ; Rise       ; cs              ;
;  q[6]     ; cs         ; 6.063 ;      ; Rise       ; cs              ;
;  q[7]     ; cs         ; 6.043 ;      ; Rise       ; cs              ;
; q[*]      ; cs         ; 6.028 ;      ; Fall       ; cs              ;
;  q[0]     ; cs         ; 6.048 ;      ; Fall       ; cs              ;
;  q[1]     ; cs         ; 6.063 ;      ; Fall       ; cs              ;
;  q[2]     ; cs         ; 6.028 ;      ; Fall       ; cs              ;
;  q[3]     ; cs         ; 6.038 ;      ; Fall       ; cs              ;
;  q[4]     ; cs         ; 6.043 ;      ; Fall       ; cs              ;
;  q[5]     ; cs         ; 6.048 ;      ; Fall       ; cs              ;
;  q[6]     ; cs         ; 6.063 ;      ; Fall       ; cs              ;
;  q[7]     ; cs         ; 6.043 ;      ; Fall       ; cs              ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; q[*]      ; cs         ; 6.028     ;           ; Rise       ; cs              ;
;  q[0]     ; cs         ; 6.048     ;           ; Rise       ; cs              ;
;  q[1]     ; cs         ; 6.063     ;           ; Rise       ; cs              ;
;  q[2]     ; cs         ; 6.028     ;           ; Rise       ; cs              ;
;  q[3]     ; cs         ; 6.038     ;           ; Rise       ; cs              ;
;  q[4]     ; cs         ; 6.043     ;           ; Rise       ; cs              ;
;  q[5]     ; cs         ; 6.048     ;           ; Rise       ; cs              ;
;  q[6]     ; cs         ; 6.063     ;           ; Rise       ; cs              ;
;  q[7]     ; cs         ; 6.043     ;           ; Rise       ; cs              ;
; q[*]      ; cs         ; 6.028     ;           ; Fall       ; cs              ;
;  q[0]     ; cs         ; 6.048     ;           ; Fall       ; cs              ;
;  q[1]     ; cs         ; 6.063     ;           ; Fall       ; cs              ;
;  q[2]     ; cs         ; 6.028     ;           ; Fall       ; cs              ;
;  q[3]     ; cs         ; 6.038     ;           ; Fall       ; cs              ;
;  q[4]     ; cs         ; 6.043     ;           ; Fall       ; cs              ;
;  q[5]     ; cs         ; 6.048     ;           ; Fall       ; cs              ;
;  q[6]     ; cs         ; 6.063     ;           ; Fall       ; cs              ;
;  q[7]     ; cs         ; 6.043     ;           ; Fall       ; cs              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; q[*]      ; cs         ; 6.028     ;           ; Rise       ; cs              ;
;  q[0]     ; cs         ; 6.048     ;           ; Rise       ; cs              ;
;  q[1]     ; cs         ; 6.063     ;           ; Rise       ; cs              ;
;  q[2]     ; cs         ; 6.028     ;           ; Rise       ; cs              ;
;  q[3]     ; cs         ; 6.038     ;           ; Rise       ; cs              ;
;  q[4]     ; cs         ; 6.043     ;           ; Rise       ; cs              ;
;  q[5]     ; cs         ; 6.048     ;           ; Rise       ; cs              ;
;  q[6]     ; cs         ; 6.063     ;           ; Rise       ; cs              ;
;  q[7]     ; cs         ; 6.043     ;           ; Rise       ; cs              ;
; q[*]      ; cs         ; 6.028     ;           ; Fall       ; cs              ;
;  q[0]     ; cs         ; 6.048     ;           ; Fall       ; cs              ;
;  q[1]     ; cs         ; 6.063     ;           ; Fall       ; cs              ;
;  q[2]     ; cs         ; 6.028     ;           ; Fall       ; cs              ;
;  q[3]     ; cs         ; 6.038     ;           ; Fall       ; cs              ;
;  q[4]     ; cs         ; 6.043     ;           ; Fall       ; cs              ;
;  q[5]     ; cs         ; 6.048     ;           ; Fall       ; cs              ;
;  q[6]     ; cs         ; 6.063     ;           ; Fall       ; cs              ;
;  q[7]     ; cs         ; 6.043     ;           ; Fall       ; cs              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -2.163 ; -30.776       ;
; clock ; -1.864 ; -25.992       ;
+-------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; cs    ; -0.488 ; -16.529       ;
; clock ; -0.191 ; -2.441        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.734 ; -230.110              ;
; cs    ; -1.668 ; -436.320              ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'cs'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -2.163 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; cs          ; 0.500        ; -0.220     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.985 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.042     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.976 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; cs           ; cs          ; 0.500        ; -0.033     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.688 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; cs          ; 1.000        ; -0.245     ; 2.442      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
; -1.684 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; clock        ; cs          ; 0.500        ; -0.223     ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.864 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; cs           ; clock       ; 0.500        ; 0.079      ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.567 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.124     ; 2.442      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
; -1.385 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                         ; cs           ; clock       ; 0.500        ; 0.076      ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'cs'                                                                                                                                                                                             ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.488 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.620      ; 0.270      ;
; -0.486 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.622      ; 0.274      ;
; -0.478 ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.614      ; 0.274      ;
; -0.458 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.621      ; 0.301      ;
; -0.441 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 0.607      ; 0.304      ;
; -0.433 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.596      ; 0.301      ;
; -0.430 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.604      ; 0.312      ;
; -0.424 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.598      ; 0.312      ;
; -0.421 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 0.588      ; 0.305      ;
; -0.420 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.588      ; 0.306      ;
; -0.418 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.588      ; 0.308      ;
; -0.400 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.567      ; 0.305      ;
; -0.373 ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; 0.000        ; 0.620      ; 0.385      ;
; -0.367 ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; 0.000        ; 0.627      ; 0.398      ;
; -0.351 ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; 0.000        ; 0.622      ; 0.409      ;
; -0.350 ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; 0.000        ; 0.597      ; 0.385      ;
; -0.348 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.620      ; 0.410      ;
; -0.339 ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; 0.000        ; 0.619      ; 0.418      ;
; -0.336 ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; 0.000        ; 0.608      ; 0.410      ;
; -0.336 ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.595      ; 0.397      ;
; -0.335 ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; 0.000        ; 0.595      ; 0.398      ;
; -0.332 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 0.621      ; 0.427      ;
; -0.331 ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; 0.000        ; 0.620      ; 0.427      ;
; -0.328 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.599      ; 0.409      ;
; -0.327 ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; 0.000        ; 0.605      ; 0.416      ;
; -0.322 ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.607      ; 0.423      ;
; -0.316 ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; 0.000        ; 0.599      ; 0.421      ;
; -0.311 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.597      ; 0.424      ;
; -0.310 ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.599      ; 0.427      ;
; -0.310 ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; 0.000        ; 0.596      ; 0.424      ;
; -0.308 ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; 0.000        ; 0.598      ; 0.428      ;
; -0.305 ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.598      ; 0.431      ;
; -0.305 ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; 0.000        ; 0.595      ; 0.428      ;
; -0.300 ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 0.598      ; 0.436      ;
; -0.299 ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 0.592      ; 0.431      ;
; -0.295 ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; 0.000        ; 0.587      ; 0.430      ;
; -0.294 ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.593      ; 0.437      ;
; -0.291 ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; 0.000        ; 0.591      ; 0.438      ;
; -0.291 ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; 0.000        ; 0.587      ; 0.434      ;
; -0.287 ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; 0.000        ; 0.587      ; 0.438      ;
; -0.286 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 0.588      ; 0.440      ;
; -0.272 ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; 0.000        ; 0.621      ; 0.487      ;
; -0.267 ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; 0.000        ; 0.566      ; 0.437      ;
; -0.253 ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; 0.000        ; 0.589      ; 0.474      ;
; -0.232 ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; 0.000        ; 0.594      ; 0.500      ;
; -0.218 ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; 0.000        ; 0.608      ; 0.528      ;
; -0.181 ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; 0.000        ; 0.598      ; 0.555      ;
; -0.179 ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; 0.000        ; 0.597      ; 0.556      ;
; -0.175 ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; 0.000        ; 0.597      ; 0.560      ;
; -0.172 ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; 0.000        ; 0.592      ; 0.558      ;
; -0.004 ; wire_data[0]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 0.636      ; 0.270      ;
; -0.002 ; wire_data[5]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 0.638      ; 0.274      ;
; 0.006  ; wire_data[6]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 0.630      ; 0.274      ;
; 0.026  ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 0.637      ; 0.301      ;
; 0.043  ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 0.623      ; 0.304      ;
; 0.051  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 0.612      ; 0.301      ;
; 0.054  ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 0.620      ; 0.312      ;
; 0.060  ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 0.614      ; 0.312      ;
; 0.063  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 0.604      ; 0.305      ;
; 0.064  ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 0.604      ; 0.306      ;
; 0.066  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 0.604      ; 0.308      ;
; 0.084  ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 0.583      ; 0.305      ;
; 0.111  ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; cs          ; -0.500       ; 0.636      ; 0.385      ;
; 0.117  ; wire_data[1]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; cs          ; -0.500       ; 0.643      ; 0.398      ;
; 0.133  ; wire_wraddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; cs          ; -0.500       ; 0.638      ; 0.409      ;
; 0.134  ; wire_data[2]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; cs          ; -0.500       ; 0.613      ; 0.385      ;
; 0.136  ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 0.636      ; 0.410      ;
; 0.145  ; wire_rdaddress[0] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; cs          ; -0.500       ; 0.635      ; 0.418      ;
; 0.148  ; wire_rdaddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; cs          ; -0.500       ; 0.624      ; 0.410      ;
; 0.148  ; wire_data[7]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 0.611      ; 0.397      ;
; 0.149  ; wire_data[4]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; cs          ; -0.500       ; 0.611      ; 0.398      ;
; 0.152  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 0.637      ; 0.427      ;
; 0.153  ; wire_wraddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; cs          ; -0.500       ; 0.636      ; 0.427      ;
; 0.156  ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 0.615      ; 0.409      ;
; 0.157  ; wire_wraddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; cs          ; -0.500       ; 0.621      ; 0.416      ;
; 0.162  ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 0.623      ; 0.423      ;
; 0.168  ; wire_rdaddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; cs          ; -0.500       ; 0.615      ; 0.421      ;
; 0.173  ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 0.613      ; 0.424      ;
; 0.174  ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 0.615      ; 0.427      ;
; 0.174  ; wire_wraddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; cs          ; -0.500       ; 0.612      ; 0.424      ;
; 0.176  ; wire_rdaddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; cs          ; -0.500       ; 0.614      ; 0.428      ;
; 0.179  ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 0.614      ; 0.431      ;
; 0.179  ; wire_wraddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; cs          ; -0.500       ; 0.611      ; 0.428      ;
; 0.184  ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 0.614      ; 0.436      ;
; 0.185  ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 0.608      ; 0.431      ;
; 0.189  ; wire_wraddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; cs          ; -0.500       ; 0.603      ; 0.430      ;
; 0.190  ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 0.609      ; 0.437      ;
; 0.193  ; wire_rdaddress[9] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; cs          ; -0.500       ; 0.607      ; 0.438      ;
; 0.193  ; wire_wraddress[7] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; cs          ; -0.500       ; 0.603      ; 0.434      ;
; 0.197  ; wire_wraddress[5] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; cs          ; -0.500       ; 0.603      ; 0.438      ;
; 0.198  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 0.604      ; 0.440      ;
; 0.212  ; wire_rden         ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; cs          ; -0.500       ; 0.637      ; 0.487      ;
; 0.217  ; wire_wraddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; cs          ; -0.500       ; 0.582      ; 0.437      ;
; 0.231  ; wire_wraddress[3] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; cs          ; -0.500       ; 0.605      ; 0.474      ;
; 0.252  ; wire_data[3]      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; cs          ; -0.500       ; 0.610      ; 0.500      ;
; 0.266  ; wire_rdaddress[2] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; cs          ; -0.500       ; 0.624      ; 0.528      ;
; 0.303  ; wire_rdaddress[8] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; cs          ; -0.500       ; 0.614      ; 0.555      ;
; 0.305  ; wire_rdaddress[6] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; cs          ; -0.500       ; 0.613      ; 0.556      ;
; 0.309  ; wire_rdaddress[4] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; cs          ; -0.500       ; 0.613      ; 0.560      ;
; 0.312  ; wire_rdaddress[1] ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; cs          ; -0.500       ; 0.608      ; 0.558      ;
+--------+-------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.191 ; wire_data[0]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 0.823      ; 0.270      ;
; -0.189 ; wire_data[5]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 0.825      ; 0.274      ;
; -0.181 ; wire_data[6]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 0.817      ; 0.274      ;
; -0.161 ; wire_wraddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 0.824      ; 0.301      ;
; -0.144 ; wire_rdaddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 0.810      ; 0.304      ;
; -0.136 ; wire_wraddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 0.799      ; 0.301      ;
; -0.133 ; wire_wraddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 0.807      ; 0.312      ;
; -0.127 ; wire_rdaddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 0.801      ; 0.312      ;
; -0.124 ; wire_wraddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 0.791      ; 0.305      ;
; -0.123 ; wire_wraddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 0.791      ; 0.306      ;
; -0.121 ; wire_wraddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 0.791      ; 0.308      ;
; -0.103 ; wire_wraddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 0.770      ; 0.305      ;
; -0.076 ; wire_rden                                                                                                      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; cs           ; clock       ; -0.500       ; 0.823      ; 0.385      ;
; -0.070 ; wire_data[1]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ; cs           ; clock       ; -0.500       ; 0.830      ; 0.398      ;
; -0.054 ; wire_wraddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ; cs           ; clock       ; -0.500       ; 0.825      ; 0.409      ;
; -0.053 ; wire_data[2]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ; cs           ; clock       ; -0.500       ; 0.800      ; 0.385      ;
; -0.051 ; wire_rdaddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 0.823      ; 0.410      ;
; -0.042 ; wire_rdaddress[0]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; cs           ; clock       ; -0.500       ; 0.822      ; 0.418      ;
; -0.039 ; wire_rdaddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; cs           ; clock       ; -0.500       ; 0.811      ; 0.410      ;
; -0.039 ; wire_data[7]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 0.798      ; 0.397      ;
; -0.038 ; wire_data[4]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ; cs           ; clock       ; -0.500       ; 0.798      ; 0.398      ;
; -0.035 ; wire_wraddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 0.824      ; 0.427      ;
; -0.034 ; wire_wraddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ; cs           ; clock       ; -0.500       ; 0.823      ; 0.427      ;
; -0.031 ; wire_rdaddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 0.802      ; 0.409      ;
; -0.030 ; wire_wraddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ; cs           ; clock       ; -0.500       ; 0.808      ; 0.416      ;
; -0.025 ; wire_rdaddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 0.810      ; 0.423      ;
; -0.019 ; wire_rdaddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; cs           ; clock       ; -0.500       ; 0.802      ; 0.421      ;
; -0.014 ; wire_wraddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 0.800      ; 0.424      ;
; -0.013 ; wire_rdaddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 0.802      ; 0.427      ;
; -0.013 ; wire_wraddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ; cs           ; clock       ; -0.500       ; 0.799      ; 0.424      ;
; -0.011 ; wire_rdaddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg5 ; cs           ; clock       ; -0.500       ; 0.801      ; 0.428      ;
; -0.008 ; wire_rdaddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 0.801      ; 0.431      ;
; -0.008 ; wire_wraddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ; cs           ; clock       ; -0.500       ; 0.798      ; 0.428      ;
; -0.003 ; wire_rdaddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 0.801      ; 0.436      ;
; -0.002 ; wire_rdaddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 0.795      ; 0.431      ;
; 0.002  ; wire_wraddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ; cs           ; clock       ; -0.500       ; 0.790      ; 0.430      ;
; 0.003  ; wire_rdaddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 0.796      ; 0.437      ;
; 0.006  ; wire_rdaddress[9]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg9 ; cs           ; clock       ; -0.500       ; 0.794      ; 0.438      ;
; 0.006  ; wire_wraddress[7]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ; cs           ; clock       ; -0.500       ; 0.790      ; 0.434      ;
; 0.010  ; wire_wraddress[5]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ; cs           ; clock       ; -0.500       ; 0.790      ; 0.438      ;
; 0.011  ; wire_wraddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 0.791      ; 0.440      ;
; 0.025  ; wire_rden                                                                                                      ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; cs           ; clock       ; -0.500       ; 0.824      ; 0.487      ;
; 0.030  ; wire_wraddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ; cs           ; clock       ; -0.500       ; 0.769      ; 0.437      ;
; 0.044  ; wire_wraddress[3]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ; cs           ; clock       ; -0.500       ; 0.792      ; 0.474      ;
; 0.065  ; wire_data[3]                                                                                                   ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ; cs           ; clock       ; -0.500       ; 0.797      ; 0.500      ;
; 0.079  ; wire_rdaddress[2]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; cs           ; clock       ; -0.500       ; 0.811      ; 0.528      ;
; 0.116  ; wire_rdaddress[8]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg8 ; cs           ; clock       ; -0.500       ; 0.801      ; 0.555      ;
; 0.118  ; wire_rdaddress[6]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg6 ; cs           ; clock       ; -0.500       ; 0.800      ; 0.556      ;
; 0.122  ; wire_rdaddress[4]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; cs           ; clock       ; -0.500       ; 0.800      ; 0.560      ;
; 0.125  ; wire_rdaddress[1]                                                                                              ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; cs           ; clock       ; -0.500       ; 0.795      ; 0.558      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_re_reg       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg0 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg1 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg2 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg3 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
; 1.614  ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~portb_address_reg4 ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ; cs           ; clock       ; 0.000        ; 0.208      ; 1.960      ;
+--------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.734 ; 0.393        ; 2.127          ; High Pulse Width ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.734 ; 0.393        ; 2.127          ; Low Pulse Width  ; clock ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'cs'                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[0]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[1]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[2]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[3]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[4]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[5]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[6]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|q_b[7]                          ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a0~portb_re_reg       ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg0 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg1 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg2 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg3 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg4 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg5 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg6 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg7 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg8 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_address_reg9 ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg0  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg1  ;
; -1.668 ; 0.459        ; 2.127          ; High Pulse Width ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
; -1.668 ; 0.459        ; 2.127          ; Low Pulse Width  ; cs    ; Rise       ; BRAM:BRAM_MAIN1|altsyncram:altsyncram_component|altsyncram_v9r1:auto_generated|ram_block1a4~porta_datain_reg2  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data[*]       ; cs         ; 1.805 ; 1.805 ; Fall       ; cs              ;
;  data[0]      ; cs         ; 1.579 ; 1.579 ; Fall       ; cs              ;
;  data[1]      ; cs         ; 1.709 ; 1.709 ; Fall       ; cs              ;
;  data[2]      ; cs         ; 1.667 ; 1.667 ; Fall       ; cs              ;
;  data[3]      ; cs         ; 1.672 ; 1.672 ; Fall       ; cs              ;
;  data[4]      ; cs         ; 1.688 ; 1.688 ; Fall       ; cs              ;
;  data[5]      ; cs         ; 1.592 ; 1.592 ; Fall       ; cs              ;
;  data[6]      ; cs         ; 1.589 ; 1.589 ; Fall       ; cs              ;
;  data[7]      ; cs         ; 1.805 ; 1.805 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; 1.796 ; 1.796 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; 1.684 ; 1.684 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; 1.775 ; 1.775 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; 1.698 ; 1.698 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; 1.796 ; 1.796 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; 1.673 ; 1.673 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; 1.695 ; 1.695 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; 1.679 ; 1.679 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; 1.691 ; 1.691 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; 1.688 ; 1.688 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; 1.766 ; 1.766 ; Fall       ; cs              ;
; rden          ; cs         ; 1.693 ; 1.693 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; 1.935 ; 1.935 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; 1.579 ; 1.579 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; 1.650 ; 1.650 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; 1.777 ; 1.777 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; 1.657 ; 1.657 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; 1.585 ; 1.585 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; 1.779 ; 1.779 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; 1.549 ; 1.549 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; 1.552 ; 1.552 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; 1.630 ; 1.630 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; 1.935 ; 1.935 ; Fall       ; cs              ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; data[*]       ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  data[0]      ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  data[1]      ; cs         ; -1.438 ; -1.438 ; Fall       ; cs              ;
;  data[2]      ; cs         ; -1.396 ; -1.396 ; Fall       ; cs              ;
;  data[3]      ; cs         ; -1.328 ; -1.328 ; Fall       ; cs              ;
;  data[4]      ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
;  data[5]      ; cs         ; -1.321 ; -1.321 ; Fall       ; cs              ;
;  data[6]      ; cs         ; -1.316 ; -1.316 ; Fall       ; cs              ;
;  data[7]      ; cs         ; -1.461 ; -1.461 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; -1.329 ; -1.329 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; -1.411 ; -1.411 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; -1.501 ; -1.501 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; -1.425 ; -1.425 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; -1.455 ; -1.455 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; -1.329 ; -1.329 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; -1.422 ; -1.422 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; -1.403 ; -1.403 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; -1.344 ; -1.344 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; -1.490 ; -1.490 ; Fall       ; cs              ;
; rden          ; cs         ; -1.353 ; -1.353 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; -1.213 ; -1.213 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; -1.240 ; -1.240 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; -1.309 ; -1.309 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; -1.436 ; -1.436 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; -1.302 ; -1.302 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; -1.244 ; -1.244 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; -1.427 ; -1.427 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; -1.276 ; -1.276 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; -1.213 ; -1.213 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; -1.361 ; -1.361 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; -1.660 ; -1.660 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.245 ; 5.245 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.128 ; 5.128 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.208 ; 5.208 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.109 ; 5.109 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.245 ; 5.245 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.148 ; 5.148 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.163 ; 5.163 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.239 ; 5.239 ; Rise       ; clock           ;
; q[*]      ; cs         ; 5.058 ; 5.058 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 4.941 ; 4.941 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 5.021 ; 5.021 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 4.922 ; 4.922 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 4.932 ; 4.932 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 5.058 ; 5.058 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 4.961 ; 4.961 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 4.976 ; 4.976 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 5.052 ; 5.052 ; Rise       ; cs              ;
; q[*]      ; cs         ; 5.042 ; 5.042 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 4.925 ; 4.925 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 5.005 ; 5.005 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 4.906 ; 4.906 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 4.916 ; 4.916 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 5.042 ; 5.042 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 4.945 ; 4.945 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 4.960 ; 4.960 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 5.036 ; 5.036 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.002 ; 5.002 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.002 ; 5.002 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.012 ; 5.012 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.041 ; 5.041 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.056 ; 5.056 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.132 ; 5.132 ; Rise       ; clock           ;
; q[*]      ; cs         ; 4.881 ; 4.881 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 4.900 ; 4.900 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 4.980 ; 4.980 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 4.881 ; 4.881 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 4.891 ; 4.891 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 5.017 ; 5.017 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 4.920 ; 4.920 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 4.935 ; 4.935 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 5.011 ; 5.011 ; Rise       ; cs              ;
; q[*]      ; cs         ; 4.906 ; 4.906 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 4.925 ; 4.925 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 5.005 ; 5.005 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 4.906 ; 4.906 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 4.916 ; 4.916 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 5.042 ; 5.042 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 4.945 ; 4.945 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 4.960 ; 4.960 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 5.036 ; 5.036 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[1]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[2]        ; 3.188 ; 3.188 ; 3.188 ; 3.188 ;
; wren       ; q[3]        ; 3.198 ; 3.198 ; 3.198 ; 3.198 ;
; wren       ; q[4]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
; wren       ; q[5]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[6]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[7]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[1]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[2]        ; 3.188 ; 3.188 ; 3.188 ; 3.188 ;
; wren       ; q[3]        ; 3.198 ; 3.198 ; 3.198 ; 3.198 ;
; wren       ; q[4]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
; wren       ; q[5]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[6]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[7]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------+
; Output Enable Times                                                  ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; q[*]      ; cs         ; 3.068 ;      ; Rise       ; cs              ;
;  q[0]     ; cs         ; 3.088 ;      ; Rise       ; cs              ;
;  q[1]     ; cs         ; 3.103 ;      ; Rise       ; cs              ;
;  q[2]     ; cs         ; 3.068 ;      ; Rise       ; cs              ;
;  q[3]     ; cs         ; 3.078 ;      ; Rise       ; cs              ;
;  q[4]     ; cs         ; 3.083 ;      ; Rise       ; cs              ;
;  q[5]     ; cs         ; 3.088 ;      ; Rise       ; cs              ;
;  q[6]     ; cs         ; 3.103 ;      ; Rise       ; cs              ;
;  q[7]     ; cs         ; 3.083 ;      ; Rise       ; cs              ;
; q[*]      ; cs         ; 3.068 ;      ; Fall       ; cs              ;
;  q[0]     ; cs         ; 3.088 ;      ; Fall       ; cs              ;
;  q[1]     ; cs         ; 3.103 ;      ; Fall       ; cs              ;
;  q[2]     ; cs         ; 3.068 ;      ; Fall       ; cs              ;
;  q[3]     ; cs         ; 3.078 ;      ; Fall       ; cs              ;
;  q[4]     ; cs         ; 3.083 ;      ; Fall       ; cs              ;
;  q[5]     ; cs         ; 3.088 ;      ; Fall       ; cs              ;
;  q[6]     ; cs         ; 3.103 ;      ; Fall       ; cs              ;
;  q[7]     ; cs         ; 3.083 ;      ; Fall       ; cs              ;
+-----------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------+
; Minimum Output Enable Times                                          ;
+-----------+------------+-------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+------+------------+-----------------+
; q[*]      ; cs         ; 3.068 ;      ; Rise       ; cs              ;
;  q[0]     ; cs         ; 3.088 ;      ; Rise       ; cs              ;
;  q[1]     ; cs         ; 3.103 ;      ; Rise       ; cs              ;
;  q[2]     ; cs         ; 3.068 ;      ; Rise       ; cs              ;
;  q[3]     ; cs         ; 3.078 ;      ; Rise       ; cs              ;
;  q[4]     ; cs         ; 3.083 ;      ; Rise       ; cs              ;
;  q[5]     ; cs         ; 3.088 ;      ; Rise       ; cs              ;
;  q[6]     ; cs         ; 3.103 ;      ; Rise       ; cs              ;
;  q[7]     ; cs         ; 3.083 ;      ; Rise       ; cs              ;
; q[*]      ; cs         ; 3.068 ;      ; Fall       ; cs              ;
;  q[0]     ; cs         ; 3.088 ;      ; Fall       ; cs              ;
;  q[1]     ; cs         ; 3.103 ;      ; Fall       ; cs              ;
;  q[2]     ; cs         ; 3.068 ;      ; Fall       ; cs              ;
;  q[3]     ; cs         ; 3.078 ;      ; Fall       ; cs              ;
;  q[4]     ; cs         ; 3.083 ;      ; Fall       ; cs              ;
;  q[5]     ; cs         ; 3.088 ;      ; Fall       ; cs              ;
;  q[6]     ; cs         ; 3.103 ;      ; Fall       ; cs              ;
;  q[7]     ; cs         ; 3.083 ;      ; Fall       ; cs              ;
+-----------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; q[*]      ; cs         ; 3.068     ;           ; Rise       ; cs              ;
;  q[0]     ; cs         ; 3.088     ;           ; Rise       ; cs              ;
;  q[1]     ; cs         ; 3.103     ;           ; Rise       ; cs              ;
;  q[2]     ; cs         ; 3.068     ;           ; Rise       ; cs              ;
;  q[3]     ; cs         ; 3.078     ;           ; Rise       ; cs              ;
;  q[4]     ; cs         ; 3.083     ;           ; Rise       ; cs              ;
;  q[5]     ; cs         ; 3.088     ;           ; Rise       ; cs              ;
;  q[6]     ; cs         ; 3.103     ;           ; Rise       ; cs              ;
;  q[7]     ; cs         ; 3.083     ;           ; Rise       ; cs              ;
; q[*]      ; cs         ; 3.068     ;           ; Fall       ; cs              ;
;  q[0]     ; cs         ; 3.088     ;           ; Fall       ; cs              ;
;  q[1]     ; cs         ; 3.103     ;           ; Fall       ; cs              ;
;  q[2]     ; cs         ; 3.068     ;           ; Fall       ; cs              ;
;  q[3]     ; cs         ; 3.078     ;           ; Fall       ; cs              ;
;  q[4]     ; cs         ; 3.083     ;           ; Fall       ; cs              ;
;  q[5]     ; cs         ; 3.088     ;           ; Fall       ; cs              ;
;  q[6]     ; cs         ; 3.103     ;           ; Fall       ; cs              ;
;  q[7]     ; cs         ; 3.083     ;           ; Fall       ; cs              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; q[*]      ; cs         ; 3.068     ;           ; Rise       ; cs              ;
;  q[0]     ; cs         ; 3.088     ;           ; Rise       ; cs              ;
;  q[1]     ; cs         ; 3.103     ;           ; Rise       ; cs              ;
;  q[2]     ; cs         ; 3.068     ;           ; Rise       ; cs              ;
;  q[3]     ; cs         ; 3.078     ;           ; Rise       ; cs              ;
;  q[4]     ; cs         ; 3.083     ;           ; Rise       ; cs              ;
;  q[5]     ; cs         ; 3.088     ;           ; Rise       ; cs              ;
;  q[6]     ; cs         ; 3.103     ;           ; Rise       ; cs              ;
;  q[7]     ; cs         ; 3.083     ;           ; Rise       ; cs              ;
; q[*]      ; cs         ; 3.068     ;           ; Fall       ; cs              ;
;  q[0]     ; cs         ; 3.088     ;           ; Fall       ; cs              ;
;  q[1]     ; cs         ; 3.103     ;           ; Fall       ; cs              ;
;  q[2]     ; cs         ; 3.068     ;           ; Fall       ; cs              ;
;  q[3]     ; cs         ; 3.078     ;           ; Fall       ; cs              ;
;  q[4]     ; cs         ; 3.083     ;           ; Fall       ; cs              ;
;  q[5]     ; cs         ; 3.088     ;           ; Fall       ; cs              ;
;  q[6]     ; cs         ; 3.103     ;           ; Fall       ; cs              ;
;  q[7]     ; cs         ; 3.083     ;           ; Fall       ; cs              ;
+-----------+------------+-----------+-----------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+---------+---------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack ; -3.037  ; -0.806  ; N/A      ; N/A     ; -1.814              ;
;  clock           ; -2.528  ; -0.654  ; N/A      ; N/A     ; -1.814              ;
;  cs              ; -3.037  ; -0.806  ; N/A      ; N/A     ; -1.753              ;
; Design-wide TNS  ; -84.64  ; -42.8   ; 0.0      ; 0.0     ; -688.21             ;
;  clock           ; -38.248 ; -17.600 ; N/A      ; N/A     ; -240.670            ;
;  cs              ; -46.392 ; -25.200 ; N/A      ; N/A     ; -447.540            ;
+------------------+---------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; data[*]       ; cs         ; 3.216 ; 3.216 ; Fall       ; cs              ;
;  data[0]      ; cs         ; 2.733 ; 2.733 ; Fall       ; cs              ;
;  data[1]      ; cs         ; 3.017 ; 3.017 ; Fall       ; cs              ;
;  data[2]      ; cs         ; 2.956 ; 2.956 ; Fall       ; cs              ;
;  data[3]      ; cs         ; 2.960 ; 2.960 ; Fall       ; cs              ;
;  data[4]      ; cs         ; 2.982 ; 2.982 ; Fall       ; cs              ;
;  data[5]      ; cs         ; 2.773 ; 2.773 ; Fall       ; cs              ;
;  data[6]      ; cs         ; 2.767 ; 2.767 ; Fall       ; cs              ;
;  data[7]      ; cs         ; 3.216 ; 3.216 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; 3.214 ; 3.214 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; 2.990 ; 2.990 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; 3.183 ; 3.183 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; 3.000 ; 3.000 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; 3.214 ; 3.214 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; 2.969 ; 2.969 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; 3.001 ; 3.001 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; 2.972 ; 2.972 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; 2.980 ; 2.980 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; 2.984 ; 2.984 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; 3.178 ; 3.178 ; Fall       ; cs              ;
; rden          ; cs         ; 2.987 ; 2.987 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; 3.481 ; 3.481 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; 2.737 ; 2.737 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; 2.932 ; 2.932 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; 3.150 ; 3.150 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; 2.924 ; 2.924 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; 2.758 ; 2.758 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; 3.211 ; 3.211 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; 2.683 ; 2.683 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; 2.703 ; 2.703 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; 2.844 ; 2.844 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; 3.481 ; 3.481 ; Fall       ; cs              ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; data[*]       ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  data[0]      ; cs         ; -1.303 ; -1.303 ; Fall       ; cs              ;
;  data[1]      ; cs         ; -1.438 ; -1.438 ; Fall       ; cs              ;
;  data[2]      ; cs         ; -1.396 ; -1.396 ; Fall       ; cs              ;
;  data[3]      ; cs         ; -1.328 ; -1.328 ; Fall       ; cs              ;
;  data[4]      ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
;  data[5]      ; cs         ; -1.321 ; -1.321 ; Fall       ; cs              ;
;  data[6]      ; cs         ; -1.316 ; -1.316 ; Fall       ; cs              ;
;  data[7]      ; cs         ; -1.461 ; -1.461 ; Fall       ; cs              ;
; rdaddress[*]  ; cs         ; -1.329 ; -1.329 ; Fall       ; cs              ;
;  rdaddress[0] ; cs         ; -1.411 ; -1.411 ; Fall       ; cs              ;
;  rdaddress[1] ; cs         ; -1.501 ; -1.501 ; Fall       ; cs              ;
;  rdaddress[2] ; cs         ; -1.425 ; -1.425 ; Fall       ; cs              ;
;  rdaddress[3] ; cs         ; -1.455 ; -1.455 ; Fall       ; cs              ;
;  rdaddress[4] ; cs         ; -1.329 ; -1.329 ; Fall       ; cs              ;
;  rdaddress[5] ; cs         ; -1.422 ; -1.422 ; Fall       ; cs              ;
;  rdaddress[6] ; cs         ; -1.403 ; -1.403 ; Fall       ; cs              ;
;  rdaddress[7] ; cs         ; -1.347 ; -1.347 ; Fall       ; cs              ;
;  rdaddress[8] ; cs         ; -1.344 ; -1.344 ; Fall       ; cs              ;
;  rdaddress[9] ; cs         ; -1.490 ; -1.490 ; Fall       ; cs              ;
; rden          ; cs         ; -1.353 ; -1.353 ; Fall       ; cs              ;
; wraddress[*]  ; cs         ; -1.213 ; -1.213 ; Fall       ; cs              ;
;  wraddress[0] ; cs         ; -1.240 ; -1.240 ; Fall       ; cs              ;
;  wraddress[1] ; cs         ; -1.309 ; -1.309 ; Fall       ; cs              ;
;  wraddress[2] ; cs         ; -1.436 ; -1.436 ; Fall       ; cs              ;
;  wraddress[3] ; cs         ; -1.302 ; -1.302 ; Fall       ; cs              ;
;  wraddress[4] ; cs         ; -1.244 ; -1.244 ; Fall       ; cs              ;
;  wraddress[5] ; cs         ; -1.427 ; -1.427 ; Fall       ; cs              ;
;  wraddress[6] ; cs         ; -1.276 ; -1.276 ; Fall       ; cs              ;
;  wraddress[7] ; cs         ; -1.213 ; -1.213 ; Fall       ; cs              ;
;  wraddress[8] ; cs         ; -1.361 ; -1.361 ; Fall       ; cs              ;
;  wraddress[9] ; cs         ; -1.660 ; -1.660 ; Fall       ; cs              ;
+---------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 9.829 ; 9.829 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 9.576 ; 9.576 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 9.691 ; 9.691 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 9.559 ; 9.559 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 9.568 ; 9.568 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 9.829 ; 9.829 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 9.607 ; 9.607 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 9.619 ; 9.619 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 9.819 ; 9.819 ; Rise       ; clock           ;
; q[*]      ; cs         ; 9.528 ; 9.528 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 9.275 ; 9.275 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 9.390 ; 9.390 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 9.258 ; 9.258 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 9.267 ; 9.267 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 9.528 ; 9.528 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 9.306 ; 9.306 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 9.318 ; 9.318 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 9.518 ; 9.518 ; Rise       ; cs              ;
; q[*]      ; cs         ; 9.481 ; 9.481 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 9.228 ; 9.228 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 9.343 ; 9.343 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 9.211 ; 9.211 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 9.220 ; 9.220 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 9.481 ; 9.481 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 9.259 ; 9.259 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 9.271 ; 9.271 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 9.471 ; 9.471 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; q[*]      ; clock      ; 5.002 ; 5.002 ; Rise       ; clock           ;
;  q[0]     ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  q[1]     ; clock      ; 5.101 ; 5.101 ; Rise       ; clock           ;
;  q[2]     ; clock      ; 5.002 ; 5.002 ; Rise       ; clock           ;
;  q[3]     ; clock      ; 5.012 ; 5.012 ; Rise       ; clock           ;
;  q[4]     ; clock      ; 5.138 ; 5.138 ; Rise       ; clock           ;
;  q[5]     ; clock      ; 5.041 ; 5.041 ; Rise       ; clock           ;
;  q[6]     ; clock      ; 5.056 ; 5.056 ; Rise       ; clock           ;
;  q[7]     ; clock      ; 5.132 ; 5.132 ; Rise       ; clock           ;
; q[*]      ; cs         ; 4.881 ; 4.881 ; Rise       ; cs              ;
;  q[0]     ; cs         ; 4.900 ; 4.900 ; Rise       ; cs              ;
;  q[1]     ; cs         ; 4.980 ; 4.980 ; Rise       ; cs              ;
;  q[2]     ; cs         ; 4.881 ; 4.881 ; Rise       ; cs              ;
;  q[3]     ; cs         ; 4.891 ; 4.891 ; Rise       ; cs              ;
;  q[4]     ; cs         ; 5.017 ; 5.017 ; Rise       ; cs              ;
;  q[5]     ; cs         ; 4.920 ; 4.920 ; Rise       ; cs              ;
;  q[6]     ; cs         ; 4.935 ; 4.935 ; Rise       ; cs              ;
;  q[7]     ; cs         ; 5.011 ; 5.011 ; Rise       ; cs              ;
; q[*]      ; cs         ; 4.906 ; 4.906 ; Fall       ; cs              ;
;  q[0]     ; cs         ; 4.925 ; 4.925 ; Fall       ; cs              ;
;  q[1]     ; cs         ; 5.005 ; 5.005 ; Fall       ; cs              ;
;  q[2]     ; cs         ; 4.906 ; 4.906 ; Fall       ; cs              ;
;  q[3]     ; cs         ; 4.916 ; 4.916 ; Fall       ; cs              ;
;  q[4]     ; cs         ; 5.042 ; 5.042 ; Fall       ; cs              ;
;  q[5]     ; cs         ; 4.945 ; 4.945 ; Fall       ; cs              ;
;  q[6]     ; cs         ; 4.960 ; 4.960 ; Fall       ; cs              ;
;  q[7]     ; cs         ; 5.036 ; 5.036 ; Fall       ; cs              ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[1]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[2]        ; 6.274 ; 6.274 ; 6.274 ; 6.274 ;
; wren       ; q[3]        ; 6.284 ; 6.284 ; 6.284 ; 6.284 ;
; wren       ; q[4]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
; wren       ; q[5]        ; 6.294 ; 6.294 ; 6.294 ; 6.294 ;
; wren       ; q[6]        ; 6.309 ; 6.309 ; 6.309 ; 6.309 ;
; wren       ; q[7]        ; 6.289 ; 6.289 ; 6.289 ; 6.289 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; wren       ; q[0]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[1]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[2]        ; 3.188 ; 3.188 ; 3.188 ; 3.188 ;
; wren       ; q[3]        ; 3.198 ; 3.198 ; 3.198 ; 3.198 ;
; wren       ; q[4]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
; wren       ; q[5]        ; 3.208 ; 3.208 ; 3.208 ; 3.208 ;
; wren       ; q[6]        ; 3.223 ; 3.223 ; 3.223 ; 3.223 ;
; wren       ; q[7]        ; 3.203 ; 3.203 ; 3.203 ; 3.203 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 96       ; 0        ; 0        ; 0        ;
; cs         ; clock    ; 96       ; 146      ; 0        ; 0        ;
; clock      ; cs       ; 192      ; 0        ; 192      ; 0        ;
; cs         ; cs       ; 192      ; 292      ; 192      ; 292      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 96       ; 0        ; 0        ; 0        ;
; cs         ; clock    ; 96       ; 146      ; 0        ; 0        ;
; clock      ; cs       ; 192      ; 0        ; 192      ; 0        ;
; cs         ; cs       ; 192      ; 292      ; 192      ; 292      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 31    ; 31   ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 29 23:10:27 2022
Info: Command: quartus_sta BRAM -c BRAM
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 29 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'BRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
    Info (332105): create_clock -period 1.000 -name cs cs
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: datac  to: combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.037       -46.392 cs 
    Info (332119):    -2.528       -38.248 clock 
Info (332146): Worst-case hold slack is -0.806
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.806       -25.200 cs 
    Info (332119):    -0.654       -17.600 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -240.670 clock 
    Info (332119):    -1.753      -447.540 cs 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: datac  to: combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.163
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.163       -30.776 cs 
    Info (332119):    -1.864       -25.992 clock 
Info (332146): Worst-case hold slack is -0.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.488       -16.529 cs 
    Info (332119):    -0.191        -2.441 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.734
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.734      -230.110 clock 
    Info (332119):    -1.668      -436.320 cs 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4540 megabytes
    Info: Processing ended: Fri Apr 29 23:10:28 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


