<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2324" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2324{left:96px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t2_2324{left:345px;bottom:48px;letter-spacing:-0.22px;word-spacing:0.08px;}
#t3_2324{left:811px;bottom:48px;letter-spacing:-0.12px;}
#t4_2324{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t5_2324{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t6_2324{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_2324{left:96px;bottom:934px;letter-spacing:0.13px;word-spacing:-0.71px;}
#t8_2324{left:96px;bottom:916px;letter-spacing:0.13px;}
#t9_2324{left:96px;bottom:892px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_2324{left:118px;bottom:865px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tb_2324{left:118px;bottom:846px;letter-spacing:0.12px;word-spacing:-0.02px;}
#tc_2324{left:118px;bottom:828px;letter-spacing:0.12px;word-spacing:0.01px;}
#td_2324{left:118px;bottom:797px;letter-spacing:0.12px;word-spacing:-0.01px;}
#te_2324{left:118px;bottom:779px;letter-spacing:0.12px;word-spacing:0.01px;}
#tf_2324{left:118px;bottom:761px;letter-spacing:0.12px;word-spacing:0.01px;}
#tg_2324{left:118px;bottom:742px;letter-spacing:0.12px;word-spacing:0.01px;}
#th_2324{left:118px;bottom:724px;letter-spacing:0.12px;word-spacing:0.01px;}
#ti_2324{left:118px;bottom:706px;letter-spacing:0.12px;word-spacing:0.01px;}
#tj_2324{left:118px;bottom:687px;letter-spacing:0.03px;word-spacing:0.06px;}
#tk_2324{left:118px;bottom:669px;letter-spacing:0.05px;word-spacing:0.04px;}
#tl_2324{left:96px;bottom:638px;letter-spacing:0.11px;word-spacing:0.01px;}
#tm_2324{left:118px;bottom:611px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tn_2324{left:118px;bottom:593px;letter-spacing:0.12px;word-spacing:-0.01px;}
#to_2324{left:118px;bottom:574px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tp_2324{left:118px;bottom:556px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tq_2324{left:118px;bottom:538px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tr_2324{left:118px;bottom:519px;letter-spacing:0.12px;word-spacing:-0.01px;}
#ts_2324{left:118px;bottom:501px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tt_2324{left:118px;bottom:483px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_2324{left:96px;bottom:452px;letter-spacing:0.13px;word-spacing:0.01px;}
#tv_2324{left:96px;bottom:426px;letter-spacing:-0.16px;}
#tw_2324{left:96px;bottom:398px;letter-spacing:0.12px;word-spacing:-0.67px;}
#tx_2324{left:96px;bottom:380px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ty_2324{left:96px;bottom:361px;letter-spacing:0.12px;word-spacing:0.01px;}
#tz_2324{left:96px;bottom:336px;letter-spacing:-0.16px;}
#t10_2324{left:96px;bottom:308px;letter-spacing:0.13px;}
#t11_2324{left:96px;bottom:285px;letter-spacing:0.16px;word-spacing:0.05px;}
#t12_2324{left:96px;bottom:262px;letter-spacing:0.12px;word-spacing:-0.67px;}
#t13_2324{left:96px;bottom:244px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t14_2324{left:96px;bottom:225px;letter-spacing:0.12px;}
#t15_2324{left:96px;bottom:203px;letter-spacing:0.16px;word-spacing:0.05px;}
#t16_2324{left:96px;bottom:180px;letter-spacing:0.12px;word-spacing:-0.34px;}
#t17_2324{left:96px;bottom:161px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t18_2324{left:96px;bottom:1016px;letter-spacing:0.32px;}
#t19_2324{left:96px;bottom:987px;letter-spacing:0.3px;}
#t1a_2324{left:551px;bottom:1016px;letter-spacing:0.22px;word-spacing:-0.32px;}
#t1b_2324{left:481px;bottom:987px;letter-spacing:0.21px;}
#t1c_2324{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2324{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2324{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2324{font-size:15px;font-family:Arial_62w;color:#000;}
.s4_2324{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s5_2324{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s6_2324{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s7_2324{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2324" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2324Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2324" style="-webkit-user-select: none;"><object width="935" height="1210" data="2324/2324.svg" type="image/svg+xml" id="pdf2324" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2324" class="t s1_2324">Instruction Reference </span><span id="t2_2324" class="t s1_2324">PMADDUBSW, VPMADDUBSW </span><span id="t3_2324" class="t s1_2324">363 </span>
<span id="t4_2324" class="t s1_2324">26568—Rev. 3.25—November 2021 </span><span id="t5_2324" class="t s1_2324">AMD64 Technology </span>
<span id="t6_2324" class="t s2_2324">Multiplies and adds sets of two packed 8-bit unsigned values from the first source operand and two </span>
<span id="t7_2324" class="t s2_2324">packed 8-bit signed values from the second source operand, with signed saturation; writes eight 16-bit </span>
<span id="t8_2324" class="t s2_2324">sums to the destination. </span>
<span id="t9_2324" class="t s2_2324">For the 128-bit form of the instruction, the following operations are performed: </span>
<span id="ta_2324" class="t s3_2324">dest is the destination register – either an XMM register or the corresponding YMM register. </span>
<span id="tb_2324" class="t s3_2324">src1 is the first source operand. src2 is the second source operand. </span>
<span id="tc_2324" class="t s3_2324">Ssum() is a function that returns the saturated 16-bit signed sum of its arguments. </span>
<span id="td_2324" class="t s3_2324">dest[15:0] = Ssum(src1[7:0] * src2[7:0], src1[15:8] * src2[15:8]) </span>
<span id="te_2324" class="t s3_2324">dest[31:16] = Ssum(src1[23:16] * src2[23:16], src1[31:24] * src2[31:24]) </span>
<span id="tf_2324" class="t s3_2324">dest[47:32] = Ssum(src1[39:32] * src2[39:32], src1[47:40] * src2[47:40]) </span>
<span id="tg_2324" class="t s3_2324">dest[63:48] = Ssum(src1[55:48] * src2[55:48], src1[63:56] * src2[63:56]) </span>
<span id="th_2324" class="t s3_2324">dest[79:64] = Ssum(src1[71:64] * src2[71:64], src1[79:72] * src2[79:72]) </span>
<span id="ti_2324" class="t s3_2324">dest[95:80] = Ssum(src1[87:80] * src2[87:80], src1[95:88] * src2[95:88]) </span>
<span id="tj_2324" class="t s3_2324">dest[111:96] = Ssum(src1[103:96] * src2[103:96]], src1[111:104] * src2[111:104]) </span>
<span id="tk_2324" class="t s3_2324">dest[127:112] = Ssum(src1[119:112] * src2[119:112], src1[127:120] * src2[127:120]) </span>
<span id="tl_2324" class="t s2_2324">Additionally, for the 256-bit form of the instruction, the following operations are performed: </span>
<span id="tm_2324" class="t s3_2324">dest[143:128] = Ssum(src1[135:128] * src2[135:128], src1[143:136] * src2[143:136]) </span>
<span id="tn_2324" class="t s3_2324">dest[159:144] = Ssum(src1[151:144] * src2[151:144], src1[159:152] * src2[159:152]) </span>
<span id="to_2324" class="t s3_2324">dest[175:160] = Ssum(src1[167:160] * src2[167:160], src1[175:168] * src2[175:168]) </span>
<span id="tp_2324" class="t s3_2324">dest[191:176] = Ssum(src1[183:176] * src2[183:176], src1[191:184] * src2[191:184]) </span>
<span id="tq_2324" class="t s3_2324">dest[207:192] = Ssum(src1[199:192] * src2[199:192], src1[207:200] * src2[207:200]) </span>
<span id="tr_2324" class="t s3_2324">dest[223:208] = Ssum(src1[215:208] * src2[215:208], src1[223:216] * src2[223:216]) </span>
<span id="ts_2324" class="t s3_2324">dest[239:224] = Ssum(src1[231:224] * src2[231:224], src1[239:232] * src2[239:232]) </span>
<span id="tt_2324" class="t s3_2324">dest[255:240] = Ssum(src1[247:240] * src2[247:240], src1[255:248] * src2[255:248]) </span>
<span id="tu_2324" class="t s2_2324">There are legacy and extended forms of the instruction: </span>
<span id="tv_2324" class="t s4_2324">PMADDUBSW </span>
<span id="tw_2324" class="t s2_2324">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="tx_2324" class="t s2_2324">a 128-bit memory location. The first source register is also the destination. Bits [255:128] of the </span>
<span id="ty_2324" class="t s2_2324">YMM register that corresponds to the destination are not affected. </span>
<span id="tz_2324" class="t s4_2324">VPMADDUBSW </span>
<span id="t10_2324" class="t s2_2324">The extended form of the instruction has 128-bit and 256-bit encodings. </span>
<span id="t11_2324" class="t s5_2324">XMM Encoding </span>
<span id="t12_2324" class="t s2_2324">The first source operand is an XMM register. The second source operand is either an XMM register or </span>
<span id="t13_2324" class="t s2_2324">a 128-bit memory location. The destination is a third XMM register. Bits [255:128] of the YMM reg- </span>
<span id="t14_2324" class="t s2_2324">ister that corresponds to the destination are cleared. </span>
<span id="t15_2324" class="t s5_2324">YMM Encoding </span>
<span id="t16_2324" class="t s2_2324">The first source operand is a YMM register. The second source operand is either a YMM register or a </span>
<span id="t17_2324" class="t s2_2324">256-bit memory location. The destination is a third YMM register. </span>
<span id="t18_2324" class="t s6_2324">PMADDUBSW </span>
<span id="t19_2324" class="t s6_2324">VPMADDUBSW </span>
<span id="t1a_2324" class="t s6_2324">Packed Multiply and Add </span>
<span id="t1b_2324" class="t s6_2324">Unsigned Byte to Signed Word </span>
<span id="t1c_2324" class="t s7_2324">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
