

================================================================
== Vivado HLS Report for 'rms_norm_24_s'
================================================================
* Date:           Fri Dec  6 14:33:03 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_64th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.731 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      372|      372| 3.720 us | 3.720 us |  372|  372|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |       Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sqrt_fixed_42_26_s_fu_127  |sqrt_fixed_42_26_s  |       17|       17| 0.170 us | 0.170 us |    1|    1| function |
        +-------------------------------+--------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RMS_NORM_LOOP_1  |       96|       96|         4|          -|          -|    24|    no    |
        |- RMS_NORM_LOOP_2  |      216|      216|         9|          -|          -|    24|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    376|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     14|    4239|   7372|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    367|    -|
|Register         |        -|      -|     600|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     23|    4839|   8115|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       4|     15|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |            Instance           |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |dut_mul_40s_42ns_bkb_U2        |dut_mul_40s_42ns_bkb  |        0|      5|   205|    88|    0|
    |dut_mul_72s_40s_7dEe_U4        |dut_mul_72s_40s_7dEe  |        0|      9|   441|   256|    0|
    |dut_udiv_33s_29nscud_U3        |dut_udiv_33s_29nscud  |        0|      0|   406|   247|    0|
    |grp_sqrt_fixed_42_26_s_fu_127  |sqrt_fixed_42_26_s    |        0|      0|  3187|  6781|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                          |                      |        0|     14|  4239|  7372|    0|
    +-------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_283_p2       |     *    |      4|  0|  29|          40|          33|
    |mul_ln1192_fu_167_p2       |     *    |      5|  0|  29|          40|          40|
    |i_1_fu_268_p2              |     +    |      0|  0|  15|           5|           1|
    |i_fu_142_p2                |     +    |      0|  0|  15|           5|           1|
    |ret_V_fu_181_p2            |     +    |      0|  0|  63|          56|          56|
    |sub_ln1148_fu_206_p2       |     -    |      0|  0|  88|           1|          81|
    |sub_ln1227_fu_236_p2       |     -    |      0|  0|  43|           1|          36|
    |icmp_ln46_fu_136_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln51_fu_262_p2        |   icmp   |      0|  0|  11|           5|           5|
    |select_ln1148_1_fu_242_p3  |  select  |      0|  0|  36|           1|          36|
    |select_ln1148_fu_229_p3    |  select  |      0|  0|  36|           1|          36|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      9|  0| 376|         160|         330|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm           |  325|         73|    1|         73|
    |i1_0_reg_116        |    9|          2|    5|         10|
    |i_0_reg_105         |    9|          2|    5|         10|
    |input_0_V_address0  |   15|          3|    5|         15|
    |p_Val2_s_reg_93     |    9|          2|   40|         80|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  367|         82|   56|        188|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |agg_result_V_i_reg_351    |  29|   0|   29|          0|
    |ap_CS_fsm                 |  72|   0|   72|          0|
    |i1_0_reg_116              |   5|   0|    5|          0|
    |i_0_reg_105               |   5|   0|    5|          0|
    |i_1_reg_369               |   5|   0|    5|          0|
    |i_reg_310                 |   5|   0|    5|          0|
    |input_0_V_addr_4_reg_379  |   5|   0|    5|          0|
    |mul_ln1118_reg_389        |  72|   0|   72|          0|
    |mul_ln1148_reg_335        |  81|   0|   81|          0|
    |mul_ln1192_reg_325        |  56|   0|   56|          0|
    |p_Val2_s_reg_93           |  40|   0|   40|          0|
    |reg_132                   |  40|   0|   40|          0|
    |select_ln1148_1_reg_346   |  36|   0|   36|          0|
    |tmp_72_reg_340            |  36|   0|   36|          0|
    |trunc_ln_reg_399          |  40|   0|   40|          0|
    |weight_V_load_reg_384     |  40|   0|   40|          0|
    |zext_ln1118_reg_361       |  33|   0|   72|         39|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 600|   0|  639|         39|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_start            |  in |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_done             | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_idle             | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|ap_ready            | out |    1| ap_ctrl_hs | rms_norm<24> | return value |
|input_0_V_address0  | out |    5|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_we0       | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_d0        | out |   40|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0        |  in |   40|  ap_memory |   input_0_V  |     array    |
|weight_V_address0   | out |    5|  ap_memory |   weight_V   |     array    |
|weight_V_ce0        | out |    1|  ap_memory |   weight_V   |     array    |
|weight_V_q0         |  in |   40|  ap_memory |   weight_V   |     array    |
+--------------------+-----+-----+------------+--------------+--------------+

