
main.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
0800a0d0 l    d  .ARM	00000000 .ARM
0800a0d8 l    d  .init_array	00000000 .init_array
0800a0e0 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000a44 l    d  .bss	00000000 .bss
20000e54 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 /tmp/cc1ScvIu.o
f1e0f85f l       *ABS*	00000000 BootRAM
08005fa8 l       .text	00000000 LoopCopyDataInit
08005fa0 l       .text	00000000 CopyDataInit
08005fbc l       .text	00000000 LoopFillZerobss
08005fb6 l       .text	00000000 FillZerobss
08005fce l       .text	00000000 LoopForever
08005fe4 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
08000188 l     F .text	00000000 __do_global_dtors_aux
20000a44 l       .bss	00000000 completed.8122
0800a0e0 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080001ac l     F .text	00000000 frame_dummy
20000a48 l       .bss	00000000 object.8127
0800a0dc l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 ge_adc.c
00000000 l    df *ABS*	00000000 ge_gpio.c
08009ba4 l     O .text	000000ae _ge_pin_num
08009c54 l     O .text	0000015c _ge_pin_port
00000000 l    df *ABS*	00000000 ge_lcd.c
00000000 l    df *ABS*	00000000 ge_system.c
00000000 l    df *ABS*	00000000 ge_timer.c
00000000 l    df *ABS*	00000000 ge_vcom.c
00000000 l    df *ABS*	00000000 HD44780_F3.c
08009db0 l     O .text	00000004 CSWTCH.14
00000000 l    df *ABS*	00000000 usb_istr.c
00000000 l    df *ABS*	00000000 usb_prop.c
00000000 l    df *ABS*	00000000 usb_pwr.c
00000000 l    df *ABS*	00000000 usb_core.c
08001438 l     F .text	000000ac DataStageIn
00000000 l    df *ABS*	00000000 usb_init.c
00000000 l    df *ABS*	00000000 usb_int.c
00000000 l    df *ABS*	00000000 usb_mem.c
00000000 l    df *ABS*	00000000 usb_regs.c
00000000 l    df *ABS*	00000000 usb_sil.c
00000000 l    df *ABS*	00000000 usb_endp.c
00000000 l    df *ABS*	00000000 stm32f30x_adc.c
00000000 l    df *ABS*	00000000 stm32f30x_exti.c
00000000 l    df *ABS*	00000000 stm32f30x_gpio.c
00000000 l    df *ABS*	00000000 stm32f30x_misc.c
00000000 l    df *ABS*	00000000 stm32f30x_rcc.c
200001a4 l     O .data	00000010 APBAHBPrescTable
200001b4 l     O .data	0000001a ADCPrescTable
00000000 l    df *ABS*	00000000 stm32f30x_tim.c
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_ldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 hw_config.c
080058f4 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 lab2.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 newlib_stubs.c
20000a84 l     O .bss	00000004 heap_end.7579
00000000 l    df *ABS*	00000000 system_stm32f30x.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
08009f34 l     O .text	00000010 zeroes.6911
08009f44 l     O .text	00000010 blanks.6910
00000000 l    df *ABS*	00000000 __call_atexit.c
0800764c l     F .text	00000014 register_fini
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 dtoa.c
0800766c l     F .text	0000012c quorem
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 locale.c
200005fc l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800a080 l     O .text	0000000c p05.5302
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 vfprintf.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 usb_desc.c
00000000 l    df *ABS*	00000000 impure.c
200001d0 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 /home/green-electronics/ee155_tools/gcc-arm-none-eabi-4_9-2015q2/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crti.o
00000000 l    df *ABS*	00000000 /home/green-electronics/ee155_tools/gcc-arm-none-eabi-4_9-2015q2/bin/../lib/gcc/arm-none-eabi/4.9.3/armv7e-m/fpu/crtn.o
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
0800a0e4 l       .fini_array	00000000 __fini_array_end
20000a44 l       .bss	00000000 __bss_start__
20000e54 l       .bss	00000000 __bss_end__
00000200 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 software_init_hook
0800a0e0 l       .fini_array	00000000 __fini_array_start
0800a0e0 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
0800a0d8 l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
0800a0d8 l       .init_array	00000000 __init_array_start
0800a0d8 l       .init_array	00000000 __preinit_array_start
00000000 l       *UND*	00000000 free
08003cc8 g     F .text	00000012 TIM_TimeBaseStructInit
08005fe4  w    F .text	00000002 RTC_Alarm_IRQHandler
080006e0 g     F .text	00000020 gpio_write_pin
20000e4a g     O .bss	00000002 SaveRState
080020a8 g     F .text	00000026 SetEPRxValid
20000bc0 g     O .bss	00000004 calibration_value_adc1
08005fe4  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
08002ccc g     F .text	0000000a ADC_StartConversion
08000afc g     F .text	0000000c vcom_available
080034fc g     F .text	0000000c RCC_HSICmd
08005fe4  w    F .text	00000002 TIM8_CC_IRQHandler
0800039c g     F .text	0000002c adc_stop
08004108 g     F .text	00000012 TIM_ForcedOC2Config
08005838 g     F .text	00000012 .hidden __aeabi_dcmple
08003528 g     F .text	00000018 RCC_LSEDriveConfig
08005ab4 g     F .text	00000034 CDC_Send_DATA
080023dc g     F .text	00000020 GetEPRxCount
080050f4 g     F .text	0000002e .hidden __gnu_uldivmod_helper
08003564 g     F .text	0000000c RCC_PLLCmd
080029f0 g     F .text	0000000a ADC_DisableCmd
08001f1c g     F .text	0000000c SetISTR
08005774 g     F .text	0000007a .hidden __cmpdf2
20000a78 g     O .bss	00000004 remotewakeupon
08002df4 g     F .text	00000014 ADC_ChannelOffset3Cmd
08002de0 g     F .text	00000014 ADC_ChannelOffset2Cmd
08000d70 g     F .text	00000024 HD44780_PutStr
08005fe4  w    F .text	00000002 DebugMon_Handler
080040e4 g     F .text	00000004 TIM_SetCompare2
080039cc g     F .text	00000018 RCC_AHBPeriphResetCmd
08004138 g     F .text	0000000c TIM_ForcedOC5Config
200000bc g     O .data	00000004 packet_sent
08003394 g     F .text	00000028 GPIO_PinAFConfig
08005774 g     F .text	0000007a .hidden __eqdf2
08004658 g     F .text	00000018 TIM_SelectCOM
08005128 g     F .text	0000029c .hidden __divdi3
08000680 g     F .text	00000060 gpio_setup_pin
08003acc g     F .text	0000000c RCC_ClearITPendingBit
08001648 g     F .text	00000098 Standard_SetEndPointFeature
20000bd0 g     O .bss	00000040 _ge_tim_periods
08004bcc g     F .text	0000005a .hidden __floatdidf
08003368 g     F .text	0000000c GPIO_ReadOutputDataBit
080042d0 g     F .text	0000001c TIM_CCxCmd
08001c74 g     F .text	00000038 USB_Init
080045a0 g     F .text	00000016 TIM_SetIC4Prescaler
08004670 g     F .text	00000018 TIM_CCPreloadControl
08005fe4  w    F .text	00000002 TIM1_CC_IRQHandler
08002714 g     F .text	0000000a ByteSwap
20000ac0 g     O .bss	00000001 HSEStartUpStatus
08005fe4  w    F .text	00000002 HardFault_Handler
08001f28 g     F .text	0000000c GetISTR
20000a74 g     O .bss	00000001 Request
08008c2c g     F .text	00000002 __malloc_unlock
08002170 g     F .text	0000001e ClearEPDoubleBuff
08002e1c g     F .text	00000014 ADC_DMACmd
080022f4 g     F .text	00000020 GetEPTxAddr
08005fe4  w    F .text	00000002 USB_HP_IRQHandler
08004154 g     F .text	0000000c TIM_OC1PreloadConfig
08000780 g     F .text	00000020 SysTick_Handler
080029bc g     F .text	0000000a ADC_StartCalibration
20000a81 g     O .bss	00000001 btn_pressed
08003590 g     F .text	0000000c RCC_MCOConfig
080033d0 g     F .text	00000070 NVIC_Init
08005fe4  w    F .text	00000002 PVD_IRQHandler
08002f98 g     F .text	00000016 ADC_GetITStatus
080096f0 g     F .text	000000c6 memmove
08000c54 g     F .text	00000024 hd44780_wr_cmd
0800a0e4 g       .fini_array	00000000 _sidata
08005fe4  w    F .text	00000002 PendSV_Handler
08002a20 g     F .text	00000022 ADC_SelectDifferentialMode
08005fe4  w    F .text	00000002 NMI_Handler
08002350 g     F .text	00000028 SetEPCountRxReg
08008c30 g     F .text	0000004c _Balloc
20000b10 g     O .bss	00000002 voltage_reading
0800a0d8 g       .ARM	00000000 __exidx_end
08005fe4  w    F .text	00000002 EXTI3_IRQHandler
080047cc g     F .text	00000020 TIM_ETRClockMode2Config
080004f4 g     F .text	0000006c adc_set_fs
08003a14 g     F .text	00000018 RCC_ITConfig
08005764 g     F .text	0000008a .hidden __gtdf2
08004254 g     F .text	0000000c TIM_OC1NPolarityConfig
08002334 g     F .text	0000001c SetEPTxCount
08002dcc g     F .text	00000014 ADC_ChannelOffset1Cmd
080040f8 g     F .text	00000010 TIM_ForcedOC1Config
08003d40 g     F .text	0000001a TIM_UIFRemap
08000fb0 g     F .text	00000010 Virtual_Com_Port_Get_Interface_Setting
0800063c g     F .text	00000042 gpio_deinit
080046dc g     F .text	00000016 TIM_DMACmd
20000e18 g     O .bss	00000002 SaveState
080047a4 g     F .text	00000026 TIM_ETRClockMode1Config
0800458c g     F .text	00000012 TIM_SetIC3Prescaler
2000014c g     O .data	00000008 Device_Descriptor
080041fc g     F .text	0000000c TIM_ClearOC3Ref
08002920 g     F .text	00000078 ADC_CommonInit
20000abc g     O .bss	00000004 errno
20000114 g     O .data	00000008 linecoding
20000b12 g     O .bss	00000002 zero_amps
0800a0d0 g       .text	00000000 _etext
08002cd8 g     F .text	00000008 ADC_GetStartConversionStatus
20000a44 g       .bss	00000000 _sbss
08009db4 g     O .text	00000032 Virtual_Com_Port_StringProduct
08002f30 g     F .text	0000000c ADC_GetFlagStatus
20000b14 g     O .bss	00000001 c_cal_already
08002ed0 g     F .text	00000008 ADC_GetStartInjectedConversionStatus
0800359c g     F .text	00000014 RCC_SYSCLKConfig
08005800 g     F .text	00000010 .hidden __aeabi_cdcmple
20000b18 g     O .bss	0000003c adc_reg_callbacks
08001f04 g     F .text	0000000c SetCNTR
08002fb8 g     F .text	00000034 EXTI_DeInit
08003a74 g     F .text	00000032 RCC_WaitForHSEStartUp
20000e50 g     O .bss	00000004 Receive_length
08001fc4 g     F .text	00000032 SetEPTxStatus
200000dc g     O .data	0000001c pEpInt_OUT
08002660 g     F .text	00000020 GetEPDblBuf1Count
080016e0 g     F .text	00000024 Standard_SetDeviceFeature
080004e4 g     F .text	00000010 adc_callback
08000c9c g     F .text	00000002 hd44780_Delay
08002eec g     F .text	00000014 ADC_InjectedDiscModeCmd
080040f0 g     F .text	00000004 TIM_SetCompare5
08002eb8 g     F .text	0000000a ADC_StartInjectedConversion
08003978 g     F .text	0000000c RCC_BackupResetCmd
080021f8 g     F .text	0000001e ToggleDTOG_RX
0800202c g     F .text	0000002a SetDouBleBuffEPStall
0800270c g     F .text	00000006 ToWord
08002ce0 g     F .text	0000000a ADC_StopConversion
08004644 g     F .text	00000014 TIM_CtrlPWMOutputs
08005630 g     F .text	00000134 memcpy
08003440 g     F .text	00000014 NVIC_SetVectorTable
08005a14 g     F .text	00000050 USB_Interrupts_Config
080057f0 g     F .text	00000020 .hidden __aeabi_cdrcmple
080029a8 g     F .text	00000014 ADC_Cmd
080023fc g     F .text	0000003c SetEPDblBuffAddr
08006180 g     F .text	000014cc _svfprintf_r
08004b5c g     F .text	00000022 .hidden __floatsidf
20000b54 g     O .bss	0000003c data_buf
08002cec g     F .text	00000010 ADC_DiscModeChannelCountConfig
0800576c g     F .text	00000082 .hidden __ltdf2
08003584 g     F .text	0000000c RCC_ClockSecuritySystemCmd
08001570 g     F .text	000000d8 Standard_ClearFeature
08005fe4  w    F .text	00000002 EXTI0_IRQHandler
08002770 g     F .text	00000024 USB_SIL_Read
08005fe4  w    F .text	00000002 I2C2_EV_IRQHandler
08002498 g     F .text	00000020 GetEPDblBuf1Addr
08003aa8 g     F .text	00000010 RCC_ClearFlag
080058c4 g     F .text	00000000 .hidden __aeabi_uldivmod
08003da8 g     F .text	0000001a TIM_Cmd
0800417c g     F .text	0000000e TIM_OC4PreloadConfig
08005fe4  w    F .text	00000002 FPU_IRQHandler
080027a0 g     F .text	00000080 EP3_OUT_Callback
0800921c g     F .text	0000005c __fpclassifyd
08002fb0 g     F .text	00000008 ADC_ClearITPendingBit
20000a70 g     O .bss	00000004 wCNTR
08005fe4  w    F .text	00000002 EXTI2_TS_IRQHandler
08000ff0 g     F .text	00000024 Virtual_Com_Port_init
080024b8 g     F .text	000000c8 SetEPDblBuffCount
08005fe4  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
08001764 g     F .text	00000378 Setup0_Process
080034d8 g     F .text	00000010 RCC_HSEConfig
00000000  w      *UND*	00000000 malloc
200000b8 g     O .data	00000004 _ge_usb_timeout
080046b0 g     F .text	00000008 TIM_ClearFlag
08001f4c g     F .text	0000000c GetDADDR
08009fb8 g     O .text	000000c8 __mprec_tens
080046cc g     F .text	00000008 TIM_ClearITPendingBit
080021e0 g     F .text	00000016 ClearEP_CTR_TX
08005fe4  w    F .text	00000002 UsageFault_Handler
08003cfc g     F .text	00000004 TIM_GetCounter
0800399c g     F .text	00000018 RCC_APB2PeriphClockCmd
0800504c g     F .text	00000040 .hidden __fixunsdfsi
08004560 g     F .text	00000004 TIM_GetCapture3
08000560 g     F .text	00000098 ADC1_2_IRQHandler
20000a90 g     O .bss	00000004 __malloc_top_pad
080020f0 g     F .text	0000001e ClearEP_KIND
08003274 g     F .text	000000ba GPIO_Init
0800354c g     F .text	00000018 RCC_PLLConfig
0800071c g     F .text	00000004 lcd_putc
08003888 g     F .text	00000020 RCC_ADCCLKConfig
08004b3c g     F .text	0000001e .hidden __aeabi_ui2d
08008668 g     F .text	00000008 _localeconv_r
080029fc g     F .text	00000008 ADC_GetDisableCmdStatus
20000b90 g     O .bss	0000001e chan_order
08008db0 g     F .text	00000012 __i2b
20000000 g       .data	00000000 _sdata
08005fe4  w    F .text	00000002 SPI1_IRQHandler
080048b8 g     F .text	00000000 .hidden __aeabi_drsub
08002a6c g     F .text	0000000c ADC_AnalogWatchdogCmd
08000a48 g     F .text	00000044 vcom_init
08009278 g     F .text	00000024 _sbrk_r
08004558 g     F .text	00000004 TIM_GetCapture1
08004234 g     F .text	00000012 TIM_SelectOCREFClear
20000dee g     O .bss	00000002 wIstr
0800346c g     F .text	00000018 SysTick_CLKSourceConfig
08003390 g     F .text	00000004 GPIO_Write
08000fd8 g     F .text	00000018 Virtual_Com_Port_SetLineCoding
08005fe4  w    F .text	00000002 TIM6_DAC_IRQHandler
08003374 g     F .text	00000006 GPIO_ReadOutputData
08003ec8 g     F .text	00000070 TIM_OC3Init
08003508 g     F .text	00000020 RCC_LSEConfig
20000e1c g     O .bss	00000004 pProperty
08005824 g     F .text	00000012 .hidden __aeabi_dcmplt
0800396c g     F .text	0000000c RCC_RTCCLKCmd
08002e40 g     F .text	00000052 ADC_InjectedChannelConfig
080014e4 g     F .text	0000003c Standard_SetConfiguration
20000a8c g     O .bss	00000004 __malloc_max_sbrked_mem
080042c0 g     F .text	0000000e TIM_OC6PolarityConfig
08004b80 g     F .text	0000003a .hidden __extendsfdf2
08004e7c g     F .text	000001d0 .hidden __aeabi_ddiv
08005fe4  w    F .text	00000002 TIM8_UP_IRQHandler
08003ad8 g     F .text	00000140 TIM_DeInit
08002a78 g     F .text	00000028 ADC_AnalogWatchdog1ThresholdsConfig
080039b4 g     F .text	00000018 RCC_APB1PeriphClockCmd
08002280 g     F .text	00000020 SetEPAddress
080048c4 g     F .text	00000276 .hidden __adddf3
08000720 g     F .text	00000004 lcd_goto
08003ab8 g     F .text	00000014 RCC_GetITStatus
080045e0 g     F .text	00000014 TIM_Break1Config
08002aa0 g     F .text	00000020 ADC_AnalogWatchdog2ThresholdsConfig
08002a44 g     F .text	00000014 ADC_SelectQueueOfContextMode
08005b30 g     F .text	00000014 meter_init
080003c8 g     F .text	00000038 adc_deinit
0800a0d0 g       .ARM	00000000 __exidx_start
08004c28 g     F .text	00000254 .hidden __aeabi_dmul
20000a6c g     O .bss	00000004 esof_counter
200000f8 g     O .data	0000001c pEpInt_IN
08009f30 g     O .text	00000004 _global_impure_ptr
20000c10 g     O .bss	00000040 _ge_tim_callbacks
080097b8 g     F .text	000003ec _realloc_r
08005fe8 g     F .text	00000050 __libc_init_array
080046a4 g     F .text	0000000c TIM_GetFlagStatus
08005fe4  w    F .text	00000002 DMA2_Channel2_IRQHandler
08003984 g     F .text	00000018 RCC_AHBPeriphClockCmd
080053c4 g     F .text	0000026a .hidden __udivdi3
08005fe4  w    F .text	00000002 DMA1_Channel4_IRQHandler
08009e58 g     O .text	00000012 Virtual_Com_Port_DeviceDescriptor
08002be0 g     F .text	000000c2 ADC_RegularChannelConfig
080041c4 g     F .text	0000000c TIM_OC3FastConfig
08002478 g     F .text	00000020 GetEPDblBuf0Addr
08000728 g     F .text	00000004 lcd_clear
0800a090 g     O .text	00000028 __mprec_bigtens
08004b3c g     F .text	0000001e .hidden __floatunsidf
20000e20 g     O .bss	00000001 EPindex
08005e58 g     F .text	00000048 _sbrk
08009044 g     F .text	00000046 __mcmp
08002d10 g     F .text	00000006 ADC_GetConversionValue
20000c50 g     O .bss	00000004 _ge_tim_max_counter
080046f4 g     F .text	00000018 TIM_SelectCCDMA
08004050 g     F .text	00000014 TIM_SelectGC5C2
08009e10 g     O .text	00000004 Virtual_Com_Port_StringLangID
08000700 g     F .text	00000018 gpio_read_pin
2000011c g     O .data	00000030 Device_Property
08002ca4 g     F .text	00000012 ADC_RegularChannelSequencerLengthConfig
0800a0b8 g     F .text	00000000 _init
080025e0 g     F .text	00000060 SetEPDblBuf1Count
080013ac g     F .text	0000008c Standard_GetStatus
08003d90 g     F .text	00000016 TIM_SetClockDivision
20000a82 g     O .bss	00000001 state
08002b14 g     F .text	00000024 ADC_AnalogWatchdog3SingleChannelConfig
08002458 g     F .text	00000020 SetEPDblBuf1Addr
2000015c g     O .data	00000020 String_Descriptor
08002238 g     F .text	00000024 ClearDTOG_RX
08005fe4  w    F .text	00000002 USART3_IRQHandler
08003190 g     F .text	00000018 EXTI_ClearITPendingBit
08009de8 g     O .text	00000026 Virtual_Com_Port_StringVendor
08005c7c g     F .text	0000001e setup_buttons
0800863c g     F .text	0000002c __libc_fini_array
080029e8 g     F .text	00000006 ADC_GetCalibrationStatus
20000e54 g       .bss	00000000 _ebss
08001c70 g     F .text	00000002 NOP_Process
20000a60 g     O .bss	00000004 _ge_delay_time
08005fe4  w    F .text	00000002 DMA1_Channel7_IRQHandler
08003dc4 g     F .text	00000090 TIM_OC1Init
080059a4 g     F .text	00000016 Set_USBClock
08004170 g     F .text	0000000c TIM_OC3PreloadConfig
08005f9c  w    F .text	00000034 Reset_Handler
20000bc4 g     O .bss	00000004 calibration_value_adc2
08001f10 g     F .text	0000000c GetCNTR
08003360 g     F .text	00000006 GPIO_ReadInputData
08003cf8 g     F .text	00000004 TIM_SetAutoreload
08008d14 g     F .text	00000040 __hi0bits
08005fe4  w    F .text	00000002 CAN1_RX1_IRQHandler
08004198 g     F .text	0000000e TIM_OC6PreloadConfig
08005874 g     F .text	0000004e .hidden __fixdfsi
08001520 g     F .text	00000050 Standard_SetInterface
08005fe4  w    F .text	00000002 UART5_IRQHandler
08002378 g     F .text	00000044 SetEPRxCount
08003a2c g     F .text	00000048 RCC_GetFlagStatus
20000cec g     O .bss	00000100 _vcom_buf
08005fe4  w    F .text	00000002 ADC3_IRQHandler
080007a0 g     F .text	000000c8 timer_init
08002ea4 g     F .text	00000012 ADC_ExternalTriggerInjectedConfig
08002720 g     F .text	00000028 USB_SIL_Init
08005b44 g     F .text	000000ec meter_display
08001f40 g     F .text	0000000c SetDADDR
0800337c g     F .text	00000004 GPIO_SetBits
0800112c g     F .text	00000030 PowerOn
08005fe4  w    F .text	00000002 TIM4_IRQHandler
08003130 g     F .text	00000020 EXTI_GetFlagStatus
080048c4 g     F .text	00000276 .hidden __aeabi_dadd
080035b0 g     F .text	00000010 RCC_GetSYSCLKSource
0800576c g     F .text	00000082 .hidden __ledf2
08003d5c g     F .text	0000001a TIM_ARRPreloadConfig
0800290c g     F .text	00000014 ADC_InjectedStructInit
20000a66 g     O .bss	00000001 _vcom_buf_corrupt
08000f18 g     F .text	00000014 Virtual_Com_Port_Status_In
08003384 g     F .text	0000000a GPIO_WriteBit
08002e08 g     F .text	00000014 ADC_ChannelOffset4Cmd
08002ed8 g     F .text	00000014 ADC_AutoInjectedConvCmd
0800403c g     F .text	00000014 TIM_SelectGC5C1
08001cac g     F .text	00000180 CTR_LP
08005fe4  w    F .text	00000002 DMA2_Channel1_IRQHandler
08008ef8 g     F .text	000000a0 __pow5mult
0800035c g     F .text	00000040 adc_start
08004bbc g     F .text	0000006a .hidden __aeabi_ul2d
08004144 g     F .text	0000000e TIM_ForcedOC6Config
20000c54 g     O .bss	00000004 _ge_tim_num_timers
00000000  w      *UND*	00000000 __deregister_frame_info
08005c9c g     F .text	00000028 start_conversion
08005fe4  w    F .text	00000002 I2C1_EV_IRQHandler
08000908 g     F .text	00000028 timer_start
20000e4c g     O .bss	00000002 SaveTState
08002058 g     F .text	00000012 GetEPTxStatus
08000f8c g     F .text	00000024 Virtual_Com_Port_NoData_Setup
08000ca0 g     F .text	000000b0 HD44780_Init
08001f58 g     F .text	00000010 SetBTABLE
080046b8 g     F .text	00000014 TIM_GetITStatus
08005af4 g     F .text	00000024 calibrate_offset
080035fc g     F .text	0000028c RCC_GetClocksFreq
20000c58 g     O .bss	00000004 _ge_tim_count
08005860 g     F .text	00000012 .hidden __aeabi_dcmpgt
2000017c g     O .data	00000024 User_Standard_Requests
08005fe4  w    F .text	00000002 DMA1_Channel6_IRQHandler
0800408c g     F .text	00000052 TIM_SelectOCxM
08005fe4  w    F .text	00000002 UART4_IRQHandler
08005fe4  w    F .text	00000002 DMA2_Channel4_IRQHandler
08008b94 g     F .text	00000092 memchr
08003110 g     F .text	00000020 EXTI_GenerateSWInterrupt
200000c0 g     O .data	0000001a Virtual_Com_Port_StringSerial
08009540 g     F .text	000001b0 _free_r
08001180 g     F .text	000000e4 Suspend
080048b0 g     F .text	00000006 TIM_RemapConfig
0800096c g     F .text	000000dc TIM3_IRQHandler
08005fe4  w    F .text	00000002 RCC_IRQHandler
20000bc8 g     O .bss	00000004 curr_chan
0800584c g     F .text	00000012 .hidden __aeabi_dcmpge
20000e24 g     O .bss	0000001c Device_Info
08001f34 g     F .text	0000000c GetFNR
20000bae g     O .bss	00000001 v_cal_already
08005fe4  w    F .text	00000002 DMA1_Channel1_IRQHandler
080041a8 g     F .text	0000000c TIM_OC1FastConfig
080048c0 g     F .text	0000027a .hidden __aeabi_dsub
0800135c g     F .text	00000028 Standard_GetConfiguration
08005fe4 g       .text	00000002 Default_Handler
20000a40 g     O .data	00000004 __malloc_sbrk_base
08005fe4  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
08003150 g     F .text	00000018 EXTI_ClearFlag
08002e30 g     F .text	00000010 ADC_DMAConfig
08004bbc g     F .text	0000006a .hidden __floatundidf
20000e40 g     O .bss	00000004 pUser_Standard_Requests
08008f98 g     F .text	000000aa __lshift
08002438 g     F .text	00000020 SetEPDblBuf0Addr
08004160 g     F .text	0000000e TIM_OC2PreloadConfig
08003950 g     F .text	00000010 RCC_RTCCLKConfig
08002748 g     F .text	00000026 USB_SIL_Write
080047ec g     F .text	0000000e TIM_SelectInputTrigger
080021c8 g     F .text	00000016 ClearEP_CTR_RX
0800929c g     F .text	00000104 __ssprint_r
08000d54 g     F .text	0000001c HD44780_GotoXY
08005fe4  w    F .text	00000002 EXTI15_10_IRQHandler
08004688 g     F .text	00000016 TIM_ITConfig
080093a0 g     F .text	000000a4 __register_exitproc
080023bc g     F .text	00000020 GetEPTxCount
08003e54 g     F .text	00000074 TIM_OC2Init
08002d3c g     F .text	00000024 ADC_SetChannelOffset1
08002640 g     F .text	00000020 GetEPDblBuf0Count
08000868 g     F .text	00000034 timer_deinit
08002fec g     F .text	00000114 EXTI_Init
08008dc4 g     F .text	00000134 __multiply
20000ac4 g     O .bss	00000040 Receive_Buffer
20000a94 g     O .bss	00000028 __malloc_current_mallinfo
08000ef4 g     F .text	00000018 Virtual_Com_Port_SetConfiguration
08009160 g     F .text	000000ba __d2b
08001bc0 g     F .text	00000040 SetDeviceAddress
08002d84 g     F .text	00000024 ADC_SetChannelOffset3
08001ee4 g     F .text	00000020 PMAToUserBufferCopy
08005b18 g     F .text	0000000c calibrate_voltage
08002ae0 g     F .text	0000000e ADC_AnalogWatchdog1SingleChannelConfig
08003cdc g     F .text	00000006 TIM_PrescalerConfig
08002ec4 g     F .text	0000000a ADC_StopInjectedConversion
080022d4 g     F .text	00000020 SetEPRxAddr
08004218 g     F .text	0000000c TIM_ClearOC5Ref
08002f6c g     F .text	0000002c ADC_ClearCommonFlag
20000000 g     O .data	0000005c adc_bank_map
08004608 g     F .text	00000014 TIM_Break1Cmd
08003380 g     F .text	00000004 GPIO_ResetBits
080042a0 g     F .text	0000000e TIM_OC4PolarityConfig
080047fc g     F .text	00000012 TIM_SelectOutputTrigger
08005fe4  w    F .text	00000002 TIM7_IRQHandler
20000a68 g     O .bss	00000001 bIntPackSOF
08000400 g     F .text	000000e4 adc_enable_channel
08004b5c g     F .text	00000022 .hidden __aeabi_i2d
080022a0 g     F .text	00000012 GetEPAddress
080021ac g     F .text	0000001c GetRxStallStatus
080040e8 g     F .text	00000004 TIM_SetCompare3
08001f74 g     F .text	0000000e SetENDPOINT
08001c00 g     F .text	00000070 In0_Process
08001264 g     F .text	00000020 Resume_Init
08004810 g     F .text	00000010 TIM_SelectOutputTrigger2
08003f38 g     F .text	00000058 TIM_OC4Init
08000bb0 g     F .text	00000090 hd44780_wr_lo_nibble
08000724 g     F .text	00000004 lcd_puts
08004898 g     F .text	00000018 TIM_SelectHallSensor
08005124  w    F .text	00000002 .hidden __aeabi_ldiv0
08005fe4  w    F .text	00000002 EXTI9_5_IRQHandler
08004e7c g     F .text	000001d0 .hidden __divdf3
08002d18 g     F .text	00000024 ADC_GetDualModeConversionValue
08005fe4  w    F .text	00000002 TAMPER_STAMP_IRQHandler
08005fe4  w    F .text	00000002 RTC_WKUP_IRQHandler
20000634 g     O .data	00000408 __malloc_av_
08004c28 g     F .text	00000254 .hidden __muldf3
20000e14 g     O .bss	00000002 StatusInfo
08004568 g     F .text	00000010 TIM_SetIC1Prescaler
20000e44 g     O .bss	00000004 pInformation
08001f94 g     F .text	0000001c SetEPType
20000bb0 g     O .bss	00000002 current_reading
08008c28 g     F .text	00000002 __malloc_lock
0800206c g     F .text	00000012 GetEPRxStatus
20000df0 g     O .bss	00000002 ResumeS
08009444 g     F .text	0000005e _calloc_r
08003168 g     F .text	00000028 EXTI_GetITStatus
08004128 g     F .text	0000000e TIM_ForcedOC4Config
08005fe4  w    F .text	00000002 SPI2_IRQHandler
080029c8 g     F .text	00000006 ADC_GetCalibrationValue
08006038 g     F .text	0000009a memset
0800418c g     F .text	0000000c TIM_OC5PreloadConfig
08005fe4  w    F .text	00000002 MemManage_Handler
080034e8 g     F .text	00000014 RCC_AdjustHSICalibrationValue
08002cb8 g     F .text	00000012 ADC_ExternalTriggerConfig
08000718 g     F .text	00000004 lcd_init
08005cc4 g     F .text	00000140 main
08000768 g     F .text	00000018 delay_ms
08000d50 g     F .text	00000004 HD44780_PutChar
20000a88 g     O .bss	00000004 __malloc_max_total_mem
080020d0 g     F .text	0000001e SetEP_KIND
08004718 g     F .text	00000016 TIM_ITRxExternalClockConfig
08004280 g     F .text	0000000e TIM_OC3PolarityConfig
08000d94 g     F .text	00000006 HD44780_ClrScr
08001384 g     F .text	00000028 Standard_GetInterface
08005fe4  w    F .text	00000002 SVC_Handler
08000fc0 g     F .text	00000018 Virtual_Com_Port_GetLineCoding
08005fe4  w    F .text	00000002 DMA2_Channel5_IRQHandler
08000a8c g     F .text	00000014 vcom_send
08000f0c g     F .text	0000000c Virtual_Com_Port_SetDeviceAddress
080001e8 g     F .text	00000048 adc_enable_clocks
08007798 g     F .text	00000ea2 _dtoa_r
08008670 g     F .text	00000524 _malloc_r
0800470c g     F .text	0000000c TIM_InternalClockConfig
08004248 g     F .text	0000000c TIM_OC1PolarityConfig
080041b4 g     F .text	0000000e TIM_OC2FastConfig
08004bcc g     F .text	0000005a .hidden __aeabi_l2d
080035d4 g     F .text	00000014 RCC_PCLK1Config
08002ac0 g     F .text	00000020 ADC_AnalogWatchdog3ThresholdsConfig
08001fb0 g     F .text	00000012 GetEPType
08003100 g     F .text	0000000e EXTI_StructInit
08002ba8 g     F .text	00000038 ADC_VbatCmd
00000000  w      *UND*	00000000 __libc_fini
08003cf4 g     F .text	00000004 TIM_SetCounter
08005fe4  w    F .text	00000002 DMA1_Channel5_IRQHandler
08003944 g     F .text	0000000c RCC_USBCLKConfig
08005fe4  w    F .text	00000002 USB_LP_IRQHandler
08002b70 g     F .text	00000038 ADC_VrefintCmd
08005fe4  w    F .text	00000002 EXTI4_IRQHandler
08002f40 g     F .text	0000002c ADC_GetCommonFlagStatus
08000b08 g     F .text	00000004 USB_LP_CAN1_RX0_IRQHandler
080094a4 g     F .text	0000009c _malloc_trim_r
08001f68 g     F .text	0000000c GetBTABLE
080035e8 g     F .text	00000014 RCC_PCLK2Config
080040ec g     F .text	00000004 TIM_SetCompare4
08002b38 g     F .text	00000038 ADC_TempSensorCmd
0800455c g     F .text	00000004 TIM_GetCapture2
08003d00 g     F .text	00000006 TIM_GetPrescaler
080041ec g     F .text	0000000e TIM_ClearOC2Ref
08000aa0 g     F .text	00000030 vcom_read
08005ea0 g     F .text	000000fc SystemInit
20000bb4 g     O .bss	00000004 volts_per_div
08004308 g     F .text	0000012a TIM_ICInit
080031a8 g     F .text	000000cc GPIO_DeInit
08005774 g     F .text	0000007a .hidden __nedf2
0800a0c4 g     F .text	00000000 _fini
20000bb8 g     O .bss	00000004 amps_per_div
08002e94 g     F .text	0000000e ADC_InjectedSequencerLengthConfig
08000f30 g     F .text	0000005c Virtual_Com_Port_Data_Setup
08005fe4  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
08001e2c g     F .text	00000080 CTR_HP
08005fe4  w    F .text	00000002 USB_HP_CAN1_TX_IRQHandler
080060d4 g     F .text	0000004c sprintf
0800110c g     F .text	00000020 Virtual_Com_Port_GetStringDescriptor
08003484 g     F .text	00000054 RCC_DeInit
20000c5c g     O .bss	00000040 _ge_tim_type
08004434 g     F .text	00000010 TIM_ICStructInit
08002218 g     F .text	0000001e ToggleDTOG_TX
08007660 g     F .text	0000000c atexit
08004444 g     F .text	00000112 TIM_PWMIConfig
08005fe4  w    F .text	00000002 DMA1_Channel3_IRQHandler
08002998 g     F .text	0000000e ADC_CommonStructInit
080028c4 g     F .text	00000016 ADC_StructInit
08002f1c g     F .text	00000012 ADC_ITConfig
080029d0 g     F .text	00000006 ADC_SetCalibrationValue
200005f8 g     O .data	00000004 _impure_ptr
08000230 g     F .text	0000012c adc_init
08001704 g     F .text	0000001c Standard_GetDescriptorData
08001f84 g     F .text	00000010 GetENDPOINT
08000930 g     F .text	0000003c timer_stop
08005fe4  w    F .text	00000002 ADC4_IRQHandler
08000b20 g     F .text	00000090 hd44780_wr_hi_nibble
08004270 g     F .text	0000000e TIM_OC2NPolarityConfig
08003454 g     F .text	00000018 NVIC_SystemLPConfig
080041e0 g     F .text	0000000c TIM_ClearOC1Ref
08001adc g     F .text	000000e4 Out0_Process
08005fe4  w    F .text	00000002 WWDG_IRQHandler
080039fc g     F .text	00000018 RCC_APB1PeriphResetCmd
08002f3c g     F .text	00000004 ADC_ClearFlag
08003570 g     F .text	00000014 RCC_PREDIV1Config
08002130 g     F .text	0000001e Set_Status_Out
08002794 g     F .text	0000000c EP1_IN_Callback
20000dec g     O .bss	00000002 _vcom_buf_available
080059bc g     F .text	00000058 Leave_LowPowerMode
08005c48 g     F .text	00000034 change_state
08003f90 g     F .text	00000058 TIM_OC5Init
08005fe4  w    F .text	00000002 TIM2_IRQHandler
08002080 g     F .text	00000026 SetEPTxValid
08003d24 g     F .text	0000001a TIM_UpdateRequestConfig
0800411c g     F .text	0000000c TIM_ForcedOC3Config
08004730 g     F .text	00000074 TIM_TIxExternalClockConfig
0800504c g     F .text	00000040 .hidden __aeabi_d2uiz
08003330 g     F .text	00000014 GPIO_StructInit
08002680 g     F .text	00000044 GetEPDblBufDir
08002820 g     F .text	00000058 ADC_DeInit
080040f4 g     F .text	00000004 TIM_SetCompare6
08004630 g     F .text	00000012 TIM_BDTRStructInit
08004078 g     F .text	00000014 TIM_OCStructInit
08004290 g     F .text	0000000e TIM_OC3NPolarityConfig
080045f4 g     F .text	00000014 TIM_Break2Config
08005fe4  w    F .text	00000002 COMP7_IRQHandler
08002878 g     F .text	0000004c ADC_Init
2000a000 g       *ABS*	00000000 _estack
080042ec g     F .text	0000001c TIM_CCxNCmd
08005fe4  w    F .text	00000002 COMP1_2_3_IRQHandler
080028dc g     F .text	0000002e ADC_InjectedInit
08005fe4  w    F .text	00000002 EXTI1_IRQHandler
08005810 g     F .text	00000012 .hidden __aeabi_dcmpeq
08004834 g     F .text	00000012 TIM_SelectMasterSlaveMode
08000c78 g     F .text	00000024 hd44780_wr_data
08004224 g     F .text	0000000e TIM_ClearOC6Ref
08005e04 g     F .text	00000054 _write
20000a80 g     O .bss	00000001 Data_Mul_MaxPacketSize
20000a44 g       .data	00000000 _edata
08004564 g     F .text	00000004 TIM_GetCapture4
08000ad0 g     F .text	00000014 vcom_corrupt
08001100 g     F .text	0000000c Virtual_Com_Port_GetConfigDescriptor
08002da8 g     F .text	00000024 ADC_SetChannelOffset4
08001720 g     F .text	00000044 Post0_Process
0800115c g     F .text	00000024 PowerOff
08005c30 g     F .text	00000018 my_adc_callback
08003c18 g     F .text	000000b0 TIM_TimeBaseInit
08000d9c g     F .text	00000158 USB_Istr
08002f00 g     F .text	0000001a ADC_GetInjectedConversionValue
08002d60 g     F .text	00000024 ADC_SetChannelOffset2
08001ff8 g     F .text	00000032 SetEPRxStatus
0800591c g     F .text	00000088 Set_System
08009e14 g     O .text	00000043 Virtual_Com_Port_ConfigDescriptor
08002a04 g     F .text	0000001c ADC_VoltageRegulatorCmd
08002580 g     F .text	00000060 SetEPDblBuf0Count
080026c4 g     F .text	00000046 FreeUserBuffer
08005fe4  w    F .text	00000002 USART2_IRQHandler
08005fe4  w    F .text	00000002 COMP4_5_6_IRQHandler
20000a3c g     O .data	00000004 __malloc_trim_threshold
20000bcc g     O .bss	00000004 num_channels
08000000 g     O .isr_vector	00000000 g_pfnVectors
0800225c g     F .text	00000024 ClearDTOG_TX
0800908c g     F .text	000000d2 __mdiff
08005874 g     F .text	0000004e .hidden __aeabi_d2iz
20000df4 g     O .bss	00000020 EP
080046d4 g     F .text	00000008 TIM_DMAConfig
08002cfc g     F .text	00000014 ADC_DiscModeCmd
080038e8 g     F .text	0000005c RCC_USARTCLKConfig
0800072c g     F .text	0000003c ge_init
08005b24 g     F .text	0000000c calibrate_current
080022b4 g     F .text	00000020 SetEPTxAddr
08005fe4  w    F .text	00000002 I2C2_ER_IRQHandler
08005fe4  w    F .text	00000002 DMA1_Channel2_IRQHandler
08004064 g     F .text	00000014 TIM_SelectGC5C3
080038c8 g     F .text	00000020 RCC_TIMCLKConfig
080046a0 g     F .text	00000004 TIM_GenerateEvent
20000b04 g     O .bss	00000008 EXTI_InitStructure
08005a80 g     F .text	00000034 Get_SerialNum
08005fe4  w    F .text	00000002 TIM8_BRK_IRQHandler
20000a64 g     O .bss	00000001 _vcom_buf_head
20000c9c g     O .bss	00000010 _ge_tim_state
08005124  w    F .text	00000002 .hidden __aeabi_idiv0
080045b8 g     F .text	00000026 TIM_BDTRConfig
080038a8 g     F .text	00000020 RCC_I2CCLKConfig
20000154 g     O .data	00000008 Config_Descriptor
08002110 g     F .text	0000001e Clear_Status_Out
08005fe4  w    F .text	00000002 CAN1_SCE_IRQHandler
08003960 g     F .text	0000000c RCC_I2SCLKConfig
08005fe4  w    F .text	00000002 FLASH_IRQHandler
0800089c g     F .text	0000006c timer_register
08001eac g     F .text	00000036 UserToPMABufferCopy
0800461c g     F .text	00000014 TIM_Break2Cmd
080029d8 g     F .text	00000010 ADC_SelectCalibrationMode
08003344 g     F .text	00000010 GPIO_PinLockConfig
08005fe4  w    F .text	00000002 BusFault_Handler
08005fe4  w    F .text	00000002 USART1_IRQHandler
08005a64 g     F .text	0000001c USB_Cable_Config
08002a58 g     F .text	00000014 ADC_AutoDelayCmd
08003540 g     F .text	0000000c RCC_LSICmd
08000f2c g     F .text	00000002 Virtual_Com_Port_Status_Out
08006120 g     F .text	0000005c strlen
08004578 g     F .text	00000012 TIM_SetIC2Prescaler
08005fe4  w    F .text	00000002 SPI3_IRQHandler
08002150 g     F .text	0000001e SetEPDoubleBuff
08004848 g     F .text	00000018 TIM_ETRConfig
20000bbc g     O .bss	00000002 zero_volts
08005800 g     F .text	00000010 .hidden __aeabi_cdcmpeq
08005764 g     F .text	0000008a .hidden __gedf2
080039e4 g     F .text	00000018 RCC_APB2PeriphResetCmd
08004820 g     F .text	00000014 TIM_SelectSlaveMode
080050c4 g     F .text	0000002e .hidden __gnu_ldivmod_helper
08005fe4  w    F .text	00000002 I2C1_ER_IRQHandler
2000005c g     O .data	0000005c adc_pin_map
080033bc g     F .text	00000014 NVIC_PriorityGroupConfig
08000c40 g     F .text	00000012 hd44780_write
20000a7c g     O .bss	00000004 bDeviceState
08004b80 g     F .text	0000003a .hidden __aeabi_f2d
20000cac g     O .bss	00000040 _ge_tim_offsets
08001284 g     F .text	000000d8 Resume
08004208 g     F .text	0000000e TIM_ClearOC4Ref
200001a0 g     O .data	00000002 Device_Table
080005f8 g     F .text	00000042 gpio_init
08003d78 g     F .text	00000016 TIM_SelectOnePulseMode
08005ae8 g     F .text	0000000c CDC_Receive_DATA
08004860 g     F .text	00000038 TIM_EncoderInterfaceConfig
00000000  w      *UND*	00000000 _Jv_RegisterClasses
080010f4 g     F .text	0000000c Virtual_Com_Port_GetDeviceDescriptor
080048c0 g     F .text	0000027a .hidden __subdf3
080040e0 g     F .text	00000004 TIM_SetCompare1
08000ae4 g     F .text	00000018 vcom_reset
08004260 g     F .text	0000000e TIM_OC2PolarityConfig
08001014 g     F .text	000000e0 Virtual_Com_Port_Reset
08008d54 g     F .text	0000005a __lo0bits
20000b0c g     O .bss	00000004 Send_length
0800508c g     F .text	00000000 .hidden __aeabi_ldivmod
08003d08 g     F .text	0000001a TIM_UpdateDisableConfig
08003354 g     F .text	0000000c GPIO_ReadInputDataBit
00000000  w      *UND*	00000000 __register_frame_info
08003fe8 g     F .text	00000054 TIM_OC6Init
080041d0 g     F .text	0000000e TIM_OC4FastConfig
20000e48 g     O .bss	00000002 wInterrupt_Mask
08002314 g     F .text	00000020 GetEPRxAddr
08002190 g     F .text	0000001c GetTxStallStatus
08000b0c g     F .text	00000012 USBWakeUp_IRQHandler
08002af0 g     F .text	00000024 ADC_AnalogWatchdog2SingleChannelConfig
080035c0 g     F .text	00000014 RCC_HCLKConfig
20000a65 g     O .bss	00000001 _vcom_buf_tail
08003ce4 g     F .text	00000010 TIM_CounterModeConfig
08005fe4  w    F .text	00000002 DMA2_Channel3_IRQHandler
08008c90 g     F .text	00000082 __multadd
08008c7c g     F .text	00000012 _Bfree
080042b0 g     F .text	0000000e TIM_OC5PolarityConfig
08005fe4  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler



Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000a44 	.word	0x20000a44
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000188 	.word	0x08000188

080001ac <frame_dummy>:
 80001ac:	4b08      	ldr	r3, [pc, #32]	; (80001d0 <frame_dummy+0x24>)
 80001ae:	b510      	push	{r4, lr}
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4808      	ldr	r0, [pc, #32]	; (80001d4 <frame_dummy+0x28>)
 80001b4:	4908      	ldr	r1, [pc, #32]	; (80001d8 <frame_dummy+0x2c>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	4808      	ldr	r0, [pc, #32]	; (80001dc <frame_dummy+0x30>)
 80001bc:	6803      	ldr	r3, [r0, #0]
 80001be:	b903      	cbnz	r3, 80001c2 <frame_dummy+0x16>
 80001c0:	bd10      	pop	{r4, pc}
 80001c2:	4b07      	ldr	r3, [pc, #28]	; (80001e0 <frame_dummy+0x34>)
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d0fb      	beq.n	80001c0 <frame_dummy+0x14>
 80001c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80001cc:	4718      	bx	r3
 80001ce:	bf00      	nop
 80001d0:	00000000 	.word	0x00000000
 80001d4:	08000188 	.word	0x08000188
 80001d8:	20000a48 	.word	0x20000a48
 80001dc:	20000a44 	.word	0x20000a44
	...

080001e8 <adc_enable_clocks>:
//  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
//  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
//  NVIC_Init(&NVIC_InitStructure);
//}

void adc_enable_clocks(void) {
 80001e8:	b508      	push	{r3, lr}
  /* GPIOC Periph clock enable */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 80001ea:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80001ee:	2101      	movs	r1, #1
 80001f0:	f003 fbc8 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80001f4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80001f8:	2101      	movs	r1, #1
 80001fa:	f003 fbc3 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80001fe:	2101      	movs	r1, #1
 8000200:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000204:	f003 fbbe 	bl	8003984 <RCC_AHBPeriphClockCmd>

  /* Configure the ADC clock */
  RCC_ADCCLKConfig(RCC_ADC12PLLCLK_Div2);
 8000208:	f44f 7088 	mov.w	r0, #272	; 0x110
 800020c:	f003 fb3c 	bl	8003888 <RCC_ADCCLKConfig>

  /* ADC1 Periph clock enable */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);
 8000210:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000214:	2101      	movs	r1, #1
 8000216:	f003 fbb5 	bl	8003984 <RCC_AHBPeriphClockCmd>

  // enable TIM2
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800021a:	2001      	movs	r0, #1
 800021c:	4601      	mov	r1, r0
 800021e:	f003 fbc9 	bl	80039b4 <RCC_APB1PeriphClockCmd>
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 8000222:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000226:	2101      	movs	r1, #1
}
 8000228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* ADC1 Periph clock enable */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_ADC12, ENABLE);

  // enable TIM2
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800022c:	f003 bbb6 	b.w	800399c <RCC_APB2PeriphClockCmd>

08000230 <adc_init>:
}

void adc_init(void) {
 8000230:	b530      	push	{r4, r5, lr}
 8000232:	b091      	sub	sp, #68	; 0x44
  ADC_InitTypeDef       ADC_InitStructure;
  ADC_CommonInitTypeDef ADC_CommonInitStructure;
  GPIO_InitTypeDef   GPIO_InitStructure;
  NVIC_InitTypeDef   NVIC_InitStructure;
  __IO uint16_t calibration_value = 0;
 8000234:	2400      	movs	r4, #0
 8000236:	f8ad 4006 	strh.w	r4, [sp, #6]

  //enable clocks
  adc_enable_clocks();
 800023a:	f7ff ffd5 	bl	80001e8 <adc_enable_clocks>
//  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 ;
//  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
//  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
//  GPIO_Init(GPIOC, &GPIO_InitStructure);

  ADC_StructInit(&ADC_InitStructure);
 800023e:	a808      	add	r0, sp, #32
 8000240:	f002 fb40 	bl	80028c4 <ADC_StructInit>

  /* Calibration procedure */
  ADC_VoltageRegulatorCmd(ADC1, ENABLE);
 8000244:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000248:	2101      	movs	r1, #1
 800024a:	f002 fbdb 	bl	8002a04 <ADC_VoltageRegulatorCmd>

  ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
 800024e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000252:	4621      	mov	r1, r4
 8000254:	f002 fbc0 	bl	80029d8 <ADC_SelectCalibrationMode>
  ADC_StartCalibration(ADC1);
 8000258:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800025c:	f002 fbae 	bl	80029bc <ADC_StartCalibration>

  while(ADC_GetCalibrationStatus(ADC1) != RESET );
 8000260:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000264:	f002 fbc0 	bl	80029e8 <ADC_GetCalibrationStatus>
 8000268:	4604      	mov	r4, r0
 800026a:	2800      	cmp	r0, #0
 800026c:	d1f8      	bne.n	8000260 <adc_init+0x30>
  calibration_value_adc1 = ADC_GetCalibrationValue(ADC1);
 800026e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000272:	f002 fba9 	bl	80029c8 <ADC_GetCalibrationValue>
 8000276:	4b33      	ldr	r3, [pc, #204]	; (8000344 <adc_init+0x114>)

  ADC_VoltageRegulatorCmd(ADC2, ENABLE);
 8000278:	2101      	movs	r1, #1

  ADC_SelectCalibrationMode(ADC1, ADC_CalibrationMode_Single);
  ADC_StartCalibration(ADC1);

  while(ADC_GetCalibrationStatus(ADC1) != RESET );
  calibration_value_adc1 = ADC_GetCalibrationValue(ADC1);
 800027a:	6018      	str	r0, [r3, #0]

  ADC_VoltageRegulatorCmd(ADC2, ENABLE);
 800027c:	4832      	ldr	r0, [pc, #200]	; (8000348 <adc_init+0x118>)
 800027e:	f002 fbc1 	bl	8002a04 <ADC_VoltageRegulatorCmd>

  ADC_SelectCalibrationMode(ADC2, ADC_CalibrationMode_Single);
 8000282:	4831      	ldr	r0, [pc, #196]	; (8000348 <adc_init+0x118>)
 8000284:	4621      	mov	r1, r4
 8000286:	f002 fba7 	bl	80029d8 <ADC_SelectCalibrationMode>
  ADC_StartCalibration(ADC2);
 800028a:	482f      	ldr	r0, [pc, #188]	; (8000348 <adc_init+0x118>)
 800028c:	f002 fb96 	bl	80029bc <ADC_StartCalibration>

  while(ADC_GetCalibrationStatus(ADC2) != RESET );
 8000290:	482d      	ldr	r0, [pc, #180]	; (8000348 <adc_init+0x118>)
 8000292:	f002 fba9 	bl	80029e8 <ADC_GetCalibrationStatus>
 8000296:	4604      	mov	r4, r0
 8000298:	2800      	cmp	r0, #0
 800029a:	d1f9      	bne.n	8000290 <adc_init+0x60>
  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);
 800029c:	482a      	ldr	r0, [pc, #168]	; (8000348 <adc_init+0x118>)
 800029e:	f002 fb93 	bl	80029c8 <ADC_GetCalibrationValue>
 80002a2:	4b2a      	ldr	r3, [pc, #168]	; (800034c <adc_init+0x11c>)

  /* Configure the ADC1 and ADC2 in continuous mode */
  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_RegSimul;
  ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
 80002a4:	9404      	str	r4, [sp, #16]

  ADC_SelectCalibrationMode(ADC2, ADC_CalibrationMode_Single);
  ADC_StartCalibration(ADC2);

  while(ADC_GetCalibrationStatus(ADC2) != RESET );
  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);
 80002a6:	6018      	str	r0, [r3, #0]
  ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
  ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
  ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;

  ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 80002a8:	a903      	add	r1, sp, #12

  while(ADC_GetCalibrationStatus(ADC2) != RESET );
  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);

  /* Configure the ADC1 and ADC2 in continuous mode */
  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_RegSimul;
 80002aa:	2306      	movs	r3, #6
  ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
  ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
  ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;

  ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 80002ac:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000

  while(ADC_GetCalibrationStatus(ADC2) != RESET );
  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);

  /* Configure the ADC1 and ADC2 in continuous mode */
  ADC_CommonInitStructure.ADC_Mode = ADC_Mode_RegSimul;
 80002b0:	9303      	str	r3, [sp, #12]
  ADC_CommonInitStructure.ADC_Clock = ADC_Clock_AsynClkMode;
  ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80002b2:	9405      	str	r4, [sp, #20]
  ADC_CommonInitStructure.ADC_DMAMode = ADC_DMAMode_OneShot;
 80002b4:	9406      	str	r4, [sp, #24]
  ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;
 80002b6:	f88d 401c 	strb.w	r4, [sp, #28]

  ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
 80002ba:	f002 fb31 	bl	8002920 <ADC_CommonInit>
  ADC_CommonInit(ADC2, &ADC_CommonInitStructure);
 80002be:	a903      	add	r1, sp, #12
 80002c0:	4821      	ldr	r0, [pc, #132]	; (8000348 <adc_init+0x118>)
 80002c2:	f002 fb2d 	bl	8002920 <ADC_CommonInit>

  ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Disable;
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
  ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_11;
 80002c6:	f44f 7530 	mov.w	r5, #704	; 0x2c0
  ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_RisingEdge;
 80002ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
  ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
  ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
  ADC_InitStructure.ADC_NbrOfRegChannel = 1;
 80002ce:	2301      	movs	r3, #1
  ADC_Init(ADC1, &ADC_InitStructure);
 80002d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80002d4:	a908      	add	r1, sp, #32
  ADC_CommonInit(ADC2, &ADC_CommonInitStructure);

  ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Disable;
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
  ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_11;
  ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_RisingEdge;
 80002d6:	920b      	str	r2, [sp, #44]	; 0x2c
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
  ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
  ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
  ADC_InitStructure.ADC_NbrOfRegChannel = 1;
 80002d8:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
  ADC_CommonInitStructure.ADC_TwoSamplingDelay = 0;

  ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
  ADC_CommonInit(ADC2, &ADC_CommonInitStructure);

  ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Disable;
 80002dc:	9408      	str	r4, [sp, #32]
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 80002de:	9409      	str	r4, [sp, #36]	; 0x24
  ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_11;
  ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_RisingEdge;
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 80002e0:	940c      	str	r4, [sp, #48]	; 0x30
  ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
 80002e2:	940d      	str	r4, [sp, #52]	; 0x34
  ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
 80002e4:	940e      	str	r4, [sp, #56]	; 0x38
  ADC_CommonInit(ADC1, &ADC_CommonInitStructure);
  ADC_CommonInit(ADC2, &ADC_CommonInitStructure);

  ADC_InitStructure.ADC_ContinuousConvMode = ADC_ContinuousConvMode_Disable;
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
  ADC_InitStructure.ADC_ExternalTrigConvEvent = ADC_ExternalTrigConvEvent_11;
 80002e6:	950a      	str	r5, [sp, #40]	; 0x28
  ADC_InitStructure.ADC_ExternalTrigEventEdge = ADC_ExternalTrigEventEdge_RisingEdge;
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
  ADC_InitStructure.ADC_OverrunMode = ADC_OverrunMode_Disable;
  ADC_InitStructure.ADC_AutoInjMode = ADC_AutoInjec_Disable;
  ADC_InitStructure.ADC_NbrOfRegChannel = 1;
  ADC_Init(ADC1, &ADC_InitStructure);
 80002e8:	f002 fac6 	bl	8002878 <ADC_Init>
  ADC_Init(ADC2, &ADC_InitStructure);
 80002ec:	a908      	add	r1, sp, #32
 80002ee:	4816      	ldr	r0, [pc, #88]	; (8000348 <adc_init+0x118>)
 80002f0:	f002 fac2 	bl	8002878 <ADC_Init>

  /* ADC1 regular channel7 configuration */
//  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_7Cycles5);

  num_channels = 0;
  curr_chan = 0;
 80002f4:	4a16      	ldr	r2, [pc, #88]	; (8000350 <adc_init+0x120>)
  ADC_Init(ADC2, &ADC_InitStructure);

  /* ADC1 regular channel7 configuration */
//  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_7Cycles5);

  num_channels = 0;
 80002f6:	4917      	ldr	r1, [pc, #92]	; (8000354 <adc_init+0x124>)
 80002f8:	4b17      	ldr	r3, [pc, #92]	; (8000358 <adc_init+0x128>)
  curr_chan = 0;
 80002fa:	6014      	str	r4, [r2, #0]
  ADC_Init(ADC2, &ADC_InitStructure);

  /* ADC1 regular channel7 configuration */
//  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_7Cycles5);

  num_channels = 0;
 80002fc:	600c      	str	r4, [r1, #0]
 80002fe:	f103 023c 	add.w	r2, r3, #60	; 0x3c
  curr_chan = 0;
  for (int i=0; i<15; i++)
    adc_reg_callbacks[i] = NULL;
 8000302:	f843 4f04 	str.w	r4, [r3, #4]!
  /* ADC1 regular channel7 configuration */
//  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_7Cycles5);

  num_channels = 0;
  curr_chan = 0;
  for (int i=0; i<15; i++)
 8000306:	4293      	cmp	r3, r2
    adc_reg_callbacks[i] = NULL;
 8000308:	f04f 0500 	mov.w	r5, #0
  /* ADC1 regular channel7 configuration */
//  ADC_RegularChannelConfig(ADC1, ADC_Channel_7, 1, ADC_SampleTime_7Cycles5);

  num_channels = 0;
  curr_chan = 0;
  for (int i=0; i<15; i++)
 800030c:	d1f9      	bne.n	8000302 <adc_init+0xd2>
    adc_reg_callbacks[i] = NULL;

  /* Enable End Of Conversion and End of Sequence interrupts */
  ADC_ITConfig(ADC1, ADC_IT_EOC, ENABLE);
 800030e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000312:	2104      	movs	r1, #4
 8000314:	2201      	movs	r2, #1
 8000316:	f002 fe01 	bl	8002f1c <ADC_ITConfig>
  ADC_ITConfig(ADC1, ADC_IT_EOS, ENABLE);
 800031a:	2108      	movs	r1, #8
 800031c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000320:	2201      	movs	r2, #1
 8000322:	f002 fdfb 	bl	8002f1c <ADC_ITConfig>
//  ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
//  ADC_ITConfig(ADC2, ADC_IT_EOS, ENABLE);

  /* Configure and enable ADC1 interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQn;
 8000326:	2212      	movs	r2, #18
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000328:	2301      	movs	r3, #1
  NVIC_Init(&NVIC_InitStructure);
 800032a:	a802      	add	r0, sp, #8
//  ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
//  ADC_ITConfig(ADC2, ADC_IT_EOS, ENABLE);

  /* Configure and enable ADC1 interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQn;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800032c:	f88d 500a 	strb.w	r5, [sp, #10]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8000330:	f88d 5009 	strb.w	r5, [sp, #9]
  ADC_ITConfig(ADC1, ADC_IT_EOS, ENABLE);
//  ADC_ITConfig(ADC2, ADC_IT_EOC, ENABLE);
//  ADC_ITConfig(ADC2, ADC_IT_EOS, ENABLE);

  /* Configure and enable ADC1 interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = ADC1_2_IRQn;
 8000334:	f88d 2008 	strb.w	r2, [sp, #8]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000338:	f88d 300b 	strb.w	r3, [sp, #11]
  NVIC_Init(&NVIC_InitStructure);
 800033c:	f003 f848 	bl	80033d0 <NVIC_Init>
}
 8000340:	b011      	add	sp, #68	; 0x44
 8000342:	bd30      	pop	{r4, r5, pc}
 8000344:	20000bc0 	.word	0x20000bc0
 8000348:	50000100 	.word	0x50000100
 800034c:	20000bc4 	.word	0x20000bc4
 8000350:	20000bc8 	.word	0x20000bc8
 8000354:	20000bcc 	.word	0x20000bcc
 8000358:	20000b14 	.word	0x20000b14

0800035c <adc_start>:
}

//startup ADCs
void adc_start(void) {
  /* Enable ADC1 */
  ADC_Cmd(ADC1, ENABLE);
 800035c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000360:	2101      	movs	r1, #1
  for (int i=0; i<15; i++)
    adc_reg_callbacks[i] = NULL;
}

//startup ADCs
void adc_start(void) {
 8000362:	b508      	push	{r3, lr}
  /* Enable ADC1 */
  ADC_Cmd(ADC1, ENABLE);
 8000364:	f002 fb20 	bl	80029a8 <ADC_Cmd>
  ADC_Cmd(ADC2, ENABLE);
 8000368:	480b      	ldr	r0, [pc, #44]	; (8000398 <adc_start+0x3c>)
 800036a:	2101      	movs	r1, #1
 800036c:	f002 fb1c 	bl	80029a8 <ADC_Cmd>

  /* wait for ADRDY */
  while(!ADC_GetFlagStatus(ADC1, ADC_FLAG_RDY));
 8000370:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000374:	2101      	movs	r1, #1
 8000376:	f002 fddb 	bl	8002f30 <ADC_GetFlagStatus>
 800037a:	2800      	cmp	r0, #0
 800037c:	d0f8      	beq.n	8000370 <adc_start+0x14>
  while(!ADC_GetFlagStatus(ADC2, ADC_FLAG_RDY));
 800037e:	4806      	ldr	r0, [pc, #24]	; (8000398 <adc_start+0x3c>)
 8000380:	2101      	movs	r1, #1
 8000382:	f002 fdd5 	bl	8002f30 <ADC_GetFlagStatus>
 8000386:	2800      	cmp	r0, #0
 8000388:	d0f9      	beq.n	800037e <adc_start+0x22>
//
//  while(ADC_GetCalibrationStatus(ADC2) != RESET );
//  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);

  /* ADC1 Start Conversion */
   ADC_StartConversion(ADC1);
 800038a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
 800038e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
//
//  while(ADC_GetCalibrationStatus(ADC2) != RESET );
//  calibration_value_adc2 = ADC_GetCalibrationValue(ADC2);

  /* ADC1 Start Conversion */
   ADC_StartConversion(ADC1);
 8000392:	f002 bc9b 	b.w	8002ccc <ADC_StartConversion>
 8000396:	bf00      	nop
 8000398:	50000100 	.word	0x50000100

0800039c <adc_stop>:
}

void adc_stop(void) {
 800039c:	b510      	push	{r4, lr}
  /* Disable ADC1 and ADC2 */
  ADC_StopConversion(ADC1);
  ADC_StopConversion(ADC2);
 800039e:	4c09      	ldr	r4, [pc, #36]	; (80003c4 <adc_stop+0x28>)
   ADC_StartConversion(ADC1);
}

void adc_stop(void) {
  /* Disable ADC1 and ADC2 */
  ADC_StopConversion(ADC1);
 80003a0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80003a4:	f002 fc9c 	bl	8002ce0 <ADC_StopConversion>
  ADC_StopConversion(ADC2);
 80003a8:	4620      	mov	r0, r4
 80003aa:	f002 fc99 	bl	8002ce0 <ADC_StopConversion>

  ADC_Cmd(ADC1, DISABLE);
 80003ae:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80003b2:	2100      	movs	r1, #0
 80003b4:	f002 faf8 	bl	80029a8 <ADC_Cmd>
  ADC_Cmd(ADC2, DISABLE);
 80003b8:	4620      	mov	r0, r4
 80003ba:	2100      	movs	r1, #0
}
 80003bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Disable ADC1 and ADC2 */
  ADC_StopConversion(ADC1);
  ADC_StopConversion(ADC2);

  ADC_Cmd(ADC1, DISABLE);
  ADC_Cmd(ADC2, DISABLE);
 80003c0:	f002 baf2 	b.w	80029a8 <ADC_Cmd>
 80003c4:	50000100 	.word	0x50000100

080003c8 <adc_deinit>:
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
}

void adc_deinit(void) {
 80003c8:	b508      	push	{r3, lr}
  adc_stop();
 80003ca:	f7ff ffe7 	bl	800039c <adc_stop>

  //reset ADC
  ADC_DeInit(ADC1);
 80003ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80003d2:	f002 fa25 	bl	8002820 <ADC_DeInit>
  ADC_DeInit(ADC2);
 80003d6:	4807      	ldr	r0, [pc, #28]	; (80003f4 <adc_deinit+0x2c>)
 80003d8:	f002 fa22 	bl	8002820 <ADC_DeInit>

  num_channels = 0;
 80003dc:	4906      	ldr	r1, [pc, #24]	; (80003f8 <adc_deinit+0x30>)
 80003de:	4b07      	ldr	r3, [pc, #28]	; (80003fc <adc_deinit+0x34>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	600a      	str	r2, [r1, #0]
 80003e4:	f103 013c 	add.w	r1, r3, #60	; 0x3c
  for (int i=0; i<15; i++)
    adc_reg_callbacks[i] = NULL;
 80003e8:	f843 2f04 	str.w	r2, [r3, #4]!
  //reset ADC
  ADC_DeInit(ADC1);
  ADC_DeInit(ADC2);

  num_channels = 0;
  for (int i=0; i<15; i++)
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d1fb      	bne.n	80003e8 <adc_deinit+0x20>
    adc_reg_callbacks[i] = NULL;
}
 80003f0:	bd08      	pop	{r3, pc}
 80003f2:	bf00      	nop
 80003f4:	50000100 	.word	0x50000100
 80003f8:	20000bcc 	.word	0x20000bcc
 80003fc:	20000b14 	.word	0x20000b14

08000400 <adc_enable_channel>:
}

//input channel to enable (between 1 and 16)
//the order the channels are initialized dictates the order they are converted
//this function enables the channel on both ADC1 and ADC2
void adc_enable_channel(uint16_t chan) {
 8000400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  ADC_InitTypeDef       ADC_InitStructure;
  GPIO_InitTypeDef      GPIO_InitStructure;

  //add to total channel count
  num_channels += 1;
 8000404:	4d33      	ldr	r5, [pc, #204]	; (80004d4 <adc_enable_channel+0xd4>)

  int adc1_pin, adc2_pin;
  GPIO_TypeDef *adc1_bank;
  GPIO_TypeDef *adc2_bank;

  if (chan >= 1 && chan <= 5) {
 8000406:	1e43      	subs	r3, r0, #1
void adc_enable_channel(uint16_t chan) {
  ADC_InitTypeDef       ADC_InitStructure;
  GPIO_InitTypeDef      GPIO_InitStructure;

  //add to total channel count
  num_channels += 1;
 8000408:	f8d5 e000 	ldr.w	lr, [r5]

  int adc1_pin, adc2_pin;
  GPIO_TypeDef *adc1_bank;
  GPIO_TypeDef *adc2_bank;

  if (chan >= 1 && chan <= 5) {
 800040c:	b29a      	uxth	r2, r3
void adc_enable_channel(uint16_t chan) {
  ADC_InitTypeDef       ADC_InitStructure;
  GPIO_InitTypeDef      GPIO_InitStructure;

  //add to total channel count
  num_channels += 1;
 800040e:	f10e 0101 	add.w	r1, lr, #1

  int adc1_pin, adc2_pin;
  GPIO_TypeDef *adc1_bank;
  GPIO_TypeDef *adc2_bank;

  if (chan >= 1 && chan <= 5) {
 8000412:	2a04      	cmp	r2, #4
}

//input channel to enable (between 1 and 16)
//the order the channels are initialized dictates the order they are converted
//this function enables the channel on both ADC1 and ADC2
void adc_enable_channel(uint16_t chan) {
 8000414:	b083      	sub	sp, #12
 8000416:	4604      	mov	r4, r0
  ADC_InitTypeDef       ADC_InitStructure;
  GPIO_InitTypeDef      GPIO_InitStructure;

  //add to total channel count
  num_channels += 1;
 8000418:	6029      	str	r1, [r5, #0]

  int adc1_pin, adc2_pin;
  GPIO_TypeDef *adc1_bank;
  GPIO_TypeDef *adc2_bank;

  if (chan >= 1 && chan <= 5) {
 800041a:	d843      	bhi.n	80004a4 <adc_enable_channel+0xa4>
    adc1_pin = adc_pin_map[chan - 1];
    adc1_bank = adc_bank_map[chan - 1];
 800041c:	4a2e      	ldr	r2, [pc, #184]	; (80004d8 <adc_enable_channel+0xd8>)
    adc2_pin = adc_pin_map[chan - 1 + 14];
 800041e:	f104 010d 	add.w	r1, r4, #13
  int adc1_pin, adc2_pin;
  GPIO_TypeDef *adc1_bank;
  GPIO_TypeDef *adc2_bank;

  if (chan >= 1 && chan <= 5) {
    adc1_pin = adc_pin_map[chan - 1];
 8000422:	eb02 0083 	add.w	r0, r2, r3, lsl #2
 8000426:	6dc6      	ldr	r6, [r0, #92]	; 0x5c
    adc2_bank = adc_bank_map[chan - 1 + 14];
  } else if (chan >= 11 && chan <= 13) {
    adc1_pin = adc_pin_map[chan-1];
    adc1_bank = adc_bank_map[chan-1];
    adc2_pin = adc_pin_map[chan-1+8];
    adc2_bank = adc_bank_map[chan-1+8];
 8000428:	f852 7021 	ldr.w	r7, [r2, r1, lsl #2]
    adc1_bank = adc_bank_map[chan - 1];
    adc2_pin = adc_pin_map[chan - 1 + 14];
    adc2_bank = adc_bank_map[chan - 1 + 14];
  } else if (chan >= 11 && chan <= 13) {
    adc1_pin = adc_pin_map[chan-1];
    adc1_bank = adc_bank_map[chan-1];
 800042c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    adc2_pin = adc_pin_map[chan-1+8];
 8000430:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000434:	2301      	movs	r3, #1
 8000436:	f8d2 905c 	ldr.w	r9, [r2, #92]	; 0x5c
 800043a:	40b3      	lsls	r3, r6
    // incorrect channel
    // do nothing
    return;
  }

  chan_order[num_channels-1] = chan;
 800043c:	4a27      	ldr	r2, [pc, #156]	; (80004dc <adc_enable_channel+0xdc>)

  /* Configure ADC1 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc1_pin;
 800043e:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8000440:	2603      	movs	r6, #3
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(adc1_bank, &GPIO_InitStructure);
 8000442:	4669      	mov	r1, sp
  chan_order[num_channels-1] = chan;

  /* Configure ADC1 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc1_pin;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8000444:	f04f 0800 	mov.w	r8, #0
    // incorrect channel
    // do nothing
    return;
  }

  chan_order[num_channels-1] = chan;
 8000448:	f822 401e 	strh.w	r4, [r2, lr, lsl #1]

  /* Configure ADC1 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc1_pin;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 800044c:	f88d 6004 	strb.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8000450:	f88d 8007 	strb.w	r8, [sp, #7]
  GPIO_Init(adc1_bank, &GPIO_InitStructure);
 8000454:	f002 ff0e 	bl	8003274 <GPIO_Init>

  /* Configure ADC2 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc2_pin;
 8000458:	2301      	movs	r3, #1
 800045a:	fa03 f309 	lsl.w	r3, r3, r9
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(adc2_bank, &GPIO_InitStructure);

  /* ADC1 regular channel configuration */
  ADC_RegularChannelConfig(ADC1, chan, num_channels, ADC_SampleTime_7Cycles5);
 800045e:	b2e4      	uxtb	r4, r4

  /* Configure ADC2 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc2_pin;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(adc2_bank, &GPIO_InitStructure);
 8000460:	4669      	mov	r1, sp
 8000462:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
  GPIO_Init(adc1_bank, &GPIO_InitStructure);

  /* Configure ADC2 channel as analog input */
  GPIO_InitStructure.GPIO_Pin = 0x1 << adc2_pin;
 8000464:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8000466:	f88d 6004 	strb.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 800046a:	f88d 8007 	strb.w	r8, [sp, #7]
  GPIO_Init(adc2_bank, &GPIO_InitStructure);
 800046e:	f002 ff01 	bl	8003274 <GPIO_Init>

  /* ADC1 regular channel configuration */
  ADC_RegularChannelConfig(ADC1, chan, num_channels, ADC_SampleTime_7Cycles5);
 8000472:	4621      	mov	r1, r4
 8000474:	4633      	mov	r3, r6
 8000476:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800047a:	782a      	ldrb	r2, [r5, #0]
 800047c:	f002 fbb0 	bl	8002be0 <ADC_RegularChannelConfig>

  /* ADC2 regular channel configuration */
  ADC_RegularChannelConfig(ADC2, chan, num_channels, ADC_SampleTime_7Cycles5);
 8000480:	4621      	mov	r1, r4
 8000482:	4633      	mov	r3, r6
 8000484:	4816      	ldr	r0, [pc, #88]	; (80004e0 <adc_enable_channel+0xe0>)
 8000486:	782a      	ldrb	r2, [r5, #0]
 8000488:	f002 fbaa 	bl	8002be0 <ADC_RegularChannelConfig>

  // Configure ADCs
  ADC_RegularChannelSequencerLengthConfig(ADC1, num_channels);
 800048c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000490:	7829      	ldrb	r1, [r5, #0]
 8000492:	f002 fc07 	bl	8002ca4 <ADC_RegularChannelSequencerLengthConfig>
  ADC_RegularChannelSequencerLengthConfig(ADC2, num_channels);
 8000496:	7829      	ldrb	r1, [r5, #0]
 8000498:	4811      	ldr	r0, [pc, #68]	; (80004e0 <adc_enable_channel+0xe0>)
 800049a:	f002 fc03 	bl	8002ca4 <ADC_RegularChannelSequencerLengthConfig>

//  // Enable ADCs
//  ADC_Cmd(ADC1, ENABLE);
//  ADC_Cmd(ADC2, ENABLE);
}
 800049e:	b003      	add	sp, #12
 80004a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (chan >= 1 && chan <= 5) {
    adc1_pin = adc_pin_map[chan - 1];
    adc1_bank = adc_bank_map[chan - 1];
    adc2_pin = adc_pin_map[chan - 1 + 14];
    adc2_bank = adc_bank_map[chan - 1 + 14];
  } else if (chan >= 11 && chan <= 13) {
 80004a4:	f1a0 020b 	sub.w	r2, r0, #11
 80004a8:	2a02      	cmp	r2, #2
 80004aa:	d804      	bhi.n	80004b6 <adc_enable_channel+0xb6>
    adc1_pin = adc_pin_map[chan-1];
    adc1_bank = adc_bank_map[chan-1];
 80004ac:	4a0a      	ldr	r2, [pc, #40]	; (80004d8 <adc_enable_channel+0xd8>)
    adc2_pin = adc_pin_map[chan-1+8];
 80004ae:	1de1      	adds	r1, r4, #7
    adc1_pin = adc_pin_map[chan - 1];
    adc1_bank = adc_bank_map[chan - 1];
    adc2_pin = adc_pin_map[chan - 1 + 14];
    adc2_bank = adc_bank_map[chan - 1 + 14];
  } else if (chan >= 11 && chan <= 13) {
    adc1_pin = adc_pin_map[chan-1];
 80004b0:	eb02 0083 	add.w	r0, r2, r3, lsl #2
 80004b4:	e7b7      	b.n	8000426 <adc_enable_channel+0x26>
    adc1_bank = adc_bank_map[chan-1];
    adc2_pin = adc_pin_map[chan-1+8];
    adc2_bank = adc_bank_map[chan-1+8];
  } else if (chan >= 14 && chan <= 15) {
 80004b6:	f1a0 030e 	sub.w	r3, r0, #14
 80004ba:	2b01      	cmp	r3, #1
 80004bc:	d8ef      	bhi.n	800049e <adc_enable_channel+0x9e>
    adc1_pin = -1;
    adc1_bank = NULL;
    adc2_pin = adc_pin_map[chan-1+8];
 80004be:	4b06      	ldr	r3, [pc, #24]	; (80004d8 <adc_enable_channel+0xd8>)
 80004c0:	1dc2      	adds	r2, r0, #7
 80004c2:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    adc2_bank = adc_bank_map[chan-1+8];
 80004c6:	f853 7022 	ldr.w	r7, [r3, r2, lsl #2]
    adc2_pin = adc_pin_map[chan-1+8];
    adc2_bank = adc_bank_map[chan-1+8];
  } else if (chan >= 14 && chan <= 15) {
    adc1_pin = -1;
    adc1_bank = NULL;
    adc2_pin = adc_pin_map[chan-1+8];
 80004ca:	f8d1 905c 	ldr.w	r9, [r1, #92]	; 0x5c
 80004ce:	2300      	movs	r3, #0
    adc1_bank = adc_bank_map[chan-1];
    adc2_pin = adc_pin_map[chan-1+8];
    adc2_bank = adc_bank_map[chan-1+8];
  } else if (chan >= 14 && chan <= 15) {
    adc1_pin = -1;
    adc1_bank = NULL;
 80004d0:	4618      	mov	r0, r3
 80004d2:	e7b3      	b.n	800043c <adc_enable_channel+0x3c>
 80004d4:	20000bcc 	.word	0x20000bcc
 80004d8:	20000000 	.word	0x20000000
 80004dc:	20000b90 	.word	0x20000b90
 80004e0:	50000100 	.word	0x50000100

080004e4 <adc_callback>:
//  ADC_Cmd(ADC2, ENABLE);
}

//attach callback function to a specific channel
void adc_callback(const int chan, void (*callback)(uint32_t)) {
  adc_reg_callbacks[chan-1] = callback;
 80004e4:	3801      	subs	r0, #1
 80004e6:	4b02      	ldr	r3, [pc, #8]	; (80004f0 <adc_callback+0xc>)
 80004e8:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop
 80004f0:	20000b18 	.word	0x20000b18

080004f4 <adc_set_fs>:
}

//set sampling frequency
void adc_set_fs(float fs) {
 80004f4:	b510      	push	{r4, lr}
 80004f6:	ee10 4a10 	vmov	r4, s0
 80004fa:	b084      	sub	sp, #16

  //configure timer
  /* Compute the prescaler value */
  uint16_t PrescalerValue = (uint16_t) ((SystemCoreClock) / 72000000) - 1;

  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
 80004fc:	a801      	add	r0, sp, #4
 80004fe:	f003 fbe3 	bl	8003cc8 <TIM_TimeBaseStructInit>
  adc_reg_callbacks[chan-1] = callback;
}

//set sampling frequency
void adc_set_fs(float fs) {
  uint16_t num_ticks = (uint16_t) (72000000.0/fs);
 8000502:	4620      	mov	r0, r4
 8000504:	f004 fb3c 	bl	8004b80 <__aeabi_f2d>
 8000508:	4602      	mov	r2, r0
 800050a:	460b      	mov	r3, r1
 800050c:	a112      	add	r1, pc, #72	; (adr r1, 8000558 <adc_set_fs+0x64>)
 800050e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8000512:	f004 fcb3 	bl	8004e7c <__aeabi_ddiv>
 8000516:	f004 fd99 	bl	800504c <__aeabi_d2uiz>
  //configure timer
  /* Compute the prescaler value */
  uint16_t PrescalerValue = (uint16_t) ((SystemCoreClock) / 72000000) - 1;

  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
  TIM_TimeBaseStructure.TIM_Period = num_ticks-1;
 800051a:	b280      	uxth	r0, r0
  TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800051c:	2300      	movs	r3, #0
  //configure timer
  /* Compute the prescaler value */
  uint16_t PrescalerValue = (uint16_t) ((SystemCoreClock) / 72000000) - 1;

  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
  TIM_TimeBaseStructure.TIM_Period = num_ticks-1;
 800051e:	1e42      	subs	r2, r0, #1
  TIM_TimeBaseStructure.TIM_Prescaler = 0;
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
  TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x00;
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000520:	a901      	add	r1, sp, #4
 8000522:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  //configure timer
  /* Compute the prescaler value */
  uint16_t PrescalerValue = (uint16_t) ((SystemCoreClock) / 72000000) - 1;

  TIM_TimeBaseStructInit(&TIM_TimeBaseStructure);
  TIM_TimeBaseStructure.TIM_Period = num_ticks-1;
 8000526:	9202      	str	r2, [sp, #8]
  TIM_TimeBaseStructure.TIM_Prescaler = 0;
 8000528:	f8ad 3004 	strh.w	r3, [sp, #4]
  TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 800052c:	f8ad 300c 	strh.w	r3, [sp, #12]
  TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8000530:	f8ad 3006 	strh.w	r3, [sp, #6]
  TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x00;
 8000534:	f88d 300e 	strb.w	r3, [sp, #14]
  TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8000538:	f003 fb6e 	bl	8003c18 <TIM_TimeBaseInit>

  TIM_SelectOutputTrigger(TIM2, TIM_TRGOSource_Update); // ADC_ExternalTrigConv_T2_TRGO
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000540:	2120      	movs	r1, #32
 8000542:	f004 f95b 	bl	80047fc <TIM_SelectOutputTrigger>

  /* Enables the TIM2 counter */
  TIM_Cmd(TIM2, ENABLE);
 8000546:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800054a:	2101      	movs	r1, #1
 800054c:	f003 fc2c 	bl	8003da8 <TIM_Cmd>
//  TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
//  TIM_OCInitStructure.TIM_Pulse = 150 / 2;
//  TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_Low;
//
//  TIM_OC1Init(TIM1, &TIM_OCInitStructure);
}
 8000550:	b004      	add	sp, #16
 8000552:	bd10      	pop	{r4, pc}
 8000554:	f3af 8000 	nop.w
 8000558:	00000000 	.word	0x00000000
 800055c:	41912a88 	.word	0x41912a88

08000560 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(void) {
 8000560:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  //ADC 1
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
 8000564:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000568:	2104      	movs	r1, #4
 800056a:	f002 fd15 	bl	8002f98 <ADC_GetITStatus>
 800056e:	bb58      	cbnz	r0, 80005c8 <ADC1_2_IRQHandler+0x68>
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
    curr_chan++;
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
 8000570:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8000574:	2108      	movs	r1, #8
 8000576:	f002 fd0f 	bl	8002f98 <ADC_GetITStatus>
 800057a:	b1c8      	cbz	r0, 80005b0 <ADC1_2_IRQHandler+0x50>
    curr_chan = 0;
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
 800057c:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80005f4 <ADC1_2_IRQHandler+0x94>
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
    curr_chan++;
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
    curr_chan = 0;
 8000580:	4a18      	ldr	r2, [pc, #96]	; (80005e4 <ADC1_2_IRQHandler+0x84>)
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
 8000582:	f8d8 3000 	ldr.w	r3, [r8]
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
    curr_chan++;
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
    curr_chan = 0;
 8000586:	2400      	movs	r4, #0
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
 8000588:	42a3      	cmp	r3, r4
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
    curr_chan++;
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
    curr_chan = 0;
 800058a:	6014      	str	r4, [r2, #0]
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
 800058c:	dd10      	ble.n	80005b0 <ADC1_2_IRQHandler+0x50>
 800058e:	4d16      	ldr	r5, [pc, #88]	; (80005e8 <ADC1_2_IRQHandler+0x88>)
 8000590:	4e16      	ldr	r6, [pc, #88]	; (80005ec <ADC1_2_IRQHandler+0x8c>)
      int chan = chan_order[i];
      //pass data to registered callback
      if (adc_reg_callbacks[chan-1])
        adc_reg_callbacks[chan-1](data_buf[i]);
 8000592:	4f17      	ldr	r7, [pc, #92]	; (80005f0 <ADC1_2_IRQHandler+0x90>)
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
    curr_chan = 0;
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
      int chan = chan_order[i];
 8000594:	f835 3f02 	ldrh.w	r3, [r5, #2]!
      //pass data to registered callback
      if (adc_reg_callbacks[chan-1])
 8000598:	3b01      	subs	r3, #1
 800059a:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 800059e:	b113      	cbz	r3, 80005a6 <ADC1_2_IRQHandler+0x46>
        adc_reg_callbacks[chan-1](data_buf[i]);
 80005a0:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 80005a4:	4798      	blx	r3
    curr_chan++;
  }
  if (ADC_GetITStatus(ADC1, ADC_IT_EOS)) {
    curr_chan = 0;
    //sequence has finished. now need to send data to appropriate callbacks
    for (int i=0; i<num_channels; i++) {
 80005a6:	f8d8 3000 	ldr.w	r3, [r8]
 80005aa:	3401      	adds	r4, #1
 80005ac:	42a3      	cmp	r3, r4
 80005ae:	dcf1      	bgt.n	8000594 <ADC1_2_IRQHandler+0x34>
      if (adc_reg_callbacks[chan-1])
        adc_reg_callbacks[chan-1](data_buf[i]);
    }
  }

  ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
 80005b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005b4:	2104      	movs	r1, #4
 80005b6:	f002 fcfb 	bl	8002fb0 <ADC_ClearITPendingBit>
  ADC_ClearITPendingBit(ADC1, ADC_IT_EOS);
 80005ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005be:	2108      	movs	r1, #8
//      if (adc_reg_callbacks[chan])
//        adc_reg_callbacks[chan](data_buf[i]);
//    }
//    ADC_ClearITPendingBit(ADC2, ADC_IT_EOS);
//  }
}
 80005c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        adc_reg_callbacks[chan-1](data_buf[i]);
    }
  }

  ADC_ClearITPendingBit(ADC1, ADC_IT_EOC);
  ADC_ClearITPendingBit(ADC1, ADC_IT_EOS);
 80005c4:	f002 bcf4 	b.w	8002fb0 <ADC_ClearITPendingBit>
}

void ADC1_2_IRQHandler(void) {
  //ADC 1
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
 80005c8:	4c06      	ldr	r4, [pc, #24]	; (80005e4 <ADC1_2_IRQHandler+0x84>)
 80005ca:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80005ce:	6825      	ldr	r5, [r4, #0]
 80005d0:	f002 fba2 	bl	8002d18 <ADC_GetDualModeConversionValue>
    curr_chan++;
 80005d4:	6823      	ldr	r3, [r4, #0]
}

void ADC1_2_IRQHandler(void) {
  //ADC 1
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
 80005d6:	4a06      	ldr	r2, [pc, #24]	; (80005f0 <ADC1_2_IRQHandler+0x90>)
    curr_chan++;
 80005d8:	3301      	adds	r3, #1
}

void ADC1_2_IRQHandler(void) {
  //ADC 1
  if (ADC_GetITStatus(ADC1, ADC_IT_EOC)) {
    data_buf[curr_chan] = ADC_GetDualModeConversionValue(ADC1);
 80005da:	f842 0025 	str.w	r0, [r2, r5, lsl #2]
    curr_chan++;
 80005de:	6023      	str	r3, [r4, #0]
 80005e0:	e7c6      	b.n	8000570 <ADC1_2_IRQHandler+0x10>
 80005e2:	bf00      	nop
 80005e4:	20000bc8 	.word	0x20000bc8
 80005e8:	20000b8e 	.word	0x20000b8e
 80005ec:	20000b18 	.word	0x20000b18
 80005f0:	20000b54 	.word	0x20000b54
 80005f4:	20000bcc 	.word	0x20000bcc

080005f8 <gpio_init>:
 * @details Initializes all of the STM32 GPIO banks. The
 * method doesn't set them to any particular mode or value.
 * It just makes sure the peripherals are enabled and can
 * be set by later functions.
 */
void gpio_init() {
 80005f8:	b508      	push	{r3, lr}
  //enable clocks for GPIO banks
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 80005fa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80005fe:	2101      	movs	r1, #1
 8000600:	f003 f9c0 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8000604:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000608:	2101      	movs	r1, #1
 800060a:	f003 f9bb 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 800060e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000612:	2101      	movs	r1, #1
 8000614:	f003 f9b6 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, ENABLE);
 8000618:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800061c:	2101      	movs	r1, #1
 800061e:	f003 f9b1 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
 8000622:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000626:	2101      	movs	r1, #1
 8000628:	f003 f9ac 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 800062c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000630:	2101      	movs	r1, #1
}
 8000632:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, ENABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOF, ENABLE);
 8000636:	f003 b9a5 	b.w	8003984 <RCC_AHBPeriphClockCmd>
 800063a:	bf00      	nop

0800063c <gpio_deinit>:
 * @brief Deinitialize GPIO clocks
 * @details Turns off the clocks to the GPIO banks. This
 * function should only be called if you need to fully disable
 * the GPIO banks.
 */
void gpio_deinit() {
 800063c:	b508      	push	{r3, lr}
  //disable clocks for GPIO banks
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, DISABLE);
 800063e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000642:	2100      	movs	r1, #0
 8000644:	f003 f99e 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, DISABLE);
 8000648:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800064c:	2100      	movs	r1, #0
 800064e:	f003 f999 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, DISABLE);
 8000652:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000656:	2100      	movs	r1, #0
 8000658:	f003 f994 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, DISABLE);
 800065c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000660:	2100      	movs	r1, #0
 8000662:	f003 f98f 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, DISABLE);
 8000666:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800066a:	2100      	movs	r1, #0
 800066c:	f003 f98a 	bl	8003984 <RCC_AHBPeriphClockCmd>
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 8000670:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000674:	2100      	movs	r1, #0
}
 8000676:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, DISABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, DISABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, DISABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOD, DISABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOE, DISABLE);
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOF, DISABLE);
 800067a:	f003 b983 	b.w	8003984 <RCC_AHBPeriphClockCmd>
 800067e:	bf00      	nop

08000680 <gpio_setup_pin>:
 * @param pin Specified pin name (i.e. PD1, PA12, etc.)
 * @param dir GPIO_INPUT or GPIO_OUTPUT
 * @param open_drain True sets output to open drain. False to push-pull
 * @param pull_up True enables an internal pull up resistor.
 */
void gpio_setup_pin(GPIOPin pin, int dir, bool open_drain, bool pull_up) {
 8000680:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000682:	b083      	sub	sp, #12
 8000684:	4604      	mov	r4, r0
  //create initialization structure
  GPIO_InitTypeDef GPIO_init;
  GPIO_StructInit(&GPIO_init);
 8000686:	4668      	mov	r0, sp
 * @param pin Specified pin name (i.e. PD1, PA12, etc.)
 * @param dir GPIO_INPUT or GPIO_OUTPUT
 * @param open_drain True sets output to open drain. False to push-pull
 * @param pull_up True enables an internal pull up resistor.
 */
void gpio_setup_pin(GPIOPin pin, int dir, bool open_drain, bool pull_up) {
 8000688:	461e      	mov	r6, r3
 800068a:	460f      	mov	r7, r1
 800068c:	4615      	mov	r5, r2
  //create initialization structure
  GPIO_InitTypeDef GPIO_init;
  GPIO_StructInit(&GPIO_init);
 800068e:	f002 fe4f 	bl	8003330 <GPIO_StructInit>

  GPIO_init.GPIO_Pin = _ge_pin_num[pin];
 8000692:	4812      	ldr	r0, [pc, #72]	; (80006dc <gpio_setup_pin+0x5c>)
 8000694:	f830 3014 	ldrh.w	r3, [r0, r4, lsl #1]
 8000698:	9300      	str	r3, [sp, #0]
  //where the magic happens
  if (dir == GPIO_INPUT) {
 800069a:	b96f      	cbnz	r7, 80006b8 <gpio_setup_pin+0x38>
    GPIO_init.GPIO_Mode = GPIO_Mode_IN;
 800069c:	f88d 7004 	strb.w	r7, [sp, #4]
    
    GPIO_init.GPIO_Speed = GPIO_Speed_50MHz;
  }

  //handle optional internal pull up
  if (pull_up) {
 80006a0:	b9be      	cbnz	r6, 80006d2 <gpio_setup_pin+0x52>
    GPIO_init.GPIO_PuPd = GPIO_PuPd_UP;
  } else {
    GPIO_init.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80006a2:	f88d 6007 	strb.w	r6, [sp, #7]
  }

  GPIO_Init(_ge_pin_port[pin], &GPIO_init);
 80006a6:	eb00 0084 	add.w	r0, r0, r4, lsl #2
 80006aa:	4669      	mov	r1, sp
 80006ac:	f8d0 00b0 	ldr.w	r0, [r0, #176]	; 0xb0
 80006b0:	f002 fde0 	bl	8003274 <GPIO_Init>
}
 80006b4:	b003      	add	sp, #12
 80006b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  } else {
    GPIO_init.GPIO_Mode = GPIO_Mode_OUT;
    
    //handle output type
    if (open_drain) {
      GPIO_init.GPIO_OType = GPIO_OType_OD;
 80006b8:	2d00      	cmp	r5, #0
 80006ba:	bf18      	it	ne
 80006bc:	2501      	movne	r5, #1
  GPIO_init.GPIO_Pin = _ge_pin_num[pin];
  //where the magic happens
  if (dir == GPIO_INPUT) {
    GPIO_init.GPIO_Mode = GPIO_Mode_IN;
  } else {
    GPIO_init.GPIO_Mode = GPIO_Mode_OUT;
 80006be:	2201      	movs	r2, #1
      GPIO_init.GPIO_OType = GPIO_OType_OD;
    } else {
      GPIO_init.GPIO_OType = GPIO_OType_PP;
    }
    
    GPIO_init.GPIO_Speed = GPIO_Speed_50MHz;
 80006c0:	2303      	movs	r3, #3
  } else {
    GPIO_init.GPIO_Mode = GPIO_Mode_OUT;
    
    //handle output type
    if (open_drain) {
      GPIO_init.GPIO_OType = GPIO_OType_OD;
 80006c2:	f88d 5006 	strb.w	r5, [sp, #6]
  GPIO_init.GPIO_Pin = _ge_pin_num[pin];
  //where the magic happens
  if (dir == GPIO_INPUT) {
    GPIO_init.GPIO_Mode = GPIO_Mode_IN;
  } else {
    GPIO_init.GPIO_Mode = GPIO_Mode_OUT;
 80006c6:	f88d 2004 	strb.w	r2, [sp, #4]
      GPIO_init.GPIO_OType = GPIO_OType_OD;
    } else {
      GPIO_init.GPIO_OType = GPIO_OType_PP;
    }
    
    GPIO_init.GPIO_Speed = GPIO_Speed_50MHz;
 80006ca:	f88d 3005 	strb.w	r3, [sp, #5]
  }

  //handle optional internal pull up
  if (pull_up) {
 80006ce:	2e00      	cmp	r6, #0
 80006d0:	d0e7      	beq.n	80006a2 <gpio_setup_pin+0x22>
    GPIO_init.GPIO_PuPd = GPIO_PuPd_UP;
 80006d2:	2301      	movs	r3, #1
 80006d4:	f88d 3007 	strb.w	r3, [sp, #7]
 80006d8:	e7e5      	b.n	80006a6 <gpio_setup_pin+0x26>
 80006da:	bf00      	nop
 80006dc:	08009ba4 	.word	0x08009ba4

080006e0 <gpio_write_pin>:
 * 
 * @param pin Pin to write to
 * @param state GPIO_HIGH (1) or GPIO_LOW (0)
 */
void gpio_write_pin(GPIOPin pin, uint8_t state) {
  GPIO_WriteBit(_ge_pin_port[pin], _ge_pin_num[pin], state);
 80006e0:	4b06      	ldr	r3, [pc, #24]	; (80006fc <gpio_write_pin+0x1c>)
 * @details Sets the specified pin either high or low
 * 
 * @param pin Pin to write to
 * @param state GPIO_HIGH (1) or GPIO_LOW (0)
 */
void gpio_write_pin(GPIOPin pin, uint8_t state) {
 80006e2:	b410      	push	{r4}
 80006e4:	4604      	mov	r4, r0
  GPIO_WriteBit(_ge_pin_port[pin], _ge_pin_num[pin], state);
 80006e6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 * @details Sets the specified pin either high or low
 * 
 * @param pin Pin to write to
 * @param state GPIO_HIGH (1) or GPIO_LOW (0)
 */
void gpio_write_pin(GPIOPin pin, uint8_t state) {
 80006ea:	460a      	mov	r2, r1
  GPIO_WriteBit(_ge_pin_port[pin], _ge_pin_num[pin], state);
 80006ec:	f8d0 00b0 	ldr.w	r0, [r0, #176]	; 0xb0
 80006f0:	f833 1014 	ldrh.w	r1, [r3, r4, lsl #1]
}
 80006f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 * 
 * @param pin Pin to write to
 * @param state GPIO_HIGH (1) or GPIO_LOW (0)
 */
void gpio_write_pin(GPIOPin pin, uint8_t state) {
  GPIO_WriteBit(_ge_pin_port[pin], _ge_pin_num[pin], state);
 80006f8:	f002 be44 	b.w	8003384 <GPIO_WriteBit>
 80006fc:	08009ba4 	.word	0x08009ba4

08000700 <gpio_read_pin>:
 * 
 * @param pin Pin to read from
 * @return Bit value of pin
 */
uint8_t gpio_read_pin(GPIOPin pin) {
  return GPIO_ReadInputDataBit(_ge_pin_port[pin], _ge_pin_num[pin]);
 8000700:	4b04      	ldr	r3, [pc, #16]	; (8000714 <gpio_read_pin+0x14>)
 8000702:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8000706:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 800070a:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 800070e:	f002 be21 	b.w	8003354 <GPIO_ReadInputDataBit>
 8000712:	bf00      	nop
 8000714:	08009ba4 	.word	0x08009ba4

08000718 <lcd_init>:
/**
 * @brief Initializes the LCD
 * @details Initializes necessary IO and sets up the display
 */
void lcd_init(void) {
  HD44780_Init();
 8000718:	f000 bac2 	b.w	8000ca0 <HD44780_Init>

0800071c <lcd_putc>:
 * @details Place a character on the LCD at the current position
 * 
 * @param char Character to display
 */
void lcd_putc(unsigned char c) {
  HD44780_PutChar(c);
 800071c:	f000 bb18 	b.w	8000d50 <HD44780_PutChar>

08000720 <lcd_goto>:
 * 
 * @param x X position
 * @param y Y position
 */
void lcd_goto(uint8_t x, uint8_t y) {
  HD44780_GotoXY((unsigned char) x, (unsigned char) y);
 8000720:	f000 bb18 	b.w	8000d54 <HD44780_GotoXY>

08000724 <lcd_puts>:
 * position
 * 
 * @param str String to print
 */
void lcd_puts(char *str) {
  HD44780_PutStr(str);
 8000724:	f000 bb24 	b.w	8000d70 <HD44780_PutStr>

08000728 <lcd_clear>:
/**
 * @brief Clear the display
 * @details Clear the LCD display
 */
void lcd_clear(void) {
  HD44780_ClrScr();
 8000728:	f000 bb34 	b.w	8000d94 <HD44780_ClrScr>

0800072c <ge_init>:
/**
 * @brief Initialize dependancies for libraries
 * @details Initializes the SysTick timer for generating delays.
 * Must be called before using delay_ms.
 */
void ge_init() {
 800072c:	b530      	push	{r4, r5, lr}
 800072e:	b091      	sub	sp, #68	; 0x44
  //Initialize SysTick for delays
  RCC_ClocksTypeDef RCC_clocks;
  RCC_GetClocksFreq(&RCC_clocks);
 8000730:	a801      	add	r0, sp, #4
 8000732:	f002 ff63 	bl	80035fc <RCC_GetClocksFreq>
  SysTick_Config(RCC_clocks.HCLK_Frequency / GE_TICKS_S);
 8000736:	9b02      	ldr	r3, [sp, #8]
 8000738:	4908      	ldr	r1, [pc, #32]	; (800075c <ge_init+0x30>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800073a:	4a09      	ldr	r2, [pc, #36]	; (8000760 <ge_init+0x34>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800073c:	4c09      	ldr	r4, [pc, #36]	; (8000764 <ge_init+0x38>)
 800073e:	fba1 1303 	umull	r1, r3, r1, r3
 8000742:	099b      	lsrs	r3, r3, #6
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8000744:	3b01      	subs	r3, #1
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000746:	25f0      	movs	r5, #240	; 0xf0
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000748:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074a:	2107      	movs	r1, #7
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 800074c:	6053      	str	r3, [r2, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800074e:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000752:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000754:	6011      	str	r1, [r2, #0]
}
 8000756:	b011      	add	sp, #68	; 0x44
 8000758:	bd30      	pop	{r4, r5, pc}
 800075a:	bf00      	nop
 800075c:	10624dd3 	.word	0x10624dd3
 8000760:	e000e010 	.word	0xe000e010
 8000764:	e000ed00 	.word	0xe000ed00

08000768 <delay_ms>:
 * @details Sets a counter that is decremented every SysTick
 * and blocks until fully decremented.
 * 
 * @param uint32_t How long in ms to delay.
 */
void delay_ms(__IO uint32_t ms) {
 8000768:	b082      	sub	sp, #8
  _ge_delay_time = ms;
 800076a:	4a04      	ldr	r2, [pc, #16]	; (800077c <delay_ms+0x14>)
 * @details Sets a counter that is decremented every SysTick
 * and blocks until fully decremented.
 * 
 * @param uint32_t How long in ms to delay.
 */
void delay_ms(__IO uint32_t ms) {
 800076c:	9001      	str	r0, [sp, #4]
  _ge_delay_time = ms;
 800076e:	9b01      	ldr	r3, [sp, #4]
 8000770:	6013      	str	r3, [r2, #0]

  while (_ge_delay_time != 0);
 8000772:	6813      	ldr	r3, [r2, #0]
 8000774:	2b00      	cmp	r3, #0
 8000776:	d1fc      	bne.n	8000772 <delay_ms+0xa>
}
 8000778:	b002      	add	sp, #8
 800077a:	4770      	bx	lr
 800077c:	20000a60 	.word	0x20000a60

08000780 <SysTick_Handler>:
/**
 * @brief Interrupt handler for the SysTick
 * @details Interrupt handler for the SysTick
 */
void SysTick_Handler(void) {
  if (_ge_delay_time != 0)
 8000780:	4b05      	ldr	r3, [pc, #20]	; (8000798 <SysTick_Handler+0x18>)
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	b112      	cbz	r2, 800078c <SysTick_Handler+0xc>
    _ge_delay_time--;
 8000786:	681a      	ldr	r2, [r3, #0]
 8000788:	3a01      	subs	r2, #1
 800078a:	601a      	str	r2, [r3, #0]

  _ge_usb_timeout--;
 800078c:	4a03      	ldr	r2, [pc, #12]	; (800079c <SysTick_Handler+0x1c>)
 800078e:	6813      	ldr	r3, [r2, #0]
 8000790:	3b01      	subs	r3, #1
 8000792:	6013      	str	r3, [r2, #0]
 8000794:	4770      	bx	lr
 8000796:	bf00      	nop
 8000798:	20000a60 	.word	0x20000a60
 800079c:	200000b8 	.word	0x200000b8

080007a0 <timer_init>:
 * @brief Initialize TIM3 to use for timing interrupts
 * @details Sets up TIM3 to use the appropriate time base and
 * set up the appropriate interrupts.
 * @return 0 on success, -1 on failure
 */
int timer_init() {
 80007a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  _ge_tim_max_counter = 0;
 80007a2:	4a27      	ldr	r2, [pc, #156]	; (8000840 <timer_init+0xa0>)
  _ge_tim_num_timers = 0;
 80007a4:	4827      	ldr	r0, [pc, #156]	; (8000844 <timer_init+0xa4>)
  _ge_tim_count = 0;
 80007a6:	4d28      	ldr	r5, [pc, #160]	; (8000848 <timer_init+0xa8>)
 80007a8:	4928      	ldr	r1, [pc, #160]	; (800084c <timer_init+0xac>)
 80007aa:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8000860 <timer_init+0xc0>
 80007ae:	f8df e0b4 	ldr.w	lr, [pc, #180]	; 8000864 <timer_init+0xc4>
 80007b2:	4f27      	ldr	r7, [pc, #156]	; (8000850 <timer_init+0xb0>)
 80007b4:	4e27      	ldr	r6, [pc, #156]	; (8000854 <timer_init+0xb4>)
 * @details Sets up TIM3 to use the appropriate time base and
 * set up the appropriate interrupts.
 * @return 0 on success, -1 on failure
 */
int timer_init() {
  _ge_tim_max_counter = 0;
 80007b6:	2400      	movs	r4, #0
 80007b8:	6014      	str	r4, [r2, #0]
 * @brief Initialize TIM3 to use for timing interrupts
 * @details Sets up TIM3 to use the appropriate time base and
 * set up the appropriate interrupts.
 * @return 0 on success, -1 on failure
 */
int timer_init() {
 80007ba:	b085      	sub	sp, #20
  _ge_tim_max_counter = 0;
  _ge_tim_num_timers = 0;
 80007bc:	6004      	str	r4, [r0, #0]
  _ge_tim_count = 0;

  //initialize arrays
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80007be:	4623      	mov	r3, r4
    _ge_tim_periods[i] = 0;
 80007c0:	4622      	mov	r2, r4
    _ge_tim_callbacks[i] = NULL;
    _ge_tim_type[i] = GE_PERIODIC;
 80007c2:	2001      	movs	r0, #1
 * @return 0 on success, -1 on failure
 */
int timer_init() {
  _ge_tim_max_counter = 0;
  _ge_tim_num_timers = 0;
  _ge_tim_count = 0;
 80007c4:	602c      	str	r4, [r5, #0]

  //initialize arrays
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    _ge_tim_periods[i] = 0;
 80007c6:	f84c 2023 	str.w	r2, [ip, r3, lsl #2]
    _ge_tim_callbacks[i] = NULL;
    _ge_tim_type[i] = GE_PERIODIC;
 80007ca:	f84e 0023 	str.w	r0, [lr, r3, lsl #2]
    _ge_tim_offsets[i] = 0;
 80007ce:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
    _ge_tim_state[i] = false;
 80007d2:	54f2      	strb	r2, [r6, r3]
  _ge_tim_max_counter = 0;
  _ge_tim_num_timers = 0;
  _ge_tim_count = 0;

  //initialize arrays
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80007d4:	3301      	adds	r3, #1
 80007d6:	2b10      	cmp	r3, #16
    _ge_tim_periods[i] = 0;
    _ge_tim_callbacks[i] = NULL;
 80007d8:	f841 2f04 	str.w	r2, [r1, #4]!
  _ge_tim_num_timers = 0;
  _ge_tim_count = 0;

  //initialize arrays
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    _ge_tim_periods[i] = 0;
 80007dc:	f04f 0400 	mov.w	r4, #0
    _ge_tim_callbacks[i] = NULL;
    _ge_tim_type[i] = GE_PERIODIC;
 80007e0:	f04f 0501 	mov.w	r5, #1
  _ge_tim_max_counter = 0;
  _ge_tim_num_timers = 0;
  _ge_tim_count = 0;

  //initialize arrays
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80007e4:	d1ef      	bne.n	80007c6 <timer_init+0x26>
    _ge_tim_offsets[i] = 0;
    _ge_tim_state[i] = false;
  }

  //enable TIM3
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 80007e6:	4629      	mov	r1, r5
 80007e8:	2002      	movs	r0, #2
 80007ea:	f003 f8e3 	bl	80039b4 <RCC_APB1PeriphClockCmd>

  //setup TIM3
  TIM_TimeBaseInitTypeDef TIM3_base;
  TIM_TimeBaseStructInit(&TIM3_base);
 80007ee:	a801      	add	r0, sp, #4
 80007f0:	f003 fa6a 	bl	8003cc8 <TIM_TimeBaseStructInit>
  TIM3_base.TIM_Period = _GE_TIM_PERIOD - 1;
  TIM3_base.TIM_Prescaler = 0;
  TIM3_base.TIM_ClockDivision = TIM_CKD_DIV1;
  TIM3_base.TIM_CounterMode = TIM_CounterMode_Up;
  TIM3_base.TIM_RepetitionCounter = 0x00;
  TIM_TimeBaseInit(TIM3, &TIM3_base);
 80007f4:	a901      	add	r1, sp, #4
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);

  //setup TIM3
  TIM_TimeBaseInitTypeDef TIM3_base;
  TIM_TimeBaseStructInit(&TIM3_base);
  TIM3_base.TIM_Period = _GE_TIM_PERIOD - 1;
 80007f6:	4b18      	ldr	r3, [pc, #96]	; (8000858 <timer_init+0xb8>)
  TIM3_base.TIM_Prescaler = 0;
  TIM3_base.TIM_ClockDivision = TIM_CKD_DIV1;
  TIM3_base.TIM_CounterMode = TIM_CounterMode_Up;
  TIM3_base.TIM_RepetitionCounter = 0x00;
  TIM_TimeBaseInit(TIM3, &TIM3_base);
 80007f8:	4818      	ldr	r0, [pc, #96]	; (800085c <timer_init+0xbc>)
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);

  //setup TIM3
  TIM_TimeBaseInitTypeDef TIM3_base;
  TIM_TimeBaseStructInit(&TIM3_base);
  TIM3_base.TIM_Period = _GE_TIM_PERIOD - 1;
 80007fa:	9302      	str	r3, [sp, #8]
  TIM3_base.TIM_Prescaler = 0;
 80007fc:	f8ad 4004 	strh.w	r4, [sp, #4]
  TIM3_base.TIM_ClockDivision = TIM_CKD_DIV1;
 8000800:	f8ad 400c 	strh.w	r4, [sp, #12]
  TIM3_base.TIM_CounterMode = TIM_CounterMode_Up;
 8000804:	f8ad 4006 	strh.w	r4, [sp, #6]
  TIM3_base.TIM_RepetitionCounter = 0x00;
 8000808:	f88d 400e 	strb.w	r4, [sp, #14]
  TIM_TimeBaseInit(TIM3, &TIM3_base);
 800080c:	f003 fa04 	bl	8003c18 <TIM_TimeBaseInit>

  //setup interrupt
  NVIC_InitTypeDef NVIC_init_struct;
  NVIC_init_struct.NVIC_IRQChannel = TIM3_IRQn;
 8000810:	231d      	movs	r3, #29
  NVIC_init_struct.NVIC_IRQChannelSubPriority = 0;
  NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_init_struct);
 8000812:	4668      	mov	r0, sp
  TIM3_base.TIM_RepetitionCounter = 0x00;
  TIM_TimeBaseInit(TIM3, &TIM3_base);

  //setup interrupt
  NVIC_InitTypeDef NVIC_init_struct;
  NVIC_init_struct.NVIC_IRQChannel = TIM3_IRQn;
 8000814:	f88d 3000 	strb.w	r3, [sp]
  NVIC_init_struct.NVIC_IRQChannelSubPriority = 0;
 8000818:	f88d 4002 	strb.w	r4, [sp, #2]
  NVIC_init_struct.NVIC_IRQChannelPreemptionPriority = 0;
 800081c:	f88d 4001 	strb.w	r4, [sp, #1]
  NVIC_init_struct.NVIC_IRQChannelCmd = ENABLE;
 8000820:	f88d 5003 	strb.w	r5, [sp, #3]
  NVIC_Init(&NVIC_init_struct);
 8000824:	f002 fdd4 	bl	80033d0 <NVIC_Init>

  //enable counter
  TIM_Cmd(TIM3, ENABLE);
 8000828:	4629      	mov	r1, r5
 800082a:	480c      	ldr	r0, [pc, #48]	; (800085c <timer_init+0xbc>)
 800082c:	f003 fabc 	bl	8003da8 <TIM_Cmd>

  //enable timer update interrupt
  TIM_ITConfig(TIM3, TIM_IT_Update, ENABLE);
 8000830:	480a      	ldr	r0, [pc, #40]	; (800085c <timer_init+0xbc>)
 8000832:	4629      	mov	r1, r5
 8000834:	462a      	mov	r2, r5
 8000836:	f003 ff27 	bl	8004688 <TIM_ITConfig>

  return 0;
}
 800083a:	4620      	mov	r0, r4
 800083c:	b005      	add	sp, #20
 800083e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000840:	20000c50 	.word	0x20000c50
 8000844:	20000c54 	.word	0x20000c54
 8000848:	20000c58 	.word	0x20000c58
 800084c:	20000c0c 	.word	0x20000c0c
 8000850:	20000cac 	.word	0x20000cac
 8000854:	20000c9c 	.word	0x20000c9c
 8000858:	000afc7f 	.word	0x000afc7f
 800085c:	40000400 	.word	0x40000400
 8000860:	20000bd0 	.word	0x20000bd0
 8000864:	20000c5c 	.word	0x20000c5c

08000868 <timer_deinit>:
 * function will stop all the timer callbacks from functioning
 * and only should be called if you are using TIM3 for something
 * else.
 * @return 0 on success
 */
int timer_deinit() {
 8000868:	b510      	push	{r4, lr}

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 800086a:	4b0a      	ldr	r3, [pc, #40]	; (8000894 <timer_deinit+0x2c>)
  NVIC_DisableIRQ(TIM3_IRQn);
  TIM_ITConfig(TIM3, TIM_IT_Update, DISABLE);
 800086c:	4c0a      	ldr	r4, [pc, #40]	; (8000898 <timer_deinit+0x30>)
 800086e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8000872:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 8000876:	4620      	mov	r0, r4
 8000878:	2200      	movs	r2, #0
 800087a:	2101      	movs	r1, #1
 800087c:	f003 ff04 	bl	8004688 <TIM_ITConfig>
  TIM_Cmd(TIM3, DISABLE);
 8000880:	4620      	mov	r0, r4
 8000882:	2100      	movs	r1, #0
 8000884:	f003 fa90 	bl	8003da8 <TIM_Cmd>
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, DISABLE);
 8000888:	2002      	movs	r0, #2
 800088a:	2100      	movs	r1, #0
 800088c:	f003 f892 	bl	80039b4 <RCC_APB1PeriphClockCmd>

  return 0;
}
 8000890:	2000      	movs	r0, #0
 8000892:	bd10      	pop	{r4, pc}
 8000894:	e000e100 	.word	0xe000e100
 8000898:	40000400 	.word	0x40000400

0800089c <timer_register>:
 * @param type SINGLE_SHOT or PERIODIC
 * @return Timer ID of associate timer or error code.
 */
timer_id_t timer_register(uint32_t ms, void (*function)(void), uint8_t type) {
  //check if there are less than the max number of timers registered
  if (_ge_tim_num_timers == _GE_MAX_TIMERS)
 800089c:	4b13      	ldr	r3, [pc, #76]	; (80008ec <timer_register+0x50>)
 * @param ms Period in milliseconds (int)
 * @param function Callback function
 * @param type SINGLE_SHOT or PERIODIC
 * @return Timer ID of associate timer or error code.
 */
timer_id_t timer_register(uint32_t ms, void (*function)(void), uint8_t type) {
 800089e:	b470      	push	{r4, r5, r6}
  //check if there are less than the max number of timers registered
  if (_ge_tim_num_timers == _GE_MAX_TIMERS)
 80008a0:	681c      	ldr	r4, [r3, #0]
 80008a2:	2c10      	cmp	r4, #16
 80008a4:	d00b      	beq.n	80008be <timer_register+0x22>
    return _GE_TIM_ERROR;

  //if there is a free timer spot place in the first open spot
  _ge_tim_num_timers++;
 80008a6:	681c      	ldr	r4, [r3, #0]
 80008a8:	4d11      	ldr	r5, [pc, #68]	; (80008f0 <timer_register+0x54>)
 80008aa:	3401      	adds	r4, #1
 80008ac:	601c      	str	r4, [r3, #0]
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80008ae:	2300      	movs	r3, #0
    if (_ge_tim_periods[i] == 0) {
 80008b0:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 80008b4:	4e0e      	ldr	r6, [pc, #56]	; (80008f0 <timer_register+0x54>)
 80008b6:	b134      	cbz	r4, 80008c6 <timer_register+0x2a>
  if (_ge_tim_num_timers == _GE_MAX_TIMERS)
    return _GE_TIM_ERROR;

  //if there is a free timer spot place in the first open spot
  _ge_tim_num_timers++;
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80008b8:	3301      	adds	r3, #1
 80008ba:	2b10      	cmp	r3, #16
 80008bc:	d1f8      	bne.n	80008b0 <timer_register+0x14>
 * @return Timer ID of associate timer or error code.
 */
timer_id_t timer_register(uint32_t ms, void (*function)(void), uint8_t type) {
  //check if there are less than the max number of timers registered
  if (_ge_tim_num_timers == _GE_MAX_TIMERS)
    return _GE_TIM_ERROR;
 80008be:	f04f 30ff 	mov.w	r0, #4294967295
      return i; //return timer id
    }
  }

  return _GE_TIM_ERROR;
}
 80008c2:	bc70      	pop	{r4, r5, r6}
 80008c4:	4770      	bx	lr
  _ge_tim_num_timers++;
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    if (_ge_tim_periods[i] == 0) {
      _ge_tim_periods[i] = ms;
      _ge_tim_callbacks[i] = function;
      _ge_tim_type[i] = type;
 80008c6:	4d0b      	ldr	r5, [pc, #44]	; (80008f4 <timer_register+0x58>)

  //if there is a free timer spot place in the first open spot
  _ge_tim_num_timers++;
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    if (_ge_tim_periods[i] == 0) {
      _ge_tim_periods[i] = ms;
 80008c8:	f846 0023 	str.w	r0, [r6, r3, lsl #2]
      _ge_tim_callbacks[i] = function;
      _ge_tim_type[i] = type;
 80008cc:	f845 2023 	str.w	r2, [r5, r3, lsl #2]
      _ge_tim_offsets[i] = _ge_tim_count;
 80008d0:	4e09      	ldr	r6, [pc, #36]	; (80008f8 <timer_register+0x5c>)
 80008d2:	4d0a      	ldr	r5, [pc, #40]	; (80008fc <timer_register+0x60>)
  //if there is a free timer spot place in the first open spot
  _ge_tim_num_timers++;
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    if (_ge_tim_periods[i] == 0) {
      _ge_tim_periods[i] = ms;
      _ge_tim_callbacks[i] = function;
 80008d4:	480a      	ldr	r0, [pc, #40]	; (8000900 <timer_register+0x64>)
      _ge_tim_type[i] = type;
      _ge_tim_offsets[i] = _ge_tim_count;
      _ge_tim_state[i] = false;
 80008d6:	4a0b      	ldr	r2, [pc, #44]	; (8000904 <timer_register+0x68>)
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    if (_ge_tim_periods[i] == 0) {
      _ge_tim_periods[i] = ms;
      _ge_tim_callbacks[i] = function;
      _ge_tim_type[i] = type;
      _ge_tim_offsets[i] = _ge_tim_count;
 80008d8:	6836      	ldr	r6, [r6, #0]
 80008da:	f845 6023 	str.w	r6, [r5, r3, lsl #2]
  //if there is a free timer spot place in the first open spot
  _ge_tim_num_timers++;
  for (int i = 0; i < _GE_MAX_TIMERS; i++) {
    if (_ge_tim_periods[i] == 0) {
      _ge_tim_periods[i] = ms;
      _ge_tim_callbacks[i] = function;
 80008de:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
      _ge_tim_type[i] = type;
      _ge_tim_offsets[i] = _ge_tim_count;
      _ge_tim_state[i] = false;
 80008e2:	54d4      	strb	r4, [r2, r3]

      return i; //return timer id
 80008e4:	4618      	mov	r0, r3
    }
  }

  return _GE_TIM_ERROR;
}
 80008e6:	bc70      	pop	{r4, r5, r6}
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop
 80008ec:	20000c54 	.word	0x20000c54
 80008f0:	20000bd0 	.word	0x20000bd0
 80008f4:	20000c5c 	.word	0x20000c5c
 80008f8:	20000c58 	.word	0x20000c58
 80008fc:	20000cac 	.word	0x20000cac
 8000900:	20000c10 	.word	0x20000c10
 8000904:	20000c9c 	.word	0x20000c9c

08000908 <timer_start>:
 * 
 * @param timer ID of the timer to start
 * @return 0 on success
 */
int timer_start(timer_id_t timer) {
  _ge_tim_state[timer] = true;
 8000908:	4906      	ldr	r1, [pc, #24]	; (8000924 <timer_start+0x1c>)
  _ge_tim_offsets[timer] = _ge_tim_count;
 800090a:	4a07      	ldr	r2, [pc, #28]	; (8000928 <timer_start+0x20>)
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <timer_start+0x24>)
 * @details Starts the associated timer.
 * 
 * @param timer ID of the timer to start
 * @return 0 on success
 */
int timer_start(timer_id_t timer) {
 800090e:	b410      	push	{r4}
  _ge_tim_state[timer] = true;
 8000910:	2401      	movs	r4, #1
 8000912:	540c      	strb	r4, [r1, r0]
  _ge_tim_offsets[timer] = _ge_tim_count;
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	f843 2020 	str.w	r2, [r3, r0, lsl #2]

  return 0;
}
 800091a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800091e:	2000      	movs	r0, #0
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	20000c9c 	.word	0x20000c9c
 8000928:	20000c58 	.word	0x20000c58
 800092c:	20000cac 	.word	0x20000cac

08000930 <timer_stop>:
 * you will need to reregister the callback.
 * 
 * @param timer ID of the timer to stop and remove
 * @return 0 on success
 */
int timer_stop(timer_id_t timer) {
 8000930:	b470      	push	{r4, r5, r6}
  _ge_tim_state[timer] = false;
  _ge_tim_offsets[timer] = 0;
  _ge_tim_periods[timer] = 0;
 8000932:	4a09      	ldr	r2, [pc, #36]	; (8000958 <timer_stop+0x28>)
 * 
 * @param timer ID of the timer to stop and remove
 * @return 0 on success
 */
int timer_stop(timer_id_t timer) {
  _ge_tim_state[timer] = false;
 8000934:	4e09      	ldr	r6, [pc, #36]	; (800095c <timer_stop+0x2c>)
  _ge_tim_offsets[timer] = 0;
 8000936:	4d0a      	ldr	r5, [pc, #40]	; (8000960 <timer_stop+0x30>)
  _ge_tim_periods[timer] = 0;
  _ge_tim_callbacks[timer] = NULL;
  _ge_tim_num_timers--;
 8000938:	490a      	ldr	r1, [pc, #40]	; (8000964 <timer_stop+0x34>)
 */
int timer_stop(timer_id_t timer) {
  _ge_tim_state[timer] = false;
  _ge_tim_offsets[timer] = 0;
  _ge_tim_periods[timer] = 0;
  _ge_tim_callbacks[timer] = NULL;
 800093a:	4c0b      	ldr	r4, [pc, #44]	; (8000968 <timer_stop+0x38>)
 * 
 * @param timer ID of the timer to stop and remove
 * @return 0 on success
 */
int timer_stop(timer_id_t timer) {
  _ge_tim_state[timer] = false;
 800093c:	2300      	movs	r3, #0
 800093e:	5433      	strb	r3, [r6, r0]
  _ge_tim_offsets[timer] = 0;
 8000940:	f845 3020 	str.w	r3, [r5, r0, lsl #2]
  _ge_tim_periods[timer] = 0;
 8000944:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  _ge_tim_callbacks[timer] = NULL;
  _ge_tim_num_timers--;
 8000948:	680a      	ldr	r2, [r1, #0]
 */
int timer_stop(timer_id_t timer) {
  _ge_tim_state[timer] = false;
  _ge_tim_offsets[timer] = 0;
  _ge_tim_periods[timer] = 0;
  _ge_tim_callbacks[timer] = NULL;
 800094a:	f844 3020 	str.w	r3, [r4, r0, lsl #2]
  _ge_tim_num_timers--;
 800094e:	3a01      	subs	r2, #1

  return 0;
}
 8000950:	4618      	mov	r0, r3
int timer_stop(timer_id_t timer) {
  _ge_tim_state[timer] = false;
  _ge_tim_offsets[timer] = 0;
  _ge_tim_periods[timer] = 0;
  _ge_tim_callbacks[timer] = NULL;
  _ge_tim_num_timers--;
 8000952:	600a      	str	r2, [r1, #0]

  return 0;
}
 8000954:	bc70      	pop	{r4, r5, r6}
 8000956:	4770      	bx	lr
 8000958:	20000bd0 	.word	0x20000bd0
 800095c:	20000c9c 	.word	0x20000c9c
 8000960:	20000cac 	.word	0x20000cac
 8000964:	20000c54 	.word	0x20000c54
 8000968:	20000c10 	.word	0x20000c10

0800096c <TIM3_IRQHandler>:
 * @brief Handler for global TIM3 update interrupt
 * @details Interrupt handler for TIM3 update interrupt. This
 * function updates the current interrupt counter and checks
 * whether a timer function should be called.
 */
void TIM3_IRQHandler() {
 800096c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) {
 8000970:	482d      	ldr	r0, [pc, #180]	; (8000a28 <TIM3_IRQHandler+0xbc>)
 * @brief Handler for global TIM3 update interrupt
 * @details Interrupt handler for TIM3 update interrupt. This
 * function updates the current interrupt counter and checks
 * whether a timer function should be called.
 */
void TIM3_IRQHandler() {
 8000972:	b083      	sub	sp, #12
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) {
 8000974:	2101      	movs	r1, #1
 8000976:	f003 fe9f 	bl	80046b8 <TIM_GetITStatus>
 800097a:	2800      	cmp	r0, #0
 800097c:	d04e      	beq.n	8000a1c <TIM3_IRQHandler+0xb0>
    if (_ge_tim_num_timers != 0) {
 800097e:	4b2b      	ldr	r3, [pc, #172]	; (8000a2c <TIM3_IRQHandler+0xc0>)
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d043      	beq.n	8000a0e <TIM3_IRQHandler+0xa2>
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
 8000986:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8000a3c <TIM3_IRQHandler+0xd0>
 800098a:	4e29      	ldr	r6, [pc, #164]	; (8000a30 <TIM3_IRQHandler+0xc4>)
 800098c:	f8d8 3000 	ldr.w	r3, [r8]
 8000990:	4d28      	ldr	r5, [pc, #160]	; (8000a34 <TIM3_IRQHandler+0xc8>)
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
        if (_ge_tim_state[i] 
            && _ge_tim_periods[i] != 0 
 8000992:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8000a40 <TIM3_IRQHandler+0xd4>
void TIM3_IRQHandler() {
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) {
    if (_ge_tim_num_timers != 0) {
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
 8000996:	3301      	adds	r3, #1
 8000998:	f8c8 3000 	str.w	r3, [r8]
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
        if (_ge_tim_state[i] 
            && _ge_tim_periods[i] != 0 
            && (((int64_t)_ge_tim_count - _ge_tim_offsets[i]) % _ge_tim_periods[i]) == 0
 800099c:	46c1      	mov	r9, r8
    if (_ge_tim_num_timers != 0) {
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
        if (_ge_tim_state[i] 
 800099e:	46b2      	mov	sl, r6
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) {
    if (_ge_tim_num_timers != 0) {
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 80009a0:	2400      	movs	r4, #0
        if (_ge_tim_state[i] 
 80009a2:	5d33      	ldrb	r3, [r6, r4]
 80009a4:	b373      	cbz	r3, 8000a04 <TIM3_IRQHandler+0x98>
            && _ge_tim_periods[i] != 0 
 80009a6:	f85b 2024 	ldr.w	r2, [fp, r4, lsl #2]
            && (((int64_t)_ge_tim_count - _ge_tim_offsets[i]) % _ge_tim_periods[i]) == 0
 80009aa:	4f23      	ldr	r7, [pc, #140]	; (8000a38 <TIM3_IRQHandler+0xcc>)
 80009ac:	2300      	movs	r3, #0
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
        if (_ge_tim_state[i] 
            && _ge_tim_periods[i] != 0 
 80009ae:	b34a      	cbz	r2, 8000a04 <TIM3_IRQHandler+0x98>
            && (((int64_t)_ge_tim_count - _ge_tim_offsets[i]) % _ge_tim_periods[i]) == 0
 80009b0:	f8d8 0000 	ldr.w	r0, [r8]
 80009b4:	f857 e024 	ldr.w	lr, [r7, r4, lsl #2]
 80009b8:	f85b 2024 	ldr.w	r2, [fp, r4, lsl #2]
 80009bc:	ebb0 000e 	subs.w	r0, r0, lr
 80009c0:	f04f 0100 	mov.w	r1, #0
 80009c4:	eb61 71ee 	sbc.w	r1, r1, lr, asr #31
 80009c8:	f004 fb60 	bl	800508c <__aeabi_ldivmod>
 80009cc:	4313      	orrs	r3, r2
 80009ce:	d119      	bne.n	8000a04 <TIM3_IRQHandler+0x98>
            && ((int64_t)_ge_tim_count - _ge_tim_offsets[i]) != 0) {
 80009d0:	f8d9 0000 	ldr.w	r0, [r9]
 80009d4:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
          //check if single shot
          if (_ge_tim_type[i] == GE_SINGLESHOT) {
 80009d8:	f8df e068 	ldr.w	lr, [pc, #104]	; 8000a44 <TIM3_IRQHandler+0xd8>
      _ge_tim_count++;
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
        if (_ge_tim_state[i] 
            && _ge_tim_periods[i] != 0 
            && (((int64_t)_ge_tim_count - _ge_tim_offsets[i]) % _ge_tim_periods[i]) == 0
            && ((int64_t)_ge_tim_count - _ge_tim_offsets[i]) != 0) {
 80009dc:	2100      	movs	r1, #0
 80009de:	17d3      	asrs	r3, r2, #31
 80009e0:	4299      	cmp	r1, r3
 80009e2:	bf08      	it	eq
 80009e4:	4290      	cmpeq	r0, r2
 80009e6:	d00d      	beq.n	8000a04 <TIM3_IRQHandler+0x98>
          //check if single shot
          if (_ge_tim_type[i] == GE_SINGLESHOT) {
 80009e8:	f85e 3024 	ldr.w	r3, [lr, r4, lsl #2]
 80009ec:	b9cb      	cbnz	r3, 8000a22 <TIM3_IRQHandler+0xb6>
            _ge_tim_state[i] = false;
 80009ee:	f80a 3004 	strb.w	r3, [sl, r4]
            _ge_tim_offsets[i] = 0;
            _ge_tim_periods[i] = 0;

            (*_ge_tim_callbacks[i])(); //call appropriate callback
 80009f2:	682a      	ldr	r2, [r5, #0]
            && (((int64_t)_ge_tim_count - _ge_tim_offsets[i]) % _ge_tim_periods[i]) == 0
            && ((int64_t)_ge_tim_count - _ge_tim_offsets[i]) != 0) {
          //check if single shot
          if (_ge_tim_type[i] == GE_SINGLESHOT) {
            _ge_tim_state[i] = false;
            _ge_tim_offsets[i] = 0;
 80009f4:	f847 3024 	str.w	r3, [r7, r4, lsl #2]
            _ge_tim_periods[i] = 0;
 80009f8:	f84b 3024 	str.w	r3, [fp, r4, lsl #2]
 80009fc:	9301      	str	r3, [sp, #4]

            (*_ge_tim_callbacks[i])(); //call appropriate callback
 80009fe:	4790      	blx	r2

            _ge_tim_callbacks[i] = NULL;
 8000a00:	9b01      	ldr	r3, [sp, #4]
 8000a02:	602b      	str	r3, [r5, #0]
  if (TIM_GetITStatus(TIM3, TIM_IT_Update) != RESET) {
    if (_ge_tim_num_timers != 0) {
      
      //check if should call one of the registered callbacks
      _ge_tim_count++;
      for (int i = 0; i < _GE_MAX_TIMERS; i++) {
 8000a04:	3401      	adds	r4, #1
 8000a06:	2c10      	cmp	r4, #16
 8000a08:	f105 0504 	add.w	r5, r5, #4
 8000a0c:	d1c9      	bne.n	80009a2 <TIM3_IRQHandler+0x36>
          }
          
        }
      }
    }
    TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8000a0e:	4806      	ldr	r0, [pc, #24]	; (8000a28 <TIM3_IRQHandler+0xbc>)
 8000a10:	2101      	movs	r1, #1
  }
}
 8000a12:	b003      	add	sp, #12
 8000a14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
          }
          
        }
      }
    }
    TIM_ClearITPendingBit(TIM3, TIM_IT_Update);
 8000a18:	f003 be58 	b.w	80046cc <TIM_ClearITPendingBit>
  }
}
 8000a1c:	b003      	add	sp, #12
 8000a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

            (*_ge_tim_callbacks[i])(); //call appropriate callback

            _ge_tim_callbacks[i] = NULL;
          } else {
            (*_ge_tim_callbacks[i])(); //call appropriate callback        
 8000a22:	682b      	ldr	r3, [r5, #0]
 8000a24:	4798      	blx	r3
 8000a26:	e7ed      	b.n	8000a04 <TIM3_IRQHandler+0x98>
 8000a28:	40000400 	.word	0x40000400
 8000a2c:	20000c54 	.word	0x20000c54
 8000a30:	20000c9c 	.word	0x20000c9c
 8000a34:	20000c10 	.word	0x20000c10
 8000a38:	20000cac 	.word	0x20000cac
 8000a3c:	20000c58 	.word	0x20000c58
 8000a40:	20000bd0 	.word	0x20000bd0
 8000a44:	20000c5c 	.word	0x20000c5c

08000a48 <vcom_init>:
/**
 * @brief Initialize the VCOM interface
 * @details Enables the USB device on the STM board and configures
 * it as a virtual COM port.
 */
void vcom_init() {
 8000a48:	b508      	push	{r3, lr}
  Set_System();
 8000a4a:	f004 ff67 	bl	800591c <Set_System>
  Set_USBClock();
 8000a4e:	f004 ffa9 	bl	80059a4 <Set_USBClock>
  USB_Interrupts_Config();
 8000a52:	f004 ffdf 	bl	8005a14 <USB_Interrupts_Config>

  USB_Init();
 8000a56:	f001 f90d 	bl	8001c74 <USB_Init>

  _ge_usb_timeout = 100;
 8000a5a:	4a09      	ldr	r2, [pc, #36]	; (8000a80 <vcom_init+0x38>)
 8000a5c:	4909      	ldr	r1, [pc, #36]	; (8000a84 <vcom_init+0x3c>)
 8000a5e:	2364      	movs	r3, #100	; 0x64
 8000a60:	6013      	str	r3, [r2, #0]

  while ((bDeviceState != CONFIGURED) && (_ge_usb_timeout != 0))
 8000a62:	e001      	b.n	8000a68 <vcom_init+0x20>
 8000a64:	6813      	ldr	r3, [r2, #0]
 8000a66:	b113      	cbz	r3, 8000a6e <vcom_init+0x26>
 8000a68:	680b      	ldr	r3, [r1, #0]
 8000a6a:	2b05      	cmp	r3, #5
 8000a6c:	d1fa      	bne.n	8000a64 <vcom_init+0x1c>
  {}

  //initialize positions
  _vcom_buf_head = 0;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <vcom_init+0x40>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	701a      	strb	r2, [r3, #0]
  _vcom_buf_tail = 0;
 8000a74:	705a      	strb	r2, [r3, #1]
  _vcom_buf_corrupt = 0;
 8000a76:	709a      	strb	r2, [r3, #2]

  //enable receive channel
  CDC_Receive_DATA();
}
 8000a78:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  _vcom_buf_head = 0;
  _vcom_buf_tail = 0;
  _vcom_buf_corrupt = 0;

  //enable receive channel
  CDC_Receive_DATA();
 8000a7c:	f005 b834 	b.w	8005ae8 <CDC_Receive_DATA>
 8000a80:	200000b8 	.word	0x200000b8
 8000a84:	20000a7c 	.word	0x20000a7c
 8000a88:	20000a64 	.word	0x20000a64

08000a8c <vcom_send>:
 * @details Sends a string over the VCOM port. The string
 * must be less than 255 characters and terminated by '\0'
 * 
 * @param data String to send
 */
void vcom_send(char *data) {
 8000a8c:	b510      	push	{r4, lr}
 8000a8e:	4604      	mov	r4, r0
  //calculate string length
  uint8_t str_len = strlen(data);
 8000a90:	f005 fb46 	bl	8006120 <strlen>

  //send data
  CDC_Send_DATA((uint8_t *)data, str_len);
 8000a94:	b2c1      	uxtb	r1, r0
 8000a96:	4620      	mov	r0, r4
}
 8000a98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
void vcom_send(char *data) {
  //calculate string length
  uint8_t str_len = strlen(data);

  //send data
  CDC_Send_DATA((uint8_t *)data, str_len);
 8000a9c:	f005 b80a 	b.w	8005ab4 <CDC_Send_DATA>

08000aa0 <vcom_read>:
 * and removes it from the buffer.
 * @return The top character in the buffer.
 */
char vcom_read() {
  //check if any data available and return 0 if not
  if(!_vcom_buf_available--) return 0;
 8000aa0:	4a08      	ldr	r2, [pc, #32]	; (8000ac4 <vcom_read+0x24>)
 8000aa2:	8810      	ldrh	r0, [r2, #0]
 8000aa4:	b280      	uxth	r0, r0
 8000aa6:	1e43      	subs	r3, r0, #1
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	8013      	strh	r3, [r2, #0]
 8000aac:	b140      	cbz	r0, 8000ac0 <vcom_read+0x20>

  return _vcom_buf[_vcom_buf_head++];
 8000aae:	4906      	ldr	r1, [pc, #24]	; (8000ac8 <vcom_read+0x28>)
 8000ab0:	4806      	ldr	r0, [pc, #24]	; (8000acc <vcom_read+0x2c>)
 8000ab2:	780b      	ldrb	r3, [r1, #0]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	b2d2      	uxtb	r2, r2
 8000aba:	700a      	strb	r2, [r1, #0]
 8000abc:	5cc0      	ldrb	r0, [r0, r3]
 8000abe:	b2c0      	uxtb	r0, r0
}
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	20000dec 	.word	0x20000dec
 8000ac8:	20000a64 	.word	0x20000a64
 8000acc:	20000cec 	.word	0x20000cec

08000ad0 <vcom_corrupt>:
 * @details Checks the buffer corrupt flag and returns its state.
 * To clear the flag, call @ref vcom_reset
 * @return True if corrupt.
 */
bool vcom_corrupt() {
  return _vcom_buf_corrupt == 1;
 8000ad0:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <vcom_corrupt+0x10>)
 8000ad2:	7898      	ldrb	r0, [r3, #2]
}
 8000ad4:	f1a0 0001 	sub.w	r0, r0, #1
 8000ad8:	fab0 f080 	clz	r0, r0
 8000adc:	0940      	lsrs	r0, r0, #5
 8000ade:	4770      	bx	lr
 8000ae0:	20000a64 	.word	0x20000a64

08000ae4 <vcom_reset>:
/**
 * @brief Resets the receive buffer
 * @details Resets the receive buffer. Any data inside will be lost.
 */
void vcom_reset() {
  _vcom_buf_head = 0;
 8000ae4:	4a03      	ldr	r2, [pc, #12]	; (8000af4 <vcom_reset+0x10>)
  _vcom_buf_tail = 0;
  _vcom_buf_available = 0;
 8000ae6:	4904      	ldr	r1, [pc, #16]	; (8000af8 <vcom_reset+0x14>)
/**
 * @brief Resets the receive buffer
 * @details Resets the receive buffer. Any data inside will be lost.
 */
void vcom_reset() {
  _vcom_buf_head = 0;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	7013      	strb	r3, [r2, #0]
  _vcom_buf_tail = 0;
 8000aec:	7053      	strb	r3, [r2, #1]
  _vcom_buf_available = 0;
 8000aee:	800b      	strh	r3, [r1, #0]
  _vcom_buf_corrupt = 0;
 8000af0:	7093      	strb	r3, [r2, #2]
 8000af2:	4770      	bx	lr
 8000af4:	20000a64 	.word	0x20000a64
 8000af8:	20000dec 	.word	0x20000dec

08000afc <vcom_available>:
 * @details Returns the number of available bytes. Make sure to
 * check this before calling vcom_read()
 * @return Number of available bytes
 */
uint16_t vcom_available() {
  return (uint8_t) _vcom_buf_available;
 8000afc:	4b01      	ldr	r3, [pc, #4]	; (8000b04 <vcom_available+0x8>)
 8000afe:	8818      	ldrh	r0, [r3, #0]
}
 8000b00:	b2c0      	uxtb	r0, r0
 8000b02:	4770      	bx	lr
 8000b04:	20000dec 	.word	0x20000dec

08000b08 <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
#elif defined (USB_INT_REMAP)
void USB_LP_IRQHandler(void)
#endif
{
   USB_Istr();
 8000b08:	f000 b948 	b.w	8000d9c <USB_Istr>

08000b0c <USBWakeUp_IRQHandler>:
#if defined (USB_INT_DEFAULT)
void USBWakeUp_IRQHandler(void)
#elif defined (USB_INT_REMAP)
void USBWakeUp_RMP_IRQHandler(void)
#endif
{
 8000b0c:	b508      	push	{r3, lr}
  /* Initiate external resume sequence (1 step) */
  Resume(RESUME_EXTERNAL);  
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 fbb8 	bl	8001284 <Resume>
  EXTI_ClearITPendingBit(EXTI_Line18);
 8000b14:	2012      	movs	r0, #18
}
 8000b16:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void USBWakeUp_RMP_IRQHandler(void)
#endif
{
  /* Initiate external resume sequence (1 step) */
  Resume(RESUME_EXTERNAL);  
  EXTI_ClearITPendingBit(EXTI_Line18);
 8000b1a:	f002 bb39 	b.w	8003190 <EXTI_ClearITPendingBit>
 8000b1e:	bf00      	nop

08000b20 <hd44780_wr_hi_nibble>:
#define hd44780_write_char( c )                   hd44780_wr_data( c & 0xff )

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble( unsigned char data )
{
 8000b20:	b510      	push	{r4, lr}
 8000b22:	4604      	mov	r4, r0
	if ( data & 0x10 ) {
 8000b24:	06e2      	lsls	r2, r4, #27
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000b26:	4821      	ldr	r0, [pc, #132]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b28:	f04f 0110 	mov.w	r1, #16

/* Function used from the CooCox HD44780 library */
/********************************************************************************************/
void hd44780_wr_hi_nibble( unsigned char data )
{
	if ( data & 0x10 ) {
 8000b2c:	d525      	bpl.n	8000b7a <hd44780_wr_hi_nibble+0x5a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000b2e:	f002 fc25 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x20 ) {
 8000b32:	06a3      	lsls	r3, r4, #26
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000b34:	481d      	ldr	r0, [pc, #116]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b36:	f04f 0120 	mov.w	r1, #32
	if ( data & 0x10 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x20 ) {
 8000b3a:	d525      	bpl.n	8000b88 <hd44780_wr_hi_nibble+0x68>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000b3c:	f002 fc1e 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x40 ) {
 8000b40:	0662      	lsls	r2, r4, #25
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000b42:	481a      	ldr	r0, [pc, #104]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b44:	f04f 0140 	mov.w	r1, #64	; 0x40
	if ( data & 0x20 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x40 ) {
 8000b48:	d525      	bpl.n	8000b96 <hd44780_wr_hi_nibble+0x76>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000b4a:	f002 fc17 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x80 ) {
 8000b4e:	0623      	lsls	r3, r4, #24
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000b50:	4816      	ldr	r0, [pc, #88]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b52:	f04f 0180 	mov.w	r1, #128	; 0x80
	if ( data & 0x40 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x80 ) {
 8000b56:	d425      	bmi.n	8000ba4 <hd44780_wr_hi_nibble+0x84>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000b58:	f002 fc12 	bl	8003380 <GPIO_ResetBits>
	}

    /* set the EN signal */
    hd44780_EN_On();
 8000b5c:	2104      	movs	r1, #4
 8000b5e:	2201      	movs	r2, #1
 8000b60:	4812      	ldr	r0, [pc, #72]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b62:	f002 fc0f 	bl	8003384 <GPIO_WriteBit>

    /* wait */
    hd44780_EN_high_delay();
 8000b66:	2002      	movs	r0, #2
 8000b68:	f7ff fdfe 	bl	8000768 <delay_ms>

    /* reset the EN signal */
    hd44780_EN_Off();
 8000b6c:	480f      	ldr	r0, [pc, #60]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b6e:	2104      	movs	r1, #4
 8000b70:	2200      	movs	r2, #0
}
 8000b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    /* wait */
    hd44780_EN_high_delay();

    /* reset the EN signal */
    hd44780_EN_Off();
 8000b76:	f002 bc05 	b.w	8003384 <GPIO_WriteBit>
void hd44780_wr_hi_nibble( unsigned char data )
{
	if ( data & 0x10 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000b7a:	f002 fc01 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x20 ) {
 8000b7e:	06a3      	lsls	r3, r4, #26
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000b80:	480a      	ldr	r0, [pc, #40]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b82:	f04f 0120 	mov.w	r1, #32
	if ( data & 0x10 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x20 ) {
 8000b86:	d4d9      	bmi.n	8000b3c <hd44780_wr_hi_nibble+0x1c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000b88:	f002 fbfa 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x40 ) {
 8000b8c:	0662      	lsls	r2, r4, #25
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000b8e:	4807      	ldr	r0, [pc, #28]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b90:	f04f 0140 	mov.w	r1, #64	; 0x40
	if ( data & 0x20 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x40 ) {
 8000b94:	d4d9      	bmi.n	8000b4a <hd44780_wr_hi_nibble+0x2a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000b96:	f002 fbf3 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x80 ) {
 8000b9a:	0623      	lsls	r3, r4, #24
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000b9c:	4803      	ldr	r0, [pc, #12]	; (8000bac <hd44780_wr_hi_nibble+0x8c>)
 8000b9e:	f04f 0180 	mov.w	r1, #128	; 0x80
	if ( data & 0x40 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x80 ) {
 8000ba2:	d5d9      	bpl.n	8000b58 <hd44780_wr_hi_nibble+0x38>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000ba4:	f002 fbea 	bl	800337c <GPIO_SetBits>
 8000ba8:	e7d8      	b.n	8000b5c <hd44780_wr_hi_nibble+0x3c>
 8000baa:	bf00      	nop
 8000bac:	48000c00 	.word	0x48000c00

08000bb0 <hd44780_wr_lo_nibble>:


#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble( unsigned char data )
{
 8000bb0:	b510      	push	{r4, lr}
 8000bb2:	4604      	mov	r4, r0
	if ( data & 0x01 ) {
 8000bb4:	07e2      	lsls	r2, r4, #31
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000bb6:	4821      	ldr	r0, [pc, #132]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000bb8:	f04f 0110 	mov.w	r1, #16

#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT

void hd44780_wr_lo_nibble( unsigned char data )
{
	if ( data & 0x01 ) {
 8000bbc:	d525      	bpl.n	8000c0a <hd44780_wr_lo_nibble+0x5a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000bbe:	f002 fbdd 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x02 ) {
 8000bc2:	07a3      	lsls	r3, r4, #30
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000bc4:	481d      	ldr	r0, [pc, #116]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000bc6:	f04f 0120 	mov.w	r1, #32
	if ( data & 0x01 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x02 ) {
 8000bca:	d525      	bpl.n	8000c18 <hd44780_wr_lo_nibble+0x68>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000bcc:	f002 fbd6 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x04 ) {
 8000bd0:	0762      	lsls	r2, r4, #29
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000bd2:	481a      	ldr	r0, [pc, #104]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000bd4:	f04f 0140 	mov.w	r1, #64	; 0x40
	if ( data & 0x02 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x04 ) {
 8000bd8:	d525      	bpl.n	8000c26 <hd44780_wr_lo_nibble+0x76>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000bda:	f002 fbcf 	bl	800337c <GPIO_SetBits>
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x08 ) {
 8000bde:	0723      	lsls	r3, r4, #28
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000be0:	4816      	ldr	r0, [pc, #88]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000be2:	f04f 0180 	mov.w	r1, #128	; 0x80
	if ( data & 0x04 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x08 ) {
 8000be6:	d425      	bmi.n	8000c34 <hd44780_wr_lo_nibble+0x84>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000be8:	f002 fbca 	bl	8003380 <GPIO_ResetBits>
	}

    /* set the EN signal */
    hd44780_EN_On();
 8000bec:	2104      	movs	r1, #4
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4812      	ldr	r0, [pc, #72]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000bf2:	f002 fbc7 	bl	8003384 <GPIO_WriteBit>

    /* wait */
    hd44780_EN_high_delay();
 8000bf6:	2002      	movs	r0, #2
 8000bf8:	f7ff fdb6 	bl	8000768 <delay_ms>

    /* reset the EN signal */
    hd44780_EN_Off();
 8000bfc:	480f      	ldr	r0, [pc, #60]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000bfe:	2104      	movs	r1, #4
 8000c00:	2200      	movs	r2, #0
}
 8000c02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

    /* wait */
    hd44780_EN_high_delay();

    /* reset the EN signal */
    hd44780_EN_Off();
 8000c06:	f002 bbbd 	b.w	8003384 <GPIO_WriteBit>
void hd44780_wr_lo_nibble( unsigned char data )
{
	if ( data & 0x01 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
 8000c0a:	f002 fbb9 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x02 ) {
 8000c0e:	07a3      	lsls	r3, r4, #30
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000c10:	480a      	ldr	r0, [pc, #40]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000c12:	f04f 0120 	mov.w	r1, #32
	if ( data & 0x01 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT4 );
	}
	if ( data & 0x02 ) {
 8000c16:	d4d9      	bmi.n	8000bcc <hd44780_wr_lo_nibble+0x1c>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
 8000c18:	f002 fbb2 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x04 ) {
 8000c1c:	0762      	lsls	r2, r4, #29
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000c1e:	4807      	ldr	r0, [pc, #28]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000c20:	f04f 0140 	mov.w	r1, #64	; 0x40
	if ( data & 0x02 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT5 );
	}
	if ( data & 0x04 ) {
 8000c24:	d4d9      	bmi.n	8000bda <hd44780_wr_lo_nibble+0x2a>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
 8000c26:	f002 fbab 	bl	8003380 <GPIO_ResetBits>
	}
	if ( data & 0x08 ) {
 8000c2a:	0723      	lsls	r3, r4, #28
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000c2c:	4803      	ldr	r0, [pc, #12]	; (8000c3c <hd44780_wr_lo_nibble+0x8c>)
 8000c2e:	f04f 0180 	mov.w	r1, #128	; 0x80
	if ( data & 0x04 ) {
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	} else {
		GPIO_ResetBits( HD44780_DATAPORT, HD44780_DATABIT6 );
	}
	if ( data & 0x08 ) {
 8000c32:	d5d9      	bpl.n	8000be8 <hd44780_wr_lo_nibble+0x38>
		GPIO_SetBits( HD44780_DATAPORT, HD44780_DATABIT7 );
 8000c34:	f002 fba2 	bl	800337c <GPIO_SetBits>
 8000c38:	e7d8      	b.n	8000bec <hd44780_wr_lo_nibble+0x3c>
 8000c3a:	bf00      	nop
 8000c3c:	48000c00 	.word	0x48000c00

08000c40 <hd44780_write>:
    hd44780_EN_Off();
}

/* 4bit bus version */
void hd44780_write( unsigned char data )
{
 8000c40:	b510      	push	{r4, lr}
 8000c42:	4604      	mov	r4, r0
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
 8000c44:	f7ff ff6c 	bl	8000b20 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble( data );
 8000c48:	4620      	mov	r0, r4
}
 8000c4a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
/* 4bit bus version */
void hd44780_write( unsigned char data )
{
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
	hd44780_wr_lo_nibble( data );
 8000c4e:	f7ff bfaf 	b.w	8000bb0 <hd44780_wr_lo_nibble>
 8000c52:	bf00      	nop

08000c54 <hd44780_wr_cmd>:
}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */


void hd44780_wr_cmd( unsigned char cmd )
{
 8000c54:	b510      	push	{r4, lr}
	hd44780_RS_Off();
 8000c56:	2101      	movs	r1, #1
}
#endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_8BIT */


void hd44780_wr_cmd( unsigned char cmd )
{
 8000c58:	4604      	mov	r4, r0
	hd44780_RS_Off();
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	4805      	ldr	r0, [pc, #20]	; (8000c74 <hd44780_wr_cmd+0x20>)
 8000c5e:	f002 fb91 	bl	8003384 <GPIO_WriteBit>

/* 4bit bus version */
void hd44780_write( unsigned char data )
{
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
 8000c62:	4620      	mov	r0, r4
 8000c64:	f7ff ff5c 	bl	8000b20 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble( data );
 8000c68:	4620      	mov	r0, r4

void hd44780_wr_cmd( unsigned char cmd )
{
	hd44780_RS_Off();
	hd44780_write( cmd );
}
 8000c6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
/* 4bit bus version */
void hd44780_write( unsigned char data )
{
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
	hd44780_wr_lo_nibble( data );
 8000c6e:	f7ff bf9f 	b.w	8000bb0 <hd44780_wr_lo_nibble>
 8000c72:	bf00      	nop
 8000c74:	48000c00 	.word	0x48000c00

08000c78 <hd44780_wr_data>:
	hd44780_write( cmd );
}


void hd44780_wr_data( unsigned char data )
{
 8000c78:	b510      	push	{r4, lr}
	hd44780_RS_On();
 8000c7a:	2101      	movs	r1, #1
	hd44780_write( cmd );
}


void hd44780_wr_data( unsigned char data )
{
 8000c7c:	4604      	mov	r4, r0
	hd44780_RS_On();
 8000c7e:	460a      	mov	r2, r1
 8000c80:	4805      	ldr	r0, [pc, #20]	; (8000c98 <hd44780_wr_data+0x20>)
 8000c82:	f002 fb7f 	bl	8003384 <GPIO_WriteBit>

/* 4bit bus version */
void hd44780_write( unsigned char data )
{
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
 8000c86:	4620      	mov	r0, r4
 8000c88:	f7ff ff4a 	bl	8000b20 <hd44780_wr_hi_nibble>
	hd44780_wr_lo_nibble( data );
 8000c8c:	4620      	mov	r0, r4

void hd44780_wr_data( unsigned char data )
{
	hd44780_RS_On();
	hd44780_write( data );
}
 8000c8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
/* 4bit bus version */
void hd44780_write( unsigned char data )
{
	/* send the data bits - high nibble first */
	hd44780_wr_hi_nibble( data );
	hd44780_wr_lo_nibble( data );
 8000c92:	f7ff bf8d 	b.w	8000bb0 <hd44780_wr_lo_nibble>
 8000c96:	bf00      	nop
 8000c98:	48000c00 	.word	0x48000c00

08000c9c <hd44780_Delay>:

Parameters			: del		-	32-bit value to represent the delay cycles
Return value		: NONE
*********************************************************************************************/
void hd44780_Delay(unsigned long del)
{
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <HD44780_Init>:

Parameters			: NONE
Return value		: NONE
*********************************************************************************************/
void HD44780_Init(void)
{
 8000ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_DATABIT7 | HD44780_DATABIT6 | HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000ca2:	4e2a      	ldr	r6, [pc, #168]	; (8000d4c <HD44780_Init+0xac>)

Parameters			: NONE
Return value		: NONE
*********************************************************************************************/
void HD44780_Init(void)
{
 8000ca4:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;	
	
	/* Configure the peripheral clocks for the HD44780 data and control lines */
	RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);
 8000ca6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000caa:	2101      	movs	r1, #1
 8000cac:	f002 fe6a 	bl	8003984 <RCC_AHBPeriphClockCmd>

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_DATABIT7 | HD44780_DATABIT6 | HD44780_DATABIT5 | HD44780_DATABIT4;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
 8000cb0:	2401      	movs	r4, #1
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cb2:	2500      	movs	r5, #0
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000cb4:	4630      	mov	r0, r6
 8000cb6:	4669      	mov	r1, sp
	
	/* Configure the peripheral clocks for the HD44780 data and control lines */
	RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_DATABIT7 | HD44780_DATABIT6 | HD44780_DATABIT5 | HD44780_DATABIT4;
 8000cb8:	23f0      	movs	r3, #240	; 0xf0
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cba:	2703      	movs	r7, #3
	
	/* Configure the peripheral clocks for the HD44780 data and control lines */
	RCC_AHBPeriphClockCmd(HD44780_RCC_AHBPeriph, ENABLE);

	/* Configure the HD44780 Data lines (DB7 - DB4) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_DATABIT7 | HD44780_DATABIT6 | HD44780_DATABIT5 | HD44780_DATABIT4;
 8000cbc:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
 8000cbe:	f88d 4004 	strb.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cc2:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cc6:	f88d 7005 	strb.w	r7, [sp, #5]
	GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);
 8000cca:	f002 fad3 	bl	8003274 <GPIO_Init>

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_RS_BIT | HD44780_RW_BIT | HD44780_EN_BIT;
 8000cce:	2307      	movs	r3, #7
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8000cd0:	4669      	mov	r1, sp
 8000cd2:	4630      	mov	r0, r6
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_Init(HD44780_DATAPORT, &GPIO_InitStructure);

	/* Configure the HD44780 Control lines (RS, RW, EN) as outputs*/
	GPIO_InitStructure.GPIO_Pin = HD44780_RS_BIT | HD44780_RW_BIT | HD44780_EN_BIT;
 8000cd4:	9300      	str	r3, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;									
 8000cd6:	f88d 4004 	strb.w	r4, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000cda:	f88d 5006 	strb.w	r5, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000cde:	f88d 7005 	strb.w	r7, [sp, #5]
	GPIO_Init(HD44780_CONTROLPORT, &GPIO_InitStructure);
 8000ce2:	f002 fac7 	bl	8003274 <GPIO_Init>

  /* clear control bits */
	hd44780_EN_Off();
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	462a      	mov	r2, r5
 8000cea:	2104      	movs	r1, #4
 8000cec:	f002 fb4a 	bl	8003384 <GPIO_WriteBit>
	hd44780_RS_Off();
 8000cf0:	4630      	mov	r0, r6
 8000cf2:	4621      	mov	r1, r4
 8000cf4:	462a      	mov	r2, r5
 8000cf6:	f002 fb45 	bl	8003384 <GPIO_WriteBit>
	hd44780_RW_Off();
 8000cfa:	462a      	mov	r2, r5
 8000cfc:	2102      	movs	r1, #2
 8000cfe:	4630      	mov	r0, r6
 8000d00:	f002 fb40 	bl	8003384 <GPIO_WriteBit>
	
	/* wait initial delay for LCD to settle */
  /* reset procedure - 3 function calls resets the device */
  hd44780_init_delay();
 8000d04:	2010      	movs	r0, #16
 8000d06:	f7ff fd2f 	bl	8000768 <delay_ms>
  hd44780_wr_hi_nibble( HD44780_CMD_RESET );
 8000d0a:	2030      	movs	r0, #48	; 0x30
 8000d0c:	f7ff ff08 	bl	8000b20 <hd44780_wr_hi_nibble>
  hd44780_init_delay2();
 8000d10:	2005      	movs	r0, #5
 8000d12:	f7ff fd29 	bl	8000768 <delay_ms>
  hd44780_wr_hi_nibble( HD44780_CMD_RESET );
 8000d16:	2030      	movs	r0, #48	; 0x30
 8000d18:	f7ff ff02 	bl	8000b20 <hd44780_wr_hi_nibble>
  hd44780_init_delay3();
 8000d1c:	4620      	mov	r0, r4
 8000d1e:	f7ff fd23 	bl	8000768 <delay_ms>
  hd44780_wr_hi_nibble( HD44780_CMD_RESET );
 8000d22:	2030      	movs	r0, #48	; 0x30
 8000d24:	f7ff fefc 	bl	8000b20 <hd44780_wr_hi_nibble>
		
	#if HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT
    /* 4bit interface */
  hd44780_wr_hi_nibble( HD44780_CMD_FUNCTION );
 8000d28:	2020      	movs	r0, #32
 8000d2a:	f7ff fef9 	bl	8000b20 <hd44780_wr_hi_nibble>
  #endif /* HD44780_CONF_BUS == HD44780_FUNC_BUS_4BIT */

  /* sets the configured values - can be set again only after reset */
  hd44780_function( HD44780_CONF_BUS, HD44780_CONF_LINES, HD44780_CONF_FONT );
 8000d2e:	2028      	movs	r0, #40	; 0x28
 8000d30:	f7ff ff90 	bl	8000c54 <hd44780_wr_cmd>

  /* turn the display on with no cursor or blinking */
	hd44780_display( HD44780_DISP_ON, HD44780_DISP_CURS_OFF, HD44780_DISP_BLINK_OFF );
 8000d34:	200c      	movs	r0, #12
 8000d36:	f7ff ff8d 	bl	8000c54 <hd44780_wr_cmd>
	
  /* clear the display */
  hd44780_clear();
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	f7ff ff8a 	bl	8000c54 <hd44780_wr_cmd>

  /* addr increment, shift cursor */
	hd44780_entry( HD44780_ENTRY_ADDR_INC, HD44780_ENTRY_SHIFT_CURS );
 8000d40:	2006      	movs	r0, #6
 8000d42:	f7ff ff87 	bl	8000c54 <hd44780_wr_cmd>

}
 8000d46:	b003      	add	sp, #12
 8000d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	48000c00 	.word	0x48000c00

08000d50 <HD44780_PutChar>:

Return value		: NONE
*********************************************************************************************/
void HD44780_PutChar(unsigned char c)
{
	hd44780_wr_data(c & 0xff);
 8000d50:	f7ff bf92 	b.w	8000c78 <hd44780_wr_data>

08000d54 <HD44780_GotoXY>:
	
  if(x > (HD44780_DISP_LENGTH-1))
		x = 0;

	if(y > (HD44780_DISP_ROWS-1))
		y = 0;
 8000d54:	2903      	cmp	r1, #3
 8000d56:	bf88      	it	hi
 8000d58:	2100      	movhi	r1, #0
 8000d5a:	4b04      	ldr	r3, [pc, #16]	; (8000d6c <HD44780_GotoXY+0x18>)
		case 0:  copy_y = 0x80; break;
		case 1:  copy_y = 0xc0; break;
		case 2:  copy_y = 0x94; break;
		case 3:  copy_y = 0xd4; break;
  }
	hd44780_wr_cmd(x + copy_y);
 8000d5c:	5c5b      	ldrb	r3, [r3, r1]
void HD44780_GotoXY(unsigned char x, unsigned char y)
{
  unsigned char copy_y=0;
	
  if(x > (HD44780_DISP_LENGTH-1))
		x = 0;
 8000d5e:	2813      	cmp	r0, #19
 8000d60:	bf88      	it	hi
 8000d62:	2000      	movhi	r0, #0
		case 0:  copy_y = 0x80; break;
		case 1:  copy_y = 0xc0; break;
		case 2:  copy_y = 0x94; break;
		case 3:  copy_y = 0xd4; break;
  }
	hd44780_wr_cmd(x + copy_y);
 8000d64:	4418      	add	r0, r3
 8000d66:	b2c0      	uxtb	r0, r0
 8000d68:	f7ff bf74 	b.w	8000c54 <hd44780_wr_cmd>
 8000d6c:	08009db0 	.word	0x08009db0

08000d70 <HD44780_PutStr>:
Parameters			: str			-	string (char array) to print

Return value		: NONE
*********************************************************************************************/
void HD44780_PutStr(char *str)
{
 8000d70:	b510      	push	{r4, lr}
 8000d72:	b082      	sub	sp, #8
	__IO unsigned int i=0;
 8000d74:	2300      	movs	r3, #0
Parameters			: str			-	string (char array) to print

Return value		: NONE
*********************************************************************************************/
void HD44780_PutStr(char *str)
{
 8000d76:	4604      	mov	r4, r0
	__IO unsigned int i=0;
 8000d78:	9301      	str	r3, [sp, #4]

	do
	{
		HD44780_PutChar(str[i]);
 8000d7a:	9b01      	ldr	r3, [sp, #4]

Return value		: NONE
*********************************************************************************************/
void HD44780_PutChar(unsigned char c)
{
	hd44780_wr_data(c & 0xff);
 8000d7c:	5ce0      	ldrb	r0, [r4, r3]
 8000d7e:	f7ff ff7b 	bl	8000c78 <hd44780_wr_data>
	__IO unsigned int i=0;

	do
	{
		HD44780_PutChar(str[i]);
		i++;
 8000d82:	9b01      	ldr	r3, [sp, #4]
 8000d84:	3301      	adds	r3, #1
 8000d86:	9301      	str	r3, [sp, #4]
	}while(str[i]!='\0');
 8000d88:	9b01      	ldr	r3, [sp, #4]
 8000d8a:	5ce3      	ldrb	r3, [r4, r3]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1f4      	bne.n	8000d7a <HD44780_PutStr+0xa>
}
 8000d90:	b002      	add	sp, #8
 8000d92:	bd10      	pop	{r4, pc}

08000d94 <HD44780_ClrScr>:
Parameters			: NONE
Return value		: NONE
*********************************************************************************************/
void HD44780_ClrScr(void)
{
	hd44780_wr_cmd(HD44780_CMD_CLEAR);
 8000d94:	2001      	movs	r0, #1
 8000d96:	f7ff bf5d 	b.w	8000c54 <hd44780_wr_cmd>
 8000d9a:	bf00      	nop

08000d9c <USB_Istr>:
void USB_Istr(void)
{
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8000d9c:	494d      	ldr	r1, [pc, #308]	; (8000ed4 <USB_Istr+0x138>)
 8000d9e:	680b      	ldr	r3, [r1, #0]
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void USB_Istr(void)
{
 8000da0:	b530      	push	{r4, r5, lr}
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8000da2:	4c4d      	ldr	r4, [pc, #308]	; (8000ed8 <USB_Istr+0x13c>)

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8000da4:	4d4d      	ldr	r5, [pc, #308]	; (8000edc <USB_Istr+0x140>)
void USB_Istr(void)
{
    uint32_t i=0;
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	8023      	strh	r3, [r4, #0]

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8000daa:	8822      	ldrh	r2, [r4, #0]
 8000dac:	882b      	ldrh	r3, [r5, #0]
 8000dae:	401a      	ands	r2, r3
 8000db0:	0592      	lsls	r2, r2, #22
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void USB_Istr(void)
{
 8000db2:	b089      	sub	sp, #36	; 0x24
 __IO uint32_t EP[8];
  
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
 8000db4:	d507      	bpl.n	8000dc6 <USB_Istr+0x2a>
  {
    _SetISTR((uint16_t)CLR_SOF);
 8000db6:	f64f 52ff 	movw	r2, #65023	; 0xfdff
    bIntPackSOF++;
 8000dba:	4849      	ldr	r0, [pc, #292]	; (8000ee0 <USB_Istr+0x144>)
  wIstr = _GetISTR();

#if (IMR_MSK & ISTR_SOF)
  if (wIstr & ISTR_SOF & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_SOF);
 8000dbc:	600a      	str	r2, [r1, #0]
    bIntPackSOF++;
 8000dbe:	7802      	ldrb	r2, [r0, #0]
 8000dc0:	3201      	adds	r2, #1
 8000dc2:	b2d2      	uxtb	r2, r2
 8000dc4:	7002      	strb	r2, [r0, #0]
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
 8000dc6:	8822      	ldrh	r2, [r4, #0]
 8000dc8:	401a      	ands	r2, r3
 8000dca:	0410      	lsls	r0, r2, #16
 8000dcc:	d439      	bmi.n	8000e42 <USB_Istr+0xa6>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
 8000dce:	8822      	ldrh	r2, [r4, #0]
 8000dd0:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8000dd4:	4213      	tst	r3, r2
 8000dd6:	d12b      	bne.n	8000e30 <USB_Istr+0x94>
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_ERR)
  if (wIstr & ISTR_ERR & wInterrupt_Mask)
 8000dd8:	8822      	ldrh	r2, [r4, #0]
 8000dda:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8000dde:	4213      	tst	r3, r2
 8000de0:	d003      	beq.n	8000dea <USB_Istr+0x4e>
  {
    _SetISTR((uint16_t)CLR_ERR);
 8000de2:	4a3c      	ldr	r2, [pc, #240]	; (8000ed4 <USB_Istr+0x138>)
 8000de4:	f64d 71ff 	movw	r1, #57343	; 0xdfff
 8000de8:	6011      	str	r1, [r2, #0]
#endif
  }
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
 8000dea:	8822      	ldrh	r2, [r4, #0]
 8000dec:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8000df0:	4213      	tst	r3, r2
 8000df2:	d114      	bne.n	8000e1e <USB_Istr+0x82>
//   }
// #endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
 8000df4:	8822      	ldrh	r2, [r4, #0]
 8000df6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000dfa:	4213      	tst	r3, r2
 8000dfc:	d00d      	beq.n	8000e1a <USB_Istr+0x7e>
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 8000dfe:	4a35      	ldr	r2, [pc, #212]	; (8000ed4 <USB_Istr+0x138>)
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 8000e00:	4b38      	ldr	r3, [pc, #224]	; (8000ee4 <USB_Istr+0x148>)

#if (IMR_MSK & ISTR_ESOF)
  if (wIstr & ISTR_ESOF & wInterrupt_Mask)
  {
    /* clear ESOF flag in ISTR */
    _SetISTR((uint16_t)CLR_ESOF);
 8000e02:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 8000e06:	6011      	str	r1, [r2, #0]
    
    if ((_GetFNR()&FNR_RXDP)!=0)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	0419      	lsls	r1, r3, #16
 8000e0c:	d41d      	bmi.n	8000e4a <USB_Istr+0xae>
        esof_counter = 0;
      }
    }
    else
    {
        esof_counter = 0;
 8000e0e:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <USB_Istr+0x144>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	605a      	str	r2, [r3, #4]
    }
    
    /* resume handling timing is made with ESOFs */
    Resume(RESUME_ESOF); /* request without change of the machine state */
 8000e14:	2007      	movs	r0, #7
 8000e16:	f000 fa35 	bl	8001284 <Resume>
#ifdef ESOF_CALLBACK
    ESOF_Callback();
#endif
  }
#endif
} /* USB_Istr */
 8000e1a:	b009      	add	sp, #36	; 0x24
 8000e1c:	bd30      	pop	{r4, r5, pc}
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
#if (IMR_MSK & ISTR_WKUP)
  if (wIstr & ISTR_WKUP & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_WKUP);
 8000e1e:	4b2d      	ldr	r3, [pc, #180]	; (8000ed4 <USB_Istr+0x138>)
 8000e20:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8000e24:	601a      	str	r2, [r3, #0]
    Resume(RESUME_EXTERNAL);
 8000e26:	2000      	movs	r0, #0
 8000e28:	f000 fa2c 	bl	8001284 <Resume>
 8000e2c:	882b      	ldrh	r3, [r5, #0]
 8000e2e:	e7e1      	b.n	8000df4 <USB_Istr+0x58>
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8000e30:	4a28      	ldr	r2, [pc, #160]	; (8000ed4 <USB_Istr+0x138>)
    Device_Property.Reset();
 8000e32:	4b2d      	ldr	r3, [pc, #180]	; (8000ee8 <USB_Istr+0x14c>)
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8000e34:	f64f 31ff 	movw	r1, #64511	; 0xfbff
    Device_Property.Reset();
 8000e38:	685b      	ldr	r3, [r3, #4]
#endif
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
#if (IMR_MSK & ISTR_RESET)
  if (wIstr & ISTR_RESET & wInterrupt_Mask)
  {
    _SetISTR((uint16_t)CLR_RESET);
 8000e3a:	6011      	str	r1, [r2, #0]
    Device_Property.Reset();
 8000e3c:	4798      	blx	r3
 8000e3e:	882b      	ldrh	r3, [r5, #0]
 8000e40:	e7ca      	b.n	8000dd8 <USB_Istr+0x3c>
#if (IMR_MSK & ISTR_CTR)
  if (wIstr & ISTR_CTR & wInterrupt_Mask)
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP();
 8000e42:	f000 ff33 	bl	8001cac <CTR_LP>
 8000e46:	882b      	ldrh	r3, [r5, #0]
 8000e48:	e7c1      	b.n	8000dce <USB_Istr+0x32>
    _SetISTR((uint16_t)CLR_ESOF);
    
    if ((_GetFNR()&FNR_RXDP)!=0)
    {
      /* increment ESOF counter */
      esof_counter ++;
 8000e4a:	4925      	ldr	r1, [pc, #148]	; (8000ee0 <USB_Istr+0x144>)
 8000e4c:	684b      	ldr	r3, [r1, #4]
 8000e4e:	3301      	adds	r3, #1
 8000e50:	604b      	str	r3, [r1, #4]
      
      /* test if we enter in ESOF more than 3 times with FSUSP =0 and RXDP =1=>> possible missing SUSP flag*/
      if ((esof_counter >3)&&((_GetCNTR()&CNTR_FSUSP)==0))
 8000e52:	684b      	ldr	r3, [r1, #4]
 8000e54:	2b03      	cmp	r3, #3
 8000e56:	d9dd      	bls.n	8000e14 <USB_Istr+0x78>
 8000e58:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8000e5c:	f013 0308 	ands.w	r3, r3, #8
 8000e60:	f1a2 0204 	sub.w	r2, r2, #4
 8000e64:	d1d6      	bne.n	8000e14 <USB_Istr+0x78>
      {           
        /* this a sequence to apply a force RESET*/
      
        /*Store CNTR value */
        wCNTR = _GetCNTR(); 
 8000e66:	6812      	ldr	r2, [r2, #0]
 8000e68:	4820      	ldr	r0, [pc, #128]	; (8000eec <USB_Istr+0x150>)
 8000e6a:	b292      	uxth	r2, r2
 8000e6c:	608a      	str	r2, [r1, #8]
      
        /*Store endpoints registers status */
        for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 8000e6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8000e72:	ac08      	add	r4, sp, #32
 8000e74:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8000e78:	3301      	adds	r3, #1
 8000e7a:	b292      	uxth	r2, r2
 8000e7c:	2b08      	cmp	r3, #8
 8000e7e:	f844 2c20 	str.w	r2, [r4, #-32]
 8000e82:	d1f4      	bne.n	8000e6e <USB_Istr+0xd2>
      
        /*apply FRES */
        wCNTR|=CNTR_FRES;
 8000e84:	688b      	ldr	r3, [r1, #8]
        _SetCNTR(wCNTR);
 8000e86:	4a1a      	ldr	r2, [pc, #104]	; (8000ef0 <USB_Istr+0x154>)
        /*clear FRES*/
        wCNTR&=~CNTR_FRES;
        _SetCNTR(wCNTR);
      
        /*poll for RESET flag in ISTR*/
        while((_GetISTR()&ISTR_RESET) == 0);
 8000e88:	4812      	ldr	r0, [pc, #72]	; (8000ed4 <USB_Istr+0x138>)
      
        /*Store endpoints registers status */
        for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
      
        /*apply FRES */
        wCNTR|=CNTR_FRES;
 8000e8a:	f043 0301 	orr.w	r3, r3, #1
 8000e8e:	608b      	str	r3, [r1, #8]
        _SetCNTR(wCNTR);
 8000e90:	688b      	ldr	r3, [r1, #8]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	6013      	str	r3, [r2, #0]
 
        /*clear FRES*/
        wCNTR&=~CNTR_FRES;
 8000e96:	688b      	ldr	r3, [r1, #8]
 8000e98:	f023 0301 	bic.w	r3, r3, #1
 8000e9c:	608b      	str	r3, [r1, #8]
        _SetCNTR(wCNTR);
 8000e9e:	688b      	ldr	r3, [r1, #8]
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	6013      	str	r3, [r2, #0]
      
        /*poll for RESET flag in ISTR*/
        while((_GetISTR()&ISTR_RESET) == 0);
 8000ea4:	6803      	ldr	r3, [r0, #0]
 8000ea6:	4a0b      	ldr	r2, [pc, #44]	; (8000ed4 <USB_Istr+0x138>)
 8000ea8:	055b      	lsls	r3, r3, #21
 8000eaa:	d5fb      	bpl.n	8000ea4 <USB_Istr+0x108>
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
 8000eac:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000eb0:	480e      	ldr	r0, [pc, #56]	; (8000eec <USB_Istr+0x150>)
 8000eb2:	6013      	str	r3, [r2, #0]
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
 8000eb4:	2300      	movs	r3, #0
        _SetENDPOINT(i, EP[i]);
 8000eb6:	aa08      	add	r2, sp, #32
 8000eb8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
        while((_GetISTR()&ISTR_RESET) == 0);
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
 8000ebc:	3301      	adds	r3, #1
        _SetENDPOINT(i, EP[i]);
 8000ebe:	f852 2c20 	ldr.w	r2, [r2, #-32]
        while((_GetISTR()&ISTR_RESET) == 0);
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
 8000ec2:	2b08      	cmp	r3, #8
        _SetENDPOINT(i, EP[i]);
 8000ec4:	b292      	uxth	r2, r2
 8000ec6:	f840 2b04 	str.w	r2, [r0], #4
        while((_GetISTR()&ISTR_RESET) == 0);
        /* clear RESET flag in ISTR */
        _SetISTR((uint16_t)CLR_RESET);
   
       /*restore Enpoints*/
        for (i=0;i<8;i++)
 8000eca:	d1f4      	bne.n	8000eb6 <USB_Istr+0x11a>
        _SetENDPOINT(i, EP[i]);
      
        esof_counter = 0;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	604b      	str	r3, [r1, #4]
 8000ed0:	e7a0      	b.n	8000e14 <USB_Istr+0x78>
 8000ed2:	bf00      	nop
 8000ed4:	40005c44 	.word	0x40005c44
 8000ed8:	20000dee 	.word	0x20000dee
 8000edc:	20000e48 	.word	0x20000e48
 8000ee0:	20000a68 	.word	0x20000a68
 8000ee4:	40005c48 	.word	0x40005c48
 8000ee8:	2000011c 	.word	0x2000011c
 8000eec:	40005c00 	.word	0x40005c00
 8000ef0:	40005c40 	.word	0x40005c40

08000ef4 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;

  if (pInfo->Current_Configuration != 0)
 8000ef4:	4b03      	ldr	r3, [pc, #12]	; (8000f04 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000ef6:	7a9b      	ldrb	r3, [r3, #10]
 8000ef8:	b113      	cbz	r3, 8000f00 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000efa:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <Virtual_Com_Port_SetConfiguration+0x14>)
 8000efc:	2205      	movs	r2, #5
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	20000e24 	.word	0x20000e24
 8000f08:	20000a7c 	.word	0x20000a7c

08000f0c <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000f0c:	4b01      	ldr	r3, [pc, #4]	; (8000f14 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000f0e:	2204      	movs	r2, #4
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	4770      	bx	lr
 8000f14:	20000a7c 	.word	0x20000a7c

08000f18 <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000f18:	4b03      	ldr	r3, [pc, #12]	; (8000f28 <Virtual_Com_Port_Status_In+0x10>)
 8000f1a:	781a      	ldrb	r2, [r3, #0]
 8000f1c:	2a20      	cmp	r2, #32
  {
    Request = 0;
 8000f1e:	bf04      	itt	eq
 8000f20:	2200      	moveq	r2, #0
 8000f22:	701a      	strbeq	r2, [r3, #0]
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000a74 	.word	0x20000a74

08000f2c <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{}
 8000f2c:	4770      	bx	lr
 8000f2e:	bf00      	nop

08000f30 <Virtual_Com_Port_Data_Setup>:
{
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000f30:	2821      	cmp	r0, #33	; 0x21
* Input          : Request Nb.
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_Data_Setup(uint8_t RequestNo)
{
 8000f32:	b510      	push	{r4, lr}
 8000f34:	4603      	mov	r3, r0
  uint8_t    *(*CopyRoutine)(uint16_t);

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000f36:	d003      	beq.n	8000f40 <Virtual_Com_Port_Data_Setup+0x10>
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000f38:	2820      	cmp	r0, #32
 8000f3a:	d010      	beq.n	8000f5e <Virtual_Com_Port_Data_Setup+0x2e>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000f3c:	2002      	movs	r0, #2
 8000f3e:	bd10      	pop	{r4, pc}

  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <Virtual_Com_Port_Data_Setup+0x4c>)
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	7813      	ldrb	r3, [r2, #0]
 8000f46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f4a:	2b21      	cmp	r3, #33	; 0x21
 8000f4c:	d1f6      	bne.n	8000f3c <Virtual_Com_Port_Data_Setup+0xc>
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000f4e:	490c      	ldr	r1, [pc, #48]	; (8000f80 <Virtual_Com_Port_Data_Setup+0x50>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000f50:	6191      	str	r1, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000f52:	2400      	movs	r4, #0
 8000f54:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000f56:	4620      	mov	r0, r4
 8000f58:	4788      	blx	r1
  return USB_SUCCESS;
 8000f5a:	4620      	mov	r0, r4
 8000f5c:	bd10      	pop	{r4, pc}
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000f5e:	4a07      	ldr	r2, [pc, #28]	; (8000f7c <Virtual_Com_Port_Data_Setup+0x4c>)
 8000f60:	6812      	ldr	r2, [r2, #0]
 8000f62:	7811      	ldrb	r1, [r2, #0]
 8000f64:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8000f68:	2921      	cmp	r1, #33	; 0x21
 8000f6a:	d003      	beq.n	8000f74 <Virtual_Com_Port_Data_Setup+0x44>
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000f6c:	4a05      	ldr	r2, [pc, #20]	; (8000f84 <Virtual_Com_Port_Data_Setup+0x54>)
 8000f6e:	7013      	strb	r3, [r2, #0]
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000f70:	2002      	movs	r0, #2

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
  return USB_SUCCESS;
}
 8000f72:	bd10      	pop	{r4, pc}
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000f74:	4803      	ldr	r0, [pc, #12]	; (8000f84 <Virtual_Com_Port_Data_Setup+0x54>)
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000f76:	4904      	ldr	r1, [pc, #16]	; (8000f88 <Virtual_Com_Port_Data_Setup+0x58>)
    }
    Request = SET_LINE_CODING;
 8000f78:	7003      	strb	r3, [r0, #0]
 8000f7a:	e7e9      	b.n	8000f50 <Virtual_Com_Port_Data_Setup+0x20>
 8000f7c:	20000e44 	.word	0x20000e44
 8000f80:	08000fc1 	.word	0x08000fc1
 8000f84:	20000a74 	.word	0x20000a74
 8000f88:	08000fd9 	.word	0x08000fd9

08000f8c <Virtual_Com_Port_NoData_Setup>:
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <Virtual_Com_Port_NoData_Setup+0x20>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000f96:	2b21      	cmp	r3, #33	; 0x21
 8000f98:	d001      	beq.n	8000f9e <Virtual_Com_Port_NoData_Setup+0x12>
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000f9a:	2002      	movs	r0, #2
}
 8000f9c:	4770      	bx	lr
RESULT Virtual_Com_Port_NoData_Setup(uint8_t RequestNo)
{

  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000f9e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000fa2:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000fa4:	bf14      	ite	ne
 8000fa6:	2002      	movne	r0, #2
 8000fa8:	2000      	moveq	r0, #0
 8000faa:	4770      	bx	lr
 8000fac:	20000e44 	.word	0x20000e44

08000fb0 <Virtual_Com_Port_Get_Interface_Setting>:
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(uint8_t Interface, uint8_t AlternateSetting)
{
  if (AlternateSetting > 0)
 8000fb0:	b109      	cbz	r1, 8000fb6 <Virtual_Com_Port_Get_Interface_Setting+0x6>
  {
    return USB_UNSUPPORT;
 8000fb2:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000fb4:	4770      	bx	lr
{
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000fb6:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000fb8:	bf8c      	ite	hi
 8000fba:	2002      	movhi	r0, #2
 8000fbc:	2000      	movls	r0, #0
 8000fbe:	4770      	bx	lr

08000fc0 <Virtual_Com_Port_GetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8000fc0:	b108      	cbz	r0, 8000fc6 <Virtual_Com_Port_GetLineCoding+0x6>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
    return NULL;
  }
  return(uint8_t *)&linecoding;
 8000fc2:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <Virtual_Com_Port_GetLineCoding+0x10>)
}
 8000fc4:	4770      	bx	lr
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetLineCoding(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000fc6:	4b03      	ldr	r3, [pc, #12]	; (8000fd4 <Virtual_Com_Port_GetLineCoding+0x14>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2208      	movs	r2, #8
 8000fcc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000fce:	4770      	bx	lr
 8000fd0:	20000114 	.word	0x20000114
 8000fd4:	20000e44 	.word	0x20000e44

08000fd8 <Virtual_Com_Port_SetLineCoding>:
* Output         : None.
* Return         : Linecoding structure base address.
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
 8000fd8:	b108      	cbz	r0, 8000fde <Virtual_Com_Port_SetLineCoding+0x6>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
    return NULL;
  }
  return(uint8_t *)&linecoding;
 8000fda:	4803      	ldr	r0, [pc, #12]	; (8000fe8 <Virtual_Com_Port_SetLineCoding+0x10>)
}
 8000fdc:	4770      	bx	lr
*******************************************************************************/
uint8_t *Virtual_Com_Port_SetLineCoding(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000fde:	4b03      	ldr	r3, [pc, #12]	; (8000fec <Virtual_Com_Port_SetLineCoding+0x14>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2208      	movs	r2, #8
 8000fe4:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000fe6:	4770      	bx	lr
 8000fe8:	20000114 	.word	0x20000114
 8000fec:	20000e44 	.word	0x20000e44

08000ff0 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000ff0:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000ff2:	f004 fd45 	bl	8005a80 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000ff6:	4b05      	ldr	r3, [pc, #20]	; (800100c <Virtual_Com_Port_init+0x1c>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	2400      	movs	r4, #0
 8000ffc:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000ffe:	f000 f895 	bl	800112c <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8001002:	f001 fb8d 	bl	8002720 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8001006:	4b02      	ldr	r3, [pc, #8]	; (8001010 <Virtual_Com_Port_init+0x20>)
 8001008:	601c      	str	r4, [r3, #0]
 800100a:	bd10      	pop	{r4, pc}
 800100c:	20000e44 	.word	0x20000e44
 8001010:	20000a7c 	.word	0x20000a7c

08001014 <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8001014:	4b33      	ldr	r3, [pc, #204]	; (80010e4 <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8001016:	4a34      	ldr	r2, [pc, #208]	; (80010e8 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8001018:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 800101a:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 800101c:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 800101e:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8001020:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8001022:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8001024:	72dc      	strb	r4, [r3, #11]

  SetBTABLE(BTABLE_ADDRESS);
 8001026:	4620      	mov	r0, r4
 8001028:	f000 ff96 	bl	8001f58 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 800102c:	4620      	mov	r0, r4
 800102e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001032:	f000 ffaf 	bl	8001f94 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8001036:	4620      	mov	r0, r4
 8001038:	2110      	movs	r1, #16
 800103a:	f000 ffc3 	bl	8001fc4 <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 800103e:	4620      	mov	r0, r4
 8001040:	2140      	movs	r1, #64	; 0x40
 8001042:	f001 f947 	bl	80022d4 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8001046:	2180      	movs	r1, #128	; 0x80
 8001048:	4620      	mov	r0, r4
 800104a:	f001 f933 	bl	80022b4 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 800104e:	4620      	mov	r0, r4
 8001050:	f001 f85e 	bl	8002110 <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001054:	4b25      	ldr	r3, [pc, #148]	; (80010ec <Virtual_Com_Port_Reset+0xd8>)
 8001056:	4620      	mov	r0, r4
 8001058:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 800105c:	f001 f98c 	bl	8002378 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8001060:	4620      	mov	r0, r4
 8001062:	f001 f821 	bl	80020a8 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8001066:	4621      	mov	r1, r4
 8001068:	2001      	movs	r0, #1
 800106a:	f000 ff93 	bl	8001f94 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 800106e:	2001      	movs	r0, #1
 8001070:	21c0      	movs	r1, #192	; 0xc0
 8001072:	f001 f91f 	bl	80022b4 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8001076:	2001      	movs	r0, #1
 8001078:	2120      	movs	r1, #32
 800107a:	f000 ffa3 	bl	8001fc4 <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 800107e:	4621      	mov	r1, r4
 8001080:	2001      	movs	r0, #1
 8001082:	f000 ffb9 	bl	8001ff8 <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8001086:	2002      	movs	r0, #2
 8001088:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800108c:	f000 ff82 	bl	8001f94 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8001090:	2002      	movs	r0, #2
 8001092:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001096:	f001 f90d 	bl	80022b4 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 800109a:	4621      	mov	r1, r4
 800109c:	2002      	movs	r0, #2
 800109e:	f000 ffab 	bl	8001ff8 <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 80010a2:	2002      	movs	r0, #2
 80010a4:	2120      	movs	r1, #32
 80010a6:	f000 ff8d 	bl	8001fc4 <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 80010aa:	4621      	mov	r1, r4
 80010ac:	2003      	movs	r0, #3
 80010ae:	f000 ff71 	bl	8001f94 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 80010b2:	2003      	movs	r0, #3
 80010b4:	f44f 7188 	mov.w	r1, #272	; 0x110
 80010b8:	f001 f90c 	bl	80022d4 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 80010bc:	2003      	movs	r0, #3
 80010be:	2140      	movs	r1, #64	; 0x40
 80010c0:	f001 f95a 	bl	8002378 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 80010c4:	2003      	movs	r0, #3
 80010c6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80010ca:	f000 ff95 	bl	8001ff8 <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 80010ce:	4621      	mov	r1, r4
 80010d0:	2003      	movs	r0, #3
 80010d2:	f000 ff77 	bl	8001fc4 <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 80010d6:	4620      	mov	r0, r4
 80010d8:	f000 fd72 	bl	8001bc0 <SetDeviceAddress>
  
  bDeviceState = ATTACHED;
 80010dc:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <Virtual_Com_Port_Reset+0xdc>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	bd10      	pop	{r4, pc}
 80010e4:	20000e44 	.word	0x20000e44
 80010e8:	08009e14 	.word	0x08009e14
 80010ec:	20000114 	.word	0x20000114
 80010f0:	20000a7c 	.word	0x20000a7c

080010f4 <Virtual_Com_Port_GetDeviceDescriptor>:
* Output         : None.
* Return         : The address of the device descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetDeviceDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 80010f4:	4901      	ldr	r1, [pc, #4]	; (80010fc <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 80010f6:	f000 bb05 	b.w	8001704 <Standard_GetDescriptorData>
 80010fa:	bf00      	nop
 80010fc:	2000014c 	.word	0x2000014c

08001100 <Virtual_Com_Port_GetConfigDescriptor>:
* Output         : None.
* Return         : The address of the configuration descriptor.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetConfigDescriptor(uint16_t Length)
{
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001100:	4901      	ldr	r1, [pc, #4]	; (8001108 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 8001102:	f000 baff 	b.w	8001704 <Standard_GetDescriptorData>
 8001106:	bf00      	nop
 8001108:	20000154 	.word	0x20000154

0800110c <Virtual_Com_Port_GetStringDescriptor>:
* Output         : None.
* Return         : The address of the string descriptors.
*******************************************************************************/
uint8_t *Virtual_Com_Port_GetStringDescriptor(uint16_t Length)
{
  uint8_t wValue0 = pInformation->USBwValue0;
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <Virtual_Com_Port_GetStringDescriptor+0x18>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 8001112:	2b04      	cmp	r3, #4
 8001114:	d804      	bhi.n	8001120 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 8001116:	4904      	ldr	r1, [pc, #16]	; (8001128 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001118:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800111c:	f000 baf2 	b.w	8001704 <Standard_GetDescriptorData>
  }
}
 8001120:	2000      	movs	r0, #0
 8001122:	4770      	bx	lr
 8001124:	20000e44 	.word	0x20000e44
 8001128:	2000015c 	.word	0x2000015c

0800112c <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 800112c:	b538      	push	{r3, r4, r5, lr}
  uint16_t wRegVal;

  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);
 800112e:	2001      	movs	r0, #1
 8001130:	f004 fc98 	bl	8005a64 <USB_Cable_Config>

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001134:	4d06      	ldr	r5, [pc, #24]	; (8001150 <PowerOn+0x24>)
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001136:	4b07      	ldr	r3, [pc, #28]	; (8001154 <PowerOn+0x28>)
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 8001138:	4c07      	ldr	r4, [pc, #28]	; (8001158 <PowerOn+0x2c>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 800113a:	2200      	movs	r2, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800113c:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001140:	2001      	movs	r0, #1
 8001142:	6018      	str	r0, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001144:	601a      	str	r2, [r3, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
  _SetCNTR(wInterrupt_Mask);
  
  return USB_SUCCESS;
}
 8001146:	4610      	mov	r0, r2

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001148:	602a      	str	r2, [r5, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM;
 800114a:	8021      	strh	r1, [r4, #0]
  _SetCNTR(wInterrupt_Mask);
 800114c:	6019      	str	r1, [r3, #0]
  
  return USB_SUCCESS;
}
 800114e:	bd38      	pop	{r3, r4, r5, pc}
 8001150:	40005c44 	.word	0x40005c44
 8001154:	40005c40 	.word	0x40005c40
 8001158:	20000e48 	.word	0x20000e48

0800115c <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 800115c:	b538      	push	{r3, r4, r5, lr}
  /* disable all interrupts and force USB reset */
  _SetCNTR(CNTR_FRES);
 800115e:	4d06      	ldr	r5, [pc, #24]	; (8001178 <PowerOff+0x1c>)
  /* clear interrupt status register */
  _SetISTR(0);
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <PowerOff+0x20>)
 8001162:	2400      	movs	r4, #0
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
  /* disable all interrupts and force USB reset */
  _SetCNTR(CNTR_FRES);
 8001164:	2201      	movs	r2, #1
 8001166:	602a      	str	r2, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 8001168:	4620      	mov	r0, r4
RESULT PowerOff()
{
  /* disable all interrupts and force USB reset */
  _SetCNTR(CNTR_FRES);
  /* clear interrupt status register */
  _SetISTR(0);
 800116a:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 800116c:	f004 fc7a 	bl	8005a64 <USB_Cable_Config>
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8001170:	2303      	movs	r3, #3
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001172:	4620      	mov	r0, r4
  /* clear interrupt status register */
  _SetISTR(0);
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
  /* switch-off device */
  _SetCNTR(CNTR_FRES + CNTR_PDWN);
 8001174:	602b      	str	r3, [r5, #0]
  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 8001176:	bd38      	pop	{r3, r4, r5, pc}
 8001178:	40005c40 	.word	0x40005c40
 800117c:	40005c44 	.word	0x40005c44

08001180 <Suspend>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Suspend(void)
{
 8001180:	b470      	push	{r4, r5, r6}
 8001182:	b083      	sub	sp, #12
  uint32_t i =0;
  uint16_t wCNTR;
  uint32_t tmpreg = 0;
  __IO uint32_t savePWR_CR=0;
 8001184:	2300      	movs	r3, #0
  /* suspend preparation */
  /* ... */
  
  /*Store CNTR value */
  wCNTR = _GetCNTR();  
 8001186:	4a31      	ldr	r2, [pc, #196]	; (800124c <Suspend+0xcc>)
void Suspend(void)
{
  uint32_t i =0;
  uint16_t wCNTR;
  uint32_t tmpreg = 0;
  __IO uint32_t savePWR_CR=0;
 8001188:	9301      	str	r3, [sp, #4]
  /* suspend preparation */
  /* ... */
  
  /*Store CNTR value */
  wCNTR = _GetCNTR();  
 800118a:	6814      	ldr	r4, [r2, #0]
 800118c:	4930      	ldr	r1, [pc, #192]	; (8001250 <Suspend+0xd0>)
 800118e:	4831      	ldr	r0, [pc, #196]	; (8001254 <Suspend+0xd4>)
 8001190:	b2a4      	uxth	r4, r4

    /* This a sequence to apply a force RESET to handle a robustness case */
    
  /*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
 8001192:	f851 2b04 	ldr.w	r2, [r1], #4
 8001196:	b292      	uxth	r2, r2
 8001198:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 800119c:	3301      	adds	r3, #1
 800119e:	2b08      	cmp	r3, #8
 80011a0:	d1f7      	bne.n	8001192 <Suspend+0x12>
  /*apply FRES */
  wCNTR|=CNTR_FRES;
  _SetCNTR(wCNTR);
  
  /*clear FRES*/
  wCNTR&=~CNTR_FRES;
 80011a2:	f024 0501 	bic.w	r5, r4, #1
  /*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
  
  /* unmask RESET flag */
  wCNTR|=CNTR_RESETM;
  _SetCNTR(wCNTR);
 80011a6:	4b29      	ldr	r3, [pc, #164]	; (800124c <Suspend+0xcc>)
  /*clear FRES*/
  wCNTR&=~CNTR_FRES;
  _SetCNTR(wCNTR);
  
  /*poll for RESET flag in ISTR*/
  while((_GetISTR()&ISTR_RESET) == 0);
 80011a8:	492b      	ldr	r1, [pc, #172]	; (8001258 <Suspend+0xd8>)
  wCNTR|=CNTR_RESETM;
  _SetCNTR(wCNTR);
  
  /*apply FRES */
  wCNTR|=CNTR_FRES;
  _SetCNTR(wCNTR);
 80011aa:	f444 6280 	orr.w	r2, r4, #1024	; 0x400
  
  /*clear FRES*/
  wCNTR&=~CNTR_FRES;
 80011ae:	b2ad      	uxth	r5, r5
  /*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
  
  /* unmask RESET flag */
  wCNTR|=CNTR_RESETM;
  _SetCNTR(wCNTR);
 80011b0:	4614      	mov	r4, r2
  wCNTR|=CNTR_FRES;
  _SetCNTR(wCNTR);
  
  /*clear FRES*/
  wCNTR&=~CNTR_FRES;
  _SetCNTR(wCNTR);
 80011b2:	f445 6680 	orr.w	r6, r5, #1024	; 0x400
  wCNTR|=CNTR_RESETM;
  _SetCNTR(wCNTR);
  
  /*apply FRES */
  wCNTR|=CNTR_FRES;
  _SetCNTR(wCNTR);
 80011b6:	f042 0201 	orr.w	r2, r2, #1
  /*Store endpoints registers status */
    for (i=0;i<8;i++) EP[i] = _GetENDPOINT(i);
  
  /* unmask RESET flag */
  wCNTR|=CNTR_RESETM;
  _SetCNTR(wCNTR);
 80011ba:	601c      	str	r4, [r3, #0]
  
  /*apply FRES */
  wCNTR|=CNTR_FRES;
  _SetCNTR(wCNTR);
 80011bc:	601a      	str	r2, [r3, #0]
  
  /*clear FRES*/
  wCNTR&=~CNTR_FRES;
  _SetCNTR(wCNTR);
 80011be:	601e      	str	r6, [r3, #0]
  
  /*poll for RESET flag in ISTR*/
  while((_GetISTR()&ISTR_RESET) == 0);
 80011c0:	680b      	ldr	r3, [r1, #0]
 80011c2:	4a25      	ldr	r2, [pc, #148]	; (8001258 <Suspend+0xd8>)
 80011c4:	055c      	lsls	r4, r3, #21
 80011c6:	d5fb      	bpl.n	80011c0 <Suspend+0x40>
  
  /* clear RESET flag in ISTR */
  _SetISTR((uint16_t)CLR_RESET);
 80011c8:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80011cc:	4920      	ldr	r1, [pc, #128]	; (8001250 <Suspend+0xd0>)
 80011ce:	6013      	str	r3, [r2, #0]
  
  /*restore Enpoints*/
  for (i=0;i<8;i++)
 80011d0:	2300      	movs	r3, #0
  _SetENDPOINT(i, EP[i]);
 80011d2:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  
  /* clear RESET flag in ISTR */
  _SetISTR((uint16_t)CLR_RESET);
  
  /*restore Enpoints*/
  for (i=0;i<8;i++)
 80011d6:	3301      	adds	r3, #1
  _SetENDPOINT(i, EP[i]);
 80011d8:	b292      	uxth	r2, r2
  
  /* clear RESET flag in ISTR */
  _SetISTR((uint16_t)CLR_RESET);
  
  /*restore Enpoints*/
  for (i=0;i<8;i++)
 80011da:	2b08      	cmp	r3, #8
  _SetENDPOINT(i, EP[i]);
 80011dc:	f841 2b04 	str.w	r2, [r1], #4
  
  /* clear RESET flag in ISTR */
  _SetISTR((uint16_t)CLR_RESET);
  
  /*restore Enpoints*/
  for (i=0;i<8;i++)
 80011e0:	d1f7      	bne.n	80011d2 <Suspend+0x52>
  _SetENDPOINT(i, EP[i]);
  
  /* Now it is safe to enter macrocell in suspend mode */
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 80011e2:	4a1a      	ldr	r2, [pc, #104]	; (800124c <Suspend+0xcc>)
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
  
  /*prepare entry in low power mode (STOP mode)*/
  /* Select the regulator state in STOP mode*/
  savePWR_CR = PWR->CR;
 80011e4:	481d      	ldr	r0, [pc, #116]	; (800125c <Suspend+0xdc>)
  tmpreg |= PWR_Regulator_LowPower;
  /* Store the new value */
  PWR->CR = tmpreg;
  /* Set SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
        SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80011e6:	491e      	ldr	r1, [pc, #120]	; (8001260 <Suspend+0xe0>)
#else
        SCB->SCR |= SCB_SCR_SLEEPDEEP;       
#endif
  /* enter system in STOP mode, only when wakeup flag in not set */
  if((_GetISTR()&ISTR_WKUP)==0)
 80011e8:	4c1b      	ldr	r4, [pc, #108]	; (8001258 <Suspend+0xd8>)
  for (i=0;i<8;i++)
  _SetENDPOINT(i, EP[i]);
  
  /* Now it is safe to enter macrocell in suspend mode */
  wCNTR |= CNTR_FSUSP;
  _SetCNTR(wCNTR);
 80011ea:	f445 6581 	orr.w	r5, r5, #1032	; 0x408
 80011ee:	6015      	str	r5, [r2, #0]
  
  /* force low-power mode in the macrocell */
  wCNTR = _GetCNTR();
 80011f0:	6813      	ldr	r3, [r2, #0]
 80011f2:	b29b      	uxth	r3, r3
  wCNTR |= CNTR_LPMODE;
  _SetCNTR(wCNTR);
 80011f4:	f043 0304 	orr.w	r3, r3, #4
 80011f8:	6013      	str	r3, [r2, #0]
  
  /*prepare entry in low power mode (STOP mode)*/
  /* Select the regulator state in STOP mode*/
  savePWR_CR = PWR->CR;
 80011fa:	6803      	ldr	r3, [r0, #0]
 80011fc:	9301      	str	r3, [sp, #4]
  tmpreg = PWR->CR;
 80011fe:	6803      	ldr	r3, [r0, #0]
  /* Clear PDDS and LPDS bits */
  tmpreg &= ((uint32_t)0xFFFFFFFC);
 8001200:	f023 0303 	bic.w	r3, r3, #3
  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator_LowPower;
 8001204:	f043 0301 	orr.w	r3, r3, #1
  /* Store the new value */
  PWR->CR = tmpreg;
 8001208:	6003      	str	r3, [r0, #0]
  /* Set SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
        SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 800120a:	690b      	ldr	r3, [r1, #16]
 800120c:	f043 0304 	orr.w	r3, r3, #4
 8001210:	610b      	str	r3, [r1, #16]
#else
        SCB->SCR |= SCB_SCR_SLEEPDEEP;       
#endif
  /* enter system in STOP mode, only when wakeup flag in not set */
  if((_GetISTR()&ISTR_WKUP)==0)
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	04db      	lsls	r3, r3, #19
 8001216:	d510      	bpl.n	800123a <Suspend+0xba>
#endif
  }
  else
  {
    /* Clear Wakeup flag */
    _SetISTR(CLR_WKUP);
 8001218:	f64e 73ff 	movw	r3, #61439	; 0xefff
 800121c:	6023      	str	r3, [r4, #0]
    /* clear FSUSP to abort entry in suspend mode  */
        wCNTR = _GetCNTR();
 800121e:	6814      	ldr	r4, [r2, #0]
        wCNTR&=~CNTR_FSUSP;
        _SetCNTR(wCNTR);
 8001220:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8001224:	4023      	ands	r3, r4
 8001226:	6013      	str	r3, [r2, #0]
    
    /*restore sleep mode configuration */ 
    /* restore Power regulator config in sleep mode*/
    PWR->CR = savePWR_CR;
 8001228:	9b01      	ldr	r3, [sp, #4]
 800122a:	6003      	str	r3, [r0, #0]
    
    /* Reset SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)    
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
 800122c:	690b      	ldr	r3, [r1, #16]
 800122e:	f023 0304 	bic.w	r3, r3, #4
 8001232:	610b      	str	r3, [r1, #16]
#else
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
#endif
              
    }
}
 8001234:	b003      	add	sp, #12
 8001236:	bc70      	pop	{r4, r5, r6}
 8001238:	4770      	bx	lr
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800123a:	bf30      	wfi
  if((_GetISTR()&ISTR_WKUP)==0)
  {
    __WFI();
    /* Reset SLEEPDEEP bit of Cortex System Control Register */
#if defined (STM32F30X) || defined (STM32F37X)
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk); 
 800123c:	690b      	ldr	r3, [r1, #16]
 800123e:	f023 0304 	bic.w	r3, r3, #4
 8001242:	610b      	str	r3, [r1, #16]
#else
                SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
#endif
              
    }
}
 8001244:	b003      	add	sp, #12
 8001246:	bc70      	pop	{r4, r5, r6}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40005c40 	.word	0x40005c40
 8001250:	40005c00 	.word	0x40005c00
 8001254:	20000df4 	.word	0x20000df4
 8001258:	40005c44 	.word	0x40005c44
 800125c:	40007000 	.word	0x40007000
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <Resume_Init>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
void Resume_Init(void)
{
 8001264:	b510      	push	{r4, lr}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8001266:	4c06      	ldr	r4, [pc, #24]	; (8001280 <Resume_Init+0x1c>)
 8001268:	6822      	ldr	r2, [r4, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);    
 800126a:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800126e:	4013      	ands	r3, r2
 8001270:	6023      	str	r3, [r4, #0]
  
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 8001272:	f004 fba3 	bl	80059bc <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8001276:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800127a:	6023      	str	r3, [r4, #0]
 800127c:	bd10      	pop	{r4, pc}
 800127e:	bf00      	nop
 8001280:	40005c40 	.word	0x40005c40

08001284 <Resume>:
*                  decrementing of the ESOF counter in different states.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
 8001284:	b538      	push	{r3, r4, r5, lr}
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
 8001286:	4c32      	ldr	r4, [pc, #200]	; (8001350 <Resume+0xcc>)
*******************************************************************************/
void Resume(RESUME_STATE eResumeSetVal)
{
  uint16_t wCNTR;

  if (eResumeSetVal != RESUME_ESOF)
 8001288:	2807      	cmp	r0, #7
    ResumeS.eState = eResumeSetVal;
 800128a:	bf18      	it	ne
 800128c:	7020      	strbne	r0, [r4, #0]
  switch (ResumeS.eState)
 800128e:	7823      	ldrb	r3, [r4, #0]
 8001290:	2b05      	cmp	r3, #5
 8001292:	d84b      	bhi.n	800132c <Resume+0xa8>
 8001294:	e8df f003 	tbb	[pc, r3]
 8001298:	35301f18 	.word	0x35301f18
 800129c:	033f      	.short	0x033f
      _SetCNTR(wCNTR);
      ResumeS.eState = RESUME_ON;
      ResumeS.bESOFcnt = 10;
      break;
    case RESUME_ON:    
      ResumeS.bESOFcnt--;
 800129e:	7863      	ldrb	r3, [r4, #1]
 80012a0:	492b      	ldr	r1, [pc, #172]	; (8001350 <Resume+0xcc>)
 80012a2:	3b01      	subs	r3, #1
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 80012a8:	7863      	ldrb	r3, [r4, #1]
 80012aa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d13e      	bne.n	8001330 <Resume+0xac>
      {
        wCNTR = _GetCNTR();
 80012b2:	4828      	ldr	r0, [pc, #160]	; (8001354 <Resume+0xd0>)
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
        ResumeS.eState = RESUME_OFF;
        remotewakeupon = 0;
 80012b4:	4c28      	ldr	r4, [pc, #160]	; (8001358 <Resume+0xd4>)
      break;
    case RESUME_ON:    
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
 80012b6:	6805      	ldr	r5, [r0, #0]
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 80012b8:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80012bc:	402b      	ands	r3, r5
        ResumeS.eState = RESUME_OFF;
 80012be:	2506      	movs	r5, #6
      ResumeS.bESOFcnt--;
      if (ResumeS.bESOFcnt == 0)
      {
        wCNTR = _GetCNTR();
        wCNTR &= (~CNTR_RESUME);
        _SetCNTR(wCNTR);
 80012c0:	6003      	str	r3, [r0, #0]
        ResumeS.eState = RESUME_OFF;
 80012c2:	700d      	strb	r5, [r1, #0]
        remotewakeupon = 0;
 80012c4:	6022      	str	r2, [r4, #0]
 80012c6:	bd38      	pop	{r3, r4, r5, pc}
  if (eResumeSetVal != RESUME_ESOF)
    ResumeS.eState = eResumeSetVal;
  switch (ResumeS.eState)
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
 80012c8:	4b23      	ldr	r3, [pc, #140]	; (8001358 <Resume+0xd4>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d030      	beq.n	8001332 <Resume+0xae>
        Resume_Init();
        ResumeS.eState = RESUME_OFF;
      }
      else /* RESUME detected during the RemoteWAkeup signalling => keep RemoteWakeup handling*/
      {
        ResumeS.eState = RESUME_ON;
 80012d0:	2305      	movs	r3, #5
 80012d2:	7023      	strb	r3, [r4, #0]
 80012d4:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 80012d6:	4d1f      	ldr	r5, [pc, #124]	; (8001354 <Resume+0xd0>)
 80012d8:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);    
 80012da:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80012de:	4013      	ands	r3, r2
 80012e0:	602b      	str	r3, [r5, #0]
  
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 80012e2:	f004 fb6b 	bl	80059bc <Leave_LowPowerMode>
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
      remotewakeupon = 1;
 80012e6:	4b1c      	ldr	r3, [pc, #112]	; (8001358 <Resume+0xd4>)
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80012e8:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
        ResumeS.eState = RESUME_ON;
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 80012ec:	2104      	movs	r1, #4
      remotewakeupon = 1;
 80012ee:	2201      	movs	r2, #1
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 80012f0:	6028      	str	r0, [r5, #0]
        ResumeS.eState = RESUME_ON;
      }
      break;
    case RESUME_INTERNAL:
      Resume_Init();
      ResumeS.eState = RESUME_START;
 80012f2:	7021      	strb	r1, [r4, #0]
      remotewakeupon = 1;
 80012f4:	601a      	str	r2, [r3, #0]
      break;
 80012f6:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 80012f8:	2202      	movs	r2, #2
      ResumeS.eState = RESUME_WAIT;
 80012fa:	2303      	movs	r3, #3
      Resume_Init();
      ResumeS.eState = RESUME_START;
      remotewakeupon = 1;
      break;
    case RESUME_LATER:
      ResumeS.bESOFcnt = 2;
 80012fc:	7062      	strb	r2, [r4, #1]
      ResumeS.eState = RESUME_WAIT;
 80012fe:	7023      	strb	r3, [r4, #0]
      break;
 8001300:	bd38      	pop	{r3, r4, r5, pc}
    case RESUME_WAIT:
      ResumeS.bESOFcnt--;
 8001302:	7863      	ldrb	r3, [r4, #1]
 8001304:	4a12      	ldr	r2, [pc, #72]	; (8001350 <Resume+0xcc>)
 8001306:	3b01      	subs	r3, #1
 8001308:	b2db      	uxtb	r3, r3
 800130a:	7063      	strb	r3, [r4, #1]
      if (ResumeS.bESOFcnt == 0)
 800130c:	7863      	ldrb	r3, [r4, #1]
 800130e:	b97b      	cbnz	r3, 8001330 <Resume+0xac>
        ResumeS.eState = RESUME_START;
 8001310:	2304      	movs	r3, #4
 8001312:	7013      	strb	r3, [r2, #0]
 8001314:	bd38      	pop	{r3, r4, r5, pc}
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
 8001316:	4a0f      	ldr	r2, [pc, #60]	; (8001354 <Resume+0xd0>)
 8001318:	6813      	ldr	r3, [r2, #0]
 800131a:	b29b      	uxth	r3, r3
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 800131c:	f043 0310 	orr.w	r3, r3, #16
      ResumeS.eState = RESUME_ON;
 8001320:	2005      	movs	r0, #5
      ResumeS.bESOFcnt = 10;
 8001322:	210a      	movs	r1, #10
        ResumeS.eState = RESUME_START;
      break;
    case RESUME_START:
      wCNTR = _GetCNTR();
      wCNTR |= CNTR_RESUME;
      _SetCNTR(wCNTR);
 8001324:	6013      	str	r3, [r2, #0]
      ResumeS.eState = RESUME_ON;
 8001326:	7020      	strb	r0, [r4, #0]
      ResumeS.bESOFcnt = 10;
 8001328:	7061      	strb	r1, [r4, #1]
      break;
 800132a:	bd38      	pop	{r3, r4, r5, pc}
      }
      break;
    case RESUME_OFF:
    case RESUME_ESOF:
    default:
      ResumeS.eState = RESUME_OFF;
 800132c:	2306      	movs	r3, #6
 800132e:	7023      	strb	r3, [r4, #0]
 8001330:	bd38      	pop	{r3, r4, r5, pc}
  /* ------------------ ONLY WITH BUS-POWERED DEVICES ---------------------- */
  /* restart the clocks */
  /* ...  */

  /* CNTR_LPMODE = 0 */
  wCNTR = _GetCNTR();
 8001332:	4d08      	ldr	r5, [pc, #32]	; (8001354 <Resume+0xd0>)
 8001334:	682a      	ldr	r2, [r5, #0]
  wCNTR &= (~CNTR_LPMODE);
  _SetCNTR(wCNTR);    
 8001336:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 800133a:	4013      	ands	r3, r2
 800133c:	602b      	str	r3, [r5, #0]
  
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();
 800133e:	f004 fb3d 	bl	80059bc <Leave_LowPowerMode>

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8001342:	f44f 423f 	mov.w	r2, #48896	; 0xbf00
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
      {
        Resume_Init();
        ResumeS.eState = RESUME_OFF;
 8001346:	2306      	movs	r3, #6
  /* restore full power */
  /* ... on connected devices */
  Leave_LowPowerMode();

  /* reset FSUSP bit */
  _SetCNTR(IMR_MSK);
 8001348:	602a      	str	r2, [r5, #0]
  {
    case RESUME_EXTERNAL:
      if (remotewakeupon ==0)
      {
        Resume_Init();
        ResumeS.eState = RESUME_OFF;
 800134a:	7023      	strb	r3, [r4, #0]
 800134c:	bd38      	pop	{r3, r4, r5, pc}
 800134e:	bf00      	nop
 8001350:	20000df0 	.word	0x20000df0
 8001354:	40005c40 	.word	0x40005c40
 8001358:	20000a78 	.word	0x20000a78

0800135c <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
 800135c:	b508      	push	{r3, lr}
  if (Length == 0)
 800135e:	b138      	cbz	r0, 8001370 <Standard_GetConfiguration+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_Configuration);
    return 0;
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001360:	4b06      	ldr	r3, [pc, #24]	; (800137c <Standard_GetConfiguration+0x20>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_Configuration;
 8001368:	4b05      	ldr	r3, [pc, #20]	; (8001380 <Standard_GetConfiguration+0x24>)
 800136a:	6818      	ldr	r0, [r3, #0]
 800136c:	300a      	adds	r0, #10
}
 800136e:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetConfiguration(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001370:	4b03      	ldr	r3, [pc, #12]	; (8001380 <Standard_GetConfiguration+0x24>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2201      	movs	r2, #1
 8001376:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001378:	bd08      	pop	{r3, pc}
 800137a:	bf00      	nop
 800137c:	20000e40 	.word	0x20000e40
 8001380:	20000e44 	.word	0x20000e44

08001384 <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
 8001384:	b508      	push	{r3, lr}
  if (Length == 0)
 8001386:	b138      	cbz	r0, 8001398 <Standard_GetInterface+0x14>
  {
    pInformation->Ctrl_Info.Usb_wLength =
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
  }
  pUser_Standard_Requests->User_GetInterface();
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <Standard_GetInterface+0x20>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	4798      	blx	r3
  return (uint8_t *)&pInformation->Current_AlternateSetting;
 8001390:	4b05      	ldr	r3, [pc, #20]	; (80013a8 <Standard_GetInterface+0x24>)
 8001392:	6818      	ldr	r0, [r3, #0]
 8001394:	300c      	adds	r0, #12
}
 8001396:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetInterface(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001398:	4b03      	ldr	r3, [pc, #12]	; (80013a8 <Standard_GetInterface+0x24>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2201      	movs	r2, #1
 800139e:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 80013a0:	bd08      	pop	{r3, pc}
 80013a2:	bf00      	nop
 80013a4:	20000e40 	.word	0x20000e40
 80013a8:	20000e44 	.word	0x20000e44

080013ac <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
 80013ac:	b508      	push	{r3, lr}
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 80013ae:	4b1f      	ldr	r3, [pc, #124]	; (800142c <Standard_GetStatus+0x80>)
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
 80013b0:	2800      	cmp	r0, #0
 80013b2:	d032      	beq.n	800141a <Standard_GetStatus+0x6e>
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 80013b4:	481e      	ldr	r0, [pc, #120]	; (8001430 <Standard_GetStatus+0x84>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80013b6:	681a      	ldr	r2, [r3, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 80013b8:	2100      	movs	r1, #0
 80013ba:	8001      	strh	r1, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80013bc:	7813      	ldrb	r3, [r2, #0]
 80013be:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 80013c2:	d016      	beq.n	80013f2 <Standard_GetStatus+0x46>
    {
      ClrBit(StatusInfo0, 0);
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d027      	beq.n	8001418 <Standard_GetStatus+0x6c>
  {
    return (uint8_t *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d124      	bne.n	8001416 <Standard_GetStatus+0x6a>
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;
 80013cc:	7952      	ldrb	r2, [r2, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 80013ce:	f002 030f 	and.w	r3, r2, #15
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013d8:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 80013dc:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 80013de:	681b      	ldr	r3, [r3, #0]
  {
    uint8_t Related_Endpoint;
    uint8_t wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 80013e0:	d41f      	bmi.n	8001422 <Standard_GetStatus+0x76>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 80013e2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80013e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013ea:	d10e      	bne.n	800140a <Standard_GetStatus+0x5e>
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 80013ec:	2301      	movs	r3, #1
 80013ee:	7003      	strb	r3, [r0, #0]
 80013f0:	e00b      	b.n	800140a <Standard_GetStatus+0x5e>
  StatusInfo.w = 0;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {
    /*Get Device Status */
    uint8_t Feature = pInformation->Current_Feature;
 80013f2:	7a52      	ldrb	r2, [r2, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 80013f4:	0693      	lsls	r3, r2, #26
 80013f6:	bf54      	ite	pl
 80013f8:	7803      	ldrbpl	r3, [r0, #0]
 80013fa:	2302      	movmi	r3, #2
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 80013fc:	0651      	lsls	r1, r2, #25
    {
      SetBit(StatusInfo0, 0);
 80013fe:	bf4c      	ite	mi
 8001400:	f043 0301 	orrmi.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001404:	f023 0301 	bicpl.w	r3, r3, #1
 8001408:	7003      	strb	r3, [r0, #0]
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 800140a:	4b0a      	ldr	r3, [pc, #40]	; (8001434 <Standard_GetStatus+0x88>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	691b      	ldr	r3, [r3, #16]
 8001410:	4798      	blx	r3
  return (uint8_t *)&StatusInfo;
 8001412:	4807      	ldr	r0, [pc, #28]	; (8001430 <Standard_GetStatus+0x84>)
 8001414:	bd08      	pop	{r3, pc}
    }

  }
  else
  {
    return NULL;
 8001416:	4608      	mov	r0, r1
  }
  pUser_Standard_Requests->User_GetStatus();
  return (uint8_t *)&StatusInfo;
}
 8001418:	bd08      	pop	{r3, pc}
*******************************************************************************/
uint8_t *Standard_GetStatus(uint16_t Length)
{
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2202      	movs	r2, #2
 800141e:	821a      	strh	r2, [r3, #16]
    return 0;
 8001420:	bd08      	pop	{r3, pc}

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001422:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001426:	2b10      	cmp	r3, #16
 8001428:	d1ef      	bne.n	800140a <Standard_GetStatus+0x5e>
 800142a:	e7df      	b.n	80013ec <Standard_GetStatus+0x40>
 800142c:	20000e44 	.word	0x20000e44
 8001430:	20000e14 	.word	0x20000e14
 8001434:	20000e40 	.word	0x20000e40

08001438 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 800143c:	4f23      	ldr	r7, [pc, #140]	; (80014cc <DataStageIn+0x94>)
 800143e:	683c      	ldr	r4, [r7, #0]
  uint32_t save_wLength = pEPinfo->Usb_wLength;
 8001440:	8a23      	ldrh	r3, [r4, #16]
  uint32_t ControlState = pInformation->ControlState;
 8001442:	7a26      	ldrb	r6, [r4, #8]

  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001444:	b923      	cbnz	r3, 8001450 <DataStageIn+0x18>
 8001446:	2e04      	cmp	r6, #4
 8001448:	d02a      	beq.n	80014a0 <DataStageIn+0x68>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 800144a:	8aa5      	ldrh	r5, [r4, #20]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 800144c:	2604      	movs	r6, #4
 800144e:	e003      	b.n	8001458 <DataStageIn+0x20>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001450:	8aa5      	ldrh	r5, [r4, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001452:	42ab      	cmp	r3, r5
 8001454:	d9fa      	bls.n	800144c <DataStageIn+0x14>
 8001456:	2602      	movs	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001458:	429d      	cmp	r5, r3
 800145a:	bf28      	it	cs
 800145c:	461d      	movcs	r5, r3
 800145e:	4628      	mov	r0, r5
 8001460:	69a3      	ldr	r3, [r4, #24]
 8001462:	4798      	blx	r3
 8001464:	4680      	mov	r8, r0
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001466:	2000      	movs	r0, #0
 8001468:	f000 ff44 	bl	80022f4 <GetEPTxAddr>
 800146c:	462a      	mov	r2, r5
 800146e:	4601      	mov	r1, r0
 8001470:	4640      	mov	r0, r8
 8001472:	f000 fd1b 	bl	8001eac <UserToPMABufferCopy>

  SetEPTxCount(ENDP0, Length);
 8001476:	4629      	mov	r1, r5
 8001478:	2000      	movs	r0, #0
 800147a:	f000 ff5b 	bl	8002334 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
  pEPinfo->Usb_wOffset += Length;
 800147e:	8a63      	ldrh	r3, [r4, #18]
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001480:	8a22      	ldrh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);
 8001482:	4813      	ldr	r0, [pc, #76]	; (80014d0 <DataStageIn+0x98>)

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001484:	4913      	ldr	r1, [pc, #76]	; (80014d4 <DataStageIn+0x9c>)
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001486:	1b52      	subs	r2, r2, r5
  pEPinfo->Usb_wOffset += Length;
 8001488:	441d      	add	r5, r3
  vSetEPTxStatus(EP_TX_VALID);
 800148a:	2330      	movs	r3, #48	; 0x30
 800148c:	8003      	strh	r3, [r0, #0]
  
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 800148e:	8222      	strh	r2, [r4, #16]
  pEPinfo->Usb_wOffset += Length;
 8001490:	8265      	strh	r5, [r4, #18]
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001492:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001496:	683c      	ldr	r4, [r7, #0]
 8001498:	800b      	strh	r3, [r1, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 800149a:	7226      	strb	r6, [r4, #8]
 800149c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint8_t *DataBuffer;
  uint32_t Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == true)
 80014a0:	490d      	ldr	r1, [pc, #52]	; (80014d8 <DataStageIn+0xa0>)
 80014a2:	780a      	ldrb	r2, [r1, #0]
 80014a4:	b162      	cbz	r2, 80014c0 <DataStageIn+0x88>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 80014a6:	480d      	ldr	r0, [pc, #52]	; (80014dc <DataStageIn+0xa4>)
 80014a8:	4a0d      	ldr	r2, [pc, #52]	; (80014e0 <DataStageIn+0xa8>)
 80014aa:	6800      	ldr	r0, [r0, #0]
 80014ac:	4d08      	ldr	r5, [pc, #32]	; (80014d0 <DataStageIn+0x98>)
 80014ae:	b280      	uxth	r0, r0
 80014b0:	4402      	add	r2, r0
 80014b2:	0052      	lsls	r2, r2, #1
 80014b4:	2030      	movs	r0, #48	; 0x30
 80014b6:	8013      	strh	r3, [r2, #0]
 80014b8:	8053      	strh	r3, [r2, #2]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = false;
 80014ba:	700b      	strb	r3, [r1, #0]
  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
  {
    if(Data_Mul_MaxPacketSize == true)
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 80014bc:	8028      	strh	r0, [r5, #0]
 80014be:	e7ec      	b.n	800149a <DataStageIn+0x62>
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
      vSetEPTxStatus(EP_TX_STALL);
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <DataStageIn+0x98>)
 80014c2:	2210      	movs	r2, #16
 80014c4:	801a      	strh	r2, [r3, #0]
 80014c6:	2607      	movs	r6, #7
 80014c8:	e7e7      	b.n	800149a <DataStageIn+0x62>
 80014ca:	bf00      	nop
 80014cc:	20000e44 	.word	0x20000e44
 80014d0:	20000e4c 	.word	0x20000e4c
 80014d4:	20000e4a 	.word	0x20000e4a
 80014d8:	20000a80 	.word	0x20000a80
 80014dc:	40005c50 	.word	0x40005c50
 80014e0:	20003002 	.word	0x20003002

080014e4 <Standard_SetConfiguration>:
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80014e4:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <Standard_SetConfiguration+0x30>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 80014e6:	4a0c      	ldr	r2, [pc, #48]	; (8001518 <Standard_SetConfiguration+0x34>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	7851      	ldrb	r1, [r2, #1]
 80014ec:	78da      	ldrb	r2, [r3, #3]
 80014ee:	4291      	cmp	r1, r2
 80014f0:	d201      	bcs.n	80014f6 <Standard_SetConfiguration+0x12>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 80014f2:	2002      	movs	r0, #2
 80014f4:	4770      	bx	lr
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 80014f6:	7899      	ldrb	r1, [r3, #2]
 80014f8:	2900      	cmp	r1, #0
 80014fa:	d1fa      	bne.n	80014f2 <Standard_SetConfiguration+0xe>
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 80014fc:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 80014fe:	889c      	ldrh	r4, [r3, #4]
 8001500:	b10c      	cbz	r4, 8001506 <Standard_SetConfiguration+0x22>
    pUser_Standard_Requests->User_SetConfiguration();
    return USB_SUCCESS;
  }
  else
  {
    return USB_UNSUPPORT;
 8001502:	2002      	movs	r0, #2
  }
}
 8001504:	bd10      	pop	{r4, pc}
  if ((pInformation->USBwValue0 <=
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
    pUser_Standard_Requests->User_SetConfiguration();
 8001506:	4905      	ldr	r1, [pc, #20]	; (800151c <Standard_SetConfiguration+0x38>)

  if ((pInformation->USBwValue0 <=
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001508:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 800150a:	680b      	ldr	r3, [r1, #0]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	4798      	blx	r3
    return USB_SUCCESS;
 8001510:	4620      	mov	r0, r4
 8001512:	bd10      	pop	{r4, pc}
 8001514:	20000e44 	.word	0x20000e44
 8001518:	200001a0 	.word	0x200001a0
 800151c:	20000e40 	.word	0x20000e40

08001520 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001520:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001522:	4a10      	ldr	r2, [pc, #64]	; (8001564 <Standard_SetInterface+0x44>)
 8001524:	4c10      	ldr	r4, [pc, #64]	; (8001568 <Standard_SetInterface+0x48>)
 8001526:	6812      	ldr	r2, [r2, #0]
 8001528:	6823      	ldr	r3, [r4, #0]
 800152a:	7958      	ldrb	r0, [r3, #5]
 800152c:	78d9      	ldrb	r1, [r3, #3]
 800152e:	6993      	ldr	r3, [r2, #24]
 8001530:	4798      	blx	r3

  if (pInformation->Current_Configuration != 0)
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	7a9a      	ldrb	r2, [r3, #10]
 8001536:	b90a      	cbnz	r2, 800153c <Standard_SetInterface+0x1c>
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001538:	2002      	movs	r0, #2
}
 800153a:	bd38      	pop	{r3, r4, r5, pc}
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);

  if (pInformation->Current_Configuration != 0)
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 800153c:	2800      	cmp	r0, #0
 800153e:	d1fb      	bne.n	8001538 <Standard_SetInterface+0x18>
 8001540:	791a      	ldrb	r2, [r3, #4]
 8001542:	2a00      	cmp	r2, #0
 8001544:	d1f8      	bne.n	8001538 <Standard_SetInterface+0x18>
        || (pInformation->USBwValue1 != 0))
 8001546:	789d      	ldrb	r5, [r3, #2]
 8001548:	2d00      	cmp	r5, #0
 800154a:	d1f5      	bne.n	8001538 <Standard_SetInterface+0x18>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 800154c:	4b07      	ldr	r3, [pc, #28]	; (800156c <Standard_SetInterface+0x4c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001554:	6823      	ldr	r3, [r4, #0]
 8001556:	7959      	ldrb	r1, [r3, #5]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001558:	78da      	ldrb	r2, [r3, #3]
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 800155a:	72d9      	strb	r1, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 800155c:	731a      	strb	r2, [r3, #12]
 800155e:	4628      	mov	r0, r5
 8001560:	bd38      	pop	{r3, r4, r5, pc}
 8001562:	bf00      	nop
 8001564:	20000e1c 	.word	0x20000e1c
 8001568:	20000e44 	.word	0x20000e44
 800156c:	20000e40 	.word	0x20000e40

08001570 <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001570:	b538      	push	{r3, r4, r5, lr}
  uint32_t     Type_Rec = Type_Recipient;
 8001572:	4b31      	ldr	r3, [pc, #196]	; (8001638 <Standard_ClearFeature+0xc8>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	7818      	ldrb	r0, [r3, #0]
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001578:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 800157c:	d003      	beq.n	8001586 <Standard_ClearFeature+0x16>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
    return USB_SUCCESS;
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800157e:	2802      	cmp	r0, #2
 8001580:	d006      	beq.n	8001590 <Standard_ClearFeature+0x20>
    }
    pUser_Standard_Requests->User_ClearFeature();
    return USB_SUCCESS;
  }

  return USB_UNSUPPORT;
 8001582:	2002      	movs	r0, #2
}
 8001584:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001586:	7a5a      	ldrb	r2, [r3, #9]
 8001588:	f022 0220 	bic.w	r2, r2, #32
 800158c:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 800158e:	bd38      	pop	{r3, r4, r5, pc}
    DEVICE* pDev;
    uint32_t Related_Endpoint;
    uint32_t wIndex0;
    uint32_t rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001590:	885a      	ldrh	r2, [r3, #2]
 8001592:	2a00      	cmp	r2, #0
 8001594:	d1f6      	bne.n	8001584 <Standard_ClearFeature+0x14>
        || (pInformation->USBwIndex1 != 0))
 8001596:	791a      	ldrb	r2, [r3, #4]
 8001598:	2a00      	cmp	r2, #0
 800159a:	d1f3      	bne.n	8001584 <Standard_ClearFeature+0x14>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 800159c:	795a      	ldrb	r2, [r3, #5]
    rEP = wIndex0 & ~0x80;
 800159e:	f022 0080 	bic.w	r0, r2, #128	; 0x80

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80015a2:	0084      	lsls	r4, r0, #2
 80015a4:	f104 4180 	add.w	r1, r4, #1073741824	; 0x40000000
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 80015a8:	0615      	lsls	r5, r2, #24
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80015aa:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80015ae:	4d23      	ldr	r5, [pc, #140]	; (800163c <Standard_ClearFeature+0xcc>)

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80015b0:	6809      	ldr	r1, [r1, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80015b2:	782d      	ldrb	r5, [r5, #0]

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 80015b4:	bf4c      	ite	mi
 80015b6:	f001 0130 	andmi.w	r1, r1, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 80015ba:	f401 5140 	andpl.w	r1, r1, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 80015be:	42a8      	cmp	r0, r5
 80015c0:	d2df      	bcs.n	8001582 <Standard_ClearFeature+0x12>
 80015c2:	2900      	cmp	r1, #0
 80015c4:	d0dd      	beq.n	8001582 <Standard_ClearFeature+0x12>
        || (pInformation->Current_Configuration == 0))
 80015c6:	7a9b      	ldrb	r3, [r3, #10]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0da      	beq.n	8001582 <Standard_ClearFeature+0x12>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80015cc:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80015d0:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80015d4:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80015d6:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 80015d8:	d509      	bpl.n	80015ee <Standard_ClearFeature+0x7e>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 80015da:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80015de:	2b10      	cmp	r3, #16
 80015e0:	d01e      	beq.n	8001620 <Standard_ClearFeature+0xb0>
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 80015e2:	4b17      	ldr	r3, [pc, #92]	; (8001640 <Standard_ClearFeature+0xd0>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	4798      	blx	r3
    return USB_SUCCESS;
 80015ea:	2000      	movs	r0, #0
 80015ec:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 80015ee:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80015f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80015f6:	d1f4      	bne.n	80015e2 <Standard_ClearFeature+0x72>
      {
        if (Related_Endpoint == ENDP0)
 80015f8:	b9d8      	cbnz	r0, 8001632 <Standard_ClearFeature+0xc2>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 80015fa:	4b12      	ldr	r3, [pc, #72]	; (8001644 <Standard_ClearFeature+0xd4>)
 80015fc:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001600:	f000 feba 	bl	8002378 <SetEPRxCount>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001604:	6823      	ldr	r3, [r4, #0]
 8001606:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800160a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800160e:	b29b      	uxth	r3, r3
 8001610:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001614:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800161c:	6023      	str	r3, [r4, #0]
 800161e:	e7e0      	b.n	80015e2 <Standard_ClearFeature+0x72>
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
      {
        ClearDTOG_TX(Related_Endpoint);
 8001620:	b2c4      	uxtb	r4, r0
 8001622:	4620      	mov	r0, r4
 8001624:	f000 fe1a 	bl	800225c <ClearDTOG_TX>
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001628:	4620      	mov	r0, r4
 800162a:	2130      	movs	r1, #48	; 0x30
 800162c:	f000 fcca 	bl	8001fc4 <SetEPTxStatus>
 8001630:	e7d7      	b.n	80015e2 <Standard_ClearFeature+0x72>
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
          ClearDTOG_RX(Related_Endpoint);
 8001632:	f000 fe01 	bl	8002238 <ClearDTOG_RX>
 8001636:	e7e5      	b.n	8001604 <Standard_ClearFeature+0x94>
 8001638:	20000e44 	.word	0x20000e44
 800163c:	200001a0 	.word	0x200001a0
 8001640:	20000e40 	.word	0x20000e40
 8001644:	2000011c 	.word	0x2000011c

08001648 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001648:	b538      	push	{r3, r4, r5, lr}
  uint32_t    wIndex0;
  uint32_t    Related_Endpoint;
  uint32_t    rEP;
  uint32_t    Status;

  wIndex0 = pInformation->USBwIndex0;
 800164a:	4b22      	ldr	r3, [pc, #136]	; (80016d4 <Standard_SetEndPointFeature+0x8c>)
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	7942      	ldrb	r2, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001650:	f022 0180 	bic.w	r1, r2, #128	; 0x80

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001654:	008c      	lsls	r4, r1, #2
 8001656:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 800165a:	0615      	lsls	r5, r2, #24
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 800165c:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001660:	4d1d      	ldr	r5, [pc, #116]	; (80016d8 <Standard_SetEndPointFeature+0x90>)

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001662:	681b      	ldr	r3, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001664:	782d      	ldrb	r5, [r5, #0]

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001666:	bf4c      	ite	mi
 8001668:	f003 0330 	andmi.w	r3, r3, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 800166c:	f403 5340 	andpl.w	r3, r3, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001670:	42a9      	cmp	r1, r5
 8001672:	d301      	bcc.n	8001678 <Standard_SetEndPointFeature+0x30>
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001674:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001676:	bd38      	pop	{r3, r4, r5, pc}
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
 8001678:	8841      	ldrh	r1, [r0, #2]
 800167a:	2900      	cmp	r1, #0
 800167c:	d1fa      	bne.n	8001674 <Standard_SetEndPointFeature+0x2c>
 800167e:	2b00      	cmp	r3, #0
 8001680:	d0f8      	beq.n	8001674 <Standard_SetEndPointFeature+0x2c>
      || pInformation->Current_Configuration == 0)
 8001682:	7a83      	ldrb	r3, [r0, #10]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f5      	beq.n	8001674 <Standard_SetEndPointFeature+0x2c>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001688:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800168c:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001690:	0612      	lsls	r2, r2, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001692:	6823      	ldr	r3, [r4, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001694:	d511      	bpl.n	80016ba <Standard_SetEndPointFeature+0x72>
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800169a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800169e:	b29b      	uxth	r3, r3
 80016a0:	f083 0310 	eor.w	r3, r3, #16
 80016a4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016ac:	6023      	str	r3, [r4, #0]
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 80016ae:	4b0b      	ldr	r3, [pc, #44]	; (80016dc <Standard_SetEndPointFeature+0x94>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	4798      	blx	r3
  return USB_SUCCESS;
 80016b6:	2000      	movs	r0, #0
 80016b8:	bd38      	pop	{r3, r4, r5, pc}
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 80016ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80016c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016d0:	6023      	str	r3, [r4, #0]
 80016d2:	e7ec      	b.n	80016ae <Standard_SetEndPointFeature+0x66>
 80016d4:	20000e44 	.word	0x20000e44
 80016d8:	200001a0 	.word	0x200001a0
 80016dc:	20000e40 	.word	0x20000e40

080016e0 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 80016e0:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 80016e2:	4a06      	ldr	r2, [pc, #24]	; (80016fc <Standard_SetDeviceFeature+0x1c>)
  pUser_Standard_Requests->User_SetDeviceFeature();
 80016e4:	4b06      	ldr	r3, [pc, #24]	; (8001700 <Standard_SetDeviceFeature+0x20>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80016e6:	6812      	ldr	r2, [r2, #0]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80016e8:	6819      	ldr	r1, [r3, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80016ea:	7a53      	ldrb	r3, [r2, #9]
 80016ec:	f043 0320 	orr.w	r3, r3, #32
 80016f0:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80016f2:	69cb      	ldr	r3, [r1, #28]
 80016f4:	4798      	blx	r3
  return USB_SUCCESS;
}
 80016f6:	2000      	movs	r0, #0
 80016f8:	bd08      	pop	{r3, pc}
 80016fa:	bf00      	nop
 80016fc:	20000e44 	.word	0x20000e44
 8001700:	20000e40 	.word	0x20000e40

08001704 <Standard_GetDescriptorData>:
*******************************************************************************/
uint8_t *Standard_GetDescriptorData(uint16_t Length, ONE_DESCRIPTOR *pDesc)
{
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001704:	4b05      	ldr	r3, [pc, #20]	; (800171c <Standard_GetDescriptorData+0x18>)
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	8a53      	ldrh	r3, [r2, #18]
  if (Length == 0)
 800170a:	b110      	cbz	r0, 8001712 <Standard_GetDescriptorData+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
    return 0;
  }

  return pDesc->Descriptor + wOffset;
 800170c:	6808      	ldr	r0, [r1, #0]
 800170e:	4418      	add	r0, r3
}
 8001710:	4770      	bx	lr
  uint32_t  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
  if (Length == 0)
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001712:	8889      	ldrh	r1, [r1, #4]
 8001714:	1acb      	subs	r3, r1, r3
 8001716:	8213      	strh	r3, [r2, #16]
    return 0;
 8001718:	4770      	bx	lr
 800171a:	bf00      	nop
 800171c:	20000e44 	.word	0x20000e44

08001720 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
uint8_t Post0_Process(void)
{
 8001720:	b510      	push	{r4, lr}
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <Post0_Process+0x34>)
 8001724:	2000      	movs	r0, #0
 8001726:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 800172a:	f000 fe25 	bl	8002378 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <Post0_Process+0x38>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	7a18      	ldrb	r0, [r3, #8]
 8001734:	2808      	cmp	r0, #8
 8001736:	d106      	bne.n	8001746 <Post0_Process+0x26>
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001738:	4908      	ldr	r1, [pc, #32]	; (800175c <Post0_Process+0x3c>)
    vSetEPTxStatus(EP_TX_STALL);
 800173a:	4b09      	ldr	r3, [pc, #36]	; (8001760 <Post0_Process+0x40>)
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 800173c:	f44f 5480 	mov.w	r4, #4096	; 0x1000
    vSetEPTxStatus(EP_TX_STALL);
 8001740:	2210      	movs	r2, #16
   
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);

  if (pInformation->ControlState == STALLED)
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001742:	800c      	strh	r4, [r1, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001744:	801a      	strh	r2, [r3, #0]
  }

  return (pInformation->ControlState == PAUSE);
}
 8001746:	f1a0 0009 	sub.w	r0, r0, #9
 800174a:	fab0 f080 	clz	r0, r0
 800174e:	0940      	lsrs	r0, r0, #5
 8001750:	bd10      	pop	{r4, pc}
 8001752:	bf00      	nop
 8001754:	2000011c 	.word	0x2000011c
 8001758:	20000e44 	.word	0x20000e44
 800175c:	20000e4a 	.word	0x20000e4a
 8001760:	20000e4c 	.word	0x20000e4c

08001764 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 8001764:	b5f0      	push	{r4, r5, r6, r7, lr}
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001766:	4ba9      	ldr	r3, [pc, #676]	; (8001a0c <Setup0_Process+0x2a8>)

  if (pInformation->ControlState != PAUSE)
 8001768:	4ea9      	ldr	r6, [pc, #676]	; (8001a10 <Setup0_Process+0x2ac>)
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800176a:	681a      	ldr	r2, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 800176c:	6834      	ldr	r4, [r6, #0]
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800176e:	4ba9      	ldr	r3, [pc, #676]	; (8001a14 <Setup0_Process+0x2b0>)
 8001770:	b292      	uxth	r2, r2
 8001772:	4413      	add	r3, r2

  if (pInformation->ControlState != PAUSE)
 8001774:	7a22      	ldrb	r2, [r4, #8]
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001776:	005b      	lsls	r3, r3, #1

  if (pInformation->ControlState != PAUSE)
 8001778:	2a09      	cmp	r2, #9
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Setup0_Process(void)
{
 800177a:	b083      	sub	sp, #12
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 800177c:	681d      	ldr	r5, [r3, #0]

  if (pInformation->ControlState != PAUSE)
 800177e:	d047      	beq.n	8001810 <Setup0_Process+0xac>
 8001780:	b2ad      	uxth	r5, r5
    uint8_t* b;
    uint16_t* w;
  } pBuf;
  uint16_t offset = 1;
  
  pBuf.b = PMAAddr + (uint8_t *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001782:	006d      	lsls	r5, r5, #1
 8001784:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001788:	f505 45c0 	add.w	r5, r5, #24576	; 0x6000

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 800178c:	782b      	ldrb	r3, [r5, #0]
 800178e:	7023      	strb	r3, [r4, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001790:	786b      	ldrb	r3, [r5, #1]
 8001792:	7063      	strb	r3, [r4, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001794:	88a8      	ldrh	r0, [r5, #4]
 8001796:	f000 ffbd 	bl	8002714 <ByteSwap>
 800179a:	8060      	strh	r0, [r4, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 800179c:	8928      	ldrh	r0, [r5, #8]
 800179e:	6837      	ldr	r7, [r6, #0]
 80017a0:	f000 ffb8 	bl	8002714 <ByteSwap>
 80017a4:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 80017a6:	6834      	ldr	r4, [r6, #0]
 80017a8:	89ab      	ldrh	r3, [r5, #12]
 80017aa:	80e3      	strh	r3, [r4, #6]
  }

  pInformation->ControlState = SETTING_UP;
 80017ac:	2201      	movs	r2, #1
 80017ae:	7222      	strb	r2, [r4, #8]
  if (pInformation->USBwLength == 0)
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d032      	beq.n	800181a <Setup0_Process+0xb6>
*******************************************************************************/
void Data_Setup0(void)
{
  uint8_t *(*CopyRoutine)(uint16_t);
  RESULT Result;
  uint32_t Request_No = pInformation->USBbRequest;
 80017b4:	7860      	ldrb	r0, [r4, #1]

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 80017b6:	2806      	cmp	r0, #6
 80017b8:	f000 8089 	beq.w	80018ce <Setup0_Process+0x16a>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 80017bc:	2800      	cmp	r0, #0
 80017be:	d148      	bne.n	8001852 <Setup0_Process+0xee>
 80017c0:	8861      	ldrh	r1, [r4, #2]
 80017c2:	2900      	cmp	r1, #0
 80017c4:	f000 8097 	beq.w	80018f6 <Setup0_Process+0x192>
 80017c8:	4d93      	ldr	r5, [pc, #588]	; (8001a18 <Setup0_Process+0x2b4>)
    (*CopyRoutine)(0);
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 80017ca:	682b      	ldr	r3, [r5, #0]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 80017d0:	2803      	cmp	r0, #3
    {
      pInformation->ControlState = PAUSE;
 80017d2:	6833      	ldr	r3, [r6, #0]
    Result = USB_SUCCESS;
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
    if (Result == USB_NOT_READY)
 80017d4:	d04d      	beq.n	8001872 <Setup0_Process+0x10e>
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 80017d6:	8a1a      	ldrh	r2, [r3, #16]
 80017d8:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80017dc:	428a      	cmp	r2, r1
 80017de:	d048      	beq.n	8001872 <Setup0_Process+0x10e>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 80017e0:	2802      	cmp	r0, #2
 80017e2:	d00f      	beq.n	8001804 <Setup0_Process+0xa0>
 80017e4:	b172      	cbz	r2, 8001804 <Setup0_Process+0xa0>
    pInformation->ControlState = STALLED;
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 80017e6:	f993 1000 	ldrsb.w	r1, [r3]
 80017ea:	2900      	cmp	r1, #0
 80017ec:	f2c0 80b8 	blt.w	8001960 <Setup0_Process+0x1fc>
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80017f0:	498a      	ldr	r1, [pc, #552]	; (8001a1c <Setup0_Process+0x2b8>)
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80017f2:	2203      	movs	r2, #3
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 80017f4:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80017f8:	8008      	strh	r0, [r1, #0]
    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
    DataStageIn();
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 80017fa:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 80017fc:	f7ff ff90 	bl	8001720 <Post0_Process>
}
 8001800:	b003      	add	sp, #12
 8001802:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8001804:	2208      	movs	r2, #8
 8001806:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8001808:	f7ff ff8a 	bl	8001720 <Post0_Process>
}
 800180c:	b003      	add	sp, #12
 800180e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001810:	88e3      	ldrh	r3, [r4, #6]
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
  }

  pInformation->ControlState = SETTING_UP;
 8001812:	2201      	movs	r2, #1
 8001814:	7222      	strb	r2, [r4, #8]
  if (pInformation->USBwLength == 0)
 8001816:	2b00      	cmp	r3, #0
 8001818:	d1cc      	bne.n	80017b4 <Setup0_Process+0x50>
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800181a:	7823      	ldrb	r3, [r4, #0]
* Return         : None.
*******************************************************************************/
void NoData_Setup0(void)
{
  RESULT Result = USB_UNSUPPORT;
  uint32_t RequestNo = pInformation->USBbRequest;
 800181c:	7865      	ldrb	r5, [r4, #1]
  uint32_t ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 800181e:	f013 037f 	ands.w	r3, r3, #127	; 0x7f
 8001822:	d02c      	beq.n	800187e <Setup0_Process+0x11a>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001824:	2b01      	cmp	r3, #1
 8001826:	f000 80b0 	beq.w	800198a <Setup0_Process+0x226>
      Result = Standard_SetInterface();
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 800182a:	2b02      	cmp	r3, #2
 800182c:	f000 80cf 	beq.w	80019ce <Setup0_Process+0x26a>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001830:	4b79      	ldr	r3, [pc, #484]	; (8001a18 <Setup0_Process+0x2b4>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4628      	mov	r0, r5
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 800183a:	2803      	cmp	r0, #3
 800183c:	f000 8101 	beq.w	8001a42 <Setup0_Process+0x2de>
 8001840:	6834      	ldr	r4, [r6, #0]
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001842:	2800      	cmp	r0, #0
 8001844:	d034      	beq.n	80018b0 <Setup0_Process+0x14c>
    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
 8001846:	2308      	movs	r3, #8
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001848:	7223      	strb	r3, [r4, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 800184a:	f7ff ff69 	bl	8001720 <Post0_Process>
}
 800184e:	b003      	add	sp, #12
 8001850:	bdf0      	pop	{r4, r5, r6, r7, pc}
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001852:	2808      	cmp	r0, #8
 8001854:	d161      	bne.n	800191a <Setup0_Process+0x1b6>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001856:	7823      	ldrb	r3, [r4, #0]
 8001858:	065b      	lsls	r3, r3, #25
 800185a:	d1b5      	bne.n	80017c8 <Setup0_Process+0x64>
    {
      CopyRoutine = Standard_GetConfiguration;
 800185c:	4b70      	ldr	r3, [pc, #448]	; (8001a20 <Setup0_Process+0x2bc>)
  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 800185e:	61a3      	str	r3, [r4, #24]

  }
  
  if (CopyRoutine)
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001860:	2000      	movs	r0, #0
 8001862:	8260      	strh	r0, [r4, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8001864:	4798      	blx	r3
      pInformation->ControlState = PAUSE;
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 8001866:	6833      	ldr	r3, [r6, #0]
 8001868:	8a1a      	ldrh	r2, [r3, #16]
 800186a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800186e:	428a      	cmp	r2, r1
 8001870:	d1b8      	bne.n	80017e4 <Setup0_Process+0x80>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8001872:	2209      	movs	r2, #9
 8001874:	721a      	strb	r2, [r3, #8]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8001876:	f7ff ff53 	bl	8001720 <Post0_Process>
}
 800187a:	b003      	add	sp, #12
 800187c:	bdf0      	pop	{r4, r5, r6, r7, pc}

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 800187e:	2d09      	cmp	r5, #9
 8001880:	f000 80c0 	beq.w	8001a04 <Setup0_Process+0x2a0>
    {
      Result = Standard_SetConfiguration();
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001884:	2d05      	cmp	r5, #5
 8001886:	f000 8090 	beq.w	80019aa <Setup0_Process+0x246>
      {
        Result = USB_SUCCESS;
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 800188a:	2d03      	cmp	r5, #3
 800188c:	f000 80a8 	beq.w	80019e0 <Setup0_Process+0x27c>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001890:	2d01      	cmp	r5, #1
 8001892:	d1cd      	bne.n	8001830 <Setup0_Process+0xcc>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001894:	78e3      	ldrb	r3, [r4, #3]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d1ca      	bne.n	8001830 <Setup0_Process+0xcc>
          && pInformation->USBwIndex == 0
 800189a:	88a3      	ldrh	r3, [r4, #4]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d1c7      	bne.n	8001830 <Setup0_Process+0xcc>
          && ValBit(pInformation->Current_Feature, 5))
 80018a0:	7a63      	ldrb	r3, [r4, #9]
 80018a2:	069f      	lsls	r7, r3, #26
 80018a4:	d5c4      	bpl.n	8001830 <Setup0_Process+0xcc>
      {
        Result = Standard_ClearFeature();
 80018a6:	f7ff fe63 	bl	8001570 <Standard_ClearFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 80018aa:	2800      	cmp	r0, #0
 80018ac:	d1c0      	bne.n	8001830 <Setup0_Process+0xcc>
 80018ae:	6834      	ldr	r4, [r6, #0]
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 80018b0:	4a56      	ldr	r2, [pc, #344]	; (8001a0c <Setup0_Process+0x2a8>)
 80018b2:	4b5c      	ldr	r3, [pc, #368]	; (8001a24 <Setup0_Process+0x2c0>)
 80018b4:	6812      	ldr	r2, [r2, #0]
 80018b6:	495c      	ldr	r1, [pc, #368]	; (8001a28 <Setup0_Process+0x2c4>)
 80018b8:	b292      	uxth	r2, r2
 80018ba:	4413      	add	r3, r2
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	2200      	movs	r2, #0
 80018c0:	801a      	strh	r2, [r3, #0]
 80018c2:	805a      	strh	r2, [r3, #2]
 80018c4:	2030      	movs	r0, #48	; 0x30
 80018c6:	2306      	movs	r3, #6
 80018c8:	8008      	strh	r0, [r1, #0]

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 80018ca:	7223      	strb	r3, [r4, #8]
 80018cc:	e7bd      	b.n	800184a <Setup0_Process+0xe6>
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 80018ce:	7823      	ldrb	r3, [r4, #0]
 80018d0:	065d      	lsls	r5, r3, #25
 80018d2:	f47f af79 	bne.w	80017c8 <Setup0_Process+0x64>
    {
      uint8_t wValue1 = pInformation->USBwValue1;
 80018d6:	78a3      	ldrb	r3, [r4, #2]
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 80018d8:	4d4f      	ldr	r5, [pc, #316]	; (8001a18 <Setup0_Process+0x2b4>)
  if (Request_No == GET_DESCRIPTOR)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
 80018da:	2b01      	cmp	r3, #1
 80018dc:	f000 80ae 	beq.w	8001a3c <Setup0_Process+0x2d8>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d05f      	beq.n	80019a4 <Setup0_Process+0x240>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 80018e4:	2b03      	cmp	r3, #3
 80018e6:	f47f af70 	bne.w	80017ca <Setup0_Process+0x66>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 80018ea:	682b      	ldr	r3, [r5, #0]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d1b5      	bne.n	800185e <Setup0_Process+0xfa>
 80018f2:	2006      	movs	r0, #6
 80018f4:	e769      	b.n	80017ca <Setup0_Process+0x66>
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 80018f6:	6863      	ldr	r3, [r4, #4]
 80018f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80018fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001900:	f47f af62 	bne.w	80017c8 <Setup0_Process+0x64>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001904:	7820      	ldrb	r0, [r4, #0]
 8001906:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 800190a:	f040 809e 	bne.w	8001a4a <Setup0_Process+0x2e6>
        && (pInformation->USBwIndex == 0))
 800190e:	88a3      	ldrh	r3, [r4, #4]
 8001910:	2b00      	cmp	r3, #0
 8001912:	f47f af59 	bne.w	80017c8 <Setup0_Process+0x64>
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
          && (Status != 0))
      {
        CopyRoutine = Standard_GetStatus;
 8001916:	4b45      	ldr	r3, [pc, #276]	; (8001a2c <Setup0_Process+0x2c8>)
 8001918:	e7a1      	b.n	800185e <Setup0_Process+0xfa>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 800191a:	280a      	cmp	r0, #10
 800191c:	f47f af54 	bne.w	80017c8 <Setup0_Process+0x64>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001920:	7823      	ldrb	r3, [r4, #0]
 8001922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001926:	2b01      	cmp	r3, #1
 8001928:	f47f af4e 	bne.w	80017c8 <Setup0_Process+0x64>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 800192c:	7aa3      	ldrb	r3, [r4, #10]
 800192e:	2b00      	cmp	r3, #0
 8001930:	f43f af4a 	beq.w	80017c8 <Setup0_Process+0x64>
 8001934:	8861      	ldrh	r1, [r4, #2]
 8001936:	2900      	cmp	r1, #0
 8001938:	f47f af46 	bne.w	80017c8 <Setup0_Process+0x64>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 800193c:	6863      	ldr	r3, [r4, #4]
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800193e:	4d36      	ldr	r5, [pc, #216]	; (8001a18 <Setup0_Process+0x2b4>)
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001940:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001948:	f47f af3f 	bne.w	80017ca <Setup0_Process+0x66>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 800194c:	682b      	ldr	r3, [r5, #0]
 800194e:	7960      	ldrb	r0, [r4, #5]
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	4798      	blx	r3
 8001954:	2800      	cmp	r0, #0
 8001956:	f040 80b7 	bne.w	8001ac8 <Setup0_Process+0x364>
 800195a:	6834      	ldr	r4, [r6, #0]
    {
      CopyRoutine = Standard_GetInterface;
 800195c:	4b34      	ldr	r3, [pc, #208]	; (8001a30 <Setup0_Process+0x2cc>)
 800195e:	e77e      	b.n	800185e <Setup0_Process+0xfa>


  if (ValBit(pInformation->USBbmRequestType, 7))
  {
    /* Device ==> Host */
    __IO uint32_t wLength = pInformation->USBwLength;
 8001960:	88d9      	ldrh	r1, [r3, #6]
 8001962:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8001964:	9801      	ldr	r0, [sp, #4]
 8001966:	4282      	cmp	r2, r0
 8001968:	d815      	bhi.n	8001996 <Setup0_Process+0x232>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800196a:	428a      	cmp	r2, r1
 800196c:	d274      	bcs.n	8001a58 <Setup0_Process+0x2f4>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 800196e:	492a      	ldr	r1, [pc, #168]	; (8001a18 <Setup0_Process+0x2b4>)
 8001970:	6809      	ldr	r1, [r1, #0]
 8001972:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 8001976:	b281      	uxth	r1, r0
 8001978:	428a      	cmp	r2, r1
 800197a:	d272      	bcs.n	8001a62 <Setup0_Process+0x2fe>
      {
        Data_Mul_MaxPacketSize = false;
 800197c:	4a2d      	ldr	r2, [pc, #180]	; (8001a34 <Setup0_Process+0x2d0>)
 800197e:	2000      	movs	r0, #0
 8001980:	7010      	strb	r0, [r2, #0]
      {
        Data_Mul_MaxPacketSize = true;
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 8001982:	8299      	strh	r1, [r3, #20]
    DataStageIn();
 8001984:	f7ff fd58 	bl	8001438 <DataStageIn>
 8001988:	e73e      	b.n	8001808 <Setup0_Process+0xa4>

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 800198a:	2d0b      	cmp	r5, #11
 800198c:	f47f af50 	bne.w	8001830 <Setup0_Process+0xcc>
    {
      Result = Standard_SetInterface();
 8001990:	f7ff fdc6 	bl	8001520 <Standard_SetInterface>
 8001994:	e789      	b.n	80018aa <Setup0_Process+0x146>
 8001996:	4a20      	ldr	r2, [pc, #128]	; (8001a18 <Setup0_Process+0x2b4>)
    __IO uint32_t wLength = pInformation->USBwLength;
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 8001998:	9901      	ldr	r1, [sp, #4]
 800199a:	6812      	ldr	r2, [r2, #0]
 800199c:	8219      	strh	r1, [r3, #16]
 800199e:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 80019a2:	e7ee      	b.n	8001982 <Setup0_Process+0x21e>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 80019a4:	682b      	ldr	r3, [r5, #0]
 80019a6:	6a1b      	ldr	r3, [r3, #32]
 80019a8:	e7a1      	b.n	80018ee <Setup0_Process+0x18a>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 80019aa:	f994 3003 	ldrsb.w	r3, [r4, #3]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f6ff af49 	blt.w	8001846 <Setup0_Process+0xe2>
 80019b4:	78a3      	ldrb	r3, [r4, #2]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f47f af45 	bne.w	8001846 <Setup0_Process+0xe2>
          || (pInformation->USBwIndex != 0)
 80019bc:	88a3      	ldrh	r3, [r4, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	f47f af41 	bne.w	8001846 <Setup0_Process+0xe2>
          || (pInformation->Current_Configuration != 0))
 80019c4:	7aa3      	ldrb	r3, [r4, #10]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	f43f af72 	beq.w	80018b0 <Setup0_Process+0x14c>
 80019cc:	e73b      	b.n	8001846 <Setup0_Process+0xe2>

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 80019ce:	2d01      	cmp	r5, #1
 80019d0:	f43f af69 	beq.w	80018a6 <Setup0_Process+0x142>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 80019d4:	2d03      	cmp	r5, #3
 80019d6:	f47f af2b 	bne.w	8001830 <Setup0_Process+0xcc>
    {
      Result = Standard_SetEndPointFeature();
 80019da:	f7ff fe35 	bl	8001648 <Standard_SetEndPointFeature>
 80019de:	e764      	b.n	80018aa <Setup0_Process+0x146>
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP) \
 80019e0:	78e3      	ldrb	r3, [r4, #3]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	f47f af24 	bne.w	8001830 <Setup0_Process+0xcc>
          && (pInformation->USBwIndex == 0))
 80019e8:	88a3      	ldrh	r3, [r4, #4]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f47f af20 	bne.w	8001830 <Setup0_Process+0xcc>
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80019f0:	7a63      	ldrb	r3, [r4, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80019f2:	4a11      	ldr	r2, [pc, #68]	; (8001a38 <Setup0_Process+0x2d4>)
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80019f4:	f043 0320 	orr.w	r3, r3, #32
  pUser_Standard_Requests->User_SetDeviceFeature();
 80019f8:	6812      	ldr	r2, [r2, #0]
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
  SetBit(pInformation->Current_Feature, 5);
 80019fa:	7263      	strb	r3, [r4, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 80019fc:	69d3      	ldr	r3, [r2, #28]
 80019fe:	4798      	blx	r3
 8001a00:	6834      	ldr	r4, [r6, #0]
 8001a02:	e755      	b.n	80018b0 <Setup0_Process+0x14c>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
    {
      Result = Standard_SetConfiguration();
 8001a04:	f7ff fd6e 	bl	80014e4 <Standard_SetConfiguration>
 8001a08:	e74f      	b.n	80018aa <Setup0_Process+0x146>
 8001a0a:	bf00      	nop
 8001a0c:	40005c50 	.word	0x40005c50
 8001a10:	20000e44 	.word	0x20000e44
 8001a14:	20003004 	.word	0x20003004
 8001a18:	20000e1c 	.word	0x20000e1c
 8001a1c:	20000e4a 	.word	0x20000e4a
 8001a20:	0800135d 	.word	0x0800135d
 8001a24:	20003002 	.word	0x20003002
 8001a28:	20000e4c 	.word	0x20000e4c
 8001a2c:	080013ad 	.word	0x080013ad
 8001a30:	08001385 	.word	0x08001385
 8001a34:	20000a80 	.word	0x20000a80
 8001a38:	20000e40 	.word	0x20000e40
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      uint8_t wValue1 = pInformation->USBwValue1;
      if (wValue1 == DEVICE_DESCRIPTOR)
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001a3c:	682b      	ldr	r3, [r5, #0]
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	e755      	b.n	80018ee <Setup0_Process+0x18a>
 8001a42:	6834      	ldr	r4, [r6, #0]


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
 8001a44:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001a46:	7223      	strb	r3, [r4, #8]
 8001a48:	e6ff      	b.n	800184a <Setup0_Process+0xe6>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a4a:	2801      	cmp	r0, #1
 8001a4c:	d02f      	beq.n	8001aae <Setup0_Process+0x34a>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a4e:	2802      	cmp	r0, #2
 8001a50:	d011      	beq.n	8001a76 <Setup0_Process+0x312>
 8001a52:	4608      	mov	r0, r1
 8001a54:	4d1e      	ldr	r5, [pc, #120]	; (8001ad0 <Setup0_Process+0x36c>)
 8001a56:	e6b8      	b.n	80017ca <Setup0_Process+0x66>
 8001a58:	4a1d      	ldr	r2, [pc, #116]	; (8001ad0 <Setup0_Process+0x36c>)
 8001a5a:	6812      	ldr	r2, [r2, #0]
 8001a5c:	f892 102c 	ldrb.w	r1, [r2, #44]	; 0x2c
 8001a60:	e78f      	b.n	8001982 <Setup0_Process+0x21e>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
      {
        Data_Mul_MaxPacketSize = false;
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 8001a62:	fb92 f4f0 	sdiv	r4, r2, r0
 8001a66:	fb00 2214 	mls	r2, r0, r4, r2
 8001a6a:	2a00      	cmp	r2, #0
 8001a6c:	d189      	bne.n	8001982 <Setup0_Process+0x21e>
      {
        Data_Mul_MaxPacketSize = true;
 8001a6e:	4a19      	ldr	r2, [pc, #100]	; (8001ad4 <Setup0_Process+0x370>)
 8001a70:	2001      	movs	r0, #1
 8001a72:	7010      	strb	r0, [r2, #0]
 8001a74:	e785      	b.n	8001982 <Setup0_Process+0x21e>
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001a76:	7960      	ldrb	r0, [r4, #5]
 8001a78:	f000 020f 	and.w	r2, r0, #15

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001a7c:	0093      	lsls	r3, r2, #2
 8001a7e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001a82:	0601      	lsls	r1, r0, #24
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001a84:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001a88:	4913      	ldr	r1, [pc, #76]	; (8001ad8 <Setup0_Process+0x374>)

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001a8a:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001a8c:	7809      	ldrb	r1, [r1, #0]

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001a8e:	bf4c      	ite	mi
 8001a90:	f003 0330 	andmi.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001a94:	f403 5340 	andpl.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001a98:	428a      	cmp	r2, r1
 8001a9a:	d206      	bcs.n	8001aaa <Setup0_Process+0x346>
 8001a9c:	f010 0070 	ands.w	r0, r0, #112	; 0x70
 8001aa0:	d103      	bne.n	8001aaa <Setup0_Process+0x346>
          && (Status != 0))
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f47f af37 	bne.w	8001916 <Setup0_Process+0x1b2>
 8001aa8:	e68e      	b.n	80017c8 <Setup0_Process+0x64>
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001aaa:	2000      	movs	r0, #0
 8001aac:	e68c      	b.n	80017c8 <Setup0_Process+0x64>
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001aae:	4d08      	ldr	r5, [pc, #32]	; (8001ad0 <Setup0_Process+0x36c>)
 8001ab0:	7960      	ldrb	r0, [r4, #5]
 8001ab2:	682b      	ldr	r3, [r5, #0]
 8001ab4:	699b      	ldr	r3, [r3, #24]
 8001ab6:	4798      	blx	r3
 8001ab8:	b930      	cbnz	r0, 8001ac8 <Setup0_Process+0x364>
          && (pInformation->Current_Configuration != 0))
 8001aba:	6834      	ldr	r4, [r6, #0]
 8001abc:	7aa3      	ldrb	r3, [r4, #10]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	f47f af29 	bne.w	8001916 <Setup0_Process+0x1b2>
 8001ac4:	7860      	ldrb	r0, [r4, #1]
 8001ac6:	e680      	b.n	80017ca <Setup0_Process+0x66>
 8001ac8:	6833      	ldr	r3, [r6, #0]
 8001aca:	7858      	ldrb	r0, [r3, #1]
 8001acc:	e67d      	b.n	80017ca <Setup0_Process+0x66>
 8001ace:	bf00      	nop
 8001ad0:	20000e1c 	.word	0x20000e1c
 8001ad4:	20000a80 	.word	0x20000a80
 8001ad8:	200001a0 	.word	0x200001a0

08001adc <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t Out0_Process(void)
{
 8001adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t ControlState = pInformation->ControlState;
 8001ade:	4d32      	ldr	r5, [pc, #200]	; (8001ba8 <Out0_Process+0xcc>)
 8001ae0:	682c      	ldr	r4, [r5, #0]
 8001ae2:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001ae4:	2b02      	cmp	r3, #2
 8001ae6:	d007      	beq.n	8001af8 <Out0_Process+0x1c>
 8001ae8:	2b04      	cmp	r3, #4
 8001aea:	d005      	beq.n	8001af8 <Out0_Process+0x1c>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 8001aec:	2b03      	cmp	r3, #3
 8001aee:	d009      	beq.n	8001b04 <Out0_Process+0x28>
 8001af0:	2b05      	cmp	r3, #5
 8001af2:	d007      	beq.n	8001b04 <Out0_Process+0x28>
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
 8001af4:	2b07      	cmp	r3, #7
 8001af6:	d037      	beq.n	8001b68 <Out0_Process+0x8c>
 8001af8:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001afa:	7223      	strb	r3, [r4, #8]

  return Post0_Process();
}
 8001afc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001b00:	f7ff be0e 	b.w	8001720 <Post0_Process>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 8001b04:	69a3      	ldr	r3, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  uint32_t save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 8001b06:	8a22      	ldrh	r2, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 8001b08:	b1b3      	cbz	r3, 8001b38 <Out0_Process+0x5c>
 8001b0a:	b1b2      	cbz	r2, 8001b3a <Out0_Process+0x5e>
  {
    uint8_t *Buffer;
    uint32_t Length;

    Length = pEPinfo->PacketSize;
 8001b0c:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001b0e:	4296      	cmp	r6, r2
 8001b10:	bf28      	it	cs
 8001b12:	4616      	movcs	r6, r2
 8001b14:	4630      	mov	r0, r6
 8001b16:	4798      	blx	r3
    pEPinfo->Usb_rLength -= Length;
 8001b18:	8a22      	ldrh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8001b1a:	8a63      	ldrh	r3, [r4, #18]
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
 8001b1c:	1b92      	subs	r2, r2, r6
    pEPinfo->Usb_rOffset += Length;
 8001b1e:	4433      	add	r3, r6
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 8001b20:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 8001b22:	8222      	strh	r2, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 8001b24:	8263      	strh	r3, [r4, #18]
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 8001b26:	2000      	movs	r0, #0
 8001b28:	f000 fbf4 	bl	8002314 <GetEPRxAddr>
 8001b2c:	4632      	mov	r2, r6
 8001b2e:	4601      	mov	r1, r0
 8001b30:	4638      	mov	r0, r7
 8001b32:	f000 f9d7 	bl	8001ee4 <PMAToUserBufferCopy>
 8001b36:	8a22      	ldrh	r2, [r4, #16]

  }

  if (pEPinfo->Usb_rLength != 0)
 8001b38:	b9ea      	cbnz	r2, 8001b76 <Out0_Process+0x9a>
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001b3a:	8aa3      	ldrh	r3, [r4, #20]
 8001b3c:	b353      	cbz	r3, 8001b94 <Out0_Process+0xb8>
 8001b3e:	491b      	ldr	r1, [pc, #108]	; (8001bac <Out0_Process+0xd0>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001b40:	682c      	ldr	r4, [r5, #0]
      USB_StatusIn();
 8001b42:	4a1b      	ldr	r2, [pc, #108]	; (8001bb0 <Out0_Process+0xd4>)
 8001b44:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <Out0_Process+0xd8>)
    {
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 8001b46:	2006      	movs	r0, #6
 8001b48:	7220      	strb	r0, [r4, #8]
      USB_StatusIn();
 8001b4a:	6812      	ldr	r2, [r2, #0]
 8001b4c:	b292      	uxth	r2, r2
 8001b4e:	4413      	add	r3, r2
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	2200      	movs	r2, #0
 8001b54:	801a      	strh	r2, [r3, #0]
 8001b56:	805a      	strh	r2, [r3, #2]
 8001b58:	7a23      	ldrb	r3, [r4, #8]
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001b5a:	7223      	strb	r3, [r4, #8]
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8001b5c:	2230      	movs	r2, #48	; 0x30
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
}
 8001b5e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      pInformation->ControlState = LAST_OUT_DATA;
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
      USB_StatusIn();
 8001b62:	800a      	strh	r2, [r1, #0]
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001b64:	f7ff bddc 	b.w	8001720 <Post0_Process>
    ControlState = pInformation->ControlState; /* may be changed outside the function */
  }

  else if (ControlState == WAIT_STATUS_OUT)
  {
    (*pProperty->Process_Status_OUT)();
 8001b68:	4b13      	ldr	r3, [pc, #76]	; (8001bb8 <Out0_Process+0xdc>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	4798      	blx	r3
 8001b70:	682c      	ldr	r4, [r5, #0]
 8001b72:	2308      	movs	r3, #8
 8001b74:	e7c1      	b.n	8001afa <Out0_Process+0x1e>

  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001b76:	4b11      	ldr	r3, [pc, #68]	; (8001bbc <Out0_Process+0xe0>)
    SetEPTxCount(ENDP0, 0);
 8001b78:	2000      	movs	r0, #0

  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001b7a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8001b7e:	4601      	mov	r1, r0

  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8001b80:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 8001b82:	f000 fbd7 	bl	8002334 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001b86:	8a23      	ldrh	r3, [r4, #16]
 8001b88:	8aa2      	ldrh	r2, [r4, #20]

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8001b8a:	4908      	ldr	r1, [pc, #32]	; (8001bac <Out0_Process+0xd0>)
 8001b8c:	2030      	movs	r0, #48	; 0x30
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001b8e:	429a      	cmp	r2, r3

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 8001b90:	8008      	strh	r0, [r1, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8001b92:	d803      	bhi.n	8001b9c <Out0_Process+0xc0>
  {
    pInformation->ControlState = OUT_DATA;
 8001b94:	682c      	ldr	r4, [r5, #0]
 8001b96:	2303      	movs	r3, #3
 8001b98:	7223      	strb	r3, [r4, #8]
 8001b9a:	e7ae      	b.n	8001afa <Out0_Process+0x1e>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d0cf      	beq.n	8001b40 <Out0_Process+0x64>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8001ba0:	682c      	ldr	r4, [r5, #0]
 8001ba2:	2305      	movs	r3, #5
 8001ba4:	7223      	strb	r3, [r4, #8]
 8001ba6:	e7a8      	b.n	8001afa <Out0_Process+0x1e>
 8001ba8:	20000e44 	.word	0x20000e44
 8001bac:	20000e4c 	.word	0x20000e4c
 8001bb0:	40005c50 	.word	0x40005c50
 8001bb4:	20003002 	.word	0x20003002
 8001bb8:	20000e1c 	.word	0x20000e1c
 8001bbc:	20000e4a 	.word	0x20000e4a

08001bc0 <SetDeviceAddress>:
* Input          : - Val: device address.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(uint8_t Val)
{
 8001bc0:	b470      	push	{r4, r5, r6}
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <SetDeviceAddress+0x34>)
 8001bc4:	781e      	ldrb	r6, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001bc6:	b17e      	cbz	r6, 8001be8 <SetDeviceAddress+0x28>
 8001bc8:	4c0b      	ldr	r4, [pc, #44]	; (8001bf8 <SetDeviceAddress+0x38>)
 8001bca:	2200      	movs	r2, #0
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8001bcc:	6825      	ldr	r5, [r4, #0]
 8001bce:	f442 4100 	orr.w	r1, r2, #32768	; 0x8000
 8001bd2:	f640 730f 	movw	r3, #3855	; 0xf0f
 8001bd6:	402b      	ands	r3, r5
 8001bd8:	f041 0180 	orr.w	r1, r1, #128	; 0x80
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001bdc:	3201      	adds	r2, #1
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8001bde:	430b      	orrs	r3, r1
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001be0:	4296      	cmp	r6, r2
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
 8001be2:	f844 3b04 	str.w	r3, [r4], #4
{
  uint32_t i;
  uint32_t nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8001be6:	d1f1      	bne.n	8001bcc <SetDeviceAddress+0xc>
  {
    _SetEPAddress((uint8_t)i, (uint8_t)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */ 
 8001be8:	4b04      	ldr	r3, [pc, #16]	; (8001bfc <SetDeviceAddress+0x3c>)
 8001bea:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8001bee:	6018      	str	r0, [r3, #0]
}
 8001bf0:	bc70      	pop	{r4, r5, r6}
 8001bf2:	4770      	bx	lr
 8001bf4:	200001a0 	.word	0x200001a0
 8001bf8:	40005c00 	.word	0x40005c00
 8001bfc:	40005c4c 	.word	0x40005c4c

08001c00 <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
uint8_t In0_Process(void)
{
 8001c00:	b510      	push	{r4, lr}
  uint32_t ControlState = pInformation->ControlState;
 8001c02:	4c18      	ldr	r4, [pc, #96]	; (8001c64 <In0_Process+0x64>)
 8001c04:	6823      	ldr	r3, [r4, #0]
 8001c06:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 8001c08:	2a02      	cmp	r2, #2
 8001c0a:	d017      	beq.n	8001c3c <In0_Process+0x3c>
 8001c0c:	2a04      	cmp	r2, #4
 8001c0e:	d015      	beq.n	8001c3c <In0_Process+0x3c>
    DataStageIn();
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
 8001c10:	2a06      	cmp	r2, #6
 8001c12:	d005      	beq.n	8001c20 <In0_Process+0x20>
 8001c14:	2208      	movs	r2, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001c16:	721a      	strb	r2, [r3, #8]

  return Post0_Process();
}
 8001c18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001c1c:	f7ff bd80 	b.w	8001720 <Post0_Process>
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8001c20:	785a      	ldrb	r2, [r3, #1]
 8001c22:	2a05      	cmp	r2, #5
 8001c24:	d013      	beq.n	8001c4e <In0_Process+0x4e>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
      pUser_Standard_Requests->User_SetDeviceAddress();
    }
    (*pProperty->Process_Status_IN)();
 8001c26:	4b10      	ldr	r3, [pc, #64]	; (8001c68 <In0_Process+0x68>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	4798      	blx	r3
 8001c2e:	6823      	ldr	r3, [r4, #0]
 8001c30:	2208      	movs	r2, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001c32:	721a      	strb	r2, [r3, #8]

  return Post0_Process();
}
 8001c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001c38:	f7ff bd72 	b.w	8001720 <Post0_Process>
{
  uint32_t ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    DataStageIn();
 8001c3c:	f7ff fbfc 	bl	8001438 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	7a1a      	ldrb	r2, [r3, #8]
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8001c44:	721a      	strb	r2, [r3, #8]

  return Post0_Process();
}
 8001c46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8001c4a:	f7ff bd69 	b.w	8001720 <Post0_Process>
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 8001c4e:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 8001c50:	0652      	lsls	r2, r2, #25
 8001c52:	d1e8      	bne.n	8001c26 <In0_Process+0x26>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 8001c54:	78d8      	ldrb	r0, [r3, #3]
 8001c56:	f7ff ffb3 	bl	8001bc0 <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 8001c5a:	4b04      	ldr	r3, [pc, #16]	; (8001c6c <In0_Process+0x6c>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	4798      	blx	r3
 8001c62:	e7e0      	b.n	8001c26 <In0_Process+0x26>
 8001c64:	20000e44 	.word	0x20000e44
 8001c68:	20000e1c 	.word	0x20000e1c
 8001c6c:	20000e40 	.word	0x20000e40

08001c70 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <USB_Init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
 8001c74:	b430      	push	{r4, r5}
  pInformation = &Device_Info;
 8001c76:	4d07      	ldr	r5, [pc, #28]	; (8001c94 <USB_Init+0x20>)
 8001c78:	4a07      	ldr	r2, [pc, #28]	; (8001c98 <USB_Init+0x24>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
 8001c7a:	4c08      	ldr	r4, [pc, #32]	; (8001c9c <USB_Init+0x28>)
 8001c7c:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <USB_Init+0x2c>)
  pUser_Standard_Requests = &User_Standard_Requests;
 8001c7e:	4909      	ldr	r1, [pc, #36]	; (8001ca4 <USB_Init+0x30>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 8001c80:	602a      	str	r2, [r5, #0]
  pInformation->ControlState = 2;
 8001c82:	2502      	movs	r5, #2
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 8001c84:	4808      	ldr	r0, [pc, #32]	; (8001ca8 <USB_Init+0x34>)
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
 8001c86:	7215      	strb	r5, [r2, #8]
  pProperty = &Device_Property;
 8001c88:	6023      	str	r3, [r4, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 8001c8a:	6008      	str	r0, [r1, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 8001c8c:	681b      	ldr	r3, [r3, #0]
}
 8001c8e:	bc30      	pop	{r4, r5}
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
  /* Initialize devices one by one */
  pProperty->Init();
 8001c90:	4718      	bx	r3
 8001c92:	bf00      	nop
 8001c94:	20000e44 	.word	0x20000e44
 8001c98:	20000e24 	.word	0x20000e24
 8001c9c:	20000e1c 	.word	0x20000e1c
 8001ca0:	2000011c 	.word	0x2000011c
 8001ca4:	20000e40 	.word	0x20000e40
 8001ca8:	2000017c 	.word	0x2000017c

08001cac <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8001cac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001cb0:	b082      	sub	sp, #8
  __IO uint16_t wEPVal = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 8001e18 <CTR_LP+0x16c>
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001cb8:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8001e24 <CTR_LP+0x178>
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8001cbc:	4d53      	ldr	r5, [pc, #332]	; (8001e0c <CTR_LP+0x160>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
 8001cbe:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001cc2:	f8d8 2000 	ldr.w	r2, [r8]
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8001cc6:	4c52      	ldr	r4, [pc, #328]	; (8001e10 <CTR_LP+0x164>)
	    SaveTState = SaveRState & EPTX_STAT;
 8001cc8:	4e52      	ldr	r6, [pc, #328]	; (8001e14 <CTR_LP+0x168>)
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001cca:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8001e28 <CTR_LP+0x17c>
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001cce:	4852      	ldr	r0, [pc, #328]	; (8001e18 <CTR_LP+0x16c>)
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8001cd0:	4f4e      	ldr	r7, [pc, #312]	; (8001e0c <CTR_LP+0x160>)
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001cd2:	b291      	uxth	r1, r2
 8001cd4:	0412      	lsls	r2, r2, #16
      
	    SaveRState = _GetENDPOINT(ENDP0);
	    SaveTState = SaveRState & EPTX_STAT;
	    SaveRState &=  EPRX_STAT;	

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8001cd6:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
*******************************************************************************/
void CTR_LP(void)
{
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001cda:	f8a9 1000 	strh.w	r1, [r9]
 8001cde:	f140 808a 	bpl.w	8001df6 <CTR_LP+0x14a>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001ce2:	8802      	ldrh	r2, [r0, #0]
 8001ce4:	f002 020f 	and.w	r2, r2, #15
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8001ce8:	0091      	lsls	r1, r2, #2
 8001cea:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8001cee:	f501 41b8 	add.w	r1, r1, #23552	; 0x5c00
  __IO uint16_t wEPVal = 0;
  /* stay in loop while pending interrupts */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001cf2:	f88a 2000 	strb.w	r2, [sl]
    if (EPindex == 0)
 8001cf6:	bb6a      	cbnz	r2, 8001d54 <CTR_LP+0xa8>
      /* (Setup0_Process, In0_Process, Out0_Process) */

      /* save RX & TX status */
      /* and set both to NAK */
      
	    SaveRState = _GetENDPOINT(ENDP0);
 8001cf8:	6822      	ldr	r2, [r4, #0]
 8001cfa:	b292      	uxth	r2, r2
 8001cfc:	802a      	strh	r2, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8001cfe:	882a      	ldrh	r2, [r5, #0]
 8001d00:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8001d04:	8032      	strh	r2, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 8001d06:	882a      	ldrh	r2, [r5, #0]
 8001d08:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8001d0c:	802a      	strh	r2, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8001d0e:	6822      	ldr	r2, [r4, #0]
 8001d10:	4013      	ands	r3, r2
 8001d12:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001d16:	f083 0320 	eor.w	r3, r3, #32
 8001d1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d22:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8001d24:	8803      	ldrh	r3, [r0, #0]
 8001d26:	06d8      	lsls	r0, r3, #27
 8001d28:	d53e      	bpl.n	8001da8 <CTR_LP+0xfc>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8001d2a:	6823      	ldr	r3, [r4, #0]
 8001d2c:	b29b      	uxth	r3, r3
 8001d2e:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 8001d32:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d36:	0519      	lsls	r1, r3, #20
 8001d38:	d460      	bmi.n	8001dfc <CTR_LP+0x150>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 8001d3a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	dabe      	bge.n	8001cc2 <CTR_LP+0x16>
        {
          _ClearEP_CTR_RX(ENDP0);
 8001d44:	6822      	ldr	r2, [r4, #0]
 8001d46:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	6023      	str	r3, [r4, #0]
          Out0_Process();
 8001d4e:	f7ff fec5 	bl	8001adc <Out0_Process>
 8001d52:	e030      	b.n	8001db6 <CTR_LP+0x10a>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 8001d54:	680b      	ldr	r3, [r1, #0]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8001d5c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d60:	b21b      	sxth	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db15      	blt.n	8001d92 <CTR_LP+0xe6>
        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 8001d66:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001d6a:	0619      	lsls	r1, r3, #24
 8001d6c:	d5a9      	bpl.n	8001cc2 <CTR_LP+0x16>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001d6e:	f89a 2000 	ldrb.w	r2, [sl]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001d72:	492a      	ldr	r1, [pc, #168]	; (8001e1c <CTR_LP+0x170>)
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001d74:	0093      	lsls	r3, r2, #2
 8001d76:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d7a:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001d7e:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001d80:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001d82:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8001d86:	f648 720f 	movw	r2, #36623	; 0x8f0f
 8001d8a:	4002      	ands	r2, r0
 8001d8c:	601a      	str	r2, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8001d8e:	4788      	blx	r1
 8001d90:	e797      	b.n	8001cc2 <CTR_LP+0x16>
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8001d92:	680c      	ldr	r4, [r1, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8001d94:	4822      	ldr	r0, [pc, #136]	; (8001e20 <CTR_LP+0x174>)
 8001d96:	3a01      	subs	r2, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8001d98:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001d9c:	4023      	ands	r3, r4

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8001d9e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8001da2:	600b      	str	r3, [r1, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8001da4:	4790      	blx	r2
 8001da6:	e7de      	b.n	8001d66 <CTR_LP+0xba>
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */

        _ClearEP_CTR_TX(ENDP0);
 8001da8:	6822      	ldr	r2, [r4, #0]
 8001daa:	f648 730f 	movw	r3, #36623	; 0x8f0f
 8001dae:	4013      	ands	r3, r2
 8001db0:	6023      	str	r3, [r4, #0]
        In0_Process();
 8001db2:	f7ff ff25 	bl	8001c00 <In0_Process>
        {
          _ClearEP_CTR_RX(ENDP0);
          Out0_Process();
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 8001db6:	6821      	ldr	r1, [r4, #0]
 8001db8:	883a      	ldrh	r2, [r7, #0]
 8001dba:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 8001dbe:	04d2      	lsls	r2, r2, #19
 8001dc0:	883a      	ldrh	r2, [r7, #0]
 8001dc2:	ea03 0301 	and.w	r3, r3, r1
 8001dc6:	bf48      	it	mi
 8001dc8:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8001dcc:	0495      	lsls	r5, r2, #18
 8001dce:	8832      	ldrh	r2, [r6, #0]
 8001dd0:	bf48      	it	mi
 8001dd2:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8001dd6:	06d4      	lsls	r4, r2, #27
 8001dd8:	8832      	ldrh	r2, [r6, #0]
 8001dda:	bf48      	it	mi
 8001ddc:	f083 0310 	eormi.w	r3, r3, #16
 8001de0:	0690      	lsls	r0, r2, #26
 8001de2:	bf48      	it	mi
 8001de4:	f083 0320 	eormi.w	r3, r3, #32
 8001de8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001df0:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <CTR_LP+0x164>)
 8001df2:	b29b      	uxth	r3, r3
 8001df4:	6013      	str	r3, [r2, #0]
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 8001df6:	b002      	add	sp, #8
 8001df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

        wEPVal = _GetENDPOINT(ENDP0);
        
        if ((wEPVal &EP_SETUP) != 0)
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8001dfc:	6822      	ldr	r2, [r4, #0]
 8001dfe:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001e02:	4013      	ands	r3, r2
 8001e04:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 8001e06:	f7ff fcad 	bl	8001764 <Setup0_Process>
 8001e0a:	e7d4      	b.n	8001db6 <CTR_LP+0x10a>
 8001e0c:	20000e4a 	.word	0x20000e4a
 8001e10:	40005c00 	.word	0x40005c00
 8001e14:	20000e4c 	.word	0x20000e4c
 8001e18:	20000dee 	.word	0x20000dee
 8001e1c:	200000f8 	.word	0x200000f8
 8001e20:	200000dc 	.word	0x200000dc
 8001e24:	40005c44 	.word	0x40005c44
 8001e28:	20000e20 	.word	0x20000e20

08001e2c <CTR_HP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
 8001e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e2e:	4d1a      	ldr	r5, [pc, #104]	; (8001e98 <CTR_HP+0x6c>)
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001e30:	4c1a      	ldr	r4, [pc, #104]	; (8001e9c <CTR_HP+0x70>)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001e32:	4f1b      	ldr	r7, [pc, #108]	; (8001ea0 <CTR_HP+0x74>)
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001e34:	462e      	mov	r6, r5
 8001e36:	6823      	ldr	r3, [r4, #0]
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	041b      	lsls	r3, r3, #16
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8001e3c:	f647 71ff 	movw	r1, #32767	; 0x7fff
*******************************************************************************/
void CTR_HP(void)
{
  uint32_t wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 8001e40:	802a      	strh	r2, [r5, #0]
 8001e42:	d528      	bpl.n	8001e96 <CTR_HP+0x6a>
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
 8001e44:	6021      	str	r1, [r4, #0]
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001e46:	8832      	ldrh	r2, [r6, #0]
 8001e48:	f002 020f 	and.w	r2, r2, #15
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8001e4c:	0093      	lsls	r3, r2, #2
 8001e4e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001e52:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
  {
    _SetISTR((uint16_t)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & ISTR_EP_ID);
 8001e56:	703a      	strb	r2, [r7, #0]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
 8001e58:	6819      	ldr	r1, [r3, #0]
    if ((wEPVal & EP_CTR_RX) != 0)
 8001e5a:	0408      	lsls	r0, r1, #16
 8001e5c:	d40e      	bmi.n	8001e7c <CTR_HP+0x50>

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
 8001e5e:	0609      	lsls	r1, r1, #24
 8001e60:	d5e9      	bpl.n	8001e36 <CTR_HP+0xa>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8001e62:	f8d3 e000 	ldr.w	lr, [r3]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8001e66:	480f      	ldr	r0, [pc, #60]	; (8001ea4 <CTR_HP+0x78>)
 8001e68:	3a01      	subs	r2, #1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8001e6a:	f648 710f 	movw	r1, #36623	; 0x8f0f
 8001e6e:	ea0e 0101 	and.w	r1, lr, r1

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8001e72:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
 8001e76:	6019      	str	r1, [r3, #0]

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
 8001e78:	4790      	blx	r2
 8001e7a:	e7dc      	b.n	8001e36 <CTR_HP+0xa>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8001e7c:	f8d3 e000 	ldr.w	lr, [r3]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8001e80:	4809      	ldr	r0, [pc, #36]	; (8001ea8 <CTR_HP+0x7c>)
 8001e82:	3a01      	subs	r2, #1
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8001e84:	f640 718f 	movw	r1, #3983	; 0xf8f
 8001e88:	ea0e 0101 	and.w	r1, lr, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8001e8c:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
    if ((wEPVal & EP_CTR_RX) != 0)
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
 8001e90:	6019      	str	r1, [r3, #0]

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
 8001e92:	4790      	blx	r2
 8001e94:	e7cf      	b.n	8001e36 <CTR_HP+0xa>


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
 8001e96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e98:	20000dee 	.word	0x20000dee
 8001e9c:	40005c44 	.word	0x40005c44
 8001ea0:	20000e20 	.word	0x20000e20
 8001ea4:	200000f8 	.word	0x200000f8
 8001ea8:	200000dc 	.word	0x200000dc

08001eac <UserToPMABufferCopy>:
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8001eac:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8001eb0:	3201      	adds	r2, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8001eb2:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8001eb6:	1052      	asrs	r2, r2, #1
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
 8001eb8:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8001ebc:	d010      	beq.n	8001ee0 <UserToPMABufferCopy+0x34>
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8001ebe:	b430      	push	{r4, r5}
 8001ec0:	3002      	adds	r0, #2
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8001ec2:	2300      	movs	r3, #0
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8001ec4:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8001ec8:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8001ecc:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8001ed0:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8001ed4:	3301      	adds	r3, #1
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	f100 0002 	add.w	r0, r0, #2
 8001edc:	d1f2      	bne.n	8001ec4 <UserToPMABufferCopy+0x18>
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
    pdwVal++;
    pbUsrBuf++;
  }
}
 8001ede:	bc30      	pop	{r4, r5}
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop

08001ee4 <PMAToUserBufferCopy>:
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8001ee4:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8001ee8:	3201      	adds	r2, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8001eea:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
  for (i = n; i != 0; i--)
 8001eee:	1052      	asrs	r2, r2, #1
void PMAToUserBufferCopy(uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
 8001ef0:	ea4f 0141 	mov.w	r1, r1, lsl #1
  for (i = n; i != 0; i--)
 8001ef4:	d005      	beq.n	8001f02 <PMAToUserBufferCopy+0x1e>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8001ef6:	f851 3b04 	ldr.w	r3, [r1], #4
 8001efa:	f820 3b02 	strh.w	r3, [r0], #2
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
 8001efe:	3a01      	subs	r2, #1
 8001f00:	d1f9      	bne.n	8001ef6 <PMAToUserBufferCopy+0x12>
 8001f02:	4770      	bx	lr

08001f04 <SetCNTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetCNTR(uint16_t wRegValue)
{
  _SetCNTR(wRegValue);
 8001f04:	4b01      	ldr	r3, [pc, #4]	; (8001f0c <SetCNTR+0x8>)
 8001f06:	6018      	str	r0, [r3, #0]
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	40005c40 	.word	0x40005c40

08001f10 <GetCNTR>:
* Output         : None.
* Return         : CNTR register Value.
*******************************************************************************/
uint16_t GetCNTR(void)
{
  return(_GetCNTR());
 8001f10:	4b01      	ldr	r3, [pc, #4]	; (8001f18 <GetCNTR+0x8>)
 8001f12:	6818      	ldr	r0, [r3, #0]
}
 8001f14:	b280      	uxth	r0, r0
 8001f16:	4770      	bx	lr
 8001f18:	40005c40 	.word	0x40005c40

08001f1c <SetISTR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetISTR(uint16_t wRegValue)
{
  _SetISTR(wRegValue);
 8001f1c:	4b01      	ldr	r3, [pc, #4]	; (8001f24 <SetISTR+0x8>)
 8001f1e:	6018      	str	r0, [r3, #0]
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40005c44 	.word	0x40005c44

08001f28 <GetISTR>:
* Output         : None.
* Return         : ISTR register Value
*******************************************************************************/
uint16_t GetISTR(void)
{
  return(_GetISTR());
 8001f28:	4b01      	ldr	r3, [pc, #4]	; (8001f30 <GetISTR+0x8>)
 8001f2a:	6818      	ldr	r0, [r3, #0]
}
 8001f2c:	b280      	uxth	r0, r0
 8001f2e:	4770      	bx	lr
 8001f30:	40005c44 	.word	0x40005c44

08001f34 <GetFNR>:
* Output         : None.
* Return         : FNR register Value
*******************************************************************************/
uint16_t GetFNR(void)
{
  return(_GetFNR());
 8001f34:	4b01      	ldr	r3, [pc, #4]	; (8001f3c <GetFNR+0x8>)
 8001f36:	6818      	ldr	r0, [r3, #0]
}
 8001f38:	b280      	uxth	r0, r0
 8001f3a:	4770      	bx	lr
 8001f3c:	40005c48 	.word	0x40005c48

08001f40 <SetDADDR>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDADDR(uint16_t wRegValue)
{
  _SetDADDR(wRegValue);
 8001f40:	4b01      	ldr	r3, [pc, #4]	; (8001f48 <SetDADDR+0x8>)
 8001f42:	6018      	str	r0, [r3, #0]
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40005c4c 	.word	0x40005c4c

08001f4c <GetDADDR>:
* Output         : None.
* Return         : DADDR register Value
*******************************************************************************/
uint16_t GetDADDR(void)
{
  return(_GetDADDR());
 8001f4c:	4b01      	ldr	r3, [pc, #4]	; (8001f54 <GetDADDR+0x8>)
 8001f4e:	6818      	ldr	r0, [r3, #0]
}
 8001f50:	b280      	uxth	r0, r0
 8001f52:	4770      	bx	lr
 8001f54:	40005c4c 	.word	0x40005c4c

08001f58 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(uint16_t wRegValue)
{
  _SetBTABLE(wRegValue);
 8001f58:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001f5c:	4a01      	ldr	r2, [pc, #4]	; (8001f64 <SetBTABLE+0xc>)
 8001f5e:	4003      	ands	r3, r0
 8001f60:	6013      	str	r3, [r2, #0]
 8001f62:	4770      	bx	lr
 8001f64:	40005c50 	.word	0x40005c50

08001f68 <GetBTABLE>:
* Output         : None.
* Return         : BTABLE address.
*******************************************************************************/
uint16_t GetBTABLE(void)
{
  return(_GetBTABLE());
 8001f68:	4b01      	ldr	r3, [pc, #4]	; (8001f70 <GetBTABLE+0x8>)
 8001f6a:	6818      	ldr	r0, [r3, #0]
}
 8001f6c:	b280      	uxth	r0, r0
 8001f6e:	4770      	bx	lr
 8001f70:	40005c50 	.word	0x40005c50

08001f74 <SetENDPOINT>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetENDPOINT(uint8_t bEpNum, uint16_t wRegValue)
{
  _SetENDPOINT(bEpNum, wRegValue);
 8001f74:	0080      	lsls	r0, r0, #2
 8001f76:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001f7a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001f7e:	6001      	str	r1, [r0, #0]
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <GetENDPOINT>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8001f84:	0080      	lsls	r0, r0, #2
 8001f86:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001f8a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001f8e:	6800      	ldr	r0, [r0, #0]
}
 8001f90:	b280      	uxth	r0, r0
 8001f92:	4770      	bx	lr

08001f94 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(uint8_t bEpNum, uint16_t wType)
{
  _SetEPType(bEpNum, wType);
 8001f94:	0080      	lsls	r0, r0, #2
 8001f96:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001f9a:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001f9e:	6803      	ldr	r3, [r0, #0]
 8001fa0:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8001fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fa8:	4319      	orrs	r1, r3
 8001faa:	b289      	uxth	r1, r1
 8001fac:	6001      	str	r1, [r0, #0]
 8001fae:	4770      	bx	lr

08001fb0 <GetEPType>:
* Output         : None.
* Return         : Endpoint Type
*******************************************************************************/
uint16_t GetEPType(uint8_t bEpNum)
{
  return(_GetEPType(bEpNum));
 8001fb0:	0080      	lsls	r0, r0, #2
 8001fb2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001fb6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001fba:	6800      	ldr	r0, [r0, #0]
}
 8001fbc:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop

08001fc4 <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPTxStatus(bEpNum, wState);
 8001fc4:	0080      	lsls	r0, r0, #2
 8001fc6:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001fca:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8001fce:	06ca      	lsls	r2, r1, #27
 8001fd0:	6803      	ldr	r3, [r0, #0]
 8001fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	bf48      	it	mi
 8001fde:	f083 0310 	eormi.w	r3, r3, #16
 8001fe2:	068a      	lsls	r2, r1, #26
 8001fe4:	bf48      	it	mi
 8001fe6:	f083 0320 	eormi.w	r3, r3, #32
 8001fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ff2:	6003      	str	r3, [r0, #0]
 8001ff4:	4770      	bx	lr
 8001ff6:	bf00      	nop

08001ff8 <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(uint8_t bEpNum, uint16_t wState)
{
  _SetEPRxStatus(bEpNum, wState);
 8001ff8:	0080      	lsls	r0, r0, #2
 8001ffa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001ffe:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002002:	04ca      	lsls	r2, r1, #19
 8002004:	6803      	ldr	r3, [r0, #0]
 8002006:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800200a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800200e:	b29b      	uxth	r3, r3
 8002010:	bf48      	it	mi
 8002012:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 8002016:	048a      	lsls	r2, r1, #18
 8002018:	bf48      	it	mi
 800201a:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 800201e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002026:	6003      	str	r3, [r0, #0]
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop

0800202c <SetDouBleBuffEPStall>:
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 800202c:	0080      	lsls	r0, r0, #2
 800202e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002032:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 8002036:	2901      	cmp	r1, #1
* Output         : None.
* Return         : Endpoint register value.
*******************************************************************************/
uint16_t GetENDPOINT(uint8_t bEpNum)
{
  return(_GetENDPOINT(bEpNum));
 8002038:	6803      	ldr	r3, [r0, #0]
*******************************************************************************/
void SetDouBleBuffEPStall(uint8_t bEpNum, uint8_t bDir)
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
 800203a:	d007      	beq.n	800204c <SetDouBleBuffEPStall+0x20>
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
  }
  else if (bDir == EP_DBUF_IN)
 800203c:	2902      	cmp	r1, #2
 800203e:	d000      	beq.n	8002042 <SetDouBleBuffEPStall+0x16>
 8002040:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPTX_DTOG1);
 8002042:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8002046:	401a      	ands	r2, r3
 8002048:	6002      	str	r2, [r0, #0]
 800204a:	4770      	bx	lr
{
  uint16_t Endpoint_DTOG_Status;
  Endpoint_DTOG_Status = GetENDPOINT(bEpNum);
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _SetENDPOINT(bEpNum, Endpoint_DTOG_Status & ~EPRX_DTOG1);
 800204c:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8002050:	401a      	ands	r2, r3
 8002052:	6002      	str	r2, [r0, #0]
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop

08002058 <GetEPTxStatus>:
* Output         : None.
* Return         : Endpoint TX Status
*******************************************************************************/
uint16_t GetEPTxStatus(uint8_t bEpNum)
{
  return(_GetEPTxStatus(bEpNum));
 8002058:	0080      	lsls	r0, r0, #2
 800205a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800205e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002062:	6800      	ldr	r0, [r0, #0]
}
 8002064:	f000 0030 	and.w	r0, r0, #48	; 0x30
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop

0800206c <GetEPRxStatus>:
* Output         : None.
* Return         : Endpoint RX Status
*******************************************************************************/
uint16_t GetEPRxStatus(uint8_t bEpNum)
{
  return(_GetEPRxStatus(bEpNum));
 800206c:	0080      	lsls	r0, r0, #2
 800206e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002072:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002076:	6800      	ldr	r0, [r0, #0]
}
 8002078:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
 800207c:	4770      	bx	lr
 800207e:	bf00      	nop

08002080 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(uint8_t bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002080:	0080      	lsls	r0, r0, #2
 8002082:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002086:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800208a:	6803      	ldr	r3, [r0, #0]
 800208c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002090:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002094:	b29b      	uxth	r3, r3
 8002096:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800209a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800209e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020a2:	6003      	str	r3, [r0, #0]
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop

080020a8 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(uint8_t bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 80020a8:	0080      	lsls	r0, r0, #2
 80020aa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80020ae:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80020b2:	6803      	ldr	r3, [r0, #0]
 80020b4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80020b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020bc:	b29b      	uxth	r3, r3
 80020be:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 80020c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ca:	6003      	str	r3, [r0, #0]
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop

080020d0 <SetEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEP_KIND(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 80020d0:	0080      	lsls	r0, r0, #2
 80020d2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80020d6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80020da:	f640 620f 	movw	r2, #3599	; 0xe0f
 80020de:	6803      	ldr	r3, [r0, #0]
 80020e0:	4013      	ands	r3, r2
 80020e2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80020e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020ea:	6003      	str	r3, [r0, #0]
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop

080020f0 <ClearEP_KIND>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_KIND(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 80020f0:	0080      	lsls	r0, r0, #2
 80020f2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80020f6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80020fa:	f640 620f 	movw	r2, #3599	; 0xe0f
 80020fe:	6803      	ldr	r3, [r0, #0]
 8002100:	4013      	ands	r3, r2
 8002102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002106:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800210a:	6003      	str	r3, [r0, #0]
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop

08002110 <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002110:	0080      	lsls	r0, r0, #2
 8002112:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002116:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800211a:	f640 620f 	movw	r2, #3599	; 0xe0f
 800211e:	6803      	ldr	r3, [r0, #0]
 8002120:	4013      	ands	r3, r2
 8002122:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800212a:	6003      	str	r3, [r0, #0]
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop

08002130 <Set_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Set_Status_Out(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8002130:	0080      	lsls	r0, r0, #2
 8002132:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002136:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800213a:	f640 620f 	movw	r2, #3599	; 0xe0f
 800213e:	6803      	ldr	r3, [r0, #0]
 8002140:	4013      	ands	r3, r2
 8002142:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8002146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800214a:	6003      	str	r3, [r0, #0]
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop

08002150 <SetEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDoubleBuff(uint8_t bEpNum)
{
  _SetEP_KIND(bEpNum);
 8002150:	0080      	lsls	r0, r0, #2
 8002152:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002156:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800215a:	f640 620f 	movw	r2, #3599	; 0xe0f
 800215e:	6803      	ldr	r3, [r0, #0]
 8002160:	4013      	ands	r3, r2
 8002162:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8002166:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800216a:	6003      	str	r3, [r0, #0]
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop

08002170 <ClearEPDoubleBuff>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEPDoubleBuff(uint8_t bEpNum)
{
  _ClearEP_KIND(bEpNum);
 8002170:	0080      	lsls	r0, r0, #2
 8002172:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002176:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800217a:	f640 620f 	movw	r2, #3599	; 0xe0f
 800217e:	6803      	ldr	r3, [r0, #0]
 8002180:	4013      	ands	r3, r2
 8002182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800218a:	6003      	str	r3, [r0, #0]
 800218c:	4770      	bx	lr
 800218e:	bf00      	nop

08002190 <GetTxStallStatus>:
* Output         : None.
* Return         : Tx Stall status.
*******************************************************************************/
uint16_t GetTxStallStatus(uint8_t bEpNum)
{
  return(_GetTxStallStatus(bEpNum));
 8002190:	0080      	lsls	r0, r0, #2
 8002192:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002196:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800219a:	6800      	ldr	r0, [r0, #0]
 800219c:	f000 0030 	and.w	r0, r0, #48	; 0x30
}
 80021a0:	f1a0 0010 	sub.w	r0, r0, #16
 80021a4:	fab0 f080 	clz	r0, r0
 80021a8:	0940      	lsrs	r0, r0, #5
 80021aa:	4770      	bx	lr

080021ac <GetRxStallStatus>:
* Output         : None.
* Return         : Rx Stall status.
*******************************************************************************/
uint16_t GetRxStallStatus(uint8_t bEpNum)
{
  return(_GetRxStallStatus(bEpNum));
 80021ac:	0080      	lsls	r0, r0, #2
 80021ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80021b2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80021b6:	6800      	ldr	r0, [r0, #0]
 80021b8:	f400 5040 	and.w	r0, r0, #12288	; 0x3000
}
 80021bc:	f5a0 5080 	sub.w	r0, r0, #4096	; 0x1000
 80021c0:	fab0 f080 	clz	r0, r0
 80021c4:	0940      	lsrs	r0, r0, #5
 80021c6:	4770      	bx	lr

080021c8 <ClearEP_CTR_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_RX(uint8_t bEpNum)
{
  _ClearEP_CTR_RX(bEpNum);
 80021c8:	0080      	lsls	r0, r0, #2
 80021ca:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80021ce:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80021d2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80021d6:	6802      	ldr	r2, [r0, #0]
 80021d8:	4013      	ands	r3, r2
 80021da:	6003      	str	r3, [r0, #0]
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop

080021e0 <ClearEP_CTR_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearEP_CTR_TX(uint8_t bEpNum)
{
  _ClearEP_CTR_TX(bEpNum);
 80021e0:	0080      	lsls	r0, r0, #2
 80021e2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80021e6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80021ea:	f648 730f 	movw	r3, #36623	; 0x8f0f
 80021ee:	6802      	ldr	r2, [r0, #0]
 80021f0:	4013      	ands	r3, r2
 80021f2:	6003      	str	r3, [r0, #0]
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <ToggleDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_RX(uint8_t bEpNum)
{
  _ToggleDTOG_RX(bEpNum);
 80021f8:	0080      	lsls	r0, r0, #2
 80021fa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80021fe:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002202:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002206:	6802      	ldr	r2, [r0, #0]
 8002208:	4013      	ands	r3, r2
 800220a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800220e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002212:	6003      	str	r3, [r0, #0]
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop

08002218 <ToggleDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ToggleDTOG_TX(uint8_t bEpNum)
{
  _ToggleDTOG_TX(bEpNum);
 8002218:	0080      	lsls	r0, r0, #2
 800221a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800221e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002222:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002226:	6802      	ldr	r2, [r0, #0]
 8002228:	4013      	ands	r3, r2
 800222a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800222e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002232:	6003      	str	r3, [r0, #0]
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop

08002238 <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(uint8_t bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 8002238:	0080      	lsls	r0, r0, #2
 800223a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800223e:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002242:	6803      	ldr	r3, [r0, #0]
 8002244:	045b      	lsls	r3, r3, #17
 8002246:	d508      	bpl.n	800225a <ClearDTOG_RX+0x22>
 8002248:	6802      	ldr	r2, [r0, #0]
 800224a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800224e:	4013      	ands	r3, r2
 8002250:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002258:	6003      	str	r3, [r0, #0]
 800225a:	4770      	bx	lr

0800225c <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(uint8_t bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 800225c:	0080      	lsls	r0, r0, #2
 800225e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002262:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002266:	6803      	ldr	r3, [r0, #0]
 8002268:	065b      	lsls	r3, r3, #25
 800226a:	d508      	bpl.n	800227e <ClearDTOG_TX+0x22>
 800226c:	6802      	ldr	r2, [r0, #0]
 800226e:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002272:	4013      	ands	r3, r2
 8002274:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002278:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800227c:	6003      	str	r3, [r0, #0]
 800227e:	4770      	bx	lr

08002280 <SetEPAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPAddress(uint8_t bEpNum, uint8_t bAddr)
{
  _SetEPAddress(bEpNum, bAddr);
 8002280:	0080      	lsls	r0, r0, #2
 8002282:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002286:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800228a:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 800228e:	6802      	ldr	r2, [r0, #0]
 8002290:	f640 730f 	movw	r3, #3855	; 0xf0f
 8002294:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8002298:	4013      	ands	r3, r2
 800229a:	4319      	orrs	r1, r3
 800229c:	6001      	str	r1, [r0, #0]
 800229e:	4770      	bx	lr

080022a0 <GetEPAddress>:
* Output         : None.
* Return         : Endpoint address.
*******************************************************************************/
uint8_t GetEPAddress(uint8_t bEpNum)
{
  return(_GetEPAddress(bEpNum));
 80022a0:	0080      	lsls	r0, r0, #2
 80022a2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022a6:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022aa:	6800      	ldr	r0, [r0, #0]
}
 80022ac:	f000 000f 	and.w	r0, r0, #15
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop

080022b4 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SetEPTxAddr+0x1c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80022be:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80022c2:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80022c6:	0849      	lsrs	r1, r1, #1
 80022c8:	0040      	lsls	r0, r0, #1
 80022ca:	0049      	lsls	r1, r1, #1
 80022cc:	6001      	str	r1, [r0, #0]
 80022ce:	4770      	bx	lr
 80022d0:	40005c50 	.word	0x40005c50

080022d4 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(uint8_t bEpNum, uint16_t wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80022d4:	4a05      	ldr	r2, [pc, #20]	; (80022ec <SetEPRxAddr+0x18>)
 80022d6:	4b06      	ldr	r3, [pc, #24]	; (80022f0 <SetEPRxAddr+0x1c>)
 80022d8:	6812      	ldr	r2, [r2, #0]
 80022da:	b292      	uxth	r2, r2
 80022dc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80022e0:	4403      	add	r3, r0
 80022e2:	0849      	lsrs	r1, r1, #1
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	0049      	lsls	r1, r1, #1
 80022e8:	6019      	str	r1, [r3, #0]
 80022ea:	4770      	bx	lr
 80022ec:	40005c50 	.word	0x40005c50
 80022f0:	20003004 	.word	0x20003004

080022f4 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
uint16_t GetEPTxAddr(uint8_t bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 80022f4:	4b06      	ldr	r3, [pc, #24]	; (8002310 <GetEPTxAddr+0x1c>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80022fe:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002302:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 8002306:	0040      	lsls	r0, r0, #1
 8002308:	6800      	ldr	r0, [r0, #0]
}
 800230a:	b280      	uxth	r0, r0
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40005c50 	.word	0x40005c50

08002314 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
uint16_t GetEPRxAddr(uint8_t bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002314:	4a05      	ldr	r2, [pc, #20]	; (800232c <GetEPRxAddr+0x18>)
 8002316:	4b06      	ldr	r3, [pc, #24]	; (8002330 <GetEPRxAddr+0x1c>)
 8002318:	6812      	ldr	r2, [r2, #0]
 800231a:	b292      	uxth	r2, r2
 800231c:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8002320:	4403      	add	r3, r0
 8002322:	005b      	lsls	r3, r3, #1
 8002324:	6818      	ldr	r0, [r3, #0]
}
 8002326:	b280      	uxth	r0, r0
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40005c50 	.word	0x40005c50
 8002330:	20003004 	.word	0x20003004

08002334 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002334:	4a04      	ldr	r2, [pc, #16]	; (8002348 <SetEPTxCount+0x14>)
 8002336:	4b05      	ldr	r3, [pc, #20]	; (800234c <SetEPTxCount+0x18>)
 8002338:	6812      	ldr	r2, [r2, #0]
 800233a:	b292      	uxth	r2, r2
 800233c:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8002340:	4403      	add	r3, r0
 8002342:	005b      	lsls	r3, r3, #1
 8002344:	6019      	str	r1, [r3, #0]
 8002346:	4770      	bx	lr
 8002348:	40005c50 	.word	0x40005c50
 800234c:	20003002 	.word	0x20003002

08002350 <SetEPCountRxReg>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPCountRxReg(uint32_t *pdwReg, uint16_t wCount)
{
  _SetEPCountRxReg(dwReg, wCount);
 8002350:	293e      	cmp	r1, #62	; 0x3e
 8002352:	d90a      	bls.n	800236a <SetEPCountRxReg+0x1a>
 8002354:	094b      	lsrs	r3, r1, #5
 8002356:	06c9      	lsls	r1, r1, #27
 8002358:	bf04      	itt	eq
 800235a:	f103 33ff 	addeq.w	r3, r3, #4294967295
 800235e:	b29b      	uxtheq	r3, r3
 8002360:	029b      	lsls	r3, r3, #10
 8002362:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002366:	6003      	str	r3, [r0, #0]
 8002368:	4770      	bx	lr
 800236a:	084b      	lsrs	r3, r1, #1
 800236c:	07ca      	lsls	r2, r1, #31
 800236e:	bf48      	it	mi
 8002370:	3301      	addmi	r3, #1
 8002372:	029b      	lsls	r3, r3, #10
 8002374:	6003      	str	r3, [r0, #0]
 8002376:	4770      	bx	lr

08002378 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(uint8_t bEpNum, uint16_t wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002378:	4a0e      	ldr	r2, [pc, #56]	; (80023b4 <SetEPRxCount+0x3c>)
 800237a:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <SetEPRxCount+0x40>)
 800237c:	6812      	ldr	r2, [r2, #0]
 800237e:	b292      	uxth	r2, r2
 8002380:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8002384:	4403      	add	r3, r0
 8002386:	293e      	cmp	r1, #62	; 0x3e
 8002388:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800238c:	d90a      	bls.n	80023a4 <SetEPRxCount+0x2c>
 800238e:	094a      	lsrs	r2, r1, #5
 8002390:	06c8      	lsls	r0, r1, #27
 8002392:	bf04      	itt	eq
 8002394:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8002398:	b292      	uxtheq	r2, r2
 800239a:	0292      	lsls	r2, r2, #10
 800239c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	4770      	bx	lr
 80023a4:	084a      	lsrs	r2, r1, #1
 80023a6:	07c9      	lsls	r1, r1, #31
 80023a8:	bf48      	it	mi
 80023aa:	3201      	addmi	r2, #1
 80023ac:	0292      	lsls	r2, r2, #10
 80023ae:	601a      	str	r2, [r3, #0]
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40005c50 	.word	0x40005c50
 80023b8:	20003006 	.word	0x20003006

080023bc <GetEPTxCount>:
* Output         : None
* Return         : Tx count value.
*******************************************************************************/
uint16_t GetEPTxCount(uint8_t bEpNum)
{
  return(_GetEPTxCount(bEpNum));
 80023bc:	4a05      	ldr	r2, [pc, #20]	; (80023d4 <GetEPTxCount+0x18>)
 80023be:	4b06      	ldr	r3, [pc, #24]	; (80023d8 <GetEPTxCount+0x1c>)
 80023c0:	6812      	ldr	r2, [r2, #0]
 80023c2:	b292      	uxth	r2, r2
 80023c4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80023c8:	4403      	add	r3, r0
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	6818      	ldr	r0, [r3, #0]
}
 80023ce:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80023d2:	4770      	bx	lr
 80023d4:	40005c50 	.word	0x40005c50
 80023d8:	20003002 	.word	0x20003002

080023dc <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
uint16_t GetEPRxCount(uint8_t bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80023dc:	4a05      	ldr	r2, [pc, #20]	; (80023f4 <GetEPRxCount+0x18>)
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <GetEPRxCount+0x1c>)
 80023e0:	6812      	ldr	r2, [r2, #0]
 80023e2:	b292      	uxth	r2, r2
 80023e4:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80023e8:	4403      	add	r3, r0
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	6818      	ldr	r0, [r3, #0]
}
 80023ee:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80023f2:	4770      	bx	lr
 80023f4:	40005c50 	.word	0x40005c50
 80023f8:	20003006 	.word	0x20003006

080023fc <SetEPDblBuffAddr>:
*                  wBuf1Addr: new address of buffer 1.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffAddr(uint8_t bEpNum, uint16_t wBuf0Addr, uint16_t wBuf1Addr)
{
 80023fc:	b430      	push	{r4, r5}
  _SetEPDblBuffAddr(bEpNum, wBuf0Addr, wBuf1Addr);
 80023fe:	4d0c      	ldr	r5, [pc, #48]	; (8002430 <SetEPDblBuffAddr+0x34>)
 8002400:	4c0c      	ldr	r4, [pc, #48]	; (8002434 <SetEPDblBuffAddr+0x38>)
 8002402:	682b      	ldr	r3, [r5, #0]
 8002404:	682d      	ldr	r5, [r5, #0]
 8002406:	00c0      	lsls	r0, r0, #3
 8002408:	fa10 f383 	uxtah	r3, r0, r3
 800240c:	fa10 f585 	uxtah	r5, r0, r5
 8002410:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8002414:	442c      	add	r4, r5
 8002416:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 800241a:	0064      	lsls	r4, r4, #1
 800241c:	0849      	lsrs	r1, r1, #1
 800241e:	0852      	lsrs	r2, r2, #1
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	0049      	lsls	r1, r1, #1
 8002424:	0052      	lsls	r2, r2, #1
 8002426:	6019      	str	r1, [r3, #0]
 8002428:	6022      	str	r2, [r4, #0]
}
 800242a:	bc30      	pop	{r4, r5}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	40005c50 	.word	0x40005c50
 8002434:	20003004 	.word	0x20003004

08002438 <SetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Addr(uint8_t bEpNum, uint16_t wBuf0Addr)
{
  _SetEPDblBuf0Addr(bEpNum, wBuf0Addr);
 8002438:	4b06      	ldr	r3, [pc, #24]	; (8002454 <SetEPDblBuf0Addr+0x1c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	b29b      	uxth	r3, r3
 800243e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002442:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002446:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800244a:	0849      	lsrs	r1, r1, #1
 800244c:	0040      	lsls	r0, r0, #1
 800244e:	0049      	lsls	r1, r1, #1
 8002450:	6001      	str	r1, [r0, #0]
 8002452:	4770      	bx	lr
 8002454:	40005c50 	.word	0x40005c50

08002458 <SetEPDblBuf1Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Addr(uint8_t bEpNum, uint16_t wBuf1Addr)
{
  _SetEPDblBuf1Addr(bEpNum, wBuf1Addr);
 8002458:	4a05      	ldr	r2, [pc, #20]	; (8002470 <SetEPDblBuf1Addr+0x18>)
 800245a:	4b06      	ldr	r3, [pc, #24]	; (8002474 <SetEPDblBuf1Addr+0x1c>)
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	b292      	uxth	r2, r2
 8002460:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8002464:	4403      	add	r3, r0
 8002466:	0849      	lsrs	r1, r1, #1
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	0049      	lsls	r1, r1, #1
 800246c:	6019      	str	r1, [r3, #0]
 800246e:	4770      	bx	lr
 8002470:	40005c50 	.word	0x40005c50
 8002474:	20003004 	.word	0x20003004

08002478 <GetEPDblBuf0Addr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
uint16_t GetEPDblBuf0Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Addr(bEpNum));
 8002478:	4b06      	ldr	r3, [pc, #24]	; (8002494 <GetEPDblBuf0Addr+0x1c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	b29b      	uxth	r3, r3
 800247e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002482:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002486:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800248a:	0040      	lsls	r0, r0, #1
 800248c:	6800      	ldr	r0, [r0, #0]
}
 800248e:	b280      	uxth	r0, r0
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40005c50 	.word	0x40005c50

08002498 <GetEPDblBuf1Addr>:
* Output         : None.
* Return         : Address of the Buffer 1.
*******************************************************************************/
uint16_t GetEPDblBuf1Addr(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Addr(bEpNum));
 8002498:	4a05      	ldr	r2, [pc, #20]	; (80024b0 <GetEPDblBuf1Addr+0x18>)
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <GetEPDblBuf1Addr+0x1c>)
 800249c:	6812      	ldr	r2, [r2, #0]
 800249e:	b292      	uxth	r2, r2
 80024a0:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80024a4:	4403      	add	r3, r0
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	6818      	ldr	r0, [r3, #0]
}
 80024aa:	b280      	uxth	r0, r0
 80024ac:	4770      	bx	lr
 80024ae:	bf00      	nop
 80024b0:	40005c50 	.word	0x40005c50
 80024b4:	20003004 	.word	0x20003004

080024b8 <SetEPDblBuffCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80024b8:	2901      	cmp	r1, #1
* Input          : bEpNum,bDir, wCount
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
 80024ba:	b430      	push	{r4, r5}
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80024bc:	d003      	beq.n	80024c6 <SetEPDblBuffCount+0xe>
 80024be:	2902      	cmp	r1, #2
 80024c0:	d020      	beq.n	8002504 <SetEPDblBuffCount+0x4c>
}
 80024c2:	bc30      	pop	{r4, r5}
 80024c4:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 80024c6:	4c2b      	ldr	r4, [pc, #172]	; (8002574 <SetEPDblBuffCount+0xbc>)
 80024c8:	4b2b      	ldr	r3, [pc, #172]	; (8002578 <SetEPDblBuffCount+0xc0>)
 80024ca:	6821      	ldr	r1, [r4, #0]
 80024cc:	00c0      	lsls	r0, r0, #3
 80024ce:	fa10 f181 	uxtah	r1, r0, r1
 80024d2:	440b      	add	r3, r1
 80024d4:	2a3e      	cmp	r2, #62	; 0x3e
 80024d6:	ea4f 0143 	mov.w	r1, r3, lsl #1
 80024da:	d928      	bls.n	800252e <SetEPDblBuffCount+0x76>
 80024dc:	0953      	lsrs	r3, r2, #5
 80024de:	06d2      	lsls	r2, r2, #27
 80024e0:	d13c      	bne.n	800255c <SetEPDblBuffCount+0xa4>
 80024e2:	6824      	ldr	r4, [r4, #0]
 80024e4:	4a25      	ldr	r2, [pc, #148]	; (800257c <SetEPDblBuffCount+0xc4>)
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	fa10 f084 	uxtah	r0, r0, r4
 80024ee:	029b      	lsls	r3, r3, #10
 80024f0:	4402      	add	r2, r0
 80024f2:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 80024f6:	0052      	lsls	r2, r2, #1
 80024f8:	6008      	str	r0, [r1, #0]
 80024fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024fe:	6013      	str	r3, [r2, #0]
}
 8002500:	bc30      	pop	{r4, r5}
 8002502:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8002504:	4b1b      	ldr	r3, [pc, #108]	; (8002574 <SetEPDblBuffCount+0xbc>)
 8002506:	681d      	ldr	r5, [r3, #0]
 8002508:	681c      	ldr	r4, [r3, #0]
 800250a:	4b1c      	ldr	r3, [pc, #112]	; (800257c <SetEPDblBuffCount+0xc4>)
 800250c:	00c0      	lsls	r0, r0, #3
 800250e:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
 8002512:	fa10 f585 	uxtah	r5, r0, r5
 8002516:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
 800251a:	fa10 f084 	uxtah	r0, r0, r4
 800251e:	4429      	add	r1, r5
 8002520:	4403      	add	r3, r0
 8002522:	0049      	lsls	r1, r1, #1
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	600a      	str	r2, [r1, #0]
}
 8002528:	bc30      	pop	{r4, r5}
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800252a:	601a      	str	r2, [r3, #0]
}
 800252c:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 800252e:	6824      	ldr	r4, [r4, #0]
 8002530:	f012 0f01 	tst.w	r2, #1
 8002534:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8002538:	fa10 f084 	uxtah	r0, r0, r4
 800253c:	4a0f      	ldr	r2, [pc, #60]	; (800257c <SetEPDblBuffCount+0xc4>)
 800253e:	d007      	beq.n	8002550 <SetEPDblBuffCount+0x98>
 8002540:	4402      	add	r2, r0
 8002542:	3301      	adds	r3, #1
 8002544:	0052      	lsls	r2, r2, #1
 8002546:	029b      	lsls	r3, r3, #10
 8002548:	600b      	str	r3, [r1, #0]
 800254a:	6013      	str	r3, [r2, #0]
}
 800254c:	bc30      	pop	{r4, r5}
 800254e:	4770      	bx	lr
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
 8002550:	4402      	add	r2, r0
 8002552:	0052      	lsls	r2, r2, #1
 8002554:	029b      	lsls	r3, r3, #10
 8002556:	600b      	str	r3, [r1, #0]
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	e7f7      	b.n	800254c <SetEPDblBuffCount+0x94>
 800255c:	6824      	ldr	r4, [r4, #0]
 800255e:	4a07      	ldr	r2, [pc, #28]	; (800257c <SetEPDblBuffCount+0xc4>)
 8002560:	fa10 f084 	uxtah	r0, r0, r4
 8002564:	029b      	lsls	r3, r3, #10
 8002566:	4402      	add	r2, r0
 8002568:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 800256c:	0052      	lsls	r2, r2, #1
 800256e:	6008      	str	r0, [r1, #0]
 8002570:	e7c3      	b.n	80024fa <SetEPDblBuffCount+0x42>
 8002572:	bf00      	nop
 8002574:	40005c50 	.word	0x40005c50
 8002578:	20003002 	.word	0x20003002
 800257c:	20003006 	.word	0x20003006

08002580 <SetEPDblBuf0Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf0Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf0Count(bEpNum, bDir, wCount);
 8002580:	2901      	cmp	r1, #1
 8002582:	d00c      	beq.n	800259e <SetEPDblBuf0Count+0x1e>
 8002584:	2902      	cmp	r1, #2
 8002586:	d000      	beq.n	800258a <SetEPDblBuf0Count+0xa>
 8002588:	4770      	bx	lr
 800258a:	4913      	ldr	r1, [pc, #76]	; (80025d8 <SetEPDblBuf0Count+0x58>)
 800258c:	4b13      	ldr	r3, [pc, #76]	; (80025dc <SetEPDblBuf0Count+0x5c>)
 800258e:	6809      	ldr	r1, [r1, #0]
 8002590:	b289      	uxth	r1, r1
 8002592:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8002596:	4403      	add	r3, r0
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	4770      	bx	lr
 800259e:	490e      	ldr	r1, [pc, #56]	; (80025d8 <SetEPDblBuf0Count+0x58>)
 80025a0:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <SetEPDblBuf0Count+0x5c>)
 80025a2:	6809      	ldr	r1, [r1, #0]
 80025a4:	b289      	uxth	r1, r1
 80025a6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80025aa:	4403      	add	r3, r0
 80025ac:	2a3e      	cmp	r2, #62	; 0x3e
 80025ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80025b2:	d90a      	bls.n	80025ca <SetEPDblBuf0Count+0x4a>
 80025b4:	0951      	lsrs	r1, r2, #5
 80025b6:	06d0      	lsls	r0, r2, #27
 80025b8:	bf04      	itt	eq
 80025ba:	f101 31ff 	addeq.w	r1, r1, #4294967295
 80025be:	b289      	uxtheq	r1, r1
 80025c0:	0289      	lsls	r1, r1, #10
 80025c2:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 80025c6:	6019      	str	r1, [r3, #0]
 80025c8:	4770      	bx	lr
 80025ca:	0851      	lsrs	r1, r2, #1
 80025cc:	07d2      	lsls	r2, r2, #31
 80025ce:	bf48      	it	mi
 80025d0:	3101      	addmi	r1, #1
 80025d2:	0289      	lsls	r1, r1, #10
 80025d4:	6019      	str	r1, [r3, #0]
 80025d6:	4770      	bx	lr
 80025d8:	40005c50 	.word	0x40005c50
 80025dc:	20003002 	.word	0x20003002

080025e0 <SetEPDblBuf1Count>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuf1Count(uint8_t bEpNum, uint8_t bDir, uint16_t wCount)
{
  _SetEPDblBuf1Count(bEpNum, bDir, wCount);
 80025e0:	2901      	cmp	r1, #1
 80025e2:	d00c      	beq.n	80025fe <SetEPDblBuf1Count+0x1e>
 80025e4:	2902      	cmp	r1, #2
 80025e6:	d000      	beq.n	80025ea <SetEPDblBuf1Count+0xa>
 80025e8:	4770      	bx	lr
 80025ea:	4913      	ldr	r1, [pc, #76]	; (8002638 <SetEPDblBuf1Count+0x58>)
 80025ec:	4b13      	ldr	r3, [pc, #76]	; (800263c <SetEPDblBuf1Count+0x5c>)
 80025ee:	6809      	ldr	r1, [r1, #0]
 80025f0:	b289      	uxth	r1, r1
 80025f2:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80025f6:	4403      	add	r3, r0
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	4770      	bx	lr
 80025fe:	490e      	ldr	r1, [pc, #56]	; (8002638 <SetEPDblBuf1Count+0x58>)
 8002600:	4b0e      	ldr	r3, [pc, #56]	; (800263c <SetEPDblBuf1Count+0x5c>)
 8002602:	6809      	ldr	r1, [r1, #0]
 8002604:	b289      	uxth	r1, r1
 8002606:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800260a:	4403      	add	r3, r0
 800260c:	2a3e      	cmp	r2, #62	; 0x3e
 800260e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8002612:	d90a      	bls.n	800262a <SetEPDblBuf1Count+0x4a>
 8002614:	0951      	lsrs	r1, r2, #5
 8002616:	06d0      	lsls	r0, r2, #27
 8002618:	bf04      	itt	eq
 800261a:	f101 31ff 	addeq.w	r1, r1, #4294967295
 800261e:	b289      	uxtheq	r1, r1
 8002620:	0289      	lsls	r1, r1, #10
 8002622:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8002626:	6019      	str	r1, [r3, #0]
 8002628:	4770      	bx	lr
 800262a:	0851      	lsrs	r1, r2, #1
 800262c:	07d2      	lsls	r2, r2, #31
 800262e:	bf48      	it	mi
 8002630:	3101      	addmi	r1, #1
 8002632:	0289      	lsls	r1, r1, #10
 8002634:	6019      	str	r1, [r3, #0]
 8002636:	4770      	bx	lr
 8002638:	40005c50 	.word	0x40005c50
 800263c:	20003006 	.word	0x20003006

08002640 <GetEPDblBuf0Count>:
* Output         : None.
* Return         : Endpoint Buffer 0 count
*******************************************************************************/
uint16_t GetEPDblBuf0Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf0Count(bEpNum));
 8002640:	4a05      	ldr	r2, [pc, #20]	; (8002658 <GetEPDblBuf0Count+0x18>)
 8002642:	4b06      	ldr	r3, [pc, #24]	; (800265c <GetEPDblBuf0Count+0x1c>)
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	b292      	uxth	r2, r2
 8002648:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800264c:	4403      	add	r3, r0
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	6818      	ldr	r0, [r3, #0]
}
 8002652:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002656:	4770      	bx	lr
 8002658:	40005c50 	.word	0x40005c50
 800265c:	20003002 	.word	0x20003002

08002660 <GetEPDblBuf1Count>:
* Output         : None.
* Return         : Endpoint Buffer 1 count.
*******************************************************************************/
uint16_t GetEPDblBuf1Count(uint8_t bEpNum)
{
  return(_GetEPDblBuf1Count(bEpNum));
 8002660:	4a05      	ldr	r2, [pc, #20]	; (8002678 <GetEPDblBuf1Count+0x18>)
 8002662:	4b06      	ldr	r3, [pc, #24]	; (800267c <GetEPDblBuf1Count+0x1c>)
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	b292      	uxth	r2, r2
 8002668:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800266c:	4403      	add	r3, r0
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	6818      	ldr	r0, [r3, #0]
}
 8002672:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8002676:	4770      	bx	lr
 8002678:	40005c50 	.word	0x40005c50
 800267c:	20003006 	.word	0x20003006

08002680 <GetEPDblBufDir>:
* Return         : EP_DBUF_OUT, EP_DBUF_IN,
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
 8002680:	490d      	ldr	r1, [pc, #52]	; (80026b8 <GetEPDblBufDir+0x38>)
 8002682:	4b0e      	ldr	r3, [pc, #56]	; (80026bc <GetEPDblBufDir+0x3c>)
 8002684:	680a      	ldr	r2, [r1, #0]
 8002686:	00c0      	lsls	r0, r0, #3
 8002688:	fa10 f282 	uxtah	r2, r0, r2
 800268c:	4413      	add	r3, r2
 800268e:	005b      	lsls	r3, r3, #1
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f413 4f7c 	tst.w	r3, #64512	; 0xfc00
 8002696:	d10d      	bne.n	80026b4 <GetEPDblBufDir+0x34>
    return(EP_DBUF_OUT);
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
 8002698:	680a      	ldr	r2, [r1, #0]
 800269a:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <GetEPDblBufDir+0x40>)
 800269c:	fa10 f082 	uxtah	r0, r0, r2
 80026a0:	4403      	add	r3, r0
 80026a2:	005b      	lsls	r3, r3, #1
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026aa:	2b00      	cmp	r3, #0
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
 80026ac:	bf14      	ite	ne
 80026ae:	2002      	movne	r0, #2
 80026b0:	2000      	moveq	r0, #0
 80026b2:	4770      	bx	lr
*                  EP_DBUF_ERR if the endpoint counter not yet programmed.
*******************************************************************************/
EP_DBUF_DIR GetEPDblBufDir(uint8_t bEpNum)
{
  if ((uint16_t)(*_pEPRxCount(bEpNum) & 0xFC00) != 0)
    return(EP_DBUF_OUT);
 80026b4:	2001      	movs	r0, #1
  else if (((uint16_t)(*_pEPTxCount(bEpNum)) & 0x03FF) != 0)
    return(EP_DBUF_IN);
  else
    return(EP_DBUF_ERR);
}
 80026b6:	4770      	bx	lr
 80026b8:	40005c50 	.word	0x40005c50
 80026bc:	20003006 	.word	0x20003006
 80026c0:	20003002 	.word	0x20003002

080026c4 <FreeUserBuffer>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
 80026c4:	2901      	cmp	r1, #1
 80026c6:	d011      	beq.n	80026ec <FreeUserBuffer+0x28>
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
  }
  else if (bDir == EP_DBUF_IN)
 80026c8:	2902      	cmp	r1, #2
 80026ca:	d000      	beq.n	80026ce <FreeUserBuffer+0xa>
 80026cc:	4770      	bx	lr
  { /* IN double buffered endpoint */
    _ToggleDTOG_RX(bEpNum);
 80026ce:	0080      	lsls	r0, r0, #2
 80026d0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80026d4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80026d8:	f640 730f 	movw	r3, #3855	; 0xf0f
 80026dc:	6802      	ldr	r2, [r0, #0]
 80026de:	4013      	ands	r3, r2
 80026e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80026e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026e8:	6003      	str	r3, [r0, #0]
 80026ea:	4770      	bx	lr
*******************************************************************************/
void FreeUserBuffer(uint8_t bEpNum, uint8_t bDir)
{
  if (bDir == EP_DBUF_OUT)
  { /* OUT double buffered endpoint */
    _ToggleDTOG_TX(bEpNum);
 80026ec:	0080      	lsls	r0, r0, #2
 80026ee:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80026f2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80026f6:	f640 730f 	movw	r3, #3855	; 0xf0f
 80026fa:	6802      	ldr	r2, [r0, #0]
 80026fc:	4013      	ands	r3, r2
 80026fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002702:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002706:	6003      	str	r3, [r0, #0]
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop

0800270c <ToWord>:
uint16_t ToWord(uint8_t bh, uint8_t bl)
{
  uint16_t wRet;
  wRet = (uint16_t)bl | ((uint16_t)bh << 8);
  return(wRet);
}
 800270c:	ea41 2000 	orr.w	r0, r1, r0, lsl #8
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop

08002714 <ByteSwap>:
uint16_t ByteSwap(uint16_t wSwW)
{
  uint8_t bTemp;
  uint16_t wRet;
  bTemp = (uint8_t)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((uint16_t)bTemp << 8);
 8002714:	b2c3      	uxtb	r3, r0
 8002716:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 8002718:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 800271c:	4770      	bx	lr
 800271e:	bf00      	nop

08002720 <USB_SIL_Init>:
* Input          : None.
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
 8002720:	b410      	push	{r4}
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
 8002722:	4906      	ldr	r1, [pc, #24]	; (800273c <USB_SIL_Init+0x1c>)
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002724:	4c06      	ldr	r4, [pc, #24]	; (8002740 <USB_SIL_Init+0x20>)
  wInterrupt_Mask = IMR_MSK;
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002726:	4a07      	ldr	r2, [pc, #28]	; (8002744 <USB_SIL_Init+0x24>)
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 8002728:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 800272a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
*******************************************************************************/
uint32_t USB_SIL_Init(void)
{
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 800272e:	6020      	str	r0, [r4, #0]
  wInterrupt_Mask = IMR_MSK;
 8002730:	800b      	strh	r3, [r1, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
  return 0;
}
 8002732:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
  wInterrupt_Mask = IMR_MSK;
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 8002736:	6013      	str	r3, [r2, #0]
  return 0;
}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000e48 	.word	0x20000e48
 8002740:	40005c44 	.word	0x40005c44
 8002744:	40005c40 	.word	0x40005c40

08002748 <USB_SIL_Write>:
*                  - wBufferSize: Number of data to be written (in bytes).
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Write(uint8_t bEpAddr, uint8_t* pBufferPointer, uint32_t wBufferSize)
{
 8002748:	b570      	push	{r4, r5, r6, lr}
  /* Use the memory interface function to write to the selected endpoint */
  UserToPMABufferCopy(pBufferPointer, GetEPTxAddr(bEpAddr & 0x7F), wBufferSize);
 800274a:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 800274e:	4628      	mov	r0, r5
*                  - wBufferSize: Number of data to be written (in bytes).
* Output         : None.
* Return         : Status.
*******************************************************************************/
uint32_t USB_SIL_Write(uint8_t bEpAddr, uint8_t* pBufferPointer, uint32_t wBufferSize)
{
 8002750:	460e      	mov	r6, r1
  /* Use the memory interface function to write to the selected endpoint */
  UserToPMABufferCopy(pBufferPointer, GetEPTxAddr(bEpAddr & 0x7F), wBufferSize);
 8002752:	b294      	uxth	r4, r2
 8002754:	f7ff fdce 	bl	80022f4 <GetEPTxAddr>
 8002758:	4622      	mov	r2, r4
 800275a:	4601      	mov	r1, r0
 800275c:	4630      	mov	r0, r6
 800275e:	f7ff fba5 	bl	8001eac <UserToPMABufferCopy>

  /* Update the data length in the control register */
  SetEPTxCount((bEpAddr & 0x7F), wBufferSize);
 8002762:	4628      	mov	r0, r5
 8002764:	4621      	mov	r1, r4
 8002766:	f7ff fde5 	bl	8002334 <SetEPTxCount>
  
  return 0;
}
 800276a:	2000      	movs	r0, #0
 800276c:	bd70      	pop	{r4, r5, r6, pc}
 800276e:	bf00      	nop

08002770 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8002770:	b570      	push	{r4, r5, r6, lr}
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 8002772:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 8002776:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
uint32_t USB_SIL_Read(uint8_t bEpAddr, uint8_t* pBufferPointer)
{
 8002778:	460e      	mov	r6, r1
  uint32_t DataLength = 0;

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 800277a:	f7ff fe2f 	bl	80023dc <GetEPRxCount>
 800277e:	4604      	mov	r4, r0
  
  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002780:	4628      	mov	r0, r5
 8002782:	f7ff fdc7 	bl	8002314 <GetEPRxAddr>
 8002786:	4622      	mov	r2, r4
 8002788:	4601      	mov	r1, r0
 800278a:	4630      	mov	r0, r6
 800278c:	f7ff fbaa 	bl	8001ee4 <PMAToUserBufferCopy>

  /* Return the number of received data */
  return DataLength;
}
 8002790:	4620      	mov	r0, r4
 8002792:	bd70      	pop	{r4, r5, r6, pc}

08002794 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/

void EP1_IN_Callback (void)
{
  packet_sent = 1;
 8002794:	4b01      	ldr	r3, [pc, #4]	; (800279c <EP1_IN_Callback+0x8>)
 8002796:	2201      	movs	r2, #1
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	4770      	bx	lr
 800279c:	200000bc 	.word	0x200000bc

080027a0 <EP3_OUT_Callback>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP3_OUT_Callback(void)
{
 80027a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  Receive_length = GetEPRxCount(ENDP3);
 80027a2:	2003      	movs	r0, #3
 80027a4:	f7ff fe1a 	bl	80023dc <GetEPRxCount>
 80027a8:	4c17      	ldr	r4, [pc, #92]	; (8002808 <EP3_OUT_Callback+0x68>)
 80027aa:	4602      	mov	r2, r0
  PMAToUserBufferCopy((unsigned char*)Receive_Buffer, ENDP3_RXADDR, Receive_length);
 80027ac:	f44f 7188 	mov.w	r1, #272	; 0x110
 80027b0:	4816      	ldr	r0, [pc, #88]	; (800280c <EP3_OUT_Callback+0x6c>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void EP3_OUT_Callback(void)
{
  Receive_length = GetEPRxCount(ENDP3);
 80027b2:	6022      	str	r2, [r4, #0]
  PMAToUserBufferCopy((unsigned char*)Receive_Buffer, ENDP3_RXADDR, Receive_length);
 80027b4:	f7ff fb96 	bl	8001ee4 <PMAToUserBufferCopy>

  for (int i = 0; i < Receive_length; i++) {
 80027b8:	6825      	ldr	r5, [r4, #0]
 80027ba:	4815      	ldr	r0, [pc, #84]	; (8002810 <EP3_OUT_Callback+0x70>)
 80027bc:	b195      	cbz	r5, 80027e4 <EP3_OUT_Callback+0x44>
 80027be:	4c15      	ldr	r4, [pc, #84]	; (8002814 <EP3_OUT_Callback+0x74>)
 80027c0:	4f12      	ldr	r7, [pc, #72]	; (800280c <EP3_OUT_Callback+0x6c>)
 80027c2:	4e15      	ldr	r6, [pc, #84]	; (8002818 <EP3_OUT_Callback+0x78>)
 80027c4:	2200      	movs	r2, #0
    _vcom_buf[_vcom_buf_tail++] = Receive_Buffer[i];
 80027c6:	7823      	ldrb	r3, [r4, #0]
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	1c59      	adds	r1, r3, #1
 80027cc:	b2c9      	uxtb	r1, r1
 80027ce:	7021      	strb	r1, [r4, #0]
 80027d0:	5cb9      	ldrb	r1, [r7, r2]
 80027d2:	b2c9      	uxtb	r1, r1
 80027d4:	54f1      	strb	r1, [r6, r3]
    _vcom_buf_available++;
 80027d6:	8803      	ldrh	r3, [r0, #0]
void EP3_OUT_Callback(void)
{
  Receive_length = GetEPRxCount(ENDP3);
  PMAToUserBufferCopy((unsigned char*)Receive_Buffer, ENDP3_RXADDR, Receive_length);

  for (int i = 0; i < Receive_length; i++) {
 80027d8:	3201      	adds	r2, #1
    _vcom_buf[_vcom_buf_tail++] = Receive_Buffer[i];
    _vcom_buf_available++;
 80027da:	3301      	adds	r3, #1
 80027dc:	b29b      	uxth	r3, r3
void EP3_OUT_Callback(void)
{
  Receive_length = GetEPRxCount(ENDP3);
  PMAToUserBufferCopy((unsigned char*)Receive_Buffer, ENDP3_RXADDR, Receive_length);

  for (int i = 0; i < Receive_length; i++) {
 80027de:	42aa      	cmp	r2, r5
    _vcom_buf[_vcom_buf_tail++] = Receive_Buffer[i];
    _vcom_buf_available++;
 80027e0:	8003      	strh	r3, [r0, #0]
void EP3_OUT_Callback(void)
{
  Receive_length = GetEPRxCount(ENDP3);
  PMAToUserBufferCopy((unsigned char*)Receive_Buffer, ENDP3_RXADDR, Receive_length);

  for (int i = 0; i < Receive_length; i++) {
 80027e2:	d1f0      	bne.n	80027c6 <EP3_OUT_Callback+0x26>
    _vcom_buf[_vcom_buf_tail++] = Receive_Buffer[i];
    _vcom_buf_available++;
  }

  //check if buffer corrupted
  if (_vcom_buf_available > 256) {
 80027e4:	8803      	ldrh	r3, [r0, #0]
 80027e6:	4a0a      	ldr	r2, [pc, #40]	; (8002810 <EP3_OUT_Callback+0x70>)
 80027e8:	b29b      	uxth	r3, r3
 80027ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ee:	d905      	bls.n	80027fc <EP3_OUT_Callback+0x5c>
    _vcom_buf_available = 256;
    _vcom_buf_corrupt = 1;
 80027f0:	4b0a      	ldr	r3, [pc, #40]	; (800281c <EP3_OUT_Callback+0x7c>)
    _vcom_buf_available++;
  }

  //check if buffer corrupted
  if (_vcom_buf_available > 256) {
    _vcom_buf_available = 256;
 80027f2:	f44f 7080 	mov.w	r0, #256	; 0x100
    _vcom_buf_corrupt = 1;
 80027f6:	2101      	movs	r1, #1
    _vcom_buf_available++;
  }

  //check if buffer corrupted
  if (_vcom_buf_available > 256) {
    _vcom_buf_available = 256;
 80027f8:	8010      	strh	r0, [r2, #0]
    _vcom_buf_corrupt = 1;
 80027fa:	7019      	strb	r1, [r3, #0]
  }

  //Reenable receive endpoint
  SetEPRxValid(ENDP3);
 80027fc:	2003      	movs	r0, #3
}
 80027fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _vcom_buf_available = 256;
    _vcom_buf_corrupt = 1;
  }

  //Reenable receive endpoint
  SetEPRxValid(ENDP3);
 8002802:	f7ff bc51 	b.w	80020a8 <SetEPRxValid>
 8002806:	bf00      	nop
 8002808:	20000e50 	.word	0x20000e50
 800280c:	20000ac4 	.word	0x20000ac4
 8002810:	20000dec 	.word	0x20000dec
 8002814:	20000a65 	.word	0x20000a65
 8002818:	20000cec 	.word	0x20000cec
 800281c:	20000a66 	.word	0x20000a66

08002820 <ADC_DeInit>:
 8002820:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002824:	b508      	push	{r3, lr}
 8002826:	d016      	beq.n	8002856 <ADC_DeInit+0x36>
 8002828:	4b11      	ldr	r3, [pc, #68]	; (8002870 <ADC_DeInit+0x50>)
 800282a:	4298      	cmp	r0, r3
 800282c:	d013      	beq.n	8002856 <ADC_DeInit+0x36>
 800282e:	4b11      	ldr	r3, [pc, #68]	; (8002874 <ADC_DeInit+0x54>)
 8002830:	4298      	cmp	r0, r3
 8002832:	d004      	beq.n	800283e <ADC_DeInit+0x1e>
 8002834:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002838:	4298      	cmp	r0, r3
 800283a:	d000      	beq.n	800283e <ADC_DeInit+0x1e>
 800283c:	bd08      	pop	{r3, pc}
 800283e:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8002842:	2101      	movs	r1, #1
 8002844:	f001 f8c2 	bl	80039cc <RCC_AHBPeriphResetCmd>
 8002848:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800284c:	2100      	movs	r1, #0
 800284e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002852:	f001 b8bb 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8002856:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800285a:	2101      	movs	r1, #1
 800285c:	f001 f8b6 	bl	80039cc <RCC_AHBPeriphResetCmd>
 8002860:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002864:	2100      	movs	r1, #0
 8002866:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800286a:	f001 b8af 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 800286e:	bf00      	nop
 8002870:	50000100 	.word	0x50000100
 8002874:	50000400 	.word	0x50000400

08002878 <ADC_Init>:
 8002878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287a:	b083      	sub	sp, #12
 800287c:	698b      	ldr	r3, [r1, #24]
 800287e:	680f      	ldr	r7, [r1, #0]
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	684b      	ldr	r3, [r1, #4]
 8002884:	688e      	ldr	r6, [r1, #8]
 8002886:	68cd      	ldr	r5, [r1, #12]
 8002888:	690c      	ldr	r4, [r1, #16]
 800288a:	694a      	ldr	r2, [r1, #20]
 800288c:	f8d0 c00c 	ldr.w	ip, [r0, #12]
 8002890:	f8df e02c 	ldr.w	lr, [pc, #44]	; 80028c0 <ADC_Init+0x48>
 8002894:	431f      	orrs	r7, r3
 8002896:	433e      	orrs	r6, r7
 8002898:	4335      	orrs	r5, r6
 800289a:	432c      	orrs	r4, r5
 800289c:	9b01      	ldr	r3, [sp, #4]
 800289e:	4322      	orrs	r2, r4
 80028a0:	4313      	orrs	r3, r2
 80028a2:	ea0c 0e0e 	and.w	lr, ip, lr
 80028a6:	ea43 030e 	orr.w	r3, r3, lr
 80028aa:	60c3      	str	r3, [r0, #12]
 80028ac:	7f0a      	ldrb	r2, [r1, #28]
 80028ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80028b0:	3a01      	subs	r2, #1
 80028b2:	f023 030f 	bic.w	r3, r3, #15
 80028b6:	4313      	orrs	r3, r2
 80028b8:	6303      	str	r3, [r0, #48]	; 0x30
 80028ba:	b003      	add	sp, #12
 80028bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80028be:	bf00      	nop
 80028c0:	fdffc007 	.word	0xfdffc007

080028c4 <ADC_StructInit>:
 80028c4:	2300      	movs	r3, #0
 80028c6:	2201      	movs	r2, #1
 80028c8:	7702      	strb	r2, [r0, #28]
 80028ca:	6003      	str	r3, [r0, #0]
 80028cc:	6043      	str	r3, [r0, #4]
 80028ce:	6083      	str	r3, [r0, #8]
 80028d0:	60c3      	str	r3, [r0, #12]
 80028d2:	6103      	str	r3, [r0, #16]
 80028d4:	6143      	str	r3, [r0, #20]
 80028d6:	6183      	str	r3, [r0, #24]
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop

080028dc <ADC_InjectedInit>:
 80028dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028de:	e891 4010 	ldmia.w	r1, {r4, lr}
 80028e2:	68ca      	ldr	r2, [r1, #12]
 80028e4:	694b      	ldr	r3, [r1, #20]
 80028e6:	690f      	ldr	r7, [r1, #16]
 80028e8:	698e      	ldr	r6, [r1, #24]
 80028ea:	7a0d      	ldrb	r5, [r1, #8]
 80028ec:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80028ee:	ea4e 0104 	orr.w	r1, lr, r4
 80028f2:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 80028f6:	ea41 3287 	orr.w	r2, r1, r7, lsl #14
 80028fa:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
 80028fe:	ea42 6386 	orr.w	r3, r2, r6, lsl #26
 8002902:	1e6a      	subs	r2, r5, #1
 8002904:	4313      	orrs	r3, r2
 8002906:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002908:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800290a:	bf00      	nop

0800290c <ADC_InjectedStructInit>:
 800290c:	2301      	movs	r3, #1
 800290e:	2200      	movs	r2, #0
 8002910:	6002      	str	r2, [r0, #0]
 8002912:	6042      	str	r2, [r0, #4]
 8002914:	7203      	strb	r3, [r0, #8]
 8002916:	60c3      	str	r3, [r0, #12]
 8002918:	6103      	str	r3, [r0, #16]
 800291a:	6143      	str	r3, [r0, #20]
 800291c:	6183      	str	r3, [r0, #24]
 800291e:	4770      	bx	lr

08002920 <ADC_CommonInit>:
 8002920:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002924:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002926:	d015      	beq.n	8002954 <ADC_CommonInit+0x34>
 8002928:	4b17      	ldr	r3, [pc, #92]	; (8002988 <ADC_CommonInit+0x68>)
 800292a:	4298      	cmp	r0, r3
 800292c:	d012      	beq.n	8002954 <ADC_CommonInit+0x34>
 800292e:	4b17      	ldr	r3, [pc, #92]	; (800298c <ADC_CommonInit+0x6c>)
 8002930:	6888      	ldr	r0, [r1, #8]
 8002932:	689d      	ldr	r5, [r3, #8]
 8002934:	4b16      	ldr	r3, [pc, #88]	; (8002990 <ADC_CommonInit+0x70>)
 8002936:	68cc      	ldr	r4, [r1, #12]
 8002938:	e891 0044 	ldmia.w	r1, {r2, r6}
 800293c:	4332      	orrs	r2, r6
 800293e:	402b      	ands	r3, r5
 8002940:	4302      	orrs	r2, r0
 8002942:	7c09      	ldrb	r1, [r1, #16]
 8002944:	431a      	orrs	r2, r3
 8002946:	ea42 3304 	orr.w	r3, r2, r4, lsl #12
 800294a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800294e:	4a0f      	ldr	r2, [pc, #60]	; (800298c <ADC_CommonInit+0x6c>)
 8002950:	6093      	str	r3, [r2, #8]
 8002952:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002954:	4b0f      	ldr	r3, [pc, #60]	; (8002994 <ADC_CommonInit+0x74>)
 8002956:	688c      	ldr	r4, [r1, #8]
 8002958:	689f      	ldr	r7, [r3, #8]
 800295a:	4a0d      	ldr	r2, [pc, #52]	; (8002990 <ADC_CommonInit+0x70>)
 800295c:	68cb      	ldr	r3, [r1, #12]
 800295e:	7c0e      	ldrb	r6, [r1, #16]
 8002960:	e891 4020 	ldmia.w	r1, {r5, lr}
 8002964:	ea4e 0105 	orr.w	r1, lr, r5
 8002968:	403a      	ands	r2, r7
 800296a:	4321      	orrs	r1, r4
 800296c:	430a      	orrs	r2, r1
 800296e:	ea42 3203 	orr.w	r2, r2, r3, lsl #12
 8002972:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002976:	ea42 2306 	orr.w	r3, r2, r6, lsl #8
 800297a:	d002      	beq.n	8002982 <ADC_CommonInit+0x62>
 800297c:	4a02      	ldr	r2, [pc, #8]	; (8002988 <ADC_CommonInit+0x68>)
 800297e:	4290      	cmp	r0, r2
 8002980:	d1e5      	bne.n	800294e <ADC_CommonInit+0x2e>
 8002982:	4a04      	ldr	r2, [pc, #16]	; (8002994 <ADC_CommonInit+0x74>)
 8002984:	6093      	str	r3, [r2, #8]
 8002986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002988:	50000100 	.word	0x50000100
 800298c:	50000700 	.word	0x50000700
 8002990:	fffc10e0 	.word	0xfffc10e0
 8002994:	50000300 	.word	0x50000300

08002998 <ADC_CommonStructInit>:
 8002998:	2300      	movs	r3, #0
 800299a:	6003      	str	r3, [r0, #0]
 800299c:	6043      	str	r3, [r0, #4]
 800299e:	6083      	str	r3, [r0, #8]
 80029a0:	60c3      	str	r3, [r0, #12]
 80029a2:	7403      	strb	r3, [r0, #16]
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop

080029a8 <ADC_Cmd>:
 80029a8:	6883      	ldr	r3, [r0, #8]
 80029aa:	b919      	cbnz	r1, 80029b4 <ADC_Cmd+0xc>
 80029ac:	f043 0302 	orr.w	r3, r3, #2
 80029b0:	6083      	str	r3, [r0, #8]
 80029b2:	4770      	bx	lr
 80029b4:	f043 0301 	orr.w	r3, r3, #1
 80029b8:	6083      	str	r3, [r0, #8]
 80029ba:	4770      	bx	lr

080029bc <ADC_StartCalibration>:
 80029bc:	6883      	ldr	r3, [r0, #8]
 80029be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80029c2:	6083      	str	r3, [r0, #8]
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop

080029c8 <ADC_GetCalibrationValue>:
 80029c8:	f8d0 00b4 	ldr.w	r0, [r0, #180]	; 0xb4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop

080029d0 <ADC_SetCalibrationValue>:
 80029d0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop

080029d8 <ADC_SelectCalibrationMode>:
 80029d8:	6883      	ldr	r3, [r0, #8]
 80029da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029de:	6083      	str	r3, [r0, #8]
 80029e0:	6883      	ldr	r3, [r0, #8]
 80029e2:	4319      	orrs	r1, r3
 80029e4:	6081      	str	r1, [r0, #8]
 80029e6:	4770      	bx	lr

080029e8 <ADC_GetCalibrationStatus>:
 80029e8:	6880      	ldr	r0, [r0, #8]
 80029ea:	0fc0      	lsrs	r0, r0, #31
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop

080029f0 <ADC_DisableCmd>:
 80029f0:	6883      	ldr	r3, [r0, #8]
 80029f2:	f043 0302 	orr.w	r3, r3, #2
 80029f6:	6083      	str	r3, [r0, #8]
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop

080029fc <ADC_GetDisableCmdStatus>:
 80029fc:	6880      	ldr	r0, [r0, #8]
 80029fe:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8002a02:	4770      	bx	lr

08002a04 <ADC_VoltageRegulatorCmd>:
 8002a04:	6883      	ldr	r3, [r0, #8]
 8002a06:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002a0a:	6083      	str	r3, [r0, #8]
 8002a0c:	6883      	ldr	r3, [r0, #8]
 8002a0e:	b919      	cbnz	r1, 8002a18 <ADC_VoltageRegulatorCmd+0x14>
 8002a10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002a14:	6083      	str	r3, [r0, #8]
 8002a16:	4770      	bx	lr
 8002a18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a1c:	6083      	str	r3, [r0, #8]
 8002a1e:	4770      	bx	lr

08002a20 <ADC_SelectDifferentialMode>:
 8002a20:	2301      	movs	r3, #1
 8002a22:	b93a      	cbnz	r2, 8002a34 <ADC_SelectDifferentialMode+0x14>
 8002a24:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8002a28:	408b      	lsls	r3, r1
 8002a2a:	ea22 0303 	bic.w	r3, r2, r3
 8002a2e:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 8002a32:	4770      	bx	lr
 8002a34:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8002a38:	408b      	lsls	r3, r1
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop

08002a44 <ADC_SelectQueueOfContextMode>:
 8002a44:	68c3      	ldr	r3, [r0, #12]
 8002a46:	b919      	cbnz	r1, 8002a50 <ADC_SelectQueueOfContextMode+0xc>
 8002a48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a4c:	60c3      	str	r3, [r0, #12]
 8002a4e:	4770      	bx	lr
 8002a50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a54:	60c3      	str	r3, [r0, #12]
 8002a56:	4770      	bx	lr

08002a58 <ADC_AutoDelayCmd>:
 8002a58:	68c3      	ldr	r3, [r0, #12]
 8002a5a:	b919      	cbnz	r1, 8002a64 <ADC_AutoDelayCmd+0xc>
 8002a5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a60:	60c3      	str	r3, [r0, #12]
 8002a62:	4770      	bx	lr
 8002a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002a68:	60c3      	str	r3, [r0, #12]
 8002a6a:	4770      	bx	lr

08002a6c <ADC_AnalogWatchdogCmd>:
 8002a6c:	68c3      	ldr	r3, [r0, #12]
 8002a6e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8002a72:	4319      	orrs	r1, r3
 8002a74:	60c1      	str	r1, [r0, #12]
 8002a76:	4770      	bx	lr

08002a78 <ADC_AnalogWatchdog1ThresholdsConfig>:
 8002a78:	6a03      	ldr	r3, [r0, #32]
 8002a7a:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 8002a7e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8002a82:	6203      	str	r3, [r0, #32]
 8002a84:	6a03      	ldr	r3, [r0, #32]
 8002a86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002a8a:	6201      	str	r1, [r0, #32]
 8002a8c:	6a03      	ldr	r3, [r0, #32]
 8002a8e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002a92:	f023 030f 	bic.w	r3, r3, #15
 8002a96:	6203      	str	r3, [r0, #32]
 8002a98:	6a03      	ldr	r3, [r0, #32]
 8002a9a:	431a      	orrs	r2, r3
 8002a9c:	6202      	str	r2, [r0, #32]
 8002a9e:	4770      	bx	lr

08002aa0 <ADC_AnalogWatchdog2ThresholdsConfig>:
 8002aa0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002aa2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002aa6:	6243      	str	r3, [r0, #36]	; 0x24
 8002aa8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002aaa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002aae:	6241      	str	r1, [r0, #36]	; 0x24
 8002ab0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ab2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ab6:	6243      	str	r3, [r0, #36]	; 0x24
 8002ab8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002aba:	431a      	orrs	r2, r3
 8002abc:	6242      	str	r2, [r0, #36]	; 0x24
 8002abe:	4770      	bx	lr

08002ac0 <ADC_AnalogWatchdog3ThresholdsConfig>:
 8002ac0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ac2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002ac6:	6283      	str	r3, [r0, #40]	; 0x28
 8002ac8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002aca:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002ace:	6281      	str	r1, [r0, #40]	; 0x28
 8002ad0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ad2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ad6:	6283      	str	r3, [r0, #40]	; 0x28
 8002ad8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002ada:	431a      	orrs	r2, r3
 8002adc:	6282      	str	r2, [r0, #40]	; 0x28
 8002ade:	4770      	bx	lr

08002ae0 <ADC_AnalogWatchdog1SingleChannelConfig>:
 8002ae0:	68c3      	ldr	r3, [r0, #12]
 8002ae2:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002ae6:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8002aea:	60c1      	str	r1, [r0, #12]
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop

08002af0 <ADC_AnalogWatchdog2SingleChannelConfig>:
 8002af0:	f8d0 30a0 	ldr.w	r3, [r0, #160]	; 0xa0
 8002af4:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 8002af8:	b410      	push	{r4}
 8002afa:	4c05      	ldr	r4, [pc, #20]	; (8002b10 <ADC_AnalogWatchdog2SingleChannelConfig+0x20>)
 8002afc:	401c      	ands	r4, r3
 8002afe:	2301      	movs	r3, #1
 8002b00:	4322      	orrs	r2, r4
 8002b02:	408b      	lsls	r3, r1
 8002b04:	4313      	orrs	r3, r2
 8002b06:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
 8002b0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b0e:	4770      	bx	lr
 8002b10:	fff80001 	.word	0xfff80001

08002b14 <ADC_AnalogWatchdog3SingleChannelConfig>:
 8002b14:	f8d0 30a4 	ldr.w	r3, [r0, #164]	; 0xa4
 8002b18:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 8002b1c:	b410      	push	{r4}
 8002b1e:	4c05      	ldr	r4, [pc, #20]	; (8002b34 <ADC_AnalogWatchdog3SingleChannelConfig+0x20>)
 8002b20:	401c      	ands	r4, r3
 8002b22:	2301      	movs	r3, #1
 8002b24:	4322      	orrs	r2, r4
 8002b26:	408b      	lsls	r3, r1
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
 8002b2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	fff80001 	.word	0xfff80001

08002b38 <ADC_TempSensorCmd>:
 8002b38:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002b3c:	d009      	beq.n	8002b52 <ADC_TempSensorCmd+0x1a>
 8002b3e:	4b09      	ldr	r3, [pc, #36]	; (8002b64 <ADC_TempSensorCmd+0x2c>)
 8002b40:	4298      	cmp	r0, r3
 8002b42:	d006      	beq.n	8002b52 <ADC_TempSensorCmd+0x1a>
 8002b44:	4a08      	ldr	r2, [pc, #32]	; (8002b68 <ADC_TempSensorCmd+0x30>)
 8002b46:	6893      	ldr	r3, [r2, #8]
 8002b48:	b939      	cbnz	r1, 8002b5a <ADC_TempSensorCmd+0x22>
 8002b4a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002b4e:	6093      	str	r3, [r2, #8]
 8002b50:	4770      	bx	lr
 8002b52:	4a06      	ldr	r2, [pc, #24]	; (8002b6c <ADC_TempSensorCmd+0x34>)
 8002b54:	6893      	ldr	r3, [r2, #8]
 8002b56:	2900      	cmp	r1, #0
 8002b58:	d0f7      	beq.n	8002b4a <ADC_TempSensorCmd+0x12>
 8002b5a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b5e:	6093      	str	r3, [r2, #8]
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	50000100 	.word	0x50000100
 8002b68:	50000700 	.word	0x50000700
 8002b6c:	50000300 	.word	0x50000300

08002b70 <ADC_VrefintCmd>:
 8002b70:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002b74:	d009      	beq.n	8002b8a <ADC_VrefintCmd+0x1a>
 8002b76:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <ADC_VrefintCmd+0x2c>)
 8002b78:	4298      	cmp	r0, r3
 8002b7a:	d006      	beq.n	8002b8a <ADC_VrefintCmd+0x1a>
 8002b7c:	4a08      	ldr	r2, [pc, #32]	; (8002ba0 <ADC_VrefintCmd+0x30>)
 8002b7e:	6893      	ldr	r3, [r2, #8]
 8002b80:	b939      	cbnz	r1, 8002b92 <ADC_VrefintCmd+0x22>
 8002b82:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002b86:	6093      	str	r3, [r2, #8]
 8002b88:	4770      	bx	lr
 8002b8a:	4a06      	ldr	r2, [pc, #24]	; (8002ba4 <ADC_VrefintCmd+0x34>)
 8002b8c:	6893      	ldr	r3, [r2, #8]
 8002b8e:	2900      	cmp	r1, #0
 8002b90:	d0f7      	beq.n	8002b82 <ADC_VrefintCmd+0x12>
 8002b92:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002b96:	6093      	str	r3, [r2, #8]
 8002b98:	4770      	bx	lr
 8002b9a:	bf00      	nop
 8002b9c:	50000100 	.word	0x50000100
 8002ba0:	50000700 	.word	0x50000700
 8002ba4:	50000300 	.word	0x50000300

08002ba8 <ADC_VbatCmd>:
 8002ba8:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002bac:	d009      	beq.n	8002bc2 <ADC_VbatCmd+0x1a>
 8002bae:	4b09      	ldr	r3, [pc, #36]	; (8002bd4 <ADC_VbatCmd+0x2c>)
 8002bb0:	4298      	cmp	r0, r3
 8002bb2:	d006      	beq.n	8002bc2 <ADC_VbatCmd+0x1a>
 8002bb4:	4a08      	ldr	r2, [pc, #32]	; (8002bd8 <ADC_VbatCmd+0x30>)
 8002bb6:	6893      	ldr	r3, [r2, #8]
 8002bb8:	b939      	cbnz	r1, 8002bca <ADC_VbatCmd+0x22>
 8002bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bbe:	6093      	str	r3, [r2, #8]
 8002bc0:	4770      	bx	lr
 8002bc2:	4a06      	ldr	r2, [pc, #24]	; (8002bdc <ADC_VbatCmd+0x34>)
 8002bc4:	6893      	ldr	r3, [r2, #8]
 8002bc6:	2900      	cmp	r1, #0
 8002bc8:	d0f7      	beq.n	8002bba <ADC_VbatCmd+0x12>
 8002bca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bce:	6093      	str	r3, [r2, #8]
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	50000100 	.word	0x50000100
 8002bd8:	50000700 	.word	0x50000700
 8002bdc:	50000300 	.word	0x50000300

08002be0 <ADC_RegularChannelConfig>:
 8002be0:	2a04      	cmp	r2, #4
 8002be2:	b470      	push	{r4, r5, r6}
 8002be4:	d81e      	bhi.n	8002c24 <ADC_RegularChannelConfig+0x44>
 8002be6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002bea:	0052      	lsls	r2, r2, #1
 8002bec:	6b05      	ldr	r5, [r0, #48]	; 0x30
 8002bee:	261f      	movs	r6, #31
 8002bf0:	4096      	lsls	r6, r2
 8002bf2:	fa01 f402 	lsl.w	r4, r1, r2
 8002bf6:	ea25 0206 	bic.w	r2, r5, r6
 8002bfa:	4322      	orrs	r2, r4
 8002bfc:	6302      	str	r2, [r0, #48]	; 0x30
 8002bfe:	2909      	cmp	r1, #9
 8002c00:	d821      	bhi.n	8002c46 <ADC_RegularChannelConfig+0x66>
 8002c02:	3901      	subs	r1, #1
 8002c04:	6942      	ldr	r2, [r0, #20]
 8002c06:	6944      	ldr	r4, [r0, #20]
 8002c08:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002c0c:	2238      	movs	r2, #56	; 0x38
 8002c0e:	408a      	lsls	r2, r1
 8002c10:	ea24 0202 	bic.w	r2, r4, r2
 8002c14:	6142      	str	r2, [r0, #20]
 8002c16:	6942      	ldr	r2, [r0, #20]
 8002c18:	3103      	adds	r1, #3
 8002c1a:	408b      	lsls	r3, r1
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	6143      	str	r3, [r0, #20]
 8002c20:	bc70      	pop	{r4, r5, r6}
 8002c22:	4770      	bx	lr
 8002c24:	2a09      	cmp	r2, #9
 8002c26:	d81e      	bhi.n	8002c66 <ADC_RegularChannelConfig+0x86>
 8002c28:	3a05      	subs	r2, #5
 8002c2a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c2e:	0052      	lsls	r2, r2, #1
 8002c30:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8002c32:	261f      	movs	r6, #31
 8002c34:	4096      	lsls	r6, r2
 8002c36:	fa01 f402 	lsl.w	r4, r1, r2
 8002c3a:	ea25 0206 	bic.w	r2, r5, r6
 8002c3e:	4322      	orrs	r2, r4
 8002c40:	2909      	cmp	r1, #9
 8002c42:	6342      	str	r2, [r0, #52]	; 0x34
 8002c44:	d9dd      	bls.n	8002c02 <ADC_RegularChannelConfig+0x22>
 8002c46:	390a      	subs	r1, #10
 8002c48:	6982      	ldr	r2, [r0, #24]
 8002c4a:	6984      	ldr	r4, [r0, #24]
 8002c4c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002c50:	2207      	movs	r2, #7
 8002c52:	408a      	lsls	r2, r1
 8002c54:	ea24 0202 	bic.w	r2, r4, r2
 8002c58:	6182      	str	r2, [r0, #24]
 8002c5a:	6982      	ldr	r2, [r0, #24]
 8002c5c:	408b      	lsls	r3, r1
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	6183      	str	r3, [r0, #24]
 8002c62:	bc70      	pop	{r4, r5, r6}
 8002c64:	4770      	bx	lr
 8002c66:	2a0e      	cmp	r2, #14
 8002c68:	d80d      	bhi.n	8002c86 <ADC_RegularChannelConfig+0xa6>
 8002c6a:	3a0a      	subs	r2, #10
 8002c6c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c70:	0052      	lsls	r2, r2, #1
 8002c72:	6b85      	ldr	r5, [r0, #56]	; 0x38
 8002c74:	261f      	movs	r6, #31
 8002c76:	4096      	lsls	r6, r2
 8002c78:	fa01 f402 	lsl.w	r4, r1, r2
 8002c7c:	ea25 0206 	bic.w	r2, r5, r6
 8002c80:	4322      	orrs	r2, r4
 8002c82:	6382      	str	r2, [r0, #56]	; 0x38
 8002c84:	e7bb      	b.n	8002bfe <ADC_RegularChannelConfig+0x1e>
 8002c86:	3a0f      	subs	r2, #15
 8002c88:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002c8c:	0052      	lsls	r2, r2, #1
 8002c8e:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 8002c90:	261f      	movs	r6, #31
 8002c92:	4096      	lsls	r6, r2
 8002c94:	fa01 f402 	lsl.w	r4, r1, r2
 8002c98:	ea25 0206 	bic.w	r2, r5, r6
 8002c9c:	4322      	orrs	r2, r4
 8002c9e:	63c2      	str	r2, [r0, #60]	; 0x3c
 8002ca0:	e7ad      	b.n	8002bfe <ADC_RegularChannelConfig+0x1e>
 8002ca2:	bf00      	nop

08002ca4 <ADC_RegularChannelSequencerLengthConfig>:
 8002ca4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002ca6:	f023 030f 	bic.w	r3, r3, #15
 8002caa:	6303      	str	r3, [r0, #48]	; 0x30
 8002cac:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002cae:	3901      	subs	r1, #1
 8002cb0:	4319      	orrs	r1, r3
 8002cb2:	6301      	str	r1, [r0, #48]	; 0x30
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop

08002cb8 <ADC_ExternalTriggerConfig>:
 8002cb8:	68c3      	ldr	r3, [r0, #12]
 8002cba:	f423 637c 	bic.w	r3, r3, #4032	; 0xfc0
 8002cbe:	60c3      	str	r3, [r0, #12]
 8002cc0:	68c3      	ldr	r3, [r0, #12]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	60c2      	str	r2, [r0, #12]
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop

08002ccc <ADC_StartConversion>:
 8002ccc:	6883      	ldr	r3, [r0, #8]
 8002cce:	f043 0304 	orr.w	r3, r3, #4
 8002cd2:	6083      	str	r3, [r0, #8]
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop

08002cd8 <ADC_GetStartConversionStatus>:
 8002cd8:	6880      	ldr	r0, [r0, #8]
 8002cda:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8002cde:	4770      	bx	lr

08002ce0 <ADC_StopConversion>:
 8002ce0:	6883      	ldr	r3, [r0, #8]
 8002ce2:	f043 0310 	orr.w	r3, r3, #16
 8002ce6:	6083      	str	r3, [r0, #8]
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop

08002cec <ADC_DiscModeChannelCountConfig>:
 8002cec:	68c3      	ldr	r3, [r0, #12]
 8002cee:	3901      	subs	r1, #1
 8002cf0:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002cf4:	ea43 4141 	orr.w	r1, r3, r1, lsl #17
 8002cf8:	60c1      	str	r1, [r0, #12]
 8002cfa:	4770      	bx	lr

08002cfc <ADC_DiscModeCmd>:
 8002cfc:	68c3      	ldr	r3, [r0, #12]
 8002cfe:	b919      	cbnz	r1, 8002d08 <ADC_DiscModeCmd+0xc>
 8002d00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d04:	60c3      	str	r3, [r0, #12]
 8002d06:	4770      	bx	lr
 8002d08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d0c:	60c3      	str	r3, [r0, #12]
 8002d0e:	4770      	bx	lr

08002d10 <ADC_GetConversionValue>:
 8002d10:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8002d12:	b280      	uxth	r0, r0
 8002d14:	4770      	bx	lr
 8002d16:	bf00      	nop

08002d18 <ADC_GetDualModeConversionValue>:
 8002d18:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002d1c:	d005      	beq.n	8002d2a <ADC_GetDualModeConversionValue+0x12>
 8002d1e:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <ADC_GetDualModeConversionValue+0x18>)
 8002d20:	4298      	cmp	r0, r3
 8002d22:	d002      	beq.n	8002d2a <ADC_GetDualModeConversionValue+0x12>
 8002d24:	4b03      	ldr	r3, [pc, #12]	; (8002d34 <ADC_GetDualModeConversionValue+0x1c>)
 8002d26:	68d8      	ldr	r0, [r3, #12]
 8002d28:	4770      	bx	lr
 8002d2a:	4b03      	ldr	r3, [pc, #12]	; (8002d38 <ADC_GetDualModeConversionValue+0x20>)
 8002d2c:	68d8      	ldr	r0, [r3, #12]
 8002d2e:	4770      	bx	lr
 8002d30:	50000100 	.word	0x50000100
 8002d34:	50000700 	.word	0x50000700
 8002d38:	50000300 	.word	0x50000300

08002d3c <ADC_SetChannelOffset1>:
 8002d3c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002d3e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002d42:	6603      	str	r3, [r0, #96]	; 0x60
 8002d44:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002d46:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8002d4a:	6601      	str	r1, [r0, #96]	; 0x60
 8002d4c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002d4e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002d52:	f023 030f 	bic.w	r3, r3, #15
 8002d56:	6603      	str	r3, [r0, #96]	; 0x60
 8002d58:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	6602      	str	r2, [r0, #96]	; 0x60
 8002d5e:	4770      	bx	lr

08002d60 <ADC_SetChannelOffset2>:
 8002d60:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002d62:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002d66:	6643      	str	r3, [r0, #100]	; 0x64
 8002d68:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002d6a:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8002d6e:	6641      	str	r1, [r0, #100]	; 0x64
 8002d70:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002d72:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002d76:	f023 030f 	bic.w	r3, r3, #15
 8002d7a:	6643      	str	r3, [r0, #100]	; 0x64
 8002d7c:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002d7e:	431a      	orrs	r2, r3
 8002d80:	6642      	str	r2, [r0, #100]	; 0x64
 8002d82:	4770      	bx	lr

08002d84 <ADC_SetChannelOffset3>:
 8002d84:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002d86:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002d8a:	6683      	str	r3, [r0, #104]	; 0x68
 8002d8c:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002d8e:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8002d92:	6681      	str	r1, [r0, #104]	; 0x68
 8002d94:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002d96:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002d9a:	f023 030f 	bic.w	r3, r3, #15
 8002d9e:	6683      	str	r3, [r0, #104]	; 0x68
 8002da0:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002da2:	431a      	orrs	r2, r3
 8002da4:	6682      	str	r2, [r0, #104]	; 0x68
 8002da6:	4770      	bx	lr

08002da8 <ADC_SetChannelOffset4>:
 8002da8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002daa:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002dae:	66c3      	str	r3, [r0, #108]	; 0x6c
 8002db0:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002db2:	ea43 6181 	orr.w	r1, r3, r1, lsl #26
 8002db6:	66c1      	str	r1, [r0, #108]	; 0x6c
 8002db8:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002dba:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002dbe:	f023 030f 	bic.w	r3, r3, #15
 8002dc2:	66c3      	str	r3, [r0, #108]	; 0x6c
 8002dc4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002dc6:	431a      	orrs	r2, r3
 8002dc8:	66c2      	str	r2, [r0, #108]	; 0x6c
 8002dca:	4770      	bx	lr

08002dcc <ADC_ChannelOffset1Cmd>:
 8002dcc:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002dce:	b919      	cbnz	r1, 8002dd8 <ADC_ChannelOffset1Cmd+0xc>
 8002dd0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dd4:	6603      	str	r3, [r0, #96]	; 0x60
 8002dd6:	4770      	bx	lr
 8002dd8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002ddc:	6603      	str	r3, [r0, #96]	; 0x60
 8002dde:	4770      	bx	lr

08002de0 <ADC_ChannelOffset2Cmd>:
 8002de0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002de2:	b919      	cbnz	r1, 8002dec <ADC_ChannelOffset2Cmd+0xc>
 8002de4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002de8:	6643      	str	r3, [r0, #100]	; 0x64
 8002dea:	4770      	bx	lr
 8002dec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002df0:	6643      	str	r3, [r0, #100]	; 0x64
 8002df2:	4770      	bx	lr

08002df4 <ADC_ChannelOffset3Cmd>:
 8002df4:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8002df6:	b919      	cbnz	r1, 8002e00 <ADC_ChannelOffset3Cmd+0xc>
 8002df8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002dfc:	6683      	str	r3, [r0, #104]	; 0x68
 8002dfe:	4770      	bx	lr
 8002e00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e04:	6683      	str	r3, [r0, #104]	; 0x68
 8002e06:	4770      	bx	lr

08002e08 <ADC_ChannelOffset4Cmd>:
 8002e08:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002e0a:	b919      	cbnz	r1, 8002e14 <ADC_ChannelOffset4Cmd+0xc>
 8002e0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002e10:	66c3      	str	r3, [r0, #108]	; 0x6c
 8002e12:	4770      	bx	lr
 8002e14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e18:	66c3      	str	r3, [r0, #108]	; 0x6c
 8002e1a:	4770      	bx	lr

08002e1c <ADC_DMACmd>:
 8002e1c:	68c3      	ldr	r3, [r0, #12]
 8002e1e:	b919      	cbnz	r1, 8002e28 <ADC_DMACmd+0xc>
 8002e20:	f023 0301 	bic.w	r3, r3, #1
 8002e24:	60c3      	str	r3, [r0, #12]
 8002e26:	4770      	bx	lr
 8002e28:	f043 0301 	orr.w	r3, r3, #1
 8002e2c:	60c3      	str	r3, [r0, #12]
 8002e2e:	4770      	bx	lr

08002e30 <ADC_DMAConfig>:
 8002e30:	68c3      	ldr	r3, [r0, #12]
 8002e32:	f023 0302 	bic.w	r3, r3, #2
 8002e36:	60c3      	str	r3, [r0, #12]
 8002e38:	68c3      	ldr	r3, [r0, #12]
 8002e3a:	4319      	orrs	r1, r3
 8002e3c:	60c1      	str	r1, [r0, #12]
 8002e3e:	4770      	bx	lr

08002e40 <ADC_InjectedChannelConfig>:
 8002e40:	2909      	cmp	r1, #9
 8002e42:	b470      	push	{r4, r5, r6}
 8002e44:	d818      	bhi.n	8002e78 <ADC_InjectedChannelConfig+0x38>
 8002e46:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 8002e4a:	6945      	ldr	r5, [r0, #20]
 8002e4c:	2407      	movs	r4, #7
 8002e4e:	40b4      	lsls	r4, r6
 8002e50:	40b3      	lsls	r3, r6
 8002e52:	ea25 0404 	bic.w	r4, r5, r4
 8002e56:	4323      	orrs	r3, r4
 8002e58:	6143      	str	r3, [r0, #20]
 8002e5a:	3a01      	subs	r2, #1
 8002e5c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002e60:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8002e62:	0052      	lsls	r2, r2, #1
 8002e64:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	ea24 0303 	bic.w	r3, r4, r3
 8002e6e:	4091      	lsls	r1, r2
 8002e70:	4319      	orrs	r1, r3
 8002e72:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002e74:	bc70      	pop	{r4, r5, r6}
 8002e76:	4770      	bx	lr
 8002e78:	f1a1 040a 	sub.w	r4, r1, #10
 8002e7c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8002e80:	6985      	ldr	r5, [r0, #24]
 8002e82:	2607      	movs	r6, #7
 8002e84:	40a6      	lsls	r6, r4
 8002e86:	40a3      	lsls	r3, r4
 8002e88:	ea25 0406 	bic.w	r4, r5, r6
 8002e8c:	4323      	orrs	r3, r4
 8002e8e:	6183      	str	r3, [r0, #24]
 8002e90:	e7e3      	b.n	8002e5a <ADC_InjectedChannelConfig+0x1a>
 8002e92:	bf00      	nop

08002e94 <ADC_InjectedSequencerLengthConfig>:
 8002e94:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002e96:	3901      	subs	r1, #1
 8002e98:	f023 0303 	bic.w	r3, r3, #3
 8002e9c:	4319      	orrs	r1, r3
 8002e9e:	64c1      	str	r1, [r0, #76]	; 0x4c
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop

08002ea4 <ADC_ExternalTriggerInjectedConfig>:
 8002ea4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002ea6:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8002eaa:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002eac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	431a      	orrs	r2, r3
 8002eb2:	64c2      	str	r2, [r0, #76]	; 0x4c
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop

08002eb8 <ADC_StartInjectedConversion>:
 8002eb8:	6883      	ldr	r3, [r0, #8]
 8002eba:	f043 0308 	orr.w	r3, r3, #8
 8002ebe:	6083      	str	r3, [r0, #8]
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop

08002ec4 <ADC_StopInjectedConversion>:
 8002ec4:	6883      	ldr	r3, [r0, #8]
 8002ec6:	f043 0320 	orr.w	r3, r3, #32
 8002eca:	6083      	str	r3, [r0, #8]
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop

08002ed0 <ADC_GetStartInjectedConversionStatus>:
 8002ed0:	6880      	ldr	r0, [r0, #8]
 8002ed2:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8002ed6:	4770      	bx	lr

08002ed8 <ADC_AutoInjectedConvCmd>:
 8002ed8:	68c3      	ldr	r3, [r0, #12]
 8002eda:	b919      	cbnz	r1, 8002ee4 <ADC_AutoInjectedConvCmd+0xc>
 8002edc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002ee0:	60c3      	str	r3, [r0, #12]
 8002ee2:	4770      	bx	lr
 8002ee4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ee8:	60c3      	str	r3, [r0, #12]
 8002eea:	4770      	bx	lr

08002eec <ADC_InjectedDiscModeCmd>:
 8002eec:	68c3      	ldr	r3, [r0, #12]
 8002eee:	b919      	cbnz	r1, 8002ef8 <ADC_InjectedDiscModeCmd+0xc>
 8002ef0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002ef4:	60c3      	str	r3, [r0, #12]
 8002ef6:	4770      	bx	lr
 8002ef8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002efc:	60c3      	str	r3, [r0, #12]
 8002efe:	4770      	bx	lr

08002f00 <ADC_GetInjectedConversionValue>:
 8002f00:	b082      	sub	sp, #8
 8002f02:	2300      	movs	r3, #0
 8002f04:	9301      	str	r3, [sp, #4]
 8002f06:	9001      	str	r0, [sp, #4]
 8002f08:	9b01      	ldr	r3, [sp, #4]
 8002f0a:	3380      	adds	r3, #128	; 0x80
 8002f0c:	4419      	add	r1, r3
 8002f0e:	9101      	str	r1, [sp, #4]
 8002f10:	9b01      	ldr	r3, [sp, #4]
 8002f12:	6818      	ldr	r0, [r3, #0]
 8002f14:	b280      	uxth	r0, r0
 8002f16:	b002      	add	sp, #8
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop

08002f1c <ADC_ITConfig>:
 8002f1c:	6843      	ldr	r3, [r0, #4]
 8002f1e:	b91a      	cbnz	r2, 8002f28 <ADC_ITConfig+0xc>
 8002f20:	ea23 0101 	bic.w	r1, r3, r1
 8002f24:	6041      	str	r1, [r0, #4]
 8002f26:	4770      	bx	lr
 8002f28:	4319      	orrs	r1, r3
 8002f2a:	6041      	str	r1, [r0, #4]
 8002f2c:	4770      	bx	lr
 8002f2e:	bf00      	nop

08002f30 <ADC_GetFlagStatus>:
 8002f30:	6803      	ldr	r3, [r0, #0]
 8002f32:	4219      	tst	r1, r3
 8002f34:	bf14      	ite	ne
 8002f36:	2001      	movne	r0, #1
 8002f38:	2000      	moveq	r0, #0
 8002f3a:	4770      	bx	lr

08002f3c <ADC_ClearFlag>:
 8002f3c:	6001      	str	r1, [r0, #0]
 8002f3e:	4770      	bx	lr

08002f40 <ADC_GetCommonFlagStatus>:
 8002f40:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002f44:	d009      	beq.n	8002f5a <ADC_GetCommonFlagStatus+0x1a>
 8002f46:	4b06      	ldr	r3, [pc, #24]	; (8002f60 <ADC_GetCommonFlagStatus+0x20>)
 8002f48:	4298      	cmp	r0, r3
 8002f4a:	d006      	beq.n	8002f5a <ADC_GetCommonFlagStatus+0x1a>
 8002f4c:	4b05      	ldr	r3, [pc, #20]	; (8002f64 <ADC_GetCommonFlagStatus+0x24>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	420b      	tst	r3, r1
 8002f52:	bf14      	ite	ne
 8002f54:	2001      	movne	r0, #1
 8002f56:	2000      	moveq	r0, #0
 8002f58:	4770      	bx	lr
 8002f5a:	4b03      	ldr	r3, [pc, #12]	; (8002f68 <ADC_GetCommonFlagStatus+0x28>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	e7f7      	b.n	8002f50 <ADC_GetCommonFlagStatus+0x10>
 8002f60:	50000100 	.word	0x50000100
 8002f64:	50000700 	.word	0x50000700
 8002f68:	50000300 	.word	0x50000300

08002f6c <ADC_ClearCommonFlag>:
 8002f6c:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002f70:	d007      	beq.n	8002f82 <ADC_ClearCommonFlag+0x16>
 8002f72:	4b06      	ldr	r3, [pc, #24]	; (8002f8c <ADC_ClearCommonFlag+0x20>)
 8002f74:	4298      	cmp	r0, r3
 8002f76:	d004      	beq.n	8002f82 <ADC_ClearCommonFlag+0x16>
 8002f78:	4a05      	ldr	r2, [pc, #20]	; (8002f90 <ADC_ClearCommonFlag+0x24>)
 8002f7a:	6813      	ldr	r3, [r2, #0]
 8002f7c:	4319      	orrs	r1, r3
 8002f7e:	6011      	str	r1, [r2, #0]
 8002f80:	4770      	bx	lr
 8002f82:	4a04      	ldr	r2, [pc, #16]	; (8002f94 <ADC_ClearCommonFlag+0x28>)
 8002f84:	6813      	ldr	r3, [r2, #0]
 8002f86:	4319      	orrs	r1, r3
 8002f88:	6011      	str	r1, [r2, #0]
 8002f8a:	4770      	bx	lr
 8002f8c:	50000100 	.word	0x50000100
 8002f90:	50000700 	.word	0x50000700
 8002f94:	50000300 	.word	0x50000300

08002f98 <ADC_GetITStatus>:
 8002f98:	6803      	ldr	r3, [r0, #0]
 8002f9a:	6842      	ldr	r2, [r0, #4]
 8002f9c:	b289      	uxth	r1, r1
 8002f9e:	ea11 0003 	ands.w	r0, r1, r3
 8002fa2:	d003      	beq.n	8002fac <ADC_GetITStatus+0x14>
 8002fa4:	4211      	tst	r1, r2
 8002fa6:	bf14      	ite	ne
 8002fa8:	2001      	movne	r0, #1
 8002faa:	2000      	moveq	r0, #0
 8002fac:	4770      	bx	lr
 8002fae:	bf00      	nop

08002fb0 <ADC_ClearITPendingBit>:
 8002fb0:	6803      	ldr	r3, [r0, #0]
 8002fb2:	4319      	orrs	r1, r3
 8002fb4:	6001      	str	r1, [r0, #0]
 8002fb6:	4770      	bx	lr

08002fb8 <EXTI_DeInit>:
 8002fb8:	b430      	push	{r4, r5}
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <EXTI_DeInit+0x30>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	f04f 55fc 	mov.w	r5, #528482304	; 0x1f800000
 8002fc2:	f06f 54fc 	mvn.w	r4, #528482304	; 0x1f800000
 8002fc6:	200c      	movs	r0, #12
 8002fc8:	2103      	movs	r1, #3
 8002fca:	601d      	str	r5, [r3, #0]
 8002fcc:	605a      	str	r2, [r3, #4]
 8002fce:	609a      	str	r2, [r3, #8]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	611a      	str	r2, [r3, #16]
 8002fd4:	615c      	str	r4, [r3, #20]
 8002fd6:	6218      	str	r0, [r3, #32]
 8002fd8:	bc30      	pop	{r4, r5}
 8002fda:	625a      	str	r2, [r3, #36]	; 0x24
 8002fdc:	629a      	str	r2, [r3, #40]	; 0x28
 8002fde:	62da      	str	r2, [r3, #44]	; 0x2c
 8002fe0:	631a      	str	r2, [r3, #48]	; 0x30
 8002fe2:	6359      	str	r1, [r3, #52]	; 0x34
 8002fe4:	4770      	bx	lr
 8002fe6:	bf00      	nop
 8002fe8:	40010400 	.word	0x40010400

08002fec <EXTI_Init>:
 8002fec:	7983      	ldrb	r3, [r0, #6]
 8002fee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d059      	beq.n	80030a8 <EXTI_Init+0xbc>
 8002ff4:	6803      	ldr	r3, [r0, #0]
 8002ff6:	7902      	ldrb	r2, [r0, #4]
 8002ff8:	7944      	ldrb	r4, [r0, #5]
 8002ffa:	f8df e100 	ldr.w	lr, [pc, #256]	; 80030fc <EXTI_Init+0x110>
 8002ffe:	4e3d      	ldr	r6, [pc, #244]	; (80030f4 <EXTI_Init+0x108>)
 8003000:	4d3d      	ldr	r5, [pc, #244]	; (80030f8 <EXTI_Init+0x10c>)
 8003002:	f023 011f 	bic.w	r1, r3, #31
 8003006:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 800300a:	f501 3182 	add.w	r1, r1, #66560	; 0x10400
 800300e:	f003 071f 	and.w	r7, r3, #31
 8003012:	f8d1 c000 	ldr.w	ip, [r1]
 8003016:	2301      	movs	r3, #1
 8003018:	fa03 f707 	lsl.w	r7, r3, r7
 800301c:	ea2c 0707 	bic.w	r7, ip, r7
 8003020:	600f      	str	r7, [r1, #0]
 8003022:	6801      	ldr	r1, [r0, #0]
 8003024:	f021 0c1f 	bic.w	ip, r1, #31
 8003028:	f001 011f 	and.w	r1, r1, #31
 800302c:	f85c 700e 	ldr.w	r7, [ip, lr]
 8003030:	fa03 f101 	lsl.w	r1, r3, r1
 8003034:	ea27 0101 	bic.w	r1, r7, r1
 8003038:	f84c 100e 	str.w	r1, [ip, lr]
 800303c:	6801      	ldr	r1, [r0, #0]
 800303e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8003042:	f021 071f 	bic.w	r7, r1, #31
 8003046:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800304a:	f001 011f 	and.w	r1, r1, #31
 800304e:	f852 e007 	ldr.w	lr, [r2, r7]
 8003052:	fa03 f101 	lsl.w	r1, r3, r1
 8003056:	ea4e 0101 	orr.w	r1, lr, r1
 800305a:	51d1      	str	r1, [r2, r7]
 800305c:	6802      	ldr	r2, [r0, #0]
 800305e:	f022 071f 	bic.w	r7, r2, #31
 8003062:	f002 021f 	and.w	r2, r2, #31
 8003066:	59b9      	ldr	r1, [r7, r6]
 8003068:	fa03 f202 	lsl.w	r2, r3, r2
 800306c:	ea21 0202 	bic.w	r2, r1, r2
 8003070:	51ba      	str	r2, [r7, r6]
 8003072:	6802      	ldr	r2, [r0, #0]
 8003074:	f022 071f 	bic.w	r7, r2, #31
 8003078:	f002 021f 	and.w	r2, r2, #31
 800307c:	5979      	ldr	r1, [r7, r5]
 800307e:	fa03 f202 	lsl.w	r2, r3, r2
 8003082:	ea21 0202 	bic.w	r2, r1, r2
 8003086:	2c10      	cmp	r4, #16
 8003088:	517a      	str	r2, [r7, r5]
 800308a:	d01f      	beq.n	80030cc <EXTI_Init+0xe0>
 800308c:	6801      	ldr	r1, [r0, #0]
 800308e:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8003092:	f021 001f 	bic.w	r0, r1, #31
 8003096:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 800309a:	f001 011f 	and.w	r1, r1, #31
 800309e:	5814      	ldr	r4, [r2, r0]
 80030a0:	408b      	lsls	r3, r1
 80030a2:	4323      	orrs	r3, r4
 80030a4:	5013      	str	r3, [r2, r0]
 80030a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030a8:	7903      	ldrb	r3, [r0, #4]
 80030aa:	6802      	ldr	r2, [r0, #0]
 80030ac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030b0:	f022 041f 	bic.w	r4, r2, #31
 80030b4:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 80030b8:	f002 021f 	and.w	r2, r2, #31
 80030bc:	5919      	ldr	r1, [r3, r4]
 80030be:	2001      	movs	r0, #1
 80030c0:	fa00 f202 	lsl.w	r2, r0, r2
 80030c4:	ea21 0202 	bic.w	r2, r1, r2
 80030c8:	511a      	str	r2, [r3, r4]
 80030ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030cc:	6802      	ldr	r2, [r0, #0]
 80030ce:	f022 011f 	bic.w	r1, r2, #31
 80030d2:	f002 021f 	and.w	r2, r2, #31
 80030d6:	598c      	ldr	r4, [r1, r6]
 80030d8:	fa03 f202 	lsl.w	r2, r3, r2
 80030dc:	4322      	orrs	r2, r4
 80030de:	518a      	str	r2, [r1, r6]
 80030e0:	6802      	ldr	r2, [r0, #0]
 80030e2:	f022 011f 	bic.w	r1, r2, #31
 80030e6:	f002 021f 	and.w	r2, r2, #31
 80030ea:	5948      	ldr	r0, [r1, r5]
 80030ec:	4093      	lsls	r3, r2
 80030ee:	4303      	orrs	r3, r0
 80030f0:	514b      	str	r3, [r1, r5]
 80030f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030f4:	40010408 	.word	0x40010408
 80030f8:	4001040c 	.word	0x4001040c
 80030fc:	40010404 	.word	0x40010404

08003100 <EXTI_StructInit>:
 8003100:	2300      	movs	r3, #0
 8003102:	2210      	movs	r2, #16
 8003104:	7142      	strb	r2, [r0, #5]
 8003106:	6003      	str	r3, [r0, #0]
 8003108:	7103      	strb	r3, [r0, #4]
 800310a:	7183      	strb	r3, [r0, #6]
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop

08003110 <EXTI_GenerateSWInterrupt>:
 8003110:	f020 011f 	bic.w	r1, r0, #31
 8003114:	4a05      	ldr	r2, [pc, #20]	; (800312c <EXTI_GenerateSWInterrupt+0x1c>)
 8003116:	b410      	push	{r4}
 8003118:	f000 001f 	and.w	r0, r0, #31
 800311c:	588c      	ldr	r4, [r1, r2]
 800311e:	2301      	movs	r3, #1
 8003120:	4083      	lsls	r3, r0
 8003122:	4323      	orrs	r3, r4
 8003124:	508b      	str	r3, [r1, r2]
 8003126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40010410 	.word	0x40010410

08003130 <EXTI_GetFlagStatus>:
 8003130:	f020 021f 	bic.w	r2, r0, #31
 8003134:	4b05      	ldr	r3, [pc, #20]	; (800314c <EXTI_GetFlagStatus+0x1c>)
 8003136:	f000 001f 	and.w	r0, r0, #31
 800313a:	58d2      	ldr	r2, [r2, r3]
 800313c:	2301      	movs	r3, #1
 800313e:	4083      	lsls	r3, r0
 8003140:	421a      	tst	r2, r3
 8003142:	bf14      	ite	ne
 8003144:	2001      	movne	r0, #1
 8003146:	2000      	moveq	r0, #0
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	40010414 	.word	0x40010414

08003150 <EXTI_ClearFlag>:
 8003150:	f000 011f 	and.w	r1, r0, #31
 8003154:	2301      	movs	r3, #1
 8003156:	f020 001f 	bic.w	r0, r0, #31
 800315a:	4a02      	ldr	r2, [pc, #8]	; (8003164 <EXTI_ClearFlag+0x14>)
 800315c:	408b      	lsls	r3, r1
 800315e:	5083      	str	r3, [r0, r2]
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	40010414 	.word	0x40010414

08003168 <EXTI_GetITStatus>:
 8003168:	f020 031f 	bic.w	r3, r0, #31
 800316c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003170:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
 8003174:	f000 001f 	and.w	r0, r0, #31
 8003178:	2201      	movs	r2, #1
 800317a:	6819      	ldr	r1, [r3, #0]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	4082      	lsls	r2, r0
 8003180:	ea13 0002 	ands.w	r0, r3, r2
 8003184:	d003      	beq.n	800318e <EXTI_GetITStatus+0x26>
 8003186:	4211      	tst	r1, r2
 8003188:	bf14      	ite	ne
 800318a:	2001      	movne	r0, #1
 800318c:	2000      	moveq	r0, #0
 800318e:	4770      	bx	lr

08003190 <EXTI_ClearITPendingBit>:
 8003190:	f000 011f 	and.w	r1, r0, #31
 8003194:	2301      	movs	r3, #1
 8003196:	f020 001f 	bic.w	r0, r0, #31
 800319a:	4a02      	ldr	r2, [pc, #8]	; (80031a4 <EXTI_ClearITPendingBit+0x14>)
 800319c:	408b      	lsls	r3, r1
 800319e:	5083      	str	r3, [r0, r2]
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	40010414 	.word	0x40010414

080031a8 <GPIO_DeInit>:
 80031a8:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80031ac:	b508      	push	{r3, lr}
 80031ae:	d01b      	beq.n	80031e8 <GPIO_DeInit+0x40>
 80031b0:	4b2b      	ldr	r3, [pc, #172]	; (8003260 <GPIO_DeInit+0xb8>)
 80031b2:	4298      	cmp	r0, r3
 80031b4:	d024      	beq.n	8003200 <GPIO_DeInit+0x58>
 80031b6:	4b2b      	ldr	r3, [pc, #172]	; (8003264 <GPIO_DeInit+0xbc>)
 80031b8:	4298      	cmp	r0, r3
 80031ba:	d02d      	beq.n	8003218 <GPIO_DeInit+0x70>
 80031bc:	4b2a      	ldr	r3, [pc, #168]	; (8003268 <GPIO_DeInit+0xc0>)
 80031be:	4298      	cmp	r0, r3
 80031c0:	d036      	beq.n	8003230 <GPIO_DeInit+0x88>
 80031c2:	4b2a      	ldr	r3, [pc, #168]	; (800326c <GPIO_DeInit+0xc4>)
 80031c4:	4298      	cmp	r0, r3
 80031c6:	d03f      	beq.n	8003248 <GPIO_DeInit+0xa0>
 80031c8:	4b29      	ldr	r3, [pc, #164]	; (8003270 <GPIO_DeInit+0xc8>)
 80031ca:	4298      	cmp	r0, r3
 80031cc:	d000      	beq.n	80031d0 <GPIO_DeInit+0x28>
 80031ce:	bd08      	pop	{r3, pc}
 80031d0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80031d4:	2101      	movs	r1, #1
 80031d6:	f000 fbf9 	bl	80039cc <RCC_AHBPeriphResetCmd>
 80031da:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80031de:	2100      	movs	r1, #0
 80031e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80031e4:	f000 bbf2 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 80031e8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80031ec:	2101      	movs	r1, #1
 80031ee:	f000 fbed 	bl	80039cc <RCC_AHBPeriphResetCmd>
 80031f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80031f6:	2100      	movs	r1, #0
 80031f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80031fc:	f000 bbe6 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8003200:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003204:	2101      	movs	r1, #1
 8003206:	f000 fbe1 	bl	80039cc <RCC_AHBPeriphResetCmd>
 800320a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800320e:	2100      	movs	r1, #0
 8003210:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003214:	f000 bbda 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8003218:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800321c:	2101      	movs	r1, #1
 800321e:	f000 fbd5 	bl	80039cc <RCC_AHBPeriphResetCmd>
 8003222:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003226:	2100      	movs	r1, #0
 8003228:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800322c:	f000 bbce 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8003230:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003234:	2101      	movs	r1, #1
 8003236:	f000 fbc9 	bl	80039cc <RCC_AHBPeriphResetCmd>
 800323a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800323e:	2100      	movs	r1, #0
 8003240:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003244:	f000 bbc2 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8003248:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800324c:	2101      	movs	r1, #1
 800324e:	f000 fbbd 	bl	80039cc <RCC_AHBPeriphResetCmd>
 8003252:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003256:	2100      	movs	r1, #0
 8003258:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800325c:	f000 bbb6 	b.w	80039cc <RCC_AHBPeriphResetCmd>
 8003260:	48000400 	.word	0x48000400
 8003264:	48000800 	.word	0x48000800
 8003268:	48000c00 	.word	0x48000c00
 800326c:	48001000 	.word	0x48001000
 8003270:	48001400 	.word	0x48001400

08003274 <GPIO_Init>:
 8003274:	2200      	movs	r2, #0
 8003276:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800327a:	4613      	mov	r3, r2
 800327c:	f8d1 e000 	ldr.w	lr, [r1]
 8003280:	2701      	movs	r7, #1
 8003282:	f04f 0c03 	mov.w	ip, #3
 8003286:	e004      	b.n	8003292 <GPIO_Init+0x1e>
 8003288:	3301      	adds	r3, #1
 800328a:	2b10      	cmp	r3, #16
 800328c:	f102 0202 	add.w	r2, r2, #2
 8003290:	d025      	beq.n	80032de <GPIO_Init+0x6a>
 8003292:	fa07 f403 	lsl.w	r4, r7, r3
 8003296:	ea04 050e 	and.w	r5, r4, lr
 800329a:	42a5      	cmp	r5, r4
 800329c:	d1f4      	bne.n	8003288 <GPIO_Init+0x14>
 800329e:	790e      	ldrb	r6, [r1, #4]
 80032a0:	1e74      	subs	r4, r6, #1
 80032a2:	2c01      	cmp	r4, #1
 80032a4:	fa0c f402 	lsl.w	r4, ip, r2
 80032a8:	d91b      	bls.n	80032e2 <GPIO_Init+0x6e>
 80032aa:	43e4      	mvns	r4, r4
 80032ac:	6805      	ldr	r5, [r0, #0]
 80032ae:	f891 8007 	ldrb.w	r8, [r1, #7]
 80032b2:	402c      	ands	r4, r5
 80032b4:	6004      	str	r4, [r0, #0]
 80032b6:	6804      	ldr	r4, [r0, #0]
 80032b8:	4096      	lsls	r6, r2
 80032ba:	4326      	orrs	r6, r4
 80032bc:	6006      	str	r6, [r0, #0]
 80032be:	68c4      	ldr	r4, [r0, #12]
 80032c0:	fa0c f502 	lsl.w	r5, ip, r2
 80032c4:	ea24 0405 	bic.w	r4, r4, r5
 80032c8:	60c4      	str	r4, [r0, #12]
 80032ca:	68c5      	ldr	r5, [r0, #12]
 80032cc:	fa08 f402 	lsl.w	r4, r8, r2
 80032d0:	3301      	adds	r3, #1
 80032d2:	432c      	orrs	r4, r5
 80032d4:	2b10      	cmp	r3, #16
 80032d6:	60c4      	str	r4, [r0, #12]
 80032d8:	f102 0202 	add.w	r2, r2, #2
 80032dc:	d1d9      	bne.n	8003292 <GPIO_Init+0x1e>
 80032de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80032e2:	f8d0 a008 	ldr.w	sl, [r0, #8]
 80032e6:	f891 8005 	ldrb.w	r8, [r1, #5]
 80032ea:	f891 9006 	ldrb.w	r9, [r1, #6]
 80032ee:	fa0c f402 	lsl.w	r4, ip, r2
 80032f2:	43e4      	mvns	r4, r4
 80032f4:	ea04 0a0a 	and.w	sl, r4, sl
 80032f8:	f8c0 a008 	str.w	sl, [r0, #8]
 80032fc:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8003300:	fa08 f802 	lsl.w	r8, r8, r2
 8003304:	ea48 080a 	orr.w	r8, r8, sl
 8003308:	f8c0 8008 	str.w	r8, [r0, #8]
 800330c:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 8003310:	fa1f f888 	uxth.w	r8, r8
 8003314:	ea28 0805 	bic.w	r8, r8, r5
 8003318:	f8a0 8004 	strh.w	r8, [r0, #4]
 800331c:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 8003320:	fa09 f903 	lsl.w	r9, r9, r3
 8003324:	ea49 0508 	orr.w	r5, r9, r8
 8003328:	b2ad      	uxth	r5, r5
 800332a:	8085      	strh	r5, [r0, #4]
 800332c:	e7be      	b.n	80032ac <GPIO_Init+0x38>
 800332e:	bf00      	nop

08003330 <GPIO_StructInit>:
 8003330:	2300      	movs	r3, #0
 8003332:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003336:	2201      	movs	r2, #1
 8003338:	6001      	str	r1, [r0, #0]
 800333a:	7142      	strb	r2, [r0, #5]
 800333c:	7103      	strb	r3, [r0, #4]
 800333e:	7183      	strb	r3, [r0, #6]
 8003340:	71c3      	strb	r3, [r0, #7]
 8003342:	4770      	bx	lr

08003344 <GPIO_PinLockConfig>:
 8003344:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
 8003348:	61c3      	str	r3, [r0, #28]
 800334a:	61c1      	str	r1, [r0, #28]
 800334c:	61c3      	str	r3, [r0, #28]
 800334e:	69c3      	ldr	r3, [r0, #28]
 8003350:	69c3      	ldr	r3, [r0, #28]
 8003352:	4770      	bx	lr

08003354 <GPIO_ReadInputDataBit>:
 8003354:	8a03      	ldrh	r3, [r0, #16]
 8003356:	4219      	tst	r1, r3
 8003358:	bf14      	ite	ne
 800335a:	2001      	movne	r0, #1
 800335c:	2000      	moveq	r0, #0
 800335e:	4770      	bx	lr

08003360 <GPIO_ReadInputData>:
 8003360:	8a00      	ldrh	r0, [r0, #16]
 8003362:	b280      	uxth	r0, r0
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop

08003368 <GPIO_ReadOutputDataBit>:
 8003368:	8a83      	ldrh	r3, [r0, #20]
 800336a:	4219      	tst	r1, r3
 800336c:	bf14      	ite	ne
 800336e:	2001      	movne	r0, #1
 8003370:	2000      	moveq	r0, #0
 8003372:	4770      	bx	lr

08003374 <GPIO_ReadOutputData>:
 8003374:	8a80      	ldrh	r0, [r0, #20]
 8003376:	b280      	uxth	r0, r0
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop

0800337c <GPIO_SetBits>:
 800337c:	6181      	str	r1, [r0, #24]
 800337e:	4770      	bx	lr

08003380 <GPIO_ResetBits>:
 8003380:	8501      	strh	r1, [r0, #40]	; 0x28
 8003382:	4770      	bx	lr

08003384 <GPIO_WriteBit>:
 8003384:	b90a      	cbnz	r2, 800338a <GPIO_WriteBit+0x6>
 8003386:	8501      	strh	r1, [r0, #40]	; 0x28
 8003388:	4770      	bx	lr
 800338a:	6181      	str	r1, [r0, #24]
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop

08003390 <GPIO_Write>:
 8003390:	8281      	strh	r1, [r0, #20]
 8003392:	4770      	bx	lr

08003394 <GPIO_PinAFConfig>:
 8003394:	08cb      	lsrs	r3, r1, #3
 8003396:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800339a:	f001 0107 	and.w	r1, r1, #7
 800339e:	b410      	push	{r4}
 80033a0:	0089      	lsls	r1, r1, #2
 80033a2:	6a04      	ldr	r4, [r0, #32]
 80033a4:	230f      	movs	r3, #15
 80033a6:	408b      	lsls	r3, r1
 80033a8:	ea24 0303 	bic.w	r3, r4, r3
 80033ac:	6203      	str	r3, [r0, #32]
 80033ae:	6a03      	ldr	r3, [r0, #32]
 80033b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80033b4:	408a      	lsls	r2, r1
 80033b6:	4313      	orrs	r3, r2
 80033b8:	6203      	str	r3, [r0, #32]
 80033ba:	4770      	bx	lr

080033bc <NVIC_PriorityGroupConfig>:
 80033bc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80033c0:	4b02      	ldr	r3, [pc, #8]	; (80033cc <NVIC_PriorityGroupConfig+0x10>)
 80033c2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80033c6:	60d8      	str	r0, [r3, #12]
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	e000ed00 	.word	0xe000ed00

080033d0 <NVIC_Init>:
 80033d0:	78c3      	ldrb	r3, [r0, #3]
 80033d2:	b95b      	cbnz	r3, 80033ec <NVIC_Init+0x1c>
 80033d4:	7803      	ldrb	r3, [r0, #0]
 80033d6:	4818      	ldr	r0, [pc, #96]	; (8003438 <NVIC_Init+0x68>)
 80033d8:	095a      	lsrs	r2, r3, #5
 80033da:	3220      	adds	r2, #32
 80033dc:	f003 031f 	and.w	r3, r3, #31
 80033e0:	2101      	movs	r1, #1
 80033e2:	fa01 f303 	lsl.w	r3, r1, r3
 80033e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80033ea:	4770      	bx	lr
 80033ec:	b4f0      	push	{r4, r5, r6, r7}
 80033ee:	4a13      	ldr	r2, [pc, #76]	; (800343c <NVIC_Init+0x6c>)
 80033f0:	7843      	ldrb	r3, [r0, #1]
 80033f2:	68d2      	ldr	r2, [r2, #12]
 80033f4:	7885      	ldrb	r5, [r0, #2]
 80033f6:	7801      	ldrb	r1, [r0, #0]
 80033f8:	4c0f      	ldr	r4, [pc, #60]	; (8003438 <NVIC_Init+0x68>)
 80033fa:	43d2      	mvns	r2, r2
 80033fc:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8003400:	260f      	movs	r6, #15
 8003402:	40d6      	lsrs	r6, r2
 8003404:	f1c2 0704 	rsb	r7, r2, #4
 8003408:	fa03 f207 	lsl.w	r2, r3, r7
 800340c:	ea06 0305 	and.w	r3, r6, r5
 8003410:	4313      	orrs	r3, r2
 8003412:	f101 4260 	add.w	r2, r1, #3758096384	; 0xe0000000
 8003416:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
 800341a:	011b      	lsls	r3, r3, #4
 800341c:	b2db      	uxtb	r3, r3
 800341e:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
 8003422:	7803      	ldrb	r3, [r0, #0]
 8003424:	2201      	movs	r2, #1
 8003426:	f003 011f 	and.w	r1, r3, #31
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	408a      	lsls	r2, r1
 800342e:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
 8003432:	bcf0      	pop	{r4, r5, r6, r7}
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	e000e100 	.word	0xe000e100
 800343c:	e000ed00 	.word	0xe000ed00

08003440 <NVIC_SetVectorTable>:
 8003440:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8003444:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8003448:	4b01      	ldr	r3, [pc, #4]	; (8003450 <NVIC_SetVectorTable+0x10>)
 800344a:	4308      	orrs	r0, r1
 800344c:	6098      	str	r0, [r3, #8]
 800344e:	4770      	bx	lr
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <NVIC_SystemLPConfig>:
 8003454:	4a04      	ldr	r2, [pc, #16]	; (8003468 <NVIC_SystemLPConfig+0x14>)
 8003456:	6913      	ldr	r3, [r2, #16]
 8003458:	b919      	cbnz	r1, 8003462 <NVIC_SystemLPConfig+0xe>
 800345a:	ea23 0000 	bic.w	r0, r3, r0
 800345e:	6110      	str	r0, [r2, #16]
 8003460:	4770      	bx	lr
 8003462:	4318      	orrs	r0, r3
 8003464:	6110      	str	r0, [r2, #16]
 8003466:	4770      	bx	lr
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <SysTick_CLKSourceConfig>:
 800346c:	4a04      	ldr	r2, [pc, #16]	; (8003480 <SysTick_CLKSourceConfig+0x14>)
 800346e:	6813      	ldr	r3, [r2, #0]
 8003470:	2804      	cmp	r0, #4
 8003472:	bf0c      	ite	eq
 8003474:	f043 0304 	orreq.w	r3, r3, #4
 8003478:	f023 0304 	bicne.w	r3, r3, #4
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	4770      	bx	lr
 8003480:	e000e010 	.word	0xe000e010

08003484 <RCC_DeInit>:
 8003484:	4b11      	ldr	r3, [pc, #68]	; (80034cc <RCC_DeInit+0x48>)
 8003486:	4a12      	ldr	r2, [pc, #72]	; (80034d0 <RCC_DeInit+0x4c>)
 8003488:	6818      	ldr	r0, [r3, #0]
 800348a:	4912      	ldr	r1, [pc, #72]	; (80034d4 <RCC_DeInit+0x50>)
 800348c:	f040 0001 	orr.w	r0, r0, #1
 8003490:	6018      	str	r0, [r3, #0]
 8003492:	6858      	ldr	r0, [r3, #4]
 8003494:	4002      	ands	r2, r0
 8003496:	605a      	str	r2, [r3, #4]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800349e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80034b2:	605a      	str	r2, [r3, #4]
 80034b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034b6:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 80034ba:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80034be:	62da      	str	r2, [r3, #44]	; 0x2c
 80034c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80034c2:	2200      	movs	r2, #0
 80034c4:	4001      	ands	r1, r0
 80034c6:	6319      	str	r1, [r3, #48]	; 0x30
 80034c8:	609a      	str	r2, [r3, #8]
 80034ca:	4770      	bx	lr
 80034cc:	40021000 	.word	0x40021000
 80034d0:	f8ffc000 	.word	0xf8ffc000
 80034d4:	0f00fccc 	.word	0x0f00fccc

080034d8 <RCC_HSEConfig>:
 80034d8:	4b02      	ldr	r3, [pc, #8]	; (80034e4 <RCC_HSEConfig+0xc>)
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
 80034de:	7018      	strb	r0, [r3, #0]
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40021002 	.word	0x40021002

080034e8 <RCC_AdjustHSICalibrationValue>:
 80034e8:	4a03      	ldr	r2, [pc, #12]	; (80034f8 <RCC_AdjustHSICalibrationValue+0x10>)
 80034ea:	6813      	ldr	r3, [r2, #0]
 80034ec:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80034f0:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 80034f4:	6010      	str	r0, [r2, #0]
 80034f6:	4770      	bx	lr
 80034f8:	40021000 	.word	0x40021000

080034fc <RCC_HSICmd>:
 80034fc:	4b01      	ldr	r3, [pc, #4]	; (8003504 <RCC_HSICmd+0x8>)
 80034fe:	6018      	str	r0, [r3, #0]
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	42420000 	.word	0x42420000

08003508 <RCC_LSEConfig>:
 8003508:	4b06      	ldr	r3, [pc, #24]	; (8003524 <RCC_LSEConfig+0x1c>)
 800350a:	6a1a      	ldr	r2, [r3, #32]
 800350c:	f022 0201 	bic.w	r2, r2, #1
 8003510:	621a      	str	r2, [r3, #32]
 8003512:	6a1a      	ldr	r2, [r3, #32]
 8003514:	f022 0204 	bic.w	r2, r2, #4
 8003518:	621a      	str	r2, [r3, #32]
 800351a:	6a1a      	ldr	r2, [r3, #32]
 800351c:	4310      	orrs	r0, r2
 800351e:	6218      	str	r0, [r3, #32]
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40021000 	.word	0x40021000

08003528 <RCC_LSEDriveConfig>:
 8003528:	4b04      	ldr	r3, [pc, #16]	; (800353c <RCC_LSEDriveConfig+0x14>)
 800352a:	6a1a      	ldr	r2, [r3, #32]
 800352c:	f022 0218 	bic.w	r2, r2, #24
 8003530:	621a      	str	r2, [r3, #32]
 8003532:	6a1a      	ldr	r2, [r3, #32]
 8003534:	4310      	orrs	r0, r2
 8003536:	6218      	str	r0, [r3, #32]
 8003538:	4770      	bx	lr
 800353a:	bf00      	nop
 800353c:	40021000 	.word	0x40021000

08003540 <RCC_LSICmd>:
 8003540:	4b01      	ldr	r3, [pc, #4]	; (8003548 <RCC_LSICmd+0x8>)
 8003542:	6018      	str	r0, [r3, #0]
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	42420480 	.word	0x42420480

0800354c <RCC_PLLConfig>:
 800354c:	4a04      	ldr	r2, [pc, #16]	; (8003560 <RCC_PLLConfig+0x14>)
 800354e:	6853      	ldr	r3, [r2, #4]
 8003550:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8003554:	6053      	str	r3, [r2, #4]
 8003556:	6853      	ldr	r3, [r2, #4]
 8003558:	4319      	orrs	r1, r3
 800355a:	4308      	orrs	r0, r1
 800355c:	6050      	str	r0, [r2, #4]
 800355e:	4770      	bx	lr
 8003560:	40021000 	.word	0x40021000

08003564 <RCC_PLLCmd>:
 8003564:	4b01      	ldr	r3, [pc, #4]	; (800356c <RCC_PLLCmd+0x8>)
 8003566:	6018      	str	r0, [r3, #0]
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	42420060 	.word	0x42420060

08003570 <RCC_PREDIV1Config>:
 8003570:	4a03      	ldr	r2, [pc, #12]	; (8003580 <RCC_PREDIV1Config+0x10>)
 8003572:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8003574:	f023 030f 	bic.w	r3, r3, #15
 8003578:	4318      	orrs	r0, r3
 800357a:	62d0      	str	r0, [r2, #44]	; 0x2c
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	40021000 	.word	0x40021000

08003584 <RCC_ClockSecuritySystemCmd>:
 8003584:	4b01      	ldr	r3, [pc, #4]	; (800358c <RCC_ClockSecuritySystemCmd+0x8>)
 8003586:	6018      	str	r0, [r3, #0]
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	4242004c 	.word	0x4242004c

08003590 <RCC_MCOConfig>:
 8003590:	4b01      	ldr	r3, [pc, #4]	; (8003598 <RCC_MCOConfig+0x8>)
 8003592:	7018      	strb	r0, [r3, #0]
 8003594:	4770      	bx	lr
 8003596:	bf00      	nop
 8003598:	40021007 	.word	0x40021007

0800359c <RCC_SYSCLKConfig>:
 800359c:	4a03      	ldr	r2, [pc, #12]	; (80035ac <RCC_SYSCLKConfig+0x10>)
 800359e:	6853      	ldr	r3, [r2, #4]
 80035a0:	f023 0303 	bic.w	r3, r3, #3
 80035a4:	4318      	orrs	r0, r3
 80035a6:	6050      	str	r0, [r2, #4]
 80035a8:	4770      	bx	lr
 80035aa:	bf00      	nop
 80035ac:	40021000 	.word	0x40021000

080035b0 <RCC_GetSYSCLKSource>:
 80035b0:	4b02      	ldr	r3, [pc, #8]	; (80035bc <RCC_GetSYSCLKSource+0xc>)
 80035b2:	6858      	ldr	r0, [r3, #4]
 80035b4:	f000 000c 	and.w	r0, r0, #12
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40021000 	.word	0x40021000

080035c0 <RCC_HCLKConfig>:
 80035c0:	4a03      	ldr	r2, [pc, #12]	; (80035d0 <RCC_HCLKConfig+0x10>)
 80035c2:	6853      	ldr	r3, [r2, #4]
 80035c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035c8:	4318      	orrs	r0, r3
 80035ca:	6050      	str	r0, [r2, #4]
 80035cc:	4770      	bx	lr
 80035ce:	bf00      	nop
 80035d0:	40021000 	.word	0x40021000

080035d4 <RCC_PCLK1Config>:
 80035d4:	4a03      	ldr	r2, [pc, #12]	; (80035e4 <RCC_PCLK1Config+0x10>)
 80035d6:	6853      	ldr	r3, [r2, #4]
 80035d8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80035dc:	4318      	orrs	r0, r3
 80035de:	6050      	str	r0, [r2, #4]
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40021000 	.word	0x40021000

080035e8 <RCC_PCLK2Config>:
 80035e8:	4a03      	ldr	r2, [pc, #12]	; (80035f8 <RCC_PCLK2Config+0x10>)
 80035ea:	6853      	ldr	r3, [r2, #4]
 80035ec:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80035f0:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
 80035f4:	6050      	str	r0, [r2, #4]
 80035f6:	4770      	bx	lr
 80035f8:	40021000 	.word	0x40021000

080035fc <RCC_GetClocksFreq>:
 80035fc:	4a9e      	ldr	r2, [pc, #632]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80035fe:	6853      	ldr	r3, [r2, #4]
 8003600:	f003 030c 	and.w	r3, r3, #12
 8003604:	2b04      	cmp	r3, #4
 8003606:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003608:	f000 8104 	beq.w	8003814 <RCC_GetClocksFreq+0x218>
 800360c:	2b08      	cmp	r3, #8
 800360e:	f000 80ee 	beq.w	80037ee <RCC_GetClocksFreq+0x1f2>
 8003612:	499a      	ldr	r1, [pc, #616]	; (800387c <RCC_GetClocksFreq+0x280>)
 8003614:	6001      	str	r1, [r0, #0]
 8003616:	b103      	cbz	r3, 800361a <RCC_GetClocksFreq+0x1e>
 8003618:	2300      	movs	r3, #0
 800361a:	4d97      	ldr	r5, [pc, #604]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 800361c:	4c98      	ldr	r4, [pc, #608]	; (8003880 <RCC_GetClocksFreq+0x284>)
 800361e:	686a      	ldr	r2, [r5, #4]
 8003620:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8003624:	5ca6      	ldrb	r6, [r4, r2]
 8003626:	b2f6      	uxtb	r6, r6
 8003628:	fa21 f206 	lsr.w	r2, r1, r6
 800362c:	6042      	str	r2, [r0, #4]
 800362e:	686f      	ldr	r7, [r5, #4]
 8003630:	f3c7 2702 	ubfx	r7, r7, #8, #3
 8003634:	5de7      	ldrb	r7, [r4, r7]
 8003636:	fa22 fe07 	lsr.w	lr, r2, r7
 800363a:	f8c0 e008 	str.w	lr, [r0, #8]
 800363e:	686f      	ldr	r7, [r5, #4]
 8003640:	f3c7 27c2 	ubfx	r7, r7, #11, #3
 8003644:	5de7      	ldrb	r7, [r4, r7]
 8003646:	b2ff      	uxtb	r7, r7
 8003648:	40fa      	lsrs	r2, r7
 800364a:	60c2      	str	r2, [r0, #12]
 800364c:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 800364e:	f3c5 1504 	ubfx	r5, r5, #4, #5
 8003652:	eb04 0545 	add.w	r5, r4, r5, lsl #1
 8003656:	8a2d      	ldrh	r5, [r5, #16]
 8003658:	b2ad      	uxth	r5, r5
 800365a:	f015 0f10 	tst.w	r5, #16
 800365e:	bf1c      	itt	ne
 8003660:	fbb3 f5f5 	udivne	r5, r3, r5
 8003664:	6105      	strne	r5, [r0, #16]
 8003666:	4d84      	ldr	r5, [pc, #528]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 8003668:	bf08      	it	eq
 800366a:	6101      	streq	r1, [r0, #16]
 800366c:	6aed      	ldr	r5, [r5, #44]	; 0x2c
 800366e:	f3c5 2544 	ubfx	r5, r5, #9, #5
 8003672:	eb04 0445 	add.w	r4, r4, r5, lsl #1
 8003676:	8a24      	ldrh	r4, [r4, #16]
 8003678:	b2a4      	uxth	r4, r4
 800367a:	06e5      	lsls	r5, r4, #27
 800367c:	bf44      	itt	mi
 800367e:	fbb3 f4f4 	udivmi	r4, r3, r4
 8003682:	6144      	strmi	r4, [r0, #20]
 8003684:	4c7c      	ldr	r4, [pc, #496]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 8003686:	bf58      	it	pl
 8003688:	6141      	strpl	r1, [r0, #20]
 800368a:	6b24      	ldr	r4, [r4, #48]	; 0x30
 800368c:	06e5      	lsls	r5, r4, #27
 800368e:	bf5c      	itt	pl
 8003690:	4c7a      	ldrpl	r4, [pc, #488]	; (800387c <RCC_GetClocksFreq+0x280>)
 8003692:	6184      	strpl	r4, [r0, #24]
 8003694:	4c78      	ldr	r4, [pc, #480]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 8003696:	bf48      	it	mi
 8003698:	6181      	strmi	r1, [r0, #24]
 800369a:	6b24      	ldr	r4, [r4, #48]	; 0x30
 800369c:	06a4      	lsls	r4, r4, #26
 800369e:	bf5c      	itt	pl
 80036a0:	4c76      	ldrpl	r4, [pc, #472]	; (800387c <RCC_GetClocksFreq+0x280>)
 80036a2:	61c4      	strpl	r4, [r0, #28]
 80036a4:	4c74      	ldr	r4, [pc, #464]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036a6:	bf48      	it	mi
 80036a8:	61c1      	strmi	r1, [r0, #28]
 80036aa:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80036ac:	05ed      	lsls	r5, r5, #23
 80036ae:	d53b      	bpl.n	8003728 <RCC_GetClocksFreq+0x12c>
 80036b0:	428b      	cmp	r3, r1
 80036b2:	f000 80b9 	beq.w	8003828 <RCC_GetClocksFreq+0x22c>
 80036b6:	6202      	str	r2, [r0, #32]
 80036b8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80036ba:	6242      	str	r2, [r0, #36]	; 0x24
 80036bc:	4b6e      	ldr	r3, [pc, #440]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036be:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80036c0:	07a4      	lsls	r4, r4, #30
 80036c2:	f040 8082 	bne.w	80037ca <RCC_GetClocksFreq+0x1ce>
 80036c6:	6282      	str	r2, [r0, #40]	; 0x28
 80036c8:	4b6b      	ldr	r3, [pc, #428]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036cc:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 80036d0:	d166      	bne.n	80037a0 <RCC_GetClocksFreq+0x1a4>
 80036d2:	f8c0 e02c 	str.w	lr, [r0, #44]	; 0x2c
 80036d6:	4b68      	ldr	r3, [pc, #416]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036da:	f412 2f40 	tst.w	r2, #786432	; 0xc0000
 80036de:	d14a      	bne.n	8003776 <RCC_GetClocksFreq+0x17a>
 80036e0:	f8c0 e030 	str.w	lr, [r0, #48]	; 0x30
 80036e4:	4b64      	ldr	r3, [pc, #400]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036e8:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 80036ec:	d127      	bne.n	800373e <RCC_GetClocksFreq+0x142>
 80036ee:	f8c0 e034 	str.w	lr, [r0, #52]	; 0x34
 80036f2:	4b61      	ldr	r3, [pc, #388]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 80036f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036f6:	f412 0f40 	tst.w	r2, #12582912	; 0xc00000
 80036fa:	d039      	beq.n	8003770 <RCC_GetClocksFreq+0x174>
 80036fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80036fe:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8003702:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8003706:	f000 809e 	beq.w	8003846 <RCC_GetClocksFreq+0x24a>
 800370a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800370c:	f402 0240 	and.w	r2, r2, #12582912	; 0xc00000
 8003710:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8003714:	f000 80ac 	beq.w	8003870 <RCC_GetClocksFreq+0x274>
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800371e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003722:	f000 8092 	beq.w	800384a <RCC_GetClocksFreq+0x24e>
 8003726:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003728:	6202      	str	r2, [r0, #32]
 800372a:	6b24      	ldr	r4, [r4, #48]	; 0x30
 800372c:	05a5      	lsls	r5, r4, #22
 800372e:	d5c4      	bpl.n	80036ba <RCC_GetClocksFreq+0xbe>
 8003730:	428b      	cmp	r3, r1
 8003732:	d1c2      	bne.n	80036ba <RCC_GetClocksFreq+0xbe>
 8003734:	42b7      	cmp	r7, r6
 8003736:	d1c0      	bne.n	80036ba <RCC_GetClocksFreq+0xbe>
 8003738:	004b      	lsls	r3, r1, #1
 800373a:	6243      	str	r3, [r0, #36]	; 0x24
 800373c:	e7be      	b.n	80036bc <RCC_GetClocksFreq+0xc0>
 800373e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003740:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8003744:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8003748:	d068      	beq.n	800381c <RCC_GetClocksFreq+0x220>
 800374a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800374c:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8003750:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8003754:	d07c      	beq.n	8003850 <RCC_GetClocksFreq+0x254>
 8003756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003758:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800375c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003760:	bf04      	itt	eq
 8003762:	4b46      	ldreq	r3, [pc, #280]	; (800387c <RCC_GetClocksFreq+0x280>)
 8003764:	6343      	streq	r3, [r0, #52]	; 0x34
 8003766:	4b44      	ldr	r3, [pc, #272]	; (8003878 <RCC_GetClocksFreq+0x27c>)
 8003768:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800376a:	f412 0f40 	tst.w	r2, #12582912	; 0xc00000
 800376e:	d1c5      	bne.n	80036fc <RCC_GetClocksFreq+0x100>
 8003770:	f8c0 e038 	str.w	lr, [r0, #56]	; 0x38
 8003774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003776:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003778:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 800377c:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8003780:	d05b      	beq.n	800383a <RCC_GetClocksFreq+0x23e>
 8003782:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003784:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8003788:	f5b2 2f00 	cmp.w	r2, #524288	; 0x80000
 800378c:	d064      	beq.n	8003858 <RCC_GetClocksFreq+0x25c>
 800378e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003790:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003794:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003798:	bf04      	itt	eq
 800379a:	4b38      	ldreq	r3, [pc, #224]	; (800387c <RCC_GetClocksFreq+0x280>)
 800379c:	6303      	streq	r3, [r0, #48]	; 0x30
 800379e:	e7a1      	b.n	80036e4 <RCC_GetClocksFreq+0xe8>
 80037a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037a2:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80037a6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80037aa:	d039      	beq.n	8003820 <RCC_GetClocksFreq+0x224>
 80037ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037ae:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
 80037b2:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 80037b6:	d053      	beq.n	8003860 <RCC_GetClocksFreq+0x264>
 80037b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80037be:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80037c2:	bf04      	itt	eq
 80037c4:	4b2d      	ldreq	r3, [pc, #180]	; (800387c <RCC_GetClocksFreq+0x280>)
 80037c6:	62c3      	streq	r3, [r0, #44]	; 0x2c
 80037c8:	e785      	b.n	80036d6 <RCC_GetClocksFreq+0xda>
 80037ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037cc:	f002 0203 	and.w	r2, r2, #3
 80037d0:	2a01      	cmp	r2, #1
 80037d2:	d027      	beq.n	8003824 <RCC_GetClocksFreq+0x228>
 80037d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037d6:	f002 0203 	and.w	r2, r2, #3
 80037da:	2a02      	cmp	r2, #2
 80037dc:	d044      	beq.n	8003868 <RCC_GetClocksFreq+0x26c>
 80037de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e0:	f003 0303 	and.w	r3, r3, #3
 80037e4:	2b03      	cmp	r3, #3
 80037e6:	bf04      	itt	eq
 80037e8:	4b24      	ldreq	r3, [pc, #144]	; (800387c <RCC_GetClocksFreq+0x280>)
 80037ea:	6283      	streq	r3, [r0, #40]	; 0x28
 80037ec:	e76c      	b.n	80036c8 <RCC_GetClocksFreq+0xcc>
 80037ee:	6853      	ldr	r3, [r2, #4]
 80037f0:	6854      	ldr	r4, [r2, #4]
 80037f2:	f3c3 4383 	ubfx	r3, r3, #18, #4
 80037f6:	1c99      	adds	r1, r3, #2
 80037f8:	03e3      	lsls	r3, r4, #15
 80037fa:	d520      	bpl.n	800383e <RCC_GetClocksFreq+0x242>
 80037fc:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80037fe:	4a1f      	ldr	r2, [pc, #124]	; (800387c <RCC_GetClocksFreq+0x280>)
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	3301      	adds	r3, #1
 8003806:	fbb2 f3f3 	udiv	r3, r2, r3
 800380a:	fb01 f303 	mul.w	r3, r1, r3
 800380e:	6003      	str	r3, [r0, #0]
 8003810:	4619      	mov	r1, r3
 8003812:	e702      	b.n	800361a <RCC_GetClocksFreq+0x1e>
 8003814:	4919      	ldr	r1, [pc, #100]	; (800387c <RCC_GetClocksFreq+0x280>)
 8003816:	6001      	str	r1, [r0, #0]
 8003818:	2300      	movs	r3, #0
 800381a:	e6fe      	b.n	800361a <RCC_GetClocksFreq+0x1e>
 800381c:	6341      	str	r1, [r0, #52]	; 0x34
 800381e:	e768      	b.n	80036f2 <RCC_GetClocksFreq+0xf6>
 8003820:	62c1      	str	r1, [r0, #44]	; 0x2c
 8003822:	e758      	b.n	80036d6 <RCC_GetClocksFreq+0xda>
 8003824:	6281      	str	r1, [r0, #40]	; 0x28
 8003826:	e74f      	b.n	80036c8 <RCC_GetClocksFreq+0xcc>
 8003828:	42b7      	cmp	r7, r6
 800382a:	f47f af44 	bne.w	80036b6 <RCC_GetClocksFreq+0xba>
 800382e:	004b      	lsls	r3, r1, #1
 8003830:	6203      	str	r3, [r0, #32]
 8003832:	6b24      	ldr	r4, [r4, #48]	; 0x30
 8003834:	05a6      	lsls	r6, r4, #22
 8003836:	d480      	bmi.n	800373a <RCC_GetClocksFreq+0x13e>
 8003838:	e73f      	b.n	80036ba <RCC_GetClocksFreq+0xbe>
 800383a:	6301      	str	r1, [r0, #48]	; 0x30
 800383c:	e752      	b.n	80036e4 <RCC_GetClocksFreq+0xe8>
 800383e:	4b11      	ldr	r3, [pc, #68]	; (8003884 <RCC_GetClocksFreq+0x288>)
 8003840:	fb03 f301 	mul.w	r3, r3, r1
 8003844:	e7e3      	b.n	800380e <RCC_GetClocksFreq+0x212>
 8003846:	6381      	str	r1, [r0, #56]	; 0x38
 8003848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800384a:	4b0c      	ldr	r3, [pc, #48]	; (800387c <RCC_GetClocksFreq+0x280>)
 800384c:	6383      	str	r3, [r0, #56]	; 0x38
 800384e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003850:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003854:	6343      	str	r3, [r0, #52]	; 0x34
 8003856:	e74c      	b.n	80036f2 <RCC_GetClocksFreq+0xf6>
 8003858:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800385c:	6303      	str	r3, [r0, #48]	; 0x30
 800385e:	e741      	b.n	80036e4 <RCC_GetClocksFreq+0xe8>
 8003860:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003864:	62c3      	str	r3, [r0, #44]	; 0x2c
 8003866:	e736      	b.n	80036d6 <RCC_GetClocksFreq+0xda>
 8003868:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800386c:	6283      	str	r3, [r0, #40]	; 0x28
 800386e:	e72b      	b.n	80036c8 <RCC_GetClocksFreq+0xcc>
 8003870:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003874:	6383      	str	r3, [r0, #56]	; 0x38
 8003876:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003878:	40021000 	.word	0x40021000
 800387c:	007a1200 	.word	0x007a1200
 8003880:	200001a4 	.word	0x200001a4
 8003884:	003d0900 	.word	0x003d0900

08003888 <RCC_ADCCLKConfig>:
 8003888:	4a06      	ldr	r2, [pc, #24]	; (80038a4 <RCC_ADCCLKConfig+0x1c>)
 800388a:	0f03      	lsrs	r3, r0, #28
 800388c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800388e:	bf14      	ite	ne
 8003890:	f423 5378 	bicne.w	r3, r3, #15872	; 0x3e00
 8003894:	f423 73f8 	biceq.w	r3, r3, #496	; 0x1f0
 8003898:	62d3      	str	r3, [r2, #44]	; 0x2c
 800389a:	4a02      	ldr	r2, [pc, #8]	; (80038a4 <RCC_ADCCLKConfig+0x1c>)
 800389c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800389e:	4318      	orrs	r0, r3
 80038a0:	62d0      	str	r0, [r2, #44]	; 0x2c
 80038a2:	4770      	bx	lr
 80038a4:	40021000 	.word	0x40021000

080038a8 <RCC_I2CCLKConfig>:
 80038a8:	4a06      	ldr	r2, [pc, #24]	; (80038c4 <RCC_I2CCLKConfig+0x1c>)
 80038aa:	0f03      	lsrs	r3, r0, #28
 80038ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038ae:	bf14      	ite	ne
 80038b0:	f023 0320 	bicne.w	r3, r3, #32
 80038b4:	f023 0310 	biceq.w	r3, r3, #16
 80038b8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ba:	4a02      	ldr	r2, [pc, #8]	; (80038c4 <RCC_I2CCLKConfig+0x1c>)
 80038bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038be:	4318      	orrs	r0, r3
 80038c0:	6310      	str	r0, [r2, #48]	; 0x30
 80038c2:	4770      	bx	lr
 80038c4:	40021000 	.word	0x40021000

080038c8 <RCC_TIMCLKConfig>:
 80038c8:	4a06      	ldr	r2, [pc, #24]	; (80038e4 <RCC_TIMCLKConfig+0x1c>)
 80038ca:	0f03      	lsrs	r3, r0, #28
 80038cc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038ce:	bf14      	ite	ne
 80038d0:	f423 7300 	bicne.w	r3, r3, #512	; 0x200
 80038d4:	f423 7380 	biceq.w	r3, r3, #256	; 0x100
 80038d8:	6313      	str	r3, [r2, #48]	; 0x30
 80038da:	4a02      	ldr	r2, [pc, #8]	; (80038e4 <RCC_TIMCLKConfig+0x1c>)
 80038dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038de:	4318      	orrs	r0, r3
 80038e0:	6310      	str	r0, [r2, #48]	; 0x30
 80038e2:	4770      	bx	lr
 80038e4:	40021000 	.word	0x40021000

080038e8 <RCC_USARTCLKConfig>:
 80038e8:	0f03      	lsrs	r3, r0, #28
 80038ea:	3b01      	subs	r3, #1
 80038ec:	2b04      	cmp	r3, #4
 80038ee:	d809      	bhi.n	8003904 <RCC_USARTCLKConfig+0x1c>
 80038f0:	e8df f003 	tbb	[pc, r3]
 80038f4:	1f031913 	.word	0x1f031913
 80038f8:	0d          	.byte	0x0d
 80038f9:	00          	.byte	0x00
 80038fa:	4a11      	ldr	r2, [pc, #68]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 80038fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80038fe:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003902:	6313      	str	r3, [r2, #48]	; 0x30
 8003904:	4a0e      	ldr	r2, [pc, #56]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 8003906:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003908:	4318      	orrs	r0, r3
 800390a:	6310      	str	r0, [r2, #48]	; 0x30
 800390c:	4770      	bx	lr
 800390e:	4a0c      	ldr	r2, [pc, #48]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 8003910:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003912:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003916:	6313      	str	r3, [r2, #48]	; 0x30
 8003918:	e7f4      	b.n	8003904 <RCC_USARTCLKConfig+0x1c>
 800391a:	4a09      	ldr	r2, [pc, #36]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 800391c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800391e:	f023 0303 	bic.w	r3, r3, #3
 8003922:	6313      	str	r3, [r2, #48]	; 0x30
 8003924:	e7ee      	b.n	8003904 <RCC_USARTCLKConfig+0x1c>
 8003926:	4a06      	ldr	r2, [pc, #24]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 8003928:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800392a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800392e:	6313      	str	r3, [r2, #48]	; 0x30
 8003930:	e7e8      	b.n	8003904 <RCC_USARTCLKConfig+0x1c>
 8003932:	4a03      	ldr	r2, [pc, #12]	; (8003940 <RCC_USARTCLKConfig+0x58>)
 8003934:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003936:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800393a:	6313      	str	r3, [r2, #48]	; 0x30
 800393c:	e7e2      	b.n	8003904 <RCC_USARTCLKConfig+0x1c>
 800393e:	bf00      	nop
 8003940:	40021000 	.word	0x40021000

08003944 <RCC_USBCLKConfig>:
 8003944:	4b01      	ldr	r3, [pc, #4]	; (800394c <RCC_USBCLKConfig+0x8>)
 8003946:	6018      	str	r0, [r3, #0]
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	424200d8 	.word	0x424200d8

08003950 <RCC_RTCCLKConfig>:
 8003950:	4a02      	ldr	r2, [pc, #8]	; (800395c <RCC_RTCCLKConfig+0xc>)
 8003952:	6a13      	ldr	r3, [r2, #32]
 8003954:	4318      	orrs	r0, r3
 8003956:	6210      	str	r0, [r2, #32]
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	40021000 	.word	0x40021000

08003960 <RCC_I2SCLKConfig>:
 8003960:	4b01      	ldr	r3, [pc, #4]	; (8003968 <RCC_I2SCLKConfig+0x8>)
 8003962:	6018      	str	r0, [r3, #0]
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	424200dc 	.word	0x424200dc

0800396c <RCC_RTCCLKCmd>:
 800396c:	4b01      	ldr	r3, [pc, #4]	; (8003974 <RCC_RTCCLKCmd+0x8>)
 800396e:	6018      	str	r0, [r3, #0]
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	4242043c 	.word	0x4242043c

08003978 <RCC_BackupResetCmd>:
 8003978:	4b01      	ldr	r3, [pc, #4]	; (8003980 <RCC_BackupResetCmd+0x8>)
 800397a:	6018      	str	r0, [r3, #0]
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	42420440 	.word	0x42420440

08003984 <RCC_AHBPeriphClockCmd>:
 8003984:	4a04      	ldr	r2, [pc, #16]	; (8003998 <RCC_AHBPeriphClockCmd+0x14>)
 8003986:	6953      	ldr	r3, [r2, #20]
 8003988:	b919      	cbnz	r1, 8003992 <RCC_AHBPeriphClockCmd+0xe>
 800398a:	ea23 0000 	bic.w	r0, r3, r0
 800398e:	6150      	str	r0, [r2, #20]
 8003990:	4770      	bx	lr
 8003992:	4318      	orrs	r0, r3
 8003994:	6150      	str	r0, [r2, #20]
 8003996:	4770      	bx	lr
 8003998:	40021000 	.word	0x40021000

0800399c <RCC_APB2PeriphClockCmd>:
 800399c:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <RCC_APB2PeriphClockCmd+0x14>)
 800399e:	6993      	ldr	r3, [r2, #24]
 80039a0:	b919      	cbnz	r1, 80039aa <RCC_APB2PeriphClockCmd+0xe>
 80039a2:	ea23 0000 	bic.w	r0, r3, r0
 80039a6:	6190      	str	r0, [r2, #24]
 80039a8:	4770      	bx	lr
 80039aa:	4318      	orrs	r0, r3
 80039ac:	6190      	str	r0, [r2, #24]
 80039ae:	4770      	bx	lr
 80039b0:	40021000 	.word	0x40021000

080039b4 <RCC_APB1PeriphClockCmd>:
 80039b4:	4a04      	ldr	r2, [pc, #16]	; (80039c8 <RCC_APB1PeriphClockCmd+0x14>)
 80039b6:	69d3      	ldr	r3, [r2, #28]
 80039b8:	b919      	cbnz	r1, 80039c2 <RCC_APB1PeriphClockCmd+0xe>
 80039ba:	ea23 0000 	bic.w	r0, r3, r0
 80039be:	61d0      	str	r0, [r2, #28]
 80039c0:	4770      	bx	lr
 80039c2:	4318      	orrs	r0, r3
 80039c4:	61d0      	str	r0, [r2, #28]
 80039c6:	4770      	bx	lr
 80039c8:	40021000 	.word	0x40021000

080039cc <RCC_AHBPeriphResetCmd>:
 80039cc:	4a04      	ldr	r2, [pc, #16]	; (80039e0 <RCC_AHBPeriphResetCmd+0x14>)
 80039ce:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80039d0:	b919      	cbnz	r1, 80039da <RCC_AHBPeriphResetCmd+0xe>
 80039d2:	ea23 0000 	bic.w	r0, r3, r0
 80039d6:	6290      	str	r0, [r2, #40]	; 0x28
 80039d8:	4770      	bx	lr
 80039da:	4318      	orrs	r0, r3
 80039dc:	6290      	str	r0, [r2, #40]	; 0x28
 80039de:	4770      	bx	lr
 80039e0:	40021000 	.word	0x40021000

080039e4 <RCC_APB2PeriphResetCmd>:
 80039e4:	4a04      	ldr	r2, [pc, #16]	; (80039f8 <RCC_APB2PeriphResetCmd+0x14>)
 80039e6:	68d3      	ldr	r3, [r2, #12]
 80039e8:	b919      	cbnz	r1, 80039f2 <RCC_APB2PeriphResetCmd+0xe>
 80039ea:	ea23 0000 	bic.w	r0, r3, r0
 80039ee:	60d0      	str	r0, [r2, #12]
 80039f0:	4770      	bx	lr
 80039f2:	4318      	orrs	r0, r3
 80039f4:	60d0      	str	r0, [r2, #12]
 80039f6:	4770      	bx	lr
 80039f8:	40021000 	.word	0x40021000

080039fc <RCC_APB1PeriphResetCmd>:
 80039fc:	4a04      	ldr	r2, [pc, #16]	; (8003a10 <RCC_APB1PeriphResetCmd+0x14>)
 80039fe:	6913      	ldr	r3, [r2, #16]
 8003a00:	b919      	cbnz	r1, 8003a0a <RCC_APB1PeriphResetCmd+0xe>
 8003a02:	ea23 0000 	bic.w	r0, r3, r0
 8003a06:	6110      	str	r0, [r2, #16]
 8003a08:	4770      	bx	lr
 8003a0a:	4318      	orrs	r0, r3
 8003a0c:	6110      	str	r0, [r2, #16]
 8003a0e:	4770      	bx	lr
 8003a10:	40021000 	.word	0x40021000

08003a14 <RCC_ITConfig>:
 8003a14:	4a04      	ldr	r2, [pc, #16]	; (8003a28 <RCC_ITConfig+0x14>)
 8003a16:	7813      	ldrb	r3, [r2, #0]
 8003a18:	b919      	cbnz	r1, 8003a22 <RCC_ITConfig+0xe>
 8003a1a:	ea23 0000 	bic.w	r0, r3, r0
 8003a1e:	7010      	strb	r0, [r2, #0]
 8003a20:	4770      	bx	lr
 8003a22:	4318      	orrs	r0, r3
 8003a24:	7010      	strb	r0, [r2, #0]
 8003a26:	4770      	bx	lr
 8003a28:	40021009 	.word	0x40021009

08003a2c <RCC_GetFlagStatus>:
 8003a2c:	0943      	lsrs	r3, r0, #5
 8003a2e:	d108      	bne.n	8003a42 <RCC_GetFlagStatus+0x16>
 8003a30:	4b0f      	ldr	r3, [pc, #60]	; (8003a70 <RCC_GetFlagStatus+0x44>)
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	f000 031f 	and.w	r3, r0, #31
 8003a38:	fa22 f003 	lsr.w	r0, r2, r3
 8003a3c:	f000 0001 	and.w	r0, r0, #1
 8003a40:	4770      	bx	lr
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d00b      	beq.n	8003a5e <RCC_GetFlagStatus+0x32>
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <RCC_GetFlagStatus+0x44>)
 8003a4a:	bf0c      	ite	eq
 8003a4c:	685a      	ldreq	r2, [r3, #4]
 8003a4e:	6a5a      	ldrne	r2, [r3, #36]	; 0x24
 8003a50:	f000 031f 	and.w	r3, r0, #31
 8003a54:	fa22 f003 	lsr.w	r0, r2, r3
 8003a58:	f000 0001 	and.w	r0, r0, #1
 8003a5c:	4770      	bx	lr
 8003a5e:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <RCC_GetFlagStatus+0x44>)
 8003a60:	6a1a      	ldr	r2, [r3, #32]
 8003a62:	f000 031f 	and.w	r3, r0, #31
 8003a66:	fa22 f003 	lsr.w	r0, r2, r3
 8003a6a:	f000 0001 	and.w	r0, r0, #1
 8003a6e:	4770      	bx	lr
 8003a70:	40021000 	.word	0x40021000

08003a74 <RCC_WaitForHSEStartUp>:
 8003a74:	b500      	push	{lr}
 8003a76:	b083      	sub	sp, #12
 8003a78:	2300      	movs	r3, #0
 8003a7a:	9301      	str	r3, [sp, #4]
 8003a7c:	e000      	b.n	8003a80 <RCC_WaitForHSEStartUp+0xc>
 8003a7e:	b948      	cbnz	r0, 8003a94 <RCC_WaitForHSEStartUp+0x20>
 8003a80:	2011      	movs	r0, #17
 8003a82:	f7ff ffd3 	bl	8003a2c <RCC_GetFlagStatus>
 8003a86:	9b01      	ldr	r3, [sp, #4]
 8003a88:	3301      	adds	r3, #1
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	9b01      	ldr	r3, [sp, #4]
 8003a8e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003a92:	d1f4      	bne.n	8003a7e <RCC_WaitForHSEStartUp+0xa>
 8003a94:	2011      	movs	r0, #17
 8003a96:	f7ff ffc9 	bl	8003a2c <RCC_GetFlagStatus>
 8003a9a:	3000      	adds	r0, #0
 8003a9c:	bf18      	it	ne
 8003a9e:	2001      	movne	r0, #1
 8003aa0:	b003      	add	sp, #12
 8003aa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003aa6:	bf00      	nop

08003aa8 <RCC_ClearFlag>:
 8003aa8:	4a02      	ldr	r2, [pc, #8]	; (8003ab4 <RCC_ClearFlag+0xc>)
 8003aaa:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003aac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ab0:	6253      	str	r3, [r2, #36]	; 0x24
 8003ab2:	4770      	bx	lr
 8003ab4:	40021000 	.word	0x40021000

08003ab8 <RCC_GetITStatus>:
 8003ab8:	4b03      	ldr	r3, [pc, #12]	; (8003ac8 <RCC_GetITStatus+0x10>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	4218      	tst	r0, r3
 8003abe:	bf14      	ite	ne
 8003ac0:	2001      	movne	r0, #1
 8003ac2:	2000      	moveq	r0, #0
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000

08003acc <RCC_ClearITPendingBit>:
 8003acc:	4b01      	ldr	r3, [pc, #4]	; (8003ad4 <RCC_ClearITPendingBit+0x8>)
 8003ace:	7018      	strb	r0, [r3, #0]
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	4002100a 	.word	0x4002100a

08003ad8 <TIM_DeInit>:
 8003ad8:	b508      	push	{r3, lr}
 8003ada:	4b46      	ldr	r3, [pc, #280]	; (8003bf4 <TIM_DeInit+0x11c>)
 8003adc:	4298      	cmp	r0, r3
 8003ade:	d027      	beq.n	8003b30 <TIM_DeInit+0x58>
 8003ae0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003ae4:	d030      	beq.n	8003b48 <TIM_DeInit+0x70>
 8003ae6:	4b44      	ldr	r3, [pc, #272]	; (8003bf8 <TIM_DeInit+0x120>)
 8003ae8:	4298      	cmp	r0, r3
 8003aea:	d037      	beq.n	8003b5c <TIM_DeInit+0x84>
 8003aec:	4b43      	ldr	r3, [pc, #268]	; (8003bfc <TIM_DeInit+0x124>)
 8003aee:	4298      	cmp	r0, r3
 8003af0:	d03e      	beq.n	8003b70 <TIM_DeInit+0x98>
 8003af2:	4b43      	ldr	r3, [pc, #268]	; (8003c00 <TIM_DeInit+0x128>)
 8003af4:	4298      	cmp	r0, r3
 8003af6:	d045      	beq.n	8003b84 <TIM_DeInit+0xac>
 8003af8:	4b42      	ldr	r3, [pc, #264]	; (8003c04 <TIM_DeInit+0x12c>)
 8003afa:	4298      	cmp	r0, r3
 8003afc:	d04c      	beq.n	8003b98 <TIM_DeInit+0xc0>
 8003afe:	4b42      	ldr	r3, [pc, #264]	; (8003c08 <TIM_DeInit+0x130>)
 8003b00:	4298      	cmp	r0, r3
 8003b02:	d053      	beq.n	8003bac <TIM_DeInit+0xd4>
 8003b04:	4b41      	ldr	r3, [pc, #260]	; (8003c0c <TIM_DeInit+0x134>)
 8003b06:	4298      	cmp	r0, r3
 8003b08:	d05c      	beq.n	8003bc4 <TIM_DeInit+0xec>
 8003b0a:	4b41      	ldr	r3, [pc, #260]	; (8003c10 <TIM_DeInit+0x138>)
 8003b0c:	4298      	cmp	r0, r3
 8003b0e:	d065      	beq.n	8003bdc <TIM_DeInit+0x104>
 8003b10:	4b40      	ldr	r3, [pc, #256]	; (8003c14 <TIM_DeInit+0x13c>)
 8003b12:	4298      	cmp	r0, r3
 8003b14:	d000      	beq.n	8003b18 <TIM_DeInit+0x40>
 8003b16:	bd08      	pop	{r3, pc}
 8003b18:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003b1c:	2101      	movs	r1, #1
 8003b1e:	f7ff ff61 	bl	80039e4 <RCC_APB2PeriphResetCmd>
 8003b22:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8003b26:	2100      	movs	r1, #0
 8003b28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b2c:	f7ff bf5a 	b.w	80039e4 <RCC_APB2PeriphResetCmd>
 8003b30:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003b34:	2101      	movs	r1, #1
 8003b36:	f7ff ff55 	bl	80039e4 <RCC_APB2PeriphResetCmd>
 8003b3a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003b3e:	2100      	movs	r1, #0
 8003b40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b44:	f7ff bf4e 	b.w	80039e4 <RCC_APB2PeriphResetCmd>
 8003b48:	2001      	movs	r0, #1
 8003b4a:	4601      	mov	r1, r0
 8003b4c:	f7ff ff56 	bl	80039fc <RCC_APB1PeriphResetCmd>
 8003b50:	2001      	movs	r0, #1
 8003b52:	2100      	movs	r1, #0
 8003b54:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b58:	f7ff bf50 	b.w	80039fc <RCC_APB1PeriphResetCmd>
 8003b5c:	2002      	movs	r0, #2
 8003b5e:	2101      	movs	r1, #1
 8003b60:	f7ff ff4c 	bl	80039fc <RCC_APB1PeriphResetCmd>
 8003b64:	2002      	movs	r0, #2
 8003b66:	2100      	movs	r1, #0
 8003b68:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b6c:	f7ff bf46 	b.w	80039fc <RCC_APB1PeriphResetCmd>
 8003b70:	2004      	movs	r0, #4
 8003b72:	2101      	movs	r1, #1
 8003b74:	f7ff ff42 	bl	80039fc <RCC_APB1PeriphResetCmd>
 8003b78:	2004      	movs	r0, #4
 8003b7a:	2100      	movs	r1, #0
 8003b7c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b80:	f7ff bf3c 	b.w	80039fc <RCC_APB1PeriphResetCmd>
 8003b84:	2010      	movs	r0, #16
 8003b86:	2101      	movs	r1, #1
 8003b88:	f7ff ff38 	bl	80039fc <RCC_APB1PeriphResetCmd>
 8003b8c:	2010      	movs	r0, #16
 8003b8e:	2100      	movs	r1, #0
 8003b90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003b94:	f7ff bf32 	b.w	80039fc <RCC_APB1PeriphResetCmd>
 8003b98:	2020      	movs	r0, #32
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	f7ff ff2e 	bl	80039fc <RCC_APB1PeriphResetCmd>
 8003ba0:	2020      	movs	r0, #32
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003ba8:	f7ff bf28 	b.w	80039fc <RCC_APB1PeriphResetCmd>
 8003bac:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bb0:	2101      	movs	r1, #1
 8003bb2:	f7ff ff17 	bl	80039e4 <RCC_APB2PeriphResetCmd>
 8003bb6:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003bba:	2100      	movs	r1, #0
 8003bbc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003bc0:	f7ff bf10 	b.w	80039e4 <RCC_APB2PeriphResetCmd>
 8003bc4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003bc8:	2101      	movs	r1, #1
 8003bca:	f7ff ff0b 	bl	80039e4 <RCC_APB2PeriphResetCmd>
 8003bce:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003bd8:	f7ff bf04 	b.w	80039e4 <RCC_APB2PeriphResetCmd>
 8003bdc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003be0:	2101      	movs	r1, #1
 8003be2:	f7ff feff 	bl	80039e4 <RCC_APB2PeriphResetCmd>
 8003be6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8003bea:	2100      	movs	r1, #0
 8003bec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003bf0:	f7ff bef8 	b.w	80039e4 <RCC_APB2PeriphResetCmd>
 8003bf4:	40012c00 	.word	0x40012c00
 8003bf8:	40000400 	.word	0x40000400
 8003bfc:	40000800 	.word	0x40000800
 8003c00:	40001000 	.word	0x40001000
 8003c04:	40001400 	.word	0x40001400
 8003c08:	40013400 	.word	0x40013400
 8003c0c:	40014000 	.word	0x40014000
 8003c10:	40014400 	.word	0x40014400
 8003c14:	40014800 	.word	0x40014800

08003c18 <TIM_TimeBaseInit>:
 8003c18:	4a28      	ldr	r2, [pc, #160]	; (8003cbc <TIM_TimeBaseInit+0xa4>)
 8003c1a:	8803      	ldrh	r3, [r0, #0]
 8003c1c:	4290      	cmp	r0, r2
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	d03c      	beq.n	8003c9c <TIM_TimeBaseInit+0x84>
 8003c22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c26:	4290      	cmp	r0, r2
 8003c28:	d038      	beq.n	8003c9c <TIM_TimeBaseInit+0x84>
 8003c2a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003c2e:	d035      	beq.n	8003c9c <TIM_TimeBaseInit+0x84>
 8003c30:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8003c34:	4290      	cmp	r0, r2
 8003c36:	d031      	beq.n	8003c9c <TIM_TimeBaseInit+0x84>
 8003c38:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c3c:	4290      	cmp	r0, r2
 8003c3e:	d02d      	beq.n	8003c9c <TIM_TimeBaseInit+0x84>
 8003c40:	4a1f      	ldr	r2, [pc, #124]	; (8003cc0 <TIM_TimeBaseInit+0xa8>)
 8003c42:	4290      	cmp	r0, r2
 8003c44:	d031      	beq.n	8003caa <TIM_TimeBaseInit+0x92>
 8003c46:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003c4a:	4290      	cmp	r0, r2
 8003c4c:	d02d      	beq.n	8003caa <TIM_TimeBaseInit+0x92>
 8003c4e:	890a      	ldrh	r2, [r1, #8]
 8003c50:	b470      	push	{r4, r5, r6}
 8003c52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c56:	4c19      	ldr	r4, [pc, #100]	; (8003cbc <TIM_TimeBaseInit+0xa4>)
 8003c58:	684e      	ldr	r6, [r1, #4]
 8003c5a:	880d      	ldrh	r5, [r1, #0]
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	42a0      	cmp	r0, r4
 8003c62:	8003      	strh	r3, [r0, #0]
 8003c64:	62c6      	str	r6, [r0, #44]	; 0x2c
 8003c66:	8505      	strh	r5, [r0, #40]	; 0x28
 8003c68:	d012      	beq.n	8003c90 <TIM_TimeBaseInit+0x78>
 8003c6a:	4b16      	ldr	r3, [pc, #88]	; (8003cc4 <TIM_TimeBaseInit+0xac>)
 8003c6c:	4298      	cmp	r0, r3
 8003c6e:	d00f      	beq.n	8003c90 <TIM_TimeBaseInit+0x78>
 8003c70:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003c74:	4298      	cmp	r0, r3
 8003c76:	d00b      	beq.n	8003c90 <TIM_TimeBaseInit+0x78>
 8003c78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c7c:	4298      	cmp	r0, r3
 8003c7e:	d007      	beq.n	8003c90 <TIM_TimeBaseInit+0x78>
 8003c80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003c84:	4298      	cmp	r0, r3
 8003c86:	d003      	beq.n	8003c90 <TIM_TimeBaseInit+0x78>
 8003c88:	2301      	movs	r3, #1
 8003c8a:	6143      	str	r3, [r0, #20]
 8003c8c:	bc70      	pop	{r4, r5, r6}
 8003c8e:	4770      	bx	lr
 8003c90:	7a8b      	ldrb	r3, [r1, #10]
 8003c92:	8603      	strh	r3, [r0, #48]	; 0x30
 8003c94:	2301      	movs	r3, #1
 8003c96:	6143      	str	r3, [r0, #20]
 8003c98:	bc70      	pop	{r4, r5, r6}
 8003c9a:	4770      	bx	lr
 8003c9c:	884a      	ldrh	r2, [r1, #2]
 8003c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	4a06      	ldr	r2, [pc, #24]	; (8003cc0 <TIM_TimeBaseInit+0xa8>)
 8003ca6:	4290      	cmp	r0, r2
 8003ca8:	d1cd      	bne.n	8003c46 <TIM_TimeBaseInit+0x2e>
 8003caa:	8003      	strh	r3, [r0, #0]
 8003cac:	880b      	ldrh	r3, [r1, #0]
 8003cae:	684a      	ldr	r2, [r1, #4]
 8003cb0:	62c2      	str	r2, [r0, #44]	; 0x2c
 8003cb2:	8503      	strh	r3, [r0, #40]	; 0x28
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	6143      	str	r3, [r0, #20]
 8003cb8:	4770      	bx	lr
 8003cba:	bf00      	nop
 8003cbc:	40012c00 	.word	0x40012c00
 8003cc0:	40001000 	.word	0x40001000
 8003cc4:	40013400 	.word	0x40013400

08003cc8 <TIM_TimeBaseStructInit>:
 8003cc8:	2300      	movs	r3, #0
 8003cca:	f04f 32ff 	mov.w	r2, #4294967295
 8003cce:	6042      	str	r2, [r0, #4]
 8003cd0:	8003      	strh	r3, [r0, #0]
 8003cd2:	8103      	strh	r3, [r0, #8]
 8003cd4:	8043      	strh	r3, [r0, #2]
 8003cd6:	7283      	strb	r3, [r0, #10]
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop

08003cdc <TIM_PrescalerConfig>:
 8003cdc:	8501      	strh	r1, [r0, #40]	; 0x28
 8003cde:	6142      	str	r2, [r0, #20]
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop

08003ce4 <TIM_CounterModeConfig>:
 8003ce4:	8803      	ldrh	r3, [r0, #0]
 8003ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cea:	041b      	lsls	r3, r3, #16
 8003cec:	0c1b      	lsrs	r3, r3, #16
 8003cee:	4319      	orrs	r1, r3
 8003cf0:	8001      	strh	r1, [r0, #0]
 8003cf2:	4770      	bx	lr

08003cf4 <TIM_SetCounter>:
 8003cf4:	6241      	str	r1, [r0, #36]	; 0x24
 8003cf6:	4770      	bx	lr

08003cf8 <TIM_SetAutoreload>:
 8003cf8:	62c1      	str	r1, [r0, #44]	; 0x2c
 8003cfa:	4770      	bx	lr

08003cfc <TIM_GetCounter>:
 8003cfc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8003cfe:	4770      	bx	lr

08003d00 <TIM_GetPrescaler>:
 8003d00:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 8003d02:	b280      	uxth	r0, r0
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop

08003d08 <TIM_UpdateDisableConfig>:
 8003d08:	8803      	ldrh	r3, [r0, #0]
 8003d0a:	b929      	cbnz	r1, 8003d18 <TIM_UpdateDisableConfig+0x10>
 8003d0c:	f023 0302 	bic.w	r3, r3, #2
 8003d10:	041b      	lsls	r3, r3, #16
 8003d12:	0c1b      	lsrs	r3, r3, #16
 8003d14:	8003      	strh	r3, [r0, #0]
 8003d16:	4770      	bx	lr
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	f043 0302 	orr.w	r3, r3, #2
 8003d1e:	8003      	strh	r3, [r0, #0]
 8003d20:	4770      	bx	lr
 8003d22:	bf00      	nop

08003d24 <TIM_UpdateRequestConfig>:
 8003d24:	8803      	ldrh	r3, [r0, #0]
 8003d26:	b929      	cbnz	r1, 8003d34 <TIM_UpdateRequestConfig+0x10>
 8003d28:	f023 0304 	bic.w	r3, r3, #4
 8003d2c:	041b      	lsls	r3, r3, #16
 8003d2e:	0c1b      	lsrs	r3, r3, #16
 8003d30:	8003      	strh	r3, [r0, #0]
 8003d32:	4770      	bx	lr
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	f043 0304 	orr.w	r3, r3, #4
 8003d3a:	8003      	strh	r3, [r0, #0]
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop

08003d40 <TIM_UIFRemap>:
 8003d40:	8803      	ldrh	r3, [r0, #0]
 8003d42:	b929      	cbnz	r1, 8003d50 <TIM_UIFRemap+0x10>
 8003d44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003d48:	041b      	lsls	r3, r3, #16
 8003d4a:	0c1b      	lsrs	r3, r3, #16
 8003d4c:	8003      	strh	r3, [r0, #0]
 8003d4e:	4770      	bx	lr
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d56:	8003      	strh	r3, [r0, #0]
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop

08003d5c <TIM_ARRPreloadConfig>:
 8003d5c:	8803      	ldrh	r3, [r0, #0]
 8003d5e:	b929      	cbnz	r1, 8003d6c <TIM_ARRPreloadConfig+0x10>
 8003d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003d64:	041b      	lsls	r3, r3, #16
 8003d66:	0c1b      	lsrs	r3, r3, #16
 8003d68:	8003      	strh	r3, [r0, #0]
 8003d6a:	4770      	bx	lr
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d72:	8003      	strh	r3, [r0, #0]
 8003d74:	4770      	bx	lr
 8003d76:	bf00      	nop

08003d78 <TIM_SelectOnePulseMode>:
 8003d78:	8803      	ldrh	r3, [r0, #0]
 8003d7a:	f023 0308 	bic.w	r3, r3, #8
 8003d7e:	041b      	lsls	r3, r3, #16
 8003d80:	0c1b      	lsrs	r3, r3, #16
 8003d82:	8003      	strh	r3, [r0, #0]
 8003d84:	8803      	ldrh	r3, [r0, #0]
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	4319      	orrs	r1, r3
 8003d8a:	8001      	strh	r1, [r0, #0]
 8003d8c:	4770      	bx	lr
 8003d8e:	bf00      	nop

08003d90 <TIM_SetClockDivision>:
 8003d90:	8803      	ldrh	r3, [r0, #0]
 8003d92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d96:	041b      	lsls	r3, r3, #16
 8003d98:	0c1b      	lsrs	r3, r3, #16
 8003d9a:	8003      	strh	r3, [r0, #0]
 8003d9c:	8803      	ldrh	r3, [r0, #0]
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	4319      	orrs	r1, r3
 8003da2:	8001      	strh	r1, [r0, #0]
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop

08003da8 <TIM_Cmd>:
 8003da8:	8803      	ldrh	r3, [r0, #0]
 8003daa:	b929      	cbnz	r1, 8003db8 <TIM_Cmd+0x10>
 8003dac:	f023 0301 	bic.w	r3, r3, #1
 8003db0:	041b      	lsls	r3, r3, #16
 8003db2:	0c1b      	lsrs	r3, r3, #16
 8003db4:	8003      	strh	r3, [r0, #0]
 8003db6:	4770      	bx	lr
 8003db8:	b29b      	uxth	r3, r3
 8003dba:	f043 0301 	orr.w	r3, r3, #1
 8003dbe:	8003      	strh	r3, [r0, #0]
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop

08003dc4 <TIM_OC1Init>:
 8003dc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc6:	6a04      	ldr	r4, [r0, #32]
 8003dc8:	898b      	ldrh	r3, [r1, #12]
 8003dca:	888e      	ldrh	r6, [r1, #4]
 8003dcc:	f8d1 c000 	ldr.w	ip, [r1]
 8003dd0:	f8df e07c 	ldr.w	lr, [pc, #124]	; 8003e50 <TIM_OC1Init+0x8c>
 8003dd4:	f024 0401 	bic.w	r4, r4, #1
 8003dd8:	6204      	str	r4, [r0, #32]
 8003dda:	6a05      	ldr	r5, [r0, #32]
 8003ddc:	6847      	ldr	r7, [r0, #4]
 8003dde:	6984      	ldr	r4, [r0, #24]
 8003de0:	f025 0502 	bic.w	r5, r5, #2
 8003de4:	f424 3280 	bic.w	r2, r4, #65536	; 0x10000
 8003de8:	432b      	orrs	r3, r5
 8003dea:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8003dee:	4570      	cmp	r0, lr
 8003df0:	ea43 0306 	orr.w	r3, r3, r6
 8003df4:	ea42 020c 	orr.w	r2, r2, ip
 8003df8:	d014      	beq.n	8003e24 <TIM_OC1Init+0x60>
 8003dfa:	4c14      	ldr	r4, [pc, #80]	; (8003e4c <TIM_OC1Init+0x88>)
 8003dfc:	42a0      	cmp	r0, r4
 8003dfe:	d011      	beq.n	8003e24 <TIM_OC1Init+0x60>
 8003e00:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8003e04:	42a0      	cmp	r0, r4
 8003e06:	d00d      	beq.n	8003e24 <TIM_OC1Init+0x60>
 8003e08:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e0c:	42a0      	cmp	r0, r4
 8003e0e:	d009      	beq.n	8003e24 <TIM_OC1Init+0x60>
 8003e10:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003e14:	42a0      	cmp	r0, r4
 8003e16:	d005      	beq.n	8003e24 <TIM_OC1Init+0x60>
 8003e18:	6889      	ldr	r1, [r1, #8]
 8003e1a:	6047      	str	r7, [r0, #4]
 8003e1c:	6182      	str	r2, [r0, #24]
 8003e1e:	6341      	str	r1, [r0, #52]	; 0x34
 8003e20:	6203      	str	r3, [r0, #32]
 8003e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e24:	89cc      	ldrh	r4, [r1, #14]
 8003e26:	f8b1 c010 	ldrh.w	ip, [r1, #16]
 8003e2a:	f8b1 e006 	ldrh.w	lr, [r1, #6]
 8003e2e:	8a4e      	ldrh	r6, [r1, #18]
 8003e30:	f023 0308 	bic.w	r3, r3, #8
 8003e34:	f427 7540 	bic.w	r5, r7, #768	; 0x300
 8003e38:	4323      	orrs	r3, r4
 8003e3a:	f023 0304 	bic.w	r3, r3, #4
 8003e3e:	ea4c 0405 	orr.w	r4, ip, r5
 8003e42:	ea43 030e 	orr.w	r3, r3, lr
 8003e46:	ea44 0706 	orr.w	r7, r4, r6
 8003e4a:	e7e5      	b.n	8003e18 <TIM_OC1Init+0x54>
 8003e4c:	40013400 	.word	0x40013400
 8003e50:	40012c00 	.word	0x40012c00

08003e54 <TIM_OC2Init>:
 8003e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e56:	6a04      	ldr	r4, [r0, #32]
 8003e58:	898d      	ldrh	r5, [r1, #12]
 8003e5a:	888b      	ldrh	r3, [r1, #4]
 8003e5c:	680f      	ldr	r7, [r1, #0]
 8003e5e:	4e18      	ldr	r6, [pc, #96]	; (8003ec0 <TIM_OC2Init+0x6c>)
 8003e60:	f024 0410 	bic.w	r4, r4, #16
 8003e64:	6204      	str	r4, [r0, #32]
 8003e66:	6a04      	ldr	r4, [r0, #32]
 8003e68:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8003e6c:	6982      	ldr	r2, [r0, #24]
 8003e6e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003e72:	f024 0420 	bic.w	r4, r4, #32
 8003e76:	432b      	orrs	r3, r5
 8003e78:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8003e7c:	42b0      	cmp	r0, r6
 8003e7e:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
 8003e82:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8003e86:	d009      	beq.n	8003e9c <TIM_OC2Init+0x48>
 8003e88:	4c0e      	ldr	r4, [pc, #56]	; (8003ec4 <TIM_OC2Init+0x70>)
 8003e8a:	42a0      	cmp	r0, r4
 8003e8c:	d006      	beq.n	8003e9c <TIM_OC2Init+0x48>
 8003e8e:	6889      	ldr	r1, [r1, #8]
 8003e90:	f8c0 e004 	str.w	lr, [r0, #4]
 8003e94:	6182      	str	r2, [r0, #24]
 8003e96:	6381      	str	r1, [r0, #56]	; 0x38
 8003e98:	6203      	str	r3, [r0, #32]
 8003e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e9c:	89cf      	ldrh	r7, [r1, #14]
 8003e9e:	8a0e      	ldrh	r6, [r1, #16]
 8003ea0:	8a4c      	ldrh	r4, [r1, #18]
 8003ea2:	88cd      	ldrh	r5, [r1, #6]
 8003ea4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ea8:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
 8003eac:	f42e 6e40 	bic.w	lr, lr, #3072	; 0xc00
 8003eb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003eb4:	4334      	orrs	r4, r6
 8003eb6:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8003eba:	ea4e 0e84 	orr.w	lr, lr, r4, lsl #2
 8003ebe:	e7e6      	b.n	8003e8e <TIM_OC2Init+0x3a>
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40013400 	.word	0x40013400

08003ec8 <TIM_OC3Init>:
 8003ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eca:	6a04      	ldr	r4, [r0, #32]
 8003ecc:	898d      	ldrh	r5, [r1, #12]
 8003ece:	888b      	ldrh	r3, [r1, #4]
 8003ed0:	680f      	ldr	r7, [r1, #0]
 8003ed2:	4e17      	ldr	r6, [pc, #92]	; (8003f30 <TIM_OC3Init+0x68>)
 8003ed4:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8003ed8:	6204      	str	r4, [r0, #32]
 8003eda:	6a04      	ldr	r4, [r0, #32]
 8003edc:	f8d0 e004 	ldr.w	lr, [r0, #4]
 8003ee0:	69c2      	ldr	r2, [r0, #28]
 8003ee2:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8003ee6:	432b      	orrs	r3, r5
 8003ee8:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8003eec:	42b0      	cmp	r0, r6
 8003eee:	ea44 2303 	orr.w	r3, r4, r3, lsl #8
 8003ef2:	ea42 0207 	orr.w	r2, r2, r7
 8003ef6:	d009      	beq.n	8003f0c <TIM_OC3Init+0x44>
 8003ef8:	4c0e      	ldr	r4, [pc, #56]	; (8003f34 <TIM_OC3Init+0x6c>)
 8003efa:	42a0      	cmp	r0, r4
 8003efc:	d006      	beq.n	8003f0c <TIM_OC3Init+0x44>
 8003efe:	6889      	ldr	r1, [r1, #8]
 8003f00:	f8c0 e004 	str.w	lr, [r0, #4]
 8003f04:	61c2      	str	r2, [r0, #28]
 8003f06:	63c1      	str	r1, [r0, #60]	; 0x3c
 8003f08:	6203      	str	r3, [r0, #32]
 8003f0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f0c:	89cf      	ldrh	r7, [r1, #14]
 8003f0e:	8a0e      	ldrh	r6, [r1, #16]
 8003f10:	8a4c      	ldrh	r4, [r1, #18]
 8003f12:	88cd      	ldrh	r5, [r1, #6]
 8003f14:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f18:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8003f1c:	f42e 5e40 	bic.w	lr, lr, #12288	; 0x3000
 8003f20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f24:	4334      	orrs	r4, r6
 8003f26:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 8003f2a:	ea4e 1e04 	orr.w	lr, lr, r4, lsl #4
 8003f2e:	e7e6      	b.n	8003efe <TIM_OC3Init+0x36>
 8003f30:	40012c00 	.word	0x40012c00
 8003f34:	40013400 	.word	0x40013400

08003f38 <TIM_OC4Init>:
 8003f38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f3a:	6a04      	ldr	r4, [r0, #32]
 8003f3c:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8003f40:	888b      	ldrh	r3, [r1, #4]
 8003f42:	680f      	ldr	r7, [r1, #0]
 8003f44:	4e10      	ldr	r6, [pc, #64]	; (8003f88 <TIM_OC4Init+0x50>)
 8003f46:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8003f4a:	6204      	str	r4, [r0, #32]
 8003f4c:	6a02      	ldr	r2, [r0, #32]
 8003f4e:	6845      	ldr	r5, [r0, #4]
 8003f50:	69c4      	ldr	r4, [r0, #28]
 8003f52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f56:	ea4e 0303 	orr.w	r3, lr, r3
 8003f5a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8003f5e:	42b0      	cmp	r0, r6
 8003f60:	ea42 3303 	orr.w	r3, r2, r3, lsl #12
 8003f64:	ea44 2207 	orr.w	r2, r4, r7, lsl #8
 8003f68:	d008      	beq.n	8003f7c <TIM_OC4Init+0x44>
 8003f6a:	4c08      	ldr	r4, [pc, #32]	; (8003f8c <TIM_OC4Init+0x54>)
 8003f6c:	42a0      	cmp	r0, r4
 8003f6e:	d005      	beq.n	8003f7c <TIM_OC4Init+0x44>
 8003f70:	6889      	ldr	r1, [r1, #8]
 8003f72:	6045      	str	r5, [r0, #4]
 8003f74:	61c2      	str	r2, [r0, #28]
 8003f76:	6401      	str	r1, [r0, #64]	; 0x40
 8003f78:	6203      	str	r3, [r0, #32]
 8003f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f7c:	8a0c      	ldrh	r4, [r1, #16]
 8003f7e:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
 8003f82:	ea45 1584 	orr.w	r5, r5, r4, lsl #6
 8003f86:	e7f3      	b.n	8003f70 <TIM_OC4Init+0x38>
 8003f88:	40012c00 	.word	0x40012c00
 8003f8c:	40013400 	.word	0x40013400

08003f90 <TIM_OC5Init>:
 8003f90:	6a02      	ldr	r2, [r0, #32]
 8003f92:	888b      	ldrh	r3, [r1, #4]
 8003f94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f9a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8003f9e:	680c      	ldr	r4, [r1, #0]
 8003fa0:	6202      	str	r2, [r0, #32]
 8003fa2:	6a02      	ldr	r2, [r0, #32]
 8003fa4:	4e0e      	ldr	r6, [pc, #56]	; (8003fe0 <TIM_OC5Init+0x50>)
 8003fa6:	6847      	ldr	r7, [r0, #4]
 8003fa8:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8003faa:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003fae:	ea4e 0303 	orr.w	r3, lr, r3
 8003fb2:	f025 0570 	bic.w	r5, r5, #112	; 0x70
 8003fb6:	42b0      	cmp	r0, r6
 8003fb8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8003fbc:	ea45 0204 	orr.w	r2, r5, r4
 8003fc0:	d008      	beq.n	8003fd4 <TIM_OC5Init+0x44>
 8003fc2:	4c08      	ldr	r4, [pc, #32]	; (8003fe4 <TIM_OC5Init+0x54>)
 8003fc4:	42a0      	cmp	r0, r4
 8003fc6:	d005      	beq.n	8003fd4 <TIM_OC5Init+0x44>
 8003fc8:	6889      	ldr	r1, [r1, #8]
 8003fca:	6047      	str	r7, [r0, #4]
 8003fcc:	6542      	str	r2, [r0, #84]	; 0x54
 8003fce:	6581      	str	r1, [r0, #88]	; 0x58
 8003fd0:	6203      	str	r3, [r0, #32]
 8003fd2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fd4:	8a0c      	ldrh	r4, [r1, #16]
 8003fd6:	f427 3780 	bic.w	r7, r7, #65536	; 0x10000
 8003fda:	ea47 4704 	orr.w	r7, r7, r4, lsl #16
 8003fde:	e7f3      	b.n	8003fc8 <TIM_OC5Init+0x38>
 8003fe0:	40012c00 	.word	0x40012c00
 8003fe4:	40013400 	.word	0x40013400

08003fe8 <TIM_OC6Init>:
 8003fe8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fea:	6a04      	ldr	r4, [r0, #32]
 8003fec:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8003ff0:	888b      	ldrh	r3, [r1, #4]
 8003ff2:	680f      	ldr	r7, [r1, #0]
 8003ff4:	4e0f      	ldr	r6, [pc, #60]	; (8004034 <TIM_OC6Init+0x4c>)
 8003ff6:	f424 1480 	bic.w	r4, r4, #1048576	; 0x100000
 8003ffa:	6204      	str	r4, [r0, #32]
 8003ffc:	6a02      	ldr	r2, [r0, #32]
 8003ffe:	6845      	ldr	r5, [r0, #4]
 8004000:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8004002:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8004006:	ea4e 0303 	orr.w	r3, lr, r3
 800400a:	f424 44e0 	bic.w	r4, r4, #28672	; 0x7000
 800400e:	42b0      	cmp	r0, r6
 8004010:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
 8004014:	ea44 2207 	orr.w	r2, r4, r7, lsl #8
 8004018:	d008      	beq.n	800402c <TIM_OC6Init+0x44>
 800401a:	4c07      	ldr	r4, [pc, #28]	; (8004038 <TIM_OC6Init+0x50>)
 800401c:	42a0      	cmp	r0, r4
 800401e:	d005      	beq.n	800402c <TIM_OC6Init+0x44>
 8004020:	6889      	ldr	r1, [r1, #8]
 8004022:	6045      	str	r5, [r0, #4]
 8004024:	6542      	str	r2, [r0, #84]	; 0x54
 8004026:	65c1      	str	r1, [r0, #92]	; 0x5c
 8004028:	6203      	str	r3, [r0, #32]
 800402a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800402c:	f425 3500 	bic.w	r5, r5, #131072	; 0x20000
 8004030:	e7f6      	b.n	8004020 <TIM_OC6Init+0x38>
 8004032:	bf00      	nop
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40013400 	.word	0x40013400

0800403c <TIM_SelectGC5C1>:
 800403c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800403e:	b919      	cbnz	r1, 8004048 <TIM_SelectGC5C1+0xc>
 8004040:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004044:	6583      	str	r3, [r0, #88]	; 0x58
 8004046:	4770      	bx	lr
 8004048:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800404c:	6583      	str	r3, [r0, #88]	; 0x58
 800404e:	4770      	bx	lr

08004050 <TIM_SelectGC5C2>:
 8004050:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004052:	b919      	cbnz	r1, 800405c <TIM_SelectGC5C2+0xc>
 8004054:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004058:	6583      	str	r3, [r0, #88]	; 0x58
 800405a:	4770      	bx	lr
 800405c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004060:	6583      	str	r3, [r0, #88]	; 0x58
 8004062:	4770      	bx	lr

08004064 <TIM_SelectGC5C3>:
 8004064:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004066:	b919      	cbnz	r1, 8004070 <TIM_SelectGC5C3+0xc>
 8004068:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800406c:	6583      	str	r3, [r0, #88]	; 0x58
 800406e:	4770      	bx	lr
 8004070:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004074:	6583      	str	r3, [r0, #88]	; 0x58
 8004076:	4770      	bx	lr

08004078 <TIM_OCStructInit>:
 8004078:	2300      	movs	r3, #0
 800407a:	6003      	str	r3, [r0, #0]
 800407c:	8083      	strh	r3, [r0, #4]
 800407e:	80c3      	strh	r3, [r0, #6]
 8004080:	6083      	str	r3, [r0, #8]
 8004082:	8183      	strh	r3, [r0, #12]
 8004084:	81c3      	strh	r3, [r0, #14]
 8004086:	8203      	strh	r3, [r0, #16]
 8004088:	8243      	strh	r3, [r0, #18]
 800408a:	4770      	bx	lr

0800408c <TIM_SelectOCxM>:
 800408c:	2301      	movs	r3, #1
 800408e:	408b      	lsls	r3, r1
 8004090:	b410      	push	{r4}
 8004092:	43db      	mvns	r3, r3
 8004094:	6a04      	ldr	r4, [r0, #32]
 8004096:	b29b      	uxth	r3, r3
 8004098:	4023      	ands	r3, r4
 800409a:	f021 0408 	bic.w	r4, r1, #8
 800409e:	6203      	str	r3, [r0, #32]
 80040a0:	3018      	adds	r0, #24
 80040a2:	b17c      	cbz	r4, 80040c4 <TIM_SelectOCxM+0x38>
 80040a4:	3904      	subs	r1, #4
 80040a6:	0849      	lsrs	r1, r1, #1
 80040a8:	0212      	lsls	r2, r2, #8
 80040aa:	580b      	ldr	r3, [r1, r0]
 80040ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040b8:	500b      	str	r3, [r1, r0]
 80040ba:	580b      	ldr	r3, [r1, r0]
 80040bc:	b292      	uxth	r2, r2
 80040be:	431a      	orrs	r2, r3
 80040c0:	500a      	str	r2, [r1, r0]
 80040c2:	4770      	bx	lr
 80040c4:	0849      	lsrs	r1, r1, #1
 80040c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040ca:	5843      	ldr	r3, [r0, r1]
 80040cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040d4:	5043      	str	r3, [r0, r1]
 80040d6:	5843      	ldr	r3, [r0, r1]
 80040d8:	431a      	orrs	r2, r3
 80040da:	5042      	str	r2, [r0, r1]
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop

080040e0 <TIM_SetCompare1>:
 80040e0:	6341      	str	r1, [r0, #52]	; 0x34
 80040e2:	4770      	bx	lr

080040e4 <TIM_SetCompare2>:
 80040e4:	6381      	str	r1, [r0, #56]	; 0x38
 80040e6:	4770      	bx	lr

080040e8 <TIM_SetCompare3>:
 80040e8:	63c1      	str	r1, [r0, #60]	; 0x3c
 80040ea:	4770      	bx	lr

080040ec <TIM_SetCompare4>:
 80040ec:	6401      	str	r1, [r0, #64]	; 0x40
 80040ee:	4770      	bx	lr

080040f0 <TIM_SetCompare5>:
 80040f0:	6581      	str	r1, [r0, #88]	; 0x58
 80040f2:	4770      	bx	lr

080040f4 <TIM_SetCompare6>:
 80040f4:	65c1      	str	r1, [r0, #92]	; 0x5c
 80040f6:	4770      	bx	lr

080040f8 <TIM_ForcedOC1Config>:
 80040f8:	6983      	ldr	r3, [r0, #24]
 80040fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004102:	4319      	orrs	r1, r3
 8004104:	6181      	str	r1, [r0, #24]
 8004106:	4770      	bx	lr

08004108 <TIM_ForcedOC2Config>:
 8004108:	6983      	ldr	r3, [r0, #24]
 800410a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800410e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004112:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004116:	6181      	str	r1, [r0, #24]
 8004118:	4770      	bx	lr
 800411a:	bf00      	nop

0800411c <TIM_ForcedOC3Config>:
 800411c:	69c3      	ldr	r3, [r0, #28]
 800411e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004122:	4319      	orrs	r1, r3
 8004124:	61c1      	str	r1, [r0, #28]
 8004126:	4770      	bx	lr

08004128 <TIM_ForcedOC4Config>:
 8004128:	69c3      	ldr	r3, [r0, #28]
 800412a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800412e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004132:	61c1      	str	r1, [r0, #28]
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop

08004138 <TIM_ForcedOC5Config>:
 8004138:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800413a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413e:	4319      	orrs	r1, r3
 8004140:	6541      	str	r1, [r0, #84]	; 0x54
 8004142:	4770      	bx	lr

08004144 <TIM_ForcedOC6Config>:
 8004144:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004146:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800414a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800414e:	6541      	str	r1, [r0, #84]	; 0x54
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop

08004154 <TIM_OC1PreloadConfig>:
 8004154:	6983      	ldr	r3, [r0, #24]
 8004156:	f023 0308 	bic.w	r3, r3, #8
 800415a:	4319      	orrs	r1, r3
 800415c:	6181      	str	r1, [r0, #24]
 800415e:	4770      	bx	lr

08004160 <TIM_OC2PreloadConfig>:
 8004160:	6983      	ldr	r3, [r0, #24]
 8004162:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004166:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800416a:	6181      	str	r1, [r0, #24]
 800416c:	4770      	bx	lr
 800416e:	bf00      	nop

08004170 <TIM_OC3PreloadConfig>:
 8004170:	69c3      	ldr	r3, [r0, #28]
 8004172:	f023 0308 	bic.w	r3, r3, #8
 8004176:	4319      	orrs	r1, r3
 8004178:	61c1      	str	r1, [r0, #28]
 800417a:	4770      	bx	lr

0800417c <TIM_OC4PreloadConfig>:
 800417c:	69c3      	ldr	r3, [r0, #28]
 800417e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004182:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004186:	61c1      	str	r1, [r0, #28]
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop

0800418c <TIM_OC5PreloadConfig>:
 800418c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800418e:	f023 0308 	bic.w	r3, r3, #8
 8004192:	4319      	orrs	r1, r3
 8004194:	6541      	str	r1, [r0, #84]	; 0x54
 8004196:	4770      	bx	lr

08004198 <TIM_OC6PreloadConfig>:
 8004198:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800419a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800419e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041a2:	6541      	str	r1, [r0, #84]	; 0x54
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop

080041a8 <TIM_OC1FastConfig>:
 80041a8:	6983      	ldr	r3, [r0, #24]
 80041aa:	f023 0304 	bic.w	r3, r3, #4
 80041ae:	4319      	orrs	r1, r3
 80041b0:	6181      	str	r1, [r0, #24]
 80041b2:	4770      	bx	lr

080041b4 <TIM_OC2FastConfig>:
 80041b4:	6983      	ldr	r3, [r0, #24]
 80041b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041ba:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041be:	6181      	str	r1, [r0, #24]
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop

080041c4 <TIM_OC3FastConfig>:
 80041c4:	69c3      	ldr	r3, [r0, #28]
 80041c6:	f023 0304 	bic.w	r3, r3, #4
 80041ca:	4319      	orrs	r1, r3
 80041cc:	61c1      	str	r1, [r0, #28]
 80041ce:	4770      	bx	lr

080041d0 <TIM_OC4FastConfig>:
 80041d0:	69c3      	ldr	r3, [r0, #28]
 80041d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80041d6:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041da:	61c1      	str	r1, [r0, #28]
 80041dc:	4770      	bx	lr
 80041de:	bf00      	nop

080041e0 <TIM_ClearOC1Ref>:
 80041e0:	6983      	ldr	r3, [r0, #24]
 80041e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041e6:	4319      	orrs	r1, r3
 80041e8:	6181      	str	r1, [r0, #24]
 80041ea:	4770      	bx	lr

080041ec <TIM_ClearOC2Ref>:
 80041ec:	6983      	ldr	r3, [r0, #24]
 80041ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80041f2:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80041f6:	6181      	str	r1, [r0, #24]
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop

080041fc <TIM_ClearOC3Ref>:
 80041fc:	69c3      	ldr	r3, [r0, #28]
 80041fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004202:	4319      	orrs	r1, r3
 8004204:	61c1      	str	r1, [r0, #28]
 8004206:	4770      	bx	lr

08004208 <TIM_ClearOC4Ref>:
 8004208:	69c3      	ldr	r3, [r0, #28]
 800420a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800420e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004212:	61c1      	str	r1, [r0, #28]
 8004214:	4770      	bx	lr
 8004216:	bf00      	nop

08004218 <TIM_ClearOC5Ref>:
 8004218:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800421a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800421e:	4319      	orrs	r1, r3
 8004220:	6541      	str	r1, [r0, #84]	; 0x54
 8004222:	4770      	bx	lr

08004224 <TIM_ClearOC6Ref>:
 8004224:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004226:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800422a:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800422e:	6541      	str	r1, [r0, #84]	; 0x54
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop

08004234 <TIM_SelectOCREFClear>:
 8004234:	6882      	ldr	r2, [r0, #8]
 8004236:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 800423a:	4013      	ands	r3, r2
 800423c:	6083      	str	r3, [r0, #8]
 800423e:	6883      	ldr	r3, [r0, #8]
 8004240:	4319      	orrs	r1, r3
 8004242:	6081      	str	r1, [r0, #8]
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop

08004248 <TIM_OC1PolarityConfig>:
 8004248:	6a03      	ldr	r3, [r0, #32]
 800424a:	f023 0302 	bic.w	r3, r3, #2
 800424e:	4319      	orrs	r1, r3
 8004250:	6201      	str	r1, [r0, #32]
 8004252:	4770      	bx	lr

08004254 <TIM_OC1NPolarityConfig>:
 8004254:	6a03      	ldr	r3, [r0, #32]
 8004256:	f023 0308 	bic.w	r3, r3, #8
 800425a:	4319      	orrs	r1, r3
 800425c:	6201      	str	r1, [r0, #32]
 800425e:	4770      	bx	lr

08004260 <TIM_OC2PolarityConfig>:
 8004260:	6a03      	ldr	r3, [r0, #32]
 8004262:	f023 0320 	bic.w	r3, r3, #32
 8004266:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800426a:	6201      	str	r1, [r0, #32]
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop

08004270 <TIM_OC2NPolarityConfig>:
 8004270:	6a03      	ldr	r3, [r0, #32]
 8004272:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004276:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
 800427a:	6201      	str	r1, [r0, #32]
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop

08004280 <TIM_OC3PolarityConfig>:
 8004280:	6a03      	ldr	r3, [r0, #32]
 8004282:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004286:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800428a:	6201      	str	r1, [r0, #32]
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop

08004290 <TIM_OC3NPolarityConfig>:
 8004290:	6a03      	ldr	r3, [r0, #32]
 8004292:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004296:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 800429a:	6201      	str	r1, [r0, #32]
 800429c:	4770      	bx	lr
 800429e:	bf00      	nop

080042a0 <TIM_OC4PolarityConfig>:
 80042a0:	6a03      	ldr	r3, [r0, #32]
 80042a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042a6:	ea43 3101 	orr.w	r1, r3, r1, lsl #12
 80042aa:	6201      	str	r1, [r0, #32]
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop

080042b0 <TIM_OC5PolarityConfig>:
 80042b0:	6a03      	ldr	r3, [r0, #32]
 80042b2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80042b6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80042ba:	6201      	str	r1, [r0, #32]
 80042bc:	4770      	bx	lr
 80042be:	bf00      	nop

080042c0 <TIM_OC6PolarityConfig>:
 80042c0:	6a03      	ldr	r3, [r0, #32]
 80042c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80042c6:	ea43 5101 	orr.w	r1, r3, r1, lsl #20
 80042ca:	6201      	str	r1, [r0, #32]
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop

080042d0 <TIM_CCxCmd>:
 80042d0:	b410      	push	{r4}
 80042d2:	2301      	movs	r3, #1
 80042d4:	6a04      	ldr	r4, [r0, #32]
 80042d6:	408b      	lsls	r3, r1
 80042d8:	ea24 0303 	bic.w	r3, r4, r3
 80042dc:	6203      	str	r3, [r0, #32]
 80042de:	6a03      	ldr	r3, [r0, #32]
 80042e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80042e4:	408a      	lsls	r2, r1
 80042e6:	4313      	orrs	r3, r2
 80042e8:	6203      	str	r3, [r0, #32]
 80042ea:	4770      	bx	lr

080042ec <TIM_CCxNCmd>:
 80042ec:	b410      	push	{r4}
 80042ee:	2304      	movs	r3, #4
 80042f0:	6a04      	ldr	r4, [r0, #32]
 80042f2:	408b      	lsls	r3, r1
 80042f4:	ea24 0303 	bic.w	r3, r4, r3
 80042f8:	6203      	str	r3, [r0, #32]
 80042fa:	6a03      	ldr	r3, [r0, #32]
 80042fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004300:	408a      	lsls	r2, r1
 8004302:	4313      	orrs	r3, r2
 8004304:	6203      	str	r3, [r0, #32]
 8004306:	4770      	bx	lr

08004308 <TIM_ICInit>:
 8004308:	880b      	ldrh	r3, [r1, #0]
 800430a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800430c:	b36b      	cbz	r3, 800436a <TIM_ICInit+0x62>
 800430e:	2b04      	cmp	r3, #4
 8004310:	d049      	beq.n	80043a6 <TIM_ICInit+0x9e>
 8004312:	2b08      	cmp	r3, #8
 8004314:	884e      	ldrh	r6, [r1, #2]
 8004316:	6a03      	ldr	r3, [r0, #32]
 8004318:	888c      	ldrh	r4, [r1, #4]
 800431a:	890a      	ldrh	r2, [r1, #8]
 800431c:	88cd      	ldrh	r5, [r1, #6]
 800431e:	d066      	beq.n	80043ee <TIM_ICInit+0xe6>
 8004320:	f64e 71ff 	movw	r1, #61439	; 0xefff
 8004324:	4019      	ands	r1, r3
 8004326:	6201      	str	r1, [r0, #32]
 8004328:	69c7      	ldr	r7, [r0, #28]
 800432a:	f8d0 e020 	ldr.w	lr, [r0, #32]
 800432e:	f645 73ff 	movw	r3, #24575	; 0x5fff
 8004332:	0221      	lsls	r1, r4, #8
 8004334:	ea0e 0303 	and.w	r3, lr, r3
 8004338:	f640 44ff 	movw	r4, #3327	; 0xcff
 800433c:	ea41 3202 	orr.w	r2, r1, r2, lsl #12
 8004340:	403c      	ands	r4, r7
 8004342:	ea43 3306 	orr.w	r3, r3, r6, lsl #12
 8004346:	4322      	orrs	r2, r4
 8004348:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800434c:	b292      	uxth	r2, r2
 800434e:	b29b      	uxth	r3, r3
 8004350:	61c2      	str	r2, [r0, #28]
 8004352:	6203      	str	r3, [r0, #32]
 8004354:	69c2      	ldr	r2, [r0, #28]
 8004356:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 800435a:	4013      	ands	r3, r2
 800435c:	61c3      	str	r3, [r0, #28]
 800435e:	69c2      	ldr	r2, [r0, #28]
 8004360:	022b      	lsls	r3, r5, #8
 8004362:	b29b      	uxth	r3, r3
 8004364:	4313      	orrs	r3, r2
 8004366:	61c3      	str	r3, [r0, #28]
 8004368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800436a:	6a02      	ldr	r2, [r0, #32]
 800436c:	884c      	ldrh	r4, [r1, #2]
 800436e:	888b      	ldrh	r3, [r1, #4]
 8004370:	890e      	ldrh	r6, [r1, #8]
 8004372:	88cd      	ldrh	r5, [r1, #6]
 8004374:	f022 0201 	bic.w	r2, r2, #1
 8004378:	6202      	str	r2, [r0, #32]
 800437a:	6982      	ldr	r2, [r0, #24]
 800437c:	6a01      	ldr	r1, [r0, #32]
 800437e:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 8004382:	4313      	orrs	r3, r2
 8004384:	f044 0401 	orr.w	r4, r4, #1
 8004388:	f021 020a 	bic.w	r2, r1, #10
 800438c:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
 8004390:	4322      	orrs	r2, r4
 8004392:	6183      	str	r3, [r0, #24]
 8004394:	6202      	str	r2, [r0, #32]
 8004396:	6982      	ldr	r2, [r0, #24]
 8004398:	f022 020c 	bic.w	r2, r2, #12
 800439c:	6182      	str	r2, [r0, #24]
 800439e:	6983      	ldr	r3, [r0, #24]
 80043a0:	432b      	orrs	r3, r5
 80043a2:	6183      	str	r3, [r0, #24]
 80043a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043a6:	6a06      	ldr	r6, [r0, #32]
 80043a8:	884b      	ldrh	r3, [r1, #2]
 80043aa:	888c      	ldrh	r4, [r1, #4]
 80043ac:	890f      	ldrh	r7, [r1, #8]
 80043ae:	88cd      	ldrh	r5, [r1, #6]
 80043b0:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80043b4:	4032      	ands	r2, r6
 80043b6:	6202      	str	r2, [r0, #32]
 80043b8:	6981      	ldr	r1, [r0, #24]
 80043ba:	6a06      	ldr	r6, [r0, #32]
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	f043 0310 	orr.w	r3, r3, #16
 80043c2:	0224      	lsls	r4, r4, #8
 80043c4:	f64f 725f 	movw	r2, #65375	; 0xff5f
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	ea44 3407 	orr.w	r4, r4, r7, lsl #12
 80043ce:	f421 4173 	bic.w	r1, r1, #62208	; 0xf300
 80043d2:	4032      	ands	r2, r6
 80043d4:	4313      	orrs	r3, r2
 80043d6:	4321      	orrs	r1, r4
 80043d8:	6181      	str	r1, [r0, #24]
 80043da:	6203      	str	r3, [r0, #32]
 80043dc:	6983      	ldr	r3, [r0, #24]
 80043de:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80043e2:	6183      	str	r3, [r0, #24]
 80043e4:	6983      	ldr	r3, [r0, #24]
 80043e6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 80043ea:	6183      	str	r3, [r0, #24]
 80043ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80043ee:	f64f 61ff 	movw	r1, #65279	; 0xfeff
 80043f2:	4019      	ands	r1, r3
 80043f4:	6201      	str	r1, [r0, #32]
 80043f6:	69c7      	ldr	r7, [r0, #28]
 80043f8:	f8d0 e020 	ldr.w	lr, [r0, #32]
 80043fc:	f24f 53ff 	movw	r3, #62975	; 0xf5ff
 8004400:	f64f 710c 	movw	r1, #65292	; 0xff0c
 8004404:	ea0e 0303 	and.w	r3, lr, r3
 8004408:	ea44 1202 	orr.w	r2, r4, r2, lsl #4
 800440c:	4039      	ands	r1, r7
 800440e:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8004412:	430a      	orrs	r2, r1
 8004414:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004418:	b292      	uxth	r2, r2
 800441a:	b29b      	uxth	r3, r3
 800441c:	61c2      	str	r2, [r0, #28]
 800441e:	6203      	str	r3, [r0, #32]
 8004420:	69c3      	ldr	r3, [r0, #28]
 8004422:	f64f 72f3 	movw	r2, #65523	; 0xfff3
 8004426:	401a      	ands	r2, r3
 8004428:	61c2      	str	r2, [r0, #28]
 800442a:	69c3      	ldr	r3, [r0, #28]
 800442c:	432b      	orrs	r3, r5
 800442e:	61c3      	str	r3, [r0, #28]
 8004430:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004432:	bf00      	nop

08004434 <TIM_ICStructInit>:
 8004434:	2300      	movs	r3, #0
 8004436:	2201      	movs	r2, #1
 8004438:	8082      	strh	r2, [r0, #4]
 800443a:	8003      	strh	r3, [r0, #0]
 800443c:	8043      	strh	r3, [r0, #2]
 800443e:	80c3      	strh	r3, [r0, #6]
 8004440:	8103      	strh	r3, [r0, #8]
 8004442:	4770      	bx	lr

08004444 <TIM_PWMIConfig>:
 8004444:	884b      	ldrh	r3, [r1, #2]
 8004446:	888a      	ldrh	r2, [r1, #4]
 8004448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800444a:	2b00      	cmp	r3, #0
 800444c:	880e      	ldrh	r6, [r1, #0]
 800444e:	f8d0 e020 	ldr.w	lr, [r0, #32]
 8004452:	bf0c      	ite	eq
 8004454:	2502      	moveq	r5, #2
 8004456:	2500      	movne	r5, #0
 8004458:	2a01      	cmp	r2, #1
 800445a:	bf0c      	ite	eq
 800445c:	2402      	moveq	r4, #2
 800445e:	2401      	movne	r4, #1
 8004460:	2e00      	cmp	r6, #0
 8004462:	d03e      	beq.n	80044e2 <TIM_PWMIConfig+0x9e>
 8004464:	f64f 77ef 	movw	r7, #65519	; 0xffef
 8004468:	ea0e 0707 	and.w	r7, lr, r7
 800446c:	890e      	ldrh	r6, [r1, #8]
 800446e:	88c9      	ldrh	r1, [r1, #6]
 8004470:	6207      	str	r7, [r0, #32]
 8004472:	f8d0 e018 	ldr.w	lr, [r0, #24]
 8004476:	f8d0 c020 	ldr.w	ip, [r0, #32]
 800447a:	011b      	lsls	r3, r3, #4
 800447c:	f043 0310 	orr.w	r3, r3, #16
 8004480:	0212      	lsls	r2, r2, #8
 8004482:	f64f 775f 	movw	r7, #65375	; 0xff5f
 8004486:	b29b      	uxth	r3, r3
 8004488:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
 800448c:	f42e 4e73 	bic.w	lr, lr, #62208	; 0xf300
 8004490:	ea0c 0707 	and.w	r7, ip, r7
 8004494:	ea42 020e 	orr.w	r2, r2, lr
 8004498:	433b      	orrs	r3, r7
 800449a:	6182      	str	r2, [r0, #24]
 800449c:	6203      	str	r3, [r0, #32]
 800449e:	6983      	ldr	r3, [r0, #24]
 80044a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80044a4:	6183      	str	r3, [r0, #24]
 80044a6:	6983      	ldr	r3, [r0, #24]
 80044a8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80044ac:	6183      	str	r3, [r0, #24]
 80044ae:	6a03      	ldr	r3, [r0, #32]
 80044b0:	f023 0301 	bic.w	r3, r3, #1
 80044b4:	6203      	str	r3, [r0, #32]
 80044b6:	6982      	ldr	r2, [r0, #24]
 80044b8:	6a03      	ldr	r3, [r0, #32]
 80044ba:	f022 02f3 	bic.w	r2, r2, #243	; 0xf3
 80044be:	f045 0501 	orr.w	r5, r5, #1
 80044c2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
 80044c6:	f023 030a 	bic.w	r3, r3, #10
 80044ca:	432b      	orrs	r3, r5
 80044cc:	4322      	orrs	r2, r4
 80044ce:	6182      	str	r2, [r0, #24]
 80044d0:	6203      	str	r3, [r0, #32]
 80044d2:	6983      	ldr	r3, [r0, #24]
 80044d4:	f023 030c 	bic.w	r3, r3, #12
 80044d8:	6183      	str	r3, [r0, #24]
 80044da:	6983      	ldr	r3, [r0, #24]
 80044dc:	4319      	orrs	r1, r3
 80044de:	6181      	str	r1, [r0, #24]
 80044e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044e2:	890f      	ldrh	r7, [r1, #8]
 80044e4:	88ce      	ldrh	r6, [r1, #6]
 80044e6:	f02e 0101 	bic.w	r1, lr, #1
 80044ea:	6201      	str	r1, [r0, #32]
 80044ec:	6981      	ldr	r1, [r0, #24]
 80044ee:	f8d0 e020 	ldr.w	lr, [r0, #32]
 80044f2:	f021 01f3 	bic.w	r1, r1, #243	; 0xf3
 80044f6:	4311      	orrs	r1, r2
 80044f8:	f043 0301 	orr.w	r3, r3, #1
 80044fc:	f02e 020a 	bic.w	r2, lr, #10
 8004500:	4313      	orrs	r3, r2
 8004502:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
 8004506:	6181      	str	r1, [r0, #24]
 8004508:	6203      	str	r3, [r0, #32]
 800450a:	6983      	ldr	r3, [r0, #24]
 800450c:	f023 030c 	bic.w	r3, r3, #12
 8004510:	6183      	str	r3, [r0, #24]
 8004512:	6983      	ldr	r3, [r0, #24]
 8004514:	4333      	orrs	r3, r6
 8004516:	6183      	str	r3, [r0, #24]
 8004518:	6a02      	ldr	r2, [r0, #32]
 800451a:	f64f 73ef 	movw	r3, #65519	; 0xffef
 800451e:	4013      	ands	r3, r2
 8004520:	6203      	str	r3, [r0, #32]
 8004522:	6982      	ldr	r2, [r0, #24]
 8004524:	6a01      	ldr	r1, [r0, #32]
 8004526:	f64f 735f 	movw	r3, #65375	; 0xff5f
 800452a:	f422 4273 	bic.w	r2, r2, #62208	; 0xf300
 800452e:	400b      	ands	r3, r1
 8004530:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
 8004534:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
 8004538:	f043 0310 	orr.w	r3, r3, #16
 800453c:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
 8004540:	6184      	str	r4, [r0, #24]
 8004542:	6203      	str	r3, [r0, #32]
 8004544:	6983      	ldr	r3, [r0, #24]
 8004546:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800454a:	6183      	str	r3, [r0, #24]
 800454c:	6983      	ldr	r3, [r0, #24]
 800454e:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
 8004552:	6186      	str	r6, [r0, #24]
 8004554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004556:	bf00      	nop

08004558 <TIM_GetCapture1>:
 8004558:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800455a:	4770      	bx	lr

0800455c <TIM_GetCapture2>:
 800455c:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800455e:	4770      	bx	lr

08004560 <TIM_GetCapture3>:
 8004560:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8004562:	4770      	bx	lr

08004564 <TIM_GetCapture4>:
 8004564:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8004566:	4770      	bx	lr

08004568 <TIM_SetIC1Prescaler>:
 8004568:	6983      	ldr	r3, [r0, #24]
 800456a:	f023 030c 	bic.w	r3, r3, #12
 800456e:	6183      	str	r3, [r0, #24]
 8004570:	6983      	ldr	r3, [r0, #24]
 8004572:	4319      	orrs	r1, r3
 8004574:	6181      	str	r1, [r0, #24]
 8004576:	4770      	bx	lr

08004578 <TIM_SetIC2Prescaler>:
 8004578:	6983      	ldr	r3, [r0, #24]
 800457a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800457e:	6183      	str	r3, [r0, #24]
 8004580:	6983      	ldr	r3, [r0, #24]
 8004582:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 8004586:	6181      	str	r1, [r0, #24]
 8004588:	4770      	bx	lr
 800458a:	bf00      	nop

0800458c <TIM_SetIC3Prescaler>:
 800458c:	69c2      	ldr	r2, [r0, #28]
 800458e:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8004592:	4013      	ands	r3, r2
 8004594:	61c3      	str	r3, [r0, #28]
 8004596:	69c3      	ldr	r3, [r0, #28]
 8004598:	4319      	orrs	r1, r3
 800459a:	61c1      	str	r1, [r0, #28]
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop

080045a0 <TIM_SetIC4Prescaler>:
 80045a0:	69c2      	ldr	r2, [r0, #28]
 80045a2:	f24f 33ff 	movw	r3, #62463	; 0xf3ff
 80045a6:	4013      	ands	r3, r2
 80045a8:	61c3      	str	r3, [r0, #28]
 80045aa:	69c3      	ldr	r3, [r0, #28]
 80045ac:	0209      	lsls	r1, r1, #8
 80045ae:	b289      	uxth	r1, r1
 80045b0:	4319      	orrs	r1, r3
 80045b2:	61c1      	str	r1, [r0, #28]
 80045b4:	4770      	bx	lr
 80045b6:	bf00      	nop

080045b8 <TIM_BDTRConfig>:
 80045b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ba:	880b      	ldrh	r3, [r1, #0]
 80045bc:	f8b1 e002 	ldrh.w	lr, [r1, #2]
 80045c0:	888f      	ldrh	r7, [r1, #4]
 80045c2:	88ce      	ldrh	r6, [r1, #6]
 80045c4:	890d      	ldrh	r5, [r1, #8]
 80045c6:	894c      	ldrh	r4, [r1, #10]
 80045c8:	898a      	ldrh	r2, [r1, #12]
 80045ca:	ea4e 0303 	orr.w	r3, lr, r3
 80045ce:	433b      	orrs	r3, r7
 80045d0:	4333      	orrs	r3, r6
 80045d2:	432b      	orrs	r3, r5
 80045d4:	4323      	orrs	r3, r4
 80045d6:	4313      	orrs	r3, r2
 80045d8:	b29b      	uxth	r3, r3
 80045da:	6443      	str	r3, [r0, #68]	; 0x44
 80045dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045de:	bf00      	nop

080045e0 <TIM_Break1Config>:
 80045e0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80045e2:	f423 2372 	bic.w	r3, r3, #991232	; 0xf2000
 80045e6:	6443      	str	r3, [r0, #68]	; 0x44
 80045e8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80045ea:	4319      	orrs	r1, r3
 80045ec:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80045f0:	6442      	str	r2, [r0, #68]	; 0x44
 80045f2:	4770      	bx	lr

080045f4 <TIM_Break2Config>:
 80045f4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80045f6:	f023 733c 	bic.w	r3, r3, #49283072	; 0x2f00000
 80045fa:	6443      	str	r3, [r0, #68]	; 0x44
 80045fc:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80045fe:	4319      	orrs	r1, r3
 8004600:	ea41 5202 	orr.w	r2, r1, r2, lsl #20
 8004604:	6442      	str	r2, [r0, #68]	; 0x44
 8004606:	4770      	bx	lr

08004608 <TIM_Break1Cmd>:
 8004608:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800460a:	b919      	cbnz	r1, 8004614 <TIM_Break1Cmd+0xc>
 800460c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004610:	6443      	str	r3, [r0, #68]	; 0x44
 8004612:	4770      	bx	lr
 8004614:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004618:	6443      	str	r3, [r0, #68]	; 0x44
 800461a:	4770      	bx	lr

0800461c <TIM_Break2Cmd>:
 800461c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800461e:	b919      	cbnz	r1, 8004628 <TIM_Break2Cmd+0xc>
 8004620:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004624:	6443      	str	r3, [r0, #68]	; 0x44
 8004626:	4770      	bx	lr
 8004628:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800462c:	6443      	str	r3, [r0, #68]	; 0x44
 800462e:	4770      	bx	lr

08004630 <TIM_BDTRStructInit>:
 8004630:	2300      	movs	r3, #0
 8004632:	8003      	strh	r3, [r0, #0]
 8004634:	8043      	strh	r3, [r0, #2]
 8004636:	8083      	strh	r3, [r0, #4]
 8004638:	80c3      	strh	r3, [r0, #6]
 800463a:	8103      	strh	r3, [r0, #8]
 800463c:	8143      	strh	r3, [r0, #10]
 800463e:	8183      	strh	r3, [r0, #12]
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop

08004644 <TIM_CtrlPWMOutputs>:
 8004644:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004646:	b919      	cbnz	r1, 8004650 <TIM_CtrlPWMOutputs+0xc>
 8004648:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800464c:	6443      	str	r3, [r0, #68]	; 0x44
 800464e:	4770      	bx	lr
 8004650:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004654:	6443      	str	r3, [r0, #68]	; 0x44
 8004656:	4770      	bx	lr

08004658 <TIM_SelectCOM>:
 8004658:	b929      	cbnz	r1, 8004666 <TIM_SelectCOM+0xe>
 800465a:	6842      	ldr	r2, [r0, #4]
 800465c:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8004660:	4013      	ands	r3, r2
 8004662:	6043      	str	r3, [r0, #4]
 8004664:	4770      	bx	lr
 8004666:	6843      	ldr	r3, [r0, #4]
 8004668:	f043 0304 	orr.w	r3, r3, #4
 800466c:	6043      	str	r3, [r0, #4]
 800466e:	4770      	bx	lr

08004670 <TIM_CCPreloadControl>:
 8004670:	b929      	cbnz	r1, 800467e <TIM_CCPreloadControl+0xe>
 8004672:	6842      	ldr	r2, [r0, #4]
 8004674:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004678:	4013      	ands	r3, r2
 800467a:	6043      	str	r3, [r0, #4]
 800467c:	4770      	bx	lr
 800467e:	6843      	ldr	r3, [r0, #4]
 8004680:	f043 0301 	orr.w	r3, r3, #1
 8004684:	6043      	str	r3, [r0, #4]
 8004686:	4770      	bx	lr

08004688 <TIM_ITConfig>:
 8004688:	b92a      	cbnz	r2, 8004696 <TIM_ITConfig+0xe>
 800468a:	68c3      	ldr	r3, [r0, #12]
 800468c:	43c9      	mvns	r1, r1
 800468e:	b289      	uxth	r1, r1
 8004690:	4019      	ands	r1, r3
 8004692:	60c1      	str	r1, [r0, #12]
 8004694:	4770      	bx	lr
 8004696:	68c3      	ldr	r3, [r0, #12]
 8004698:	4319      	orrs	r1, r3
 800469a:	60c1      	str	r1, [r0, #12]
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop

080046a0 <TIM_GenerateEvent>:
 80046a0:	6141      	str	r1, [r0, #20]
 80046a2:	4770      	bx	lr

080046a4 <TIM_GetFlagStatus>:
 80046a4:	6903      	ldr	r3, [r0, #16]
 80046a6:	4219      	tst	r1, r3
 80046a8:	bf14      	ite	ne
 80046aa:	2001      	movne	r0, #1
 80046ac:	2000      	moveq	r0, #0
 80046ae:	4770      	bx	lr

080046b0 <TIM_ClearFlag>:
 80046b0:	43c9      	mvns	r1, r1
 80046b2:	b289      	uxth	r1, r1
 80046b4:	6101      	str	r1, [r0, #16]
 80046b6:	4770      	bx	lr

080046b8 <TIM_GetITStatus>:
 80046b8:	6903      	ldr	r3, [r0, #16]
 80046ba:	68c2      	ldr	r2, [r0, #12]
 80046bc:	ea11 0003 	ands.w	r0, r1, r3
 80046c0:	d003      	beq.n	80046ca <TIM_GetITStatus+0x12>
 80046c2:	4211      	tst	r1, r2
 80046c4:	bf14      	ite	ne
 80046c6:	2001      	movne	r0, #1
 80046c8:	2000      	moveq	r0, #0
 80046ca:	4770      	bx	lr

080046cc <TIM_ClearITPendingBit>:
 80046cc:	43c9      	mvns	r1, r1
 80046ce:	b289      	uxth	r1, r1
 80046d0:	6101      	str	r1, [r0, #16]
 80046d2:	4770      	bx	lr

080046d4 <TIM_DMAConfig>:
 80046d4:	430a      	orrs	r2, r1
 80046d6:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
 80046da:	4770      	bx	lr

080046dc <TIM_DMACmd>:
 80046dc:	b92a      	cbnz	r2, 80046ea <TIM_DMACmd+0xe>
 80046de:	68c3      	ldr	r3, [r0, #12]
 80046e0:	43c9      	mvns	r1, r1
 80046e2:	b289      	uxth	r1, r1
 80046e4:	4019      	ands	r1, r3
 80046e6:	60c1      	str	r1, [r0, #12]
 80046e8:	4770      	bx	lr
 80046ea:	68c3      	ldr	r3, [r0, #12]
 80046ec:	4319      	orrs	r1, r3
 80046ee:	60c1      	str	r1, [r0, #12]
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop

080046f4 <TIM_SelectCCDMA>:
 80046f4:	b929      	cbnz	r1, 8004702 <TIM_SelectCCDMA+0xe>
 80046f6:	6842      	ldr	r2, [r0, #4]
 80046f8:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 80046fc:	4013      	ands	r3, r2
 80046fe:	6043      	str	r3, [r0, #4]
 8004700:	4770      	bx	lr
 8004702:	6843      	ldr	r3, [r0, #4]
 8004704:	f043 0308 	orr.w	r3, r3, #8
 8004708:	6043      	str	r3, [r0, #4]
 800470a:	4770      	bx	lr

0800470c <TIM_InternalClockConfig>:
 800470c:	6882      	ldr	r2, [r0, #8]
 800470e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8004712:	4013      	ands	r3, r2
 8004714:	6083      	str	r3, [r0, #8]
 8004716:	4770      	bx	lr

08004718 <TIM_ITRxExternalClockConfig>:
 8004718:	6882      	ldr	r2, [r0, #8]
 800471a:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800471e:	4013      	ands	r3, r2
 8004720:	4319      	orrs	r1, r3
 8004722:	6081      	str	r1, [r0, #8]
 8004724:	6883      	ldr	r3, [r0, #8]
 8004726:	f043 0307 	orr.w	r3, r3, #7
 800472a:	6083      	str	r3, [r0, #8]
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop

08004730 <TIM_TIxExternalClockConfig>:
 8004730:	2960      	cmp	r1, #96	; 0x60
 8004732:	b470      	push	{r4, r5, r6}
 8004734:	d01e      	beq.n	8004774 <TIM_TIxExternalClockConfig+0x44>
 8004736:	6a04      	ldr	r4, [r0, #32]
 8004738:	f024 0401 	bic.w	r4, r4, #1
 800473c:	6204      	str	r4, [r0, #32]
 800473e:	6984      	ldr	r4, [r0, #24]
 8004740:	6a05      	ldr	r5, [r0, #32]
 8004742:	f024 04f3 	bic.w	r4, r4, #243	; 0xf3
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	f044 0401 	orr.w	r4, r4, #1
 800474e:	f025 050a 	bic.w	r5, r5, #10
 8004752:	ea44 1303 	orr.w	r3, r4, r3, lsl #4
 8004756:	432a      	orrs	r2, r5
 8004758:	6183      	str	r3, [r0, #24]
 800475a:	6202      	str	r2, [r0, #32]
 800475c:	6882      	ldr	r2, [r0, #8]
 800475e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004762:	4013      	ands	r3, r2
 8004764:	430b      	orrs	r3, r1
 8004766:	6083      	str	r3, [r0, #8]
 8004768:	6883      	ldr	r3, [r0, #8]
 800476a:	f043 0307 	orr.w	r3, r3, #7
 800476e:	6083      	str	r3, [r0, #8]
 8004770:	bc70      	pop	{r4, r5, r6}
 8004772:	4770      	bx	lr
 8004774:	6a05      	ldr	r5, [r0, #32]
 8004776:	f64f 74ef 	movw	r4, #65519	; 0xffef
 800477a:	402c      	ands	r4, r5
 800477c:	6204      	str	r4, [r0, #32]
 800477e:	6984      	ldr	r4, [r0, #24]
 8004780:	6a06      	ldr	r6, [r0, #32]
 8004782:	0112      	lsls	r2, r2, #4
 8004784:	f042 0210 	orr.w	r2, r2, #16
 8004788:	f424 4473 	bic.w	r4, r4, #62208	; 0xf300
 800478c:	f64f 755f 	movw	r5, #65375	; 0xff5f
 8004790:	b292      	uxth	r2, r2
 8004792:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 8004796:	4035      	ands	r5, r6
 8004798:	ea44 3303 	orr.w	r3, r4, r3, lsl #12
 800479c:	432a      	orrs	r2, r5
 800479e:	6183      	str	r3, [r0, #24]
 80047a0:	6202      	str	r2, [r0, #32]
 80047a2:	e7db      	b.n	800475c <TIM_TIxExternalClockConfig+0x2c>

080047a4 <TIM_ETRClockMode1Config>:
 80047a4:	b410      	push	{r4}
 80047a6:	6884      	ldr	r4, [r0, #8]
 80047a8:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80047ac:	b2e4      	uxtb	r4, r4
 80047ae:	4323      	orrs	r3, r4
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	4319      	orrs	r1, r3
 80047b4:	6081      	str	r1, [r0, #8]
 80047b6:	6883      	ldr	r3, [r0, #8]
 80047b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047bc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80047c6:	6083      	str	r3, [r0, #8]
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop

080047cc <TIM_ETRClockMode2Config>:
 80047cc:	b410      	push	{r4}
 80047ce:	6884      	ldr	r4, [r0, #8]
 80047d0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80047d4:	b2e4      	uxtb	r4, r4
 80047d6:	4323      	orrs	r3, r4
 80047d8:	b29b      	uxth	r3, r3
 80047da:	4319      	orrs	r1, r3
 80047dc:	6081      	str	r1, [r0, #8]
 80047de:	6883      	ldr	r3, [r0, #8]
 80047e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047e8:	6083      	str	r3, [r0, #8]
 80047ea:	4770      	bx	lr

080047ec <TIM_SelectInputTrigger>:
 80047ec:	6882      	ldr	r2, [r0, #8]
 80047ee:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80047f2:	4013      	ands	r3, r2
 80047f4:	4319      	orrs	r1, r3
 80047f6:	6081      	str	r1, [r0, #8]
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop

080047fc <TIM_SelectOutputTrigger>:
 80047fc:	6842      	ldr	r2, [r0, #4]
 80047fe:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8004802:	4013      	ands	r3, r2
 8004804:	6043      	str	r3, [r0, #4]
 8004806:	6843      	ldr	r3, [r0, #4]
 8004808:	4319      	orrs	r1, r3
 800480a:	6041      	str	r1, [r0, #4]
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop

08004810 <TIM_SelectOutputTrigger2>:
 8004810:	6843      	ldr	r3, [r0, #4]
 8004812:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004816:	6043      	str	r3, [r0, #4]
 8004818:	6843      	ldr	r3, [r0, #4]
 800481a:	4319      	orrs	r1, r3
 800481c:	6041      	str	r1, [r0, #4]
 800481e:	4770      	bx	lr

08004820 <TIM_SelectSlaveMode>:
 8004820:	6883      	ldr	r3, [r0, #8]
 8004822:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004826:	f023 0307 	bic.w	r3, r3, #7
 800482a:	6083      	str	r3, [r0, #8]
 800482c:	6883      	ldr	r3, [r0, #8]
 800482e:	4319      	orrs	r1, r3
 8004830:	6081      	str	r1, [r0, #8]
 8004832:	4770      	bx	lr

08004834 <TIM_SelectMasterSlaveMode>:
 8004834:	6882      	ldr	r2, [r0, #8]
 8004836:	f64f 737f 	movw	r3, #65407	; 0xff7f
 800483a:	4013      	ands	r3, r2
 800483c:	6083      	str	r3, [r0, #8]
 800483e:	6883      	ldr	r3, [r0, #8]
 8004840:	4319      	orrs	r1, r3
 8004842:	6081      	str	r1, [r0, #8]
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop

08004848 <TIM_ETRConfig>:
 8004848:	b410      	push	{r4}
 800484a:	6884      	ldr	r4, [r0, #8]
 800484c:	b2e4      	uxtb	r4, r4
 800484e:	4321      	orrs	r1, r4
 8004850:	430a      	orrs	r2, r1
 8004852:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004856:	b299      	uxth	r1, r3
 8004858:	6081      	str	r1, [r0, #8]
 800485a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800485e:	4770      	bx	lr

08004860 <TIM_EncoderInterfaceConfig>:
 8004860:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004862:	6887      	ldr	r7, [r0, #8]
 8004864:	f8d0 e018 	ldr.w	lr, [r0, #24]
 8004868:	6a04      	ldr	r4, [r0, #32]
 800486a:	b2a4      	uxth	r4, r4
 800486c:	f64f 45fc 	movw	r5, #64764	; 0xfcfc
 8004870:	f024 0422 	bic.w	r4, r4, #34	; 0x22
 8004874:	4322      	orrs	r2, r4
 8004876:	f64f 76f8 	movw	r6, #65528	; 0xfff8
 800487a:	ea0e 0505 	and.w	r5, lr, r5
 800487e:	403e      	ands	r6, r7
 8004880:	ea42 1303 	orr.w	r3, r2, r3, lsl #4
 8004884:	f445 7580 	orr.w	r5, r5, #256	; 0x100
 8004888:	4331      	orrs	r1, r6
 800488a:	b29a      	uxth	r2, r3
 800488c:	f045 0501 	orr.w	r5, r5, #1
 8004890:	6081      	str	r1, [r0, #8]
 8004892:	6185      	str	r5, [r0, #24]
 8004894:	6202      	str	r2, [r0, #32]
 8004896:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004898 <TIM_SelectHallSensor>:
 8004898:	b929      	cbnz	r1, 80048a6 <TIM_SelectHallSensor+0xe>
 800489a:	6842      	ldr	r2, [r0, #4]
 800489c:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80048a0:	4013      	ands	r3, r2
 80048a2:	6043      	str	r3, [r0, #4]
 80048a4:	4770      	bx	lr
 80048a6:	6843      	ldr	r3, [r0, #4]
 80048a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048ac:	6043      	str	r3, [r0, #4]
 80048ae:	4770      	bx	lr

080048b0 <TIM_RemapConfig>:
 80048b0:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop

080048b8 <__aeabi_drsub>:
 80048b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80048bc:	e002      	b.n	80048c4 <__adddf3>
 80048be:	bf00      	nop

080048c0 <__aeabi_dsub>:
 80048c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080048c4 <__adddf3>:
 80048c4:	b530      	push	{r4, r5, lr}
 80048c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80048ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80048ce:	ea94 0f05 	teq	r4, r5
 80048d2:	bf08      	it	eq
 80048d4:	ea90 0f02 	teqeq	r0, r2
 80048d8:	bf1f      	itttt	ne
 80048da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80048de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80048e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80048e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80048ea:	f000 80e2 	beq.w	8004ab2 <__adddf3+0x1ee>
 80048ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80048f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80048f6:	bfb8      	it	lt
 80048f8:	426d      	neglt	r5, r5
 80048fa:	dd0c      	ble.n	8004916 <__adddf3+0x52>
 80048fc:	442c      	add	r4, r5
 80048fe:	ea80 0202 	eor.w	r2, r0, r2
 8004902:	ea81 0303 	eor.w	r3, r1, r3
 8004906:	ea82 0000 	eor.w	r0, r2, r0
 800490a:	ea83 0101 	eor.w	r1, r3, r1
 800490e:	ea80 0202 	eor.w	r2, r0, r2
 8004912:	ea81 0303 	eor.w	r3, r1, r3
 8004916:	2d36      	cmp	r5, #54	; 0x36
 8004918:	bf88      	it	hi
 800491a:	bd30      	pophi	{r4, r5, pc}
 800491c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8004920:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004924:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8004928:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800492c:	d002      	beq.n	8004934 <__adddf3+0x70>
 800492e:	4240      	negs	r0, r0
 8004930:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004934:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8004938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800493c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8004940:	d002      	beq.n	8004948 <__adddf3+0x84>
 8004942:	4252      	negs	r2, r2
 8004944:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8004948:	ea94 0f05 	teq	r4, r5
 800494c:	f000 80a7 	beq.w	8004a9e <__adddf3+0x1da>
 8004950:	f1a4 0401 	sub.w	r4, r4, #1
 8004954:	f1d5 0e20 	rsbs	lr, r5, #32
 8004958:	db0d      	blt.n	8004976 <__adddf3+0xb2>
 800495a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800495e:	fa22 f205 	lsr.w	r2, r2, r5
 8004962:	1880      	adds	r0, r0, r2
 8004964:	f141 0100 	adc.w	r1, r1, #0
 8004968:	fa03 f20e 	lsl.w	r2, r3, lr
 800496c:	1880      	adds	r0, r0, r2
 800496e:	fa43 f305 	asr.w	r3, r3, r5
 8004972:	4159      	adcs	r1, r3
 8004974:	e00e      	b.n	8004994 <__adddf3+0xd0>
 8004976:	f1a5 0520 	sub.w	r5, r5, #32
 800497a:	f10e 0e20 	add.w	lr, lr, #32
 800497e:	2a01      	cmp	r2, #1
 8004980:	fa03 fc0e 	lsl.w	ip, r3, lr
 8004984:	bf28      	it	cs
 8004986:	f04c 0c02 	orrcs.w	ip, ip, #2
 800498a:	fa43 f305 	asr.w	r3, r3, r5
 800498e:	18c0      	adds	r0, r0, r3
 8004990:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8004994:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004998:	d507      	bpl.n	80049aa <__adddf3+0xe6>
 800499a:	f04f 0e00 	mov.w	lr, #0
 800499e:	f1dc 0c00 	rsbs	ip, ip, #0
 80049a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80049a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80049aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80049ae:	d31b      	bcc.n	80049e8 <__adddf3+0x124>
 80049b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80049b4:	d30c      	bcc.n	80049d0 <__adddf3+0x10c>
 80049b6:	0849      	lsrs	r1, r1, #1
 80049b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80049bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80049c0:	f104 0401 	add.w	r4, r4, #1
 80049c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80049c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80049cc:	f080 809a 	bcs.w	8004b04 <__adddf3+0x240>
 80049d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80049d4:	bf08      	it	eq
 80049d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80049da:	f150 0000 	adcs.w	r0, r0, #0
 80049de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80049e2:	ea41 0105 	orr.w	r1, r1, r5
 80049e6:	bd30      	pop	{r4, r5, pc}
 80049e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80049ec:	4140      	adcs	r0, r0
 80049ee:	eb41 0101 	adc.w	r1, r1, r1
 80049f2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80049f6:	f1a4 0401 	sub.w	r4, r4, #1
 80049fa:	d1e9      	bne.n	80049d0 <__adddf3+0x10c>
 80049fc:	f091 0f00 	teq	r1, #0
 8004a00:	bf04      	itt	eq
 8004a02:	4601      	moveq	r1, r0
 8004a04:	2000      	moveq	r0, #0
 8004a06:	fab1 f381 	clz	r3, r1
 8004a0a:	bf08      	it	eq
 8004a0c:	3320      	addeq	r3, #32
 8004a0e:	f1a3 030b 	sub.w	r3, r3, #11
 8004a12:	f1b3 0220 	subs.w	r2, r3, #32
 8004a16:	da0c      	bge.n	8004a32 <__adddf3+0x16e>
 8004a18:	320c      	adds	r2, #12
 8004a1a:	dd08      	ble.n	8004a2e <__adddf3+0x16a>
 8004a1c:	f102 0c14 	add.w	ip, r2, #20
 8004a20:	f1c2 020c 	rsb	r2, r2, #12
 8004a24:	fa01 f00c 	lsl.w	r0, r1, ip
 8004a28:	fa21 f102 	lsr.w	r1, r1, r2
 8004a2c:	e00c      	b.n	8004a48 <__adddf3+0x184>
 8004a2e:	f102 0214 	add.w	r2, r2, #20
 8004a32:	bfd8      	it	le
 8004a34:	f1c2 0c20 	rsble	ip, r2, #32
 8004a38:	fa01 f102 	lsl.w	r1, r1, r2
 8004a3c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8004a40:	bfdc      	itt	le
 8004a42:	ea41 010c 	orrle.w	r1, r1, ip
 8004a46:	4090      	lslle	r0, r2
 8004a48:	1ae4      	subs	r4, r4, r3
 8004a4a:	bfa2      	ittt	ge
 8004a4c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8004a50:	4329      	orrge	r1, r5
 8004a52:	bd30      	popge	{r4, r5, pc}
 8004a54:	ea6f 0404 	mvn.w	r4, r4
 8004a58:	3c1f      	subs	r4, #31
 8004a5a:	da1c      	bge.n	8004a96 <__adddf3+0x1d2>
 8004a5c:	340c      	adds	r4, #12
 8004a5e:	dc0e      	bgt.n	8004a7e <__adddf3+0x1ba>
 8004a60:	f104 0414 	add.w	r4, r4, #20
 8004a64:	f1c4 0220 	rsb	r2, r4, #32
 8004a68:	fa20 f004 	lsr.w	r0, r0, r4
 8004a6c:	fa01 f302 	lsl.w	r3, r1, r2
 8004a70:	ea40 0003 	orr.w	r0, r0, r3
 8004a74:	fa21 f304 	lsr.w	r3, r1, r4
 8004a78:	ea45 0103 	orr.w	r1, r5, r3
 8004a7c:	bd30      	pop	{r4, r5, pc}
 8004a7e:	f1c4 040c 	rsb	r4, r4, #12
 8004a82:	f1c4 0220 	rsb	r2, r4, #32
 8004a86:	fa20 f002 	lsr.w	r0, r0, r2
 8004a8a:	fa01 f304 	lsl.w	r3, r1, r4
 8004a8e:	ea40 0003 	orr.w	r0, r0, r3
 8004a92:	4629      	mov	r1, r5
 8004a94:	bd30      	pop	{r4, r5, pc}
 8004a96:	fa21 f004 	lsr.w	r0, r1, r4
 8004a9a:	4629      	mov	r1, r5
 8004a9c:	bd30      	pop	{r4, r5, pc}
 8004a9e:	f094 0f00 	teq	r4, #0
 8004aa2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8004aa6:	bf06      	itte	eq
 8004aa8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8004aac:	3401      	addeq	r4, #1
 8004aae:	3d01      	subne	r5, #1
 8004ab0:	e74e      	b.n	8004950 <__adddf3+0x8c>
 8004ab2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004ab6:	bf18      	it	ne
 8004ab8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8004abc:	d029      	beq.n	8004b12 <__adddf3+0x24e>
 8004abe:	ea94 0f05 	teq	r4, r5
 8004ac2:	bf08      	it	eq
 8004ac4:	ea90 0f02 	teqeq	r0, r2
 8004ac8:	d005      	beq.n	8004ad6 <__adddf3+0x212>
 8004aca:	ea54 0c00 	orrs.w	ip, r4, r0
 8004ace:	bf04      	itt	eq
 8004ad0:	4619      	moveq	r1, r3
 8004ad2:	4610      	moveq	r0, r2
 8004ad4:	bd30      	pop	{r4, r5, pc}
 8004ad6:	ea91 0f03 	teq	r1, r3
 8004ada:	bf1e      	ittt	ne
 8004adc:	2100      	movne	r1, #0
 8004ade:	2000      	movne	r0, #0
 8004ae0:	bd30      	popne	{r4, r5, pc}
 8004ae2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8004ae6:	d105      	bne.n	8004af4 <__adddf3+0x230>
 8004ae8:	0040      	lsls	r0, r0, #1
 8004aea:	4149      	adcs	r1, r1
 8004aec:	bf28      	it	cs
 8004aee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8004af2:	bd30      	pop	{r4, r5, pc}
 8004af4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8004af8:	bf3c      	itt	cc
 8004afa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8004afe:	bd30      	popcc	{r4, r5, pc}
 8004b00:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004b04:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8004b08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004b0c:	f04f 0000 	mov.w	r0, #0
 8004b10:	bd30      	pop	{r4, r5, pc}
 8004b12:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8004b16:	bf1a      	itte	ne
 8004b18:	4619      	movne	r1, r3
 8004b1a:	4610      	movne	r0, r2
 8004b1c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8004b20:	bf1c      	itt	ne
 8004b22:	460b      	movne	r3, r1
 8004b24:	4602      	movne	r2, r0
 8004b26:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8004b2a:	bf06      	itte	eq
 8004b2c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8004b30:	ea91 0f03 	teqeq	r1, r3
 8004b34:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8004b38:	bd30      	pop	{r4, r5, pc}
 8004b3a:	bf00      	nop

08004b3c <__aeabi_ui2d>:
 8004b3c:	f090 0f00 	teq	r0, #0
 8004b40:	bf04      	itt	eq
 8004b42:	2100      	moveq	r1, #0
 8004b44:	4770      	bxeq	lr
 8004b46:	b530      	push	{r4, r5, lr}
 8004b48:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004b4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004b50:	f04f 0500 	mov.w	r5, #0
 8004b54:	f04f 0100 	mov.w	r1, #0
 8004b58:	e750      	b.n	80049fc <__adddf3+0x138>
 8004b5a:	bf00      	nop

08004b5c <__aeabi_i2d>:
 8004b5c:	f090 0f00 	teq	r0, #0
 8004b60:	bf04      	itt	eq
 8004b62:	2100      	moveq	r1, #0
 8004b64:	4770      	bxeq	lr
 8004b66:	b530      	push	{r4, r5, lr}
 8004b68:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004b6c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004b70:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8004b74:	bf48      	it	mi
 8004b76:	4240      	negmi	r0, r0
 8004b78:	f04f 0100 	mov.w	r1, #0
 8004b7c:	e73e      	b.n	80049fc <__adddf3+0x138>
 8004b7e:	bf00      	nop

08004b80 <__aeabi_f2d>:
 8004b80:	0042      	lsls	r2, r0, #1
 8004b82:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8004b86:	ea4f 0131 	mov.w	r1, r1, rrx
 8004b8a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8004b8e:	bf1f      	itttt	ne
 8004b90:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8004b94:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004b98:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8004b9c:	4770      	bxne	lr
 8004b9e:	f092 0f00 	teq	r2, #0
 8004ba2:	bf14      	ite	ne
 8004ba4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8004ba8:	4770      	bxeq	lr
 8004baa:	b530      	push	{r4, r5, lr}
 8004bac:	f44f 7460 	mov.w	r4, #896	; 0x380
 8004bb0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8004bb4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004bb8:	e720      	b.n	80049fc <__adddf3+0x138>
 8004bba:	bf00      	nop

08004bbc <__aeabi_ul2d>:
 8004bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8004bc0:	bf08      	it	eq
 8004bc2:	4770      	bxeq	lr
 8004bc4:	b530      	push	{r4, r5, lr}
 8004bc6:	f04f 0500 	mov.w	r5, #0
 8004bca:	e00a      	b.n	8004be2 <__aeabi_l2d+0x16>

08004bcc <__aeabi_l2d>:
 8004bcc:	ea50 0201 	orrs.w	r2, r0, r1
 8004bd0:	bf08      	it	eq
 8004bd2:	4770      	bxeq	lr
 8004bd4:	b530      	push	{r4, r5, lr}
 8004bd6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8004bda:	d502      	bpl.n	8004be2 <__aeabi_l2d+0x16>
 8004bdc:	4240      	negs	r0, r0
 8004bde:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8004be2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004be6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8004bea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8004bee:	f43f aedc 	beq.w	80049aa <__adddf3+0xe6>
 8004bf2:	f04f 0203 	mov.w	r2, #3
 8004bf6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004bfa:	bf18      	it	ne
 8004bfc:	3203      	addne	r2, #3
 8004bfe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8004c02:	bf18      	it	ne
 8004c04:	3203      	addne	r2, #3
 8004c06:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8004c0a:	f1c2 0320 	rsb	r3, r2, #32
 8004c0e:	fa00 fc03 	lsl.w	ip, r0, r3
 8004c12:	fa20 f002 	lsr.w	r0, r0, r2
 8004c16:	fa01 fe03 	lsl.w	lr, r1, r3
 8004c1a:	ea40 000e 	orr.w	r0, r0, lr
 8004c1e:	fa21 f102 	lsr.w	r1, r1, r2
 8004c22:	4414      	add	r4, r2
 8004c24:	e6c1      	b.n	80049aa <__adddf3+0xe6>
 8004c26:	bf00      	nop

08004c28 <__aeabi_dmul>:
 8004c28:	b570      	push	{r4, r5, r6, lr}
 8004c2a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004c2e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004c32:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004c36:	bf1d      	ittte	ne
 8004c38:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004c3c:	ea94 0f0c 	teqne	r4, ip
 8004c40:	ea95 0f0c 	teqne	r5, ip
 8004c44:	f000 f8de 	bleq	8004e04 <__aeabi_dmul+0x1dc>
 8004c48:	442c      	add	r4, r5
 8004c4a:	ea81 0603 	eor.w	r6, r1, r3
 8004c4e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8004c52:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8004c56:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8004c5a:	bf18      	it	ne
 8004c5c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8004c60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004c64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c68:	d038      	beq.n	8004cdc <__aeabi_dmul+0xb4>
 8004c6a:	fba0 ce02 	umull	ip, lr, r0, r2
 8004c6e:	f04f 0500 	mov.w	r5, #0
 8004c72:	fbe1 e502 	umlal	lr, r5, r1, r2
 8004c76:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8004c7a:	fbe0 e503 	umlal	lr, r5, r0, r3
 8004c7e:	f04f 0600 	mov.w	r6, #0
 8004c82:	fbe1 5603 	umlal	r5, r6, r1, r3
 8004c86:	f09c 0f00 	teq	ip, #0
 8004c8a:	bf18      	it	ne
 8004c8c:	f04e 0e01 	orrne.w	lr, lr, #1
 8004c90:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8004c94:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8004c98:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8004c9c:	d204      	bcs.n	8004ca8 <__aeabi_dmul+0x80>
 8004c9e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8004ca2:	416d      	adcs	r5, r5
 8004ca4:	eb46 0606 	adc.w	r6, r6, r6
 8004ca8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8004cac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8004cb0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8004cb4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8004cb8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8004cbc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004cc0:	bf88      	it	hi
 8004cc2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004cc6:	d81e      	bhi.n	8004d06 <__aeabi_dmul+0xde>
 8004cc8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8004ccc:	bf08      	it	eq
 8004cce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8004cd2:	f150 0000 	adcs.w	r0, r0, #0
 8004cd6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004cda:	bd70      	pop	{r4, r5, r6, pc}
 8004cdc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8004ce0:	ea46 0101 	orr.w	r1, r6, r1
 8004ce4:	ea40 0002 	orr.w	r0, r0, r2
 8004ce8:	ea81 0103 	eor.w	r1, r1, r3
 8004cec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8004cf0:	bfc2      	ittt	gt
 8004cf2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004cf6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004cfa:	bd70      	popgt	{r4, r5, r6, pc}
 8004cfc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004d00:	f04f 0e00 	mov.w	lr, #0
 8004d04:	3c01      	subs	r4, #1
 8004d06:	f300 80ab 	bgt.w	8004e60 <__aeabi_dmul+0x238>
 8004d0a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8004d0e:	bfde      	ittt	le
 8004d10:	2000      	movle	r0, #0
 8004d12:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8004d16:	bd70      	pople	{r4, r5, r6, pc}
 8004d18:	f1c4 0400 	rsb	r4, r4, #0
 8004d1c:	3c20      	subs	r4, #32
 8004d1e:	da35      	bge.n	8004d8c <__aeabi_dmul+0x164>
 8004d20:	340c      	adds	r4, #12
 8004d22:	dc1b      	bgt.n	8004d5c <__aeabi_dmul+0x134>
 8004d24:	f104 0414 	add.w	r4, r4, #20
 8004d28:	f1c4 0520 	rsb	r5, r4, #32
 8004d2c:	fa00 f305 	lsl.w	r3, r0, r5
 8004d30:	fa20 f004 	lsr.w	r0, r0, r4
 8004d34:	fa01 f205 	lsl.w	r2, r1, r5
 8004d38:	ea40 0002 	orr.w	r0, r0, r2
 8004d3c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8004d40:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8004d44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004d48:	fa21 f604 	lsr.w	r6, r1, r4
 8004d4c:	eb42 0106 	adc.w	r1, r2, r6
 8004d50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004d54:	bf08      	it	eq
 8004d56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004d5a:	bd70      	pop	{r4, r5, r6, pc}
 8004d5c:	f1c4 040c 	rsb	r4, r4, #12
 8004d60:	f1c4 0520 	rsb	r5, r4, #32
 8004d64:	fa00 f304 	lsl.w	r3, r0, r4
 8004d68:	fa20 f005 	lsr.w	r0, r0, r5
 8004d6c:	fa01 f204 	lsl.w	r2, r1, r4
 8004d70:	ea40 0002 	orr.w	r0, r0, r2
 8004d74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004d78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8004d7c:	f141 0100 	adc.w	r1, r1, #0
 8004d80:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004d84:	bf08      	it	eq
 8004d86:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004d8a:	bd70      	pop	{r4, r5, r6, pc}
 8004d8c:	f1c4 0520 	rsb	r5, r4, #32
 8004d90:	fa00 f205 	lsl.w	r2, r0, r5
 8004d94:	ea4e 0e02 	orr.w	lr, lr, r2
 8004d98:	fa20 f304 	lsr.w	r3, r0, r4
 8004d9c:	fa01 f205 	lsl.w	r2, r1, r5
 8004da0:	ea43 0302 	orr.w	r3, r3, r2
 8004da4:	fa21 f004 	lsr.w	r0, r1, r4
 8004da8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004dac:	fa21 f204 	lsr.w	r2, r1, r4
 8004db0:	ea20 0002 	bic.w	r0, r0, r2
 8004db4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8004db8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8004dbc:	bf08      	it	eq
 8004dbe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8004dc2:	bd70      	pop	{r4, r5, r6, pc}
 8004dc4:	f094 0f00 	teq	r4, #0
 8004dc8:	d10f      	bne.n	8004dea <__aeabi_dmul+0x1c2>
 8004dca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8004dce:	0040      	lsls	r0, r0, #1
 8004dd0:	eb41 0101 	adc.w	r1, r1, r1
 8004dd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004dd8:	bf08      	it	eq
 8004dda:	3c01      	subeq	r4, #1
 8004ddc:	d0f7      	beq.n	8004dce <__aeabi_dmul+0x1a6>
 8004dde:	ea41 0106 	orr.w	r1, r1, r6
 8004de2:	f095 0f00 	teq	r5, #0
 8004de6:	bf18      	it	ne
 8004de8:	4770      	bxne	lr
 8004dea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8004dee:	0052      	lsls	r2, r2, #1
 8004df0:	eb43 0303 	adc.w	r3, r3, r3
 8004df4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8004df8:	bf08      	it	eq
 8004dfa:	3d01      	subeq	r5, #1
 8004dfc:	d0f7      	beq.n	8004dee <__aeabi_dmul+0x1c6>
 8004dfe:	ea43 0306 	orr.w	r3, r3, r6
 8004e02:	4770      	bx	lr
 8004e04:	ea94 0f0c 	teq	r4, ip
 8004e08:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004e0c:	bf18      	it	ne
 8004e0e:	ea95 0f0c 	teqne	r5, ip
 8004e12:	d00c      	beq.n	8004e2e <__aeabi_dmul+0x206>
 8004e14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004e18:	bf18      	it	ne
 8004e1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004e1e:	d1d1      	bne.n	8004dc4 <__aeabi_dmul+0x19c>
 8004e20:	ea81 0103 	eor.w	r1, r1, r3
 8004e24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004e28:	f04f 0000 	mov.w	r0, #0
 8004e2c:	bd70      	pop	{r4, r5, r6, pc}
 8004e2e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8004e32:	bf06      	itte	eq
 8004e34:	4610      	moveq	r0, r2
 8004e36:	4619      	moveq	r1, r3
 8004e38:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8004e3c:	d019      	beq.n	8004e72 <__aeabi_dmul+0x24a>
 8004e3e:	ea94 0f0c 	teq	r4, ip
 8004e42:	d102      	bne.n	8004e4a <__aeabi_dmul+0x222>
 8004e44:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8004e48:	d113      	bne.n	8004e72 <__aeabi_dmul+0x24a>
 8004e4a:	ea95 0f0c 	teq	r5, ip
 8004e4e:	d105      	bne.n	8004e5c <__aeabi_dmul+0x234>
 8004e50:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8004e54:	bf1c      	itt	ne
 8004e56:	4610      	movne	r0, r2
 8004e58:	4619      	movne	r1, r3
 8004e5a:	d10a      	bne.n	8004e72 <__aeabi_dmul+0x24a>
 8004e5c:	ea81 0103 	eor.w	r1, r1, r3
 8004e60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8004e64:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004e68:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004e6c:	f04f 0000 	mov.w	r0, #0
 8004e70:	bd70      	pop	{r4, r5, r6, pc}
 8004e72:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8004e76:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8004e7a:	bd70      	pop	{r4, r5, r6, pc}

08004e7c <__aeabi_ddiv>:
 8004e7c:	b570      	push	{r4, r5, r6, lr}
 8004e7e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004e82:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8004e86:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8004e8a:	bf1d      	ittte	ne
 8004e8c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8004e90:	ea94 0f0c 	teqne	r4, ip
 8004e94:	ea95 0f0c 	teqne	r5, ip
 8004e98:	f000 f8a7 	bleq	8004fea <__aeabi_ddiv+0x16e>
 8004e9c:	eba4 0405 	sub.w	r4, r4, r5
 8004ea0:	ea81 0e03 	eor.w	lr, r1, r3
 8004ea4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8004ea8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8004eac:	f000 8088 	beq.w	8004fc0 <__aeabi_ddiv+0x144>
 8004eb0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8004eb4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004eb8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8004ebc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8004ec0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8004ec4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8004ec8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8004ecc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8004ed0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8004ed4:	429d      	cmp	r5, r3
 8004ed6:	bf08      	it	eq
 8004ed8:	4296      	cmpeq	r6, r2
 8004eda:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8004ede:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8004ee2:	d202      	bcs.n	8004eea <__aeabi_ddiv+0x6e>
 8004ee4:	085b      	lsrs	r3, r3, #1
 8004ee6:	ea4f 0232 	mov.w	r2, r2, rrx
 8004eea:	1ab6      	subs	r6, r6, r2
 8004eec:	eb65 0503 	sbc.w	r5, r5, r3
 8004ef0:	085b      	lsrs	r3, r3, #1
 8004ef2:	ea4f 0232 	mov.w	r2, r2, rrx
 8004ef6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8004efa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8004efe:	ebb6 0e02 	subs.w	lr, r6, r2
 8004f02:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004f06:	bf22      	ittt	cs
 8004f08:	1ab6      	subcs	r6, r6, r2
 8004f0a:	4675      	movcs	r5, lr
 8004f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8004f10:	085b      	lsrs	r3, r3, #1
 8004f12:	ea4f 0232 	mov.w	r2, r2, rrx
 8004f16:	ebb6 0e02 	subs.w	lr, r6, r2
 8004f1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004f1e:	bf22      	ittt	cs
 8004f20:	1ab6      	subcs	r6, r6, r2
 8004f22:	4675      	movcs	r5, lr
 8004f24:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8004f28:	085b      	lsrs	r3, r3, #1
 8004f2a:	ea4f 0232 	mov.w	r2, r2, rrx
 8004f2e:	ebb6 0e02 	subs.w	lr, r6, r2
 8004f32:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004f36:	bf22      	ittt	cs
 8004f38:	1ab6      	subcs	r6, r6, r2
 8004f3a:	4675      	movcs	r5, lr
 8004f3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8004f40:	085b      	lsrs	r3, r3, #1
 8004f42:	ea4f 0232 	mov.w	r2, r2, rrx
 8004f46:	ebb6 0e02 	subs.w	lr, r6, r2
 8004f4a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8004f4e:	bf22      	ittt	cs
 8004f50:	1ab6      	subcs	r6, r6, r2
 8004f52:	4675      	movcs	r5, lr
 8004f54:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8004f58:	ea55 0e06 	orrs.w	lr, r5, r6
 8004f5c:	d018      	beq.n	8004f90 <__aeabi_ddiv+0x114>
 8004f5e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8004f62:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8004f66:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8004f6a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8004f6e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8004f72:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8004f76:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8004f7a:	d1c0      	bne.n	8004efe <__aeabi_ddiv+0x82>
 8004f7c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004f80:	d10b      	bne.n	8004f9a <__aeabi_ddiv+0x11e>
 8004f82:	ea41 0100 	orr.w	r1, r1, r0
 8004f86:	f04f 0000 	mov.w	r0, #0
 8004f8a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8004f8e:	e7b6      	b.n	8004efe <__aeabi_ddiv+0x82>
 8004f90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8004f94:	bf04      	itt	eq
 8004f96:	4301      	orreq	r1, r0
 8004f98:	2000      	moveq	r0, #0
 8004f9a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8004f9e:	bf88      	it	hi
 8004fa0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8004fa4:	f63f aeaf 	bhi.w	8004d06 <__aeabi_dmul+0xde>
 8004fa8:	ebb5 0c03 	subs.w	ip, r5, r3
 8004fac:	bf04      	itt	eq
 8004fae:	ebb6 0c02 	subseq.w	ip, r6, r2
 8004fb2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8004fb6:	f150 0000 	adcs.w	r0, r0, #0
 8004fba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8004fbe:	bd70      	pop	{r4, r5, r6, pc}
 8004fc0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8004fc4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8004fc8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8004fcc:	bfc2      	ittt	gt
 8004fce:	ebd4 050c 	rsbsgt	r5, r4, ip
 8004fd2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8004fd6:	bd70      	popgt	{r4, r5, r6, pc}
 8004fd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8004fdc:	f04f 0e00 	mov.w	lr, #0
 8004fe0:	3c01      	subs	r4, #1
 8004fe2:	e690      	b.n	8004d06 <__aeabi_dmul+0xde>
 8004fe4:	ea45 0e06 	orr.w	lr, r5, r6
 8004fe8:	e68d      	b.n	8004d06 <__aeabi_dmul+0xde>
 8004fea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8004fee:	ea94 0f0c 	teq	r4, ip
 8004ff2:	bf08      	it	eq
 8004ff4:	ea95 0f0c 	teqeq	r5, ip
 8004ff8:	f43f af3b 	beq.w	8004e72 <__aeabi_dmul+0x24a>
 8004ffc:	ea94 0f0c 	teq	r4, ip
 8005000:	d10a      	bne.n	8005018 <__aeabi_ddiv+0x19c>
 8005002:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8005006:	f47f af34 	bne.w	8004e72 <__aeabi_dmul+0x24a>
 800500a:	ea95 0f0c 	teq	r5, ip
 800500e:	f47f af25 	bne.w	8004e5c <__aeabi_dmul+0x234>
 8005012:	4610      	mov	r0, r2
 8005014:	4619      	mov	r1, r3
 8005016:	e72c      	b.n	8004e72 <__aeabi_dmul+0x24a>
 8005018:	ea95 0f0c 	teq	r5, ip
 800501c:	d106      	bne.n	800502c <__aeabi_ddiv+0x1b0>
 800501e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8005022:	f43f aefd 	beq.w	8004e20 <__aeabi_dmul+0x1f8>
 8005026:	4610      	mov	r0, r2
 8005028:	4619      	mov	r1, r3
 800502a:	e722      	b.n	8004e72 <__aeabi_dmul+0x24a>
 800502c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8005030:	bf18      	it	ne
 8005032:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8005036:	f47f aec5 	bne.w	8004dc4 <__aeabi_dmul+0x19c>
 800503a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800503e:	f47f af0d 	bne.w	8004e5c <__aeabi_dmul+0x234>
 8005042:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8005046:	f47f aeeb 	bne.w	8004e20 <__aeabi_dmul+0x1f8>
 800504a:	e712      	b.n	8004e72 <__aeabi_dmul+0x24a>

0800504c <__aeabi_d2uiz>:
 800504c:	004a      	lsls	r2, r1, #1
 800504e:	d211      	bcs.n	8005074 <__aeabi_d2uiz+0x28>
 8005050:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8005054:	d211      	bcs.n	800507a <__aeabi_d2uiz+0x2e>
 8005056:	d50d      	bpl.n	8005074 <__aeabi_d2uiz+0x28>
 8005058:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800505c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005060:	d40e      	bmi.n	8005080 <__aeabi_d2uiz+0x34>
 8005062:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8005066:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800506a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800506e:	fa23 f002 	lsr.w	r0, r3, r2
 8005072:	4770      	bx	lr
 8005074:	f04f 0000 	mov.w	r0, #0
 8005078:	4770      	bx	lr
 800507a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800507e:	d102      	bne.n	8005086 <__aeabi_d2uiz+0x3a>
 8005080:	f04f 30ff 	mov.w	r0, #4294967295
 8005084:	4770      	bx	lr
 8005086:	f04f 0000 	mov.w	r0, #0
 800508a:	4770      	bx	lr

0800508c <__aeabi_ldivmod>:
 800508c:	b97b      	cbnz	r3, 80050ae <__aeabi_ldivmod+0x22>
 800508e:	b972      	cbnz	r2, 80050ae <__aeabi_ldivmod+0x22>
 8005090:	2900      	cmp	r1, #0
 8005092:	bfbe      	ittt	lt
 8005094:	2000      	movlt	r0, #0
 8005096:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800509a:	e006      	blt.n	80050aa <__aeabi_ldivmod+0x1e>
 800509c:	bf08      	it	eq
 800509e:	2800      	cmpeq	r0, #0
 80050a0:	bf1c      	itt	ne
 80050a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80050a6:	f04f 30ff 	movne.w	r0, #4294967295
 80050aa:	f000 b83b 	b.w	8005124 <__aeabi_idiv0>
 80050ae:	b082      	sub	sp, #8
 80050b0:	46ec      	mov	ip, sp
 80050b2:	e92d 5000 	stmdb	sp!, {ip, lr}
 80050b6:	f000 f805 	bl	80050c4 <__gnu_ldivmod_helper>
 80050ba:	f8dd e004 	ldr.w	lr, [sp, #4]
 80050be:	b002      	add	sp, #8
 80050c0:	bc0c      	pop	{r2, r3}
 80050c2:	4770      	bx	lr

080050c4 <__gnu_ldivmod_helper>:
 80050c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050c8:	9c06      	ldr	r4, [sp, #24]
 80050ca:	4615      	mov	r5, r2
 80050cc:	4606      	mov	r6, r0
 80050ce:	460f      	mov	r7, r1
 80050d0:	4698      	mov	r8, r3
 80050d2:	f000 f829 	bl	8005128 <__divdi3>
 80050d6:	fb05 f301 	mul.w	r3, r5, r1
 80050da:	fb00 3808 	mla	r8, r0, r8, r3
 80050de:	fba5 2300 	umull	r2, r3, r5, r0
 80050e2:	1ab2      	subs	r2, r6, r2
 80050e4:	4443      	add	r3, r8
 80050e6:	eb67 0303 	sbc.w	r3, r7, r3
 80050ea:	e9c4 2300 	strd	r2, r3, [r4]
 80050ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050f2:	bf00      	nop

080050f4 <__gnu_uldivmod_helper>:
 80050f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050f8:	9c06      	ldr	r4, [sp, #24]
 80050fa:	4690      	mov	r8, r2
 80050fc:	4606      	mov	r6, r0
 80050fe:	460f      	mov	r7, r1
 8005100:	461d      	mov	r5, r3
 8005102:	f000 f95f 	bl	80053c4 <__udivdi3>
 8005106:	fb00 f505 	mul.w	r5, r0, r5
 800510a:	fba0 2308 	umull	r2, r3, r0, r8
 800510e:	fb08 5501 	mla	r5, r8, r1, r5
 8005112:	1ab2      	subs	r2, r6, r2
 8005114:	442b      	add	r3, r5
 8005116:	eb67 0303 	sbc.w	r3, r7, r3
 800511a:	e9c4 2300 	strd	r2, r3, [r4]
 800511e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005122:	bf00      	nop

08005124 <__aeabi_idiv0>:
 8005124:	4770      	bx	lr
 8005126:	bf00      	nop

08005128 <__divdi3>:
 8005128:	2900      	cmp	r1, #0
 800512a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800512e:	f2c0 80a6 	blt.w	800527e <__divdi3+0x156>
 8005132:	2600      	movs	r6, #0
 8005134:	2b00      	cmp	r3, #0
 8005136:	f2c0 809c 	blt.w	8005272 <__divdi3+0x14a>
 800513a:	4688      	mov	r8, r1
 800513c:	4694      	mov	ip, r2
 800513e:	469e      	mov	lr, r3
 8005140:	4615      	mov	r5, r2
 8005142:	4604      	mov	r4, r0
 8005144:	460f      	mov	r7, r1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d13d      	bne.n	80051c6 <__divdi3+0x9e>
 800514a:	428a      	cmp	r2, r1
 800514c:	d959      	bls.n	8005202 <__divdi3+0xda>
 800514e:	fab2 f382 	clz	r3, r2
 8005152:	b13b      	cbz	r3, 8005164 <__divdi3+0x3c>
 8005154:	f1c3 0220 	rsb	r2, r3, #32
 8005158:	409f      	lsls	r7, r3
 800515a:	fa20 f202 	lsr.w	r2, r0, r2
 800515e:	409d      	lsls	r5, r3
 8005160:	4317      	orrs	r7, r2
 8005162:	409c      	lsls	r4, r3
 8005164:	0c29      	lsrs	r1, r5, #16
 8005166:	0c22      	lsrs	r2, r4, #16
 8005168:	fbb7 fef1 	udiv	lr, r7, r1
 800516c:	b2a8      	uxth	r0, r5
 800516e:	fb01 771e 	mls	r7, r1, lr, r7
 8005172:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 8005176:	fb00 f30e 	mul.w	r3, r0, lr
 800517a:	42bb      	cmp	r3, r7
 800517c:	d90a      	bls.n	8005194 <__divdi3+0x6c>
 800517e:	197f      	adds	r7, r7, r5
 8005180:	f10e 32ff 	add.w	r2, lr, #4294967295
 8005184:	f080 8105 	bcs.w	8005392 <__divdi3+0x26a>
 8005188:	42bb      	cmp	r3, r7
 800518a:	f240 8102 	bls.w	8005392 <__divdi3+0x26a>
 800518e:	f1ae 0e02 	sub.w	lr, lr, #2
 8005192:	442f      	add	r7, r5
 8005194:	1aff      	subs	r7, r7, r3
 8005196:	b2a4      	uxth	r4, r4
 8005198:	fbb7 f3f1 	udiv	r3, r7, r1
 800519c:	fb01 7713 	mls	r7, r1, r3, r7
 80051a0:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80051a4:	fb00 f003 	mul.w	r0, r0, r3
 80051a8:	42b8      	cmp	r0, r7
 80051aa:	d908      	bls.n	80051be <__divdi3+0x96>
 80051ac:	197f      	adds	r7, r7, r5
 80051ae:	f103 32ff 	add.w	r2, r3, #4294967295
 80051b2:	f080 80f0 	bcs.w	8005396 <__divdi3+0x26e>
 80051b6:	42b8      	cmp	r0, r7
 80051b8:	f240 80ed 	bls.w	8005396 <__divdi3+0x26e>
 80051bc:	3b02      	subs	r3, #2
 80051be:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80051c2:	2200      	movs	r2, #0
 80051c4:	e003      	b.n	80051ce <__divdi3+0xa6>
 80051c6:	428b      	cmp	r3, r1
 80051c8:	d90f      	bls.n	80051ea <__divdi3+0xc2>
 80051ca:	2200      	movs	r2, #0
 80051cc:	4613      	mov	r3, r2
 80051ce:	1c34      	adds	r4, r6, #0
 80051d0:	bf18      	it	ne
 80051d2:	2401      	movne	r4, #1
 80051d4:	4260      	negs	r0, r4
 80051d6:	f04f 0500 	mov.w	r5, #0
 80051da:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
 80051de:	4058      	eors	r0, r3
 80051e0:	4051      	eors	r1, r2
 80051e2:	1900      	adds	r0, r0, r4
 80051e4:	4169      	adcs	r1, r5
 80051e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80051ea:	fab3 f283 	clz	r2, r3
 80051ee:	2a00      	cmp	r2, #0
 80051f0:	f040 8086 	bne.w	8005300 <__divdi3+0x1d8>
 80051f4:	428b      	cmp	r3, r1
 80051f6:	d302      	bcc.n	80051fe <__divdi3+0xd6>
 80051f8:	4584      	cmp	ip, r0
 80051fa:	f200 80db 	bhi.w	80053b4 <__divdi3+0x28c>
 80051fe:	2301      	movs	r3, #1
 8005200:	e7e5      	b.n	80051ce <__divdi3+0xa6>
 8005202:	b912      	cbnz	r2, 800520a <__divdi3+0xe2>
 8005204:	2301      	movs	r3, #1
 8005206:	fbb3 f5f2 	udiv	r5, r3, r2
 800520a:	fab5 f085 	clz	r0, r5
 800520e:	2800      	cmp	r0, #0
 8005210:	d13b      	bne.n	800528a <__divdi3+0x162>
 8005212:	1b78      	subs	r0, r7, r5
 8005214:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8005218:	fa1f fc85 	uxth.w	ip, r5
 800521c:	2201      	movs	r2, #1
 800521e:	fbb0 f8fe 	udiv	r8, r0, lr
 8005222:	0c21      	lsrs	r1, r4, #16
 8005224:	fb0e 0718 	mls	r7, lr, r8, r0
 8005228:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
 800522c:	fb0c f308 	mul.w	r3, ip, r8
 8005230:	42bb      	cmp	r3, r7
 8005232:	d907      	bls.n	8005244 <__divdi3+0x11c>
 8005234:	197f      	adds	r7, r7, r5
 8005236:	f108 31ff 	add.w	r1, r8, #4294967295
 800523a:	d202      	bcs.n	8005242 <__divdi3+0x11a>
 800523c:	42bb      	cmp	r3, r7
 800523e:	f200 80bd 	bhi.w	80053bc <__divdi3+0x294>
 8005242:	4688      	mov	r8, r1
 8005244:	1aff      	subs	r7, r7, r3
 8005246:	b2a4      	uxth	r4, r4
 8005248:	fbb7 f3fe 	udiv	r3, r7, lr
 800524c:	fb0e 7713 	mls	r7, lr, r3, r7
 8005250:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8005254:	fb0c fc03 	mul.w	ip, ip, r3
 8005258:	45bc      	cmp	ip, r7
 800525a:	d907      	bls.n	800526c <__divdi3+0x144>
 800525c:	197f      	adds	r7, r7, r5
 800525e:	f103 31ff 	add.w	r1, r3, #4294967295
 8005262:	d202      	bcs.n	800526a <__divdi3+0x142>
 8005264:	45bc      	cmp	ip, r7
 8005266:	f200 80a7 	bhi.w	80053b8 <__divdi3+0x290>
 800526a:	460b      	mov	r3, r1
 800526c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005270:	e7ad      	b.n	80051ce <__divdi3+0xa6>
 8005272:	4252      	negs	r2, r2
 8005274:	ea6f 0606 	mvn.w	r6, r6
 8005278:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800527c:	e75d      	b.n	800513a <__divdi3+0x12>
 800527e:	4240      	negs	r0, r0
 8005280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005284:	f04f 36ff 	mov.w	r6, #4294967295
 8005288:	e754      	b.n	8005134 <__divdi3+0xc>
 800528a:	f1c0 0220 	rsb	r2, r0, #32
 800528e:	fa24 f102 	lsr.w	r1, r4, r2
 8005292:	fa07 f300 	lsl.w	r3, r7, r0
 8005296:	4085      	lsls	r5, r0
 8005298:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800529c:	40d7      	lsrs	r7, r2
 800529e:	4319      	orrs	r1, r3
 80052a0:	fbb7 f2fe 	udiv	r2, r7, lr
 80052a4:	0c0b      	lsrs	r3, r1, #16
 80052a6:	fb0e 7712 	mls	r7, lr, r2, r7
 80052aa:	fa1f fc85 	uxth.w	ip, r5
 80052ae:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80052b2:	fb0c f702 	mul.w	r7, ip, r2
 80052b6:	429f      	cmp	r7, r3
 80052b8:	fa04 f400 	lsl.w	r4, r4, r0
 80052bc:	d907      	bls.n	80052ce <__divdi3+0x1a6>
 80052be:	195b      	adds	r3, r3, r5
 80052c0:	f102 30ff 	add.w	r0, r2, #4294967295
 80052c4:	d274      	bcs.n	80053b0 <__divdi3+0x288>
 80052c6:	429f      	cmp	r7, r3
 80052c8:	d972      	bls.n	80053b0 <__divdi3+0x288>
 80052ca:	3a02      	subs	r2, #2
 80052cc:	442b      	add	r3, r5
 80052ce:	1bdf      	subs	r7, r3, r7
 80052d0:	b289      	uxth	r1, r1
 80052d2:	fbb7 f8fe 	udiv	r8, r7, lr
 80052d6:	fb0e 7318 	mls	r3, lr, r8, r7
 80052da:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80052de:	fb0c f708 	mul.w	r7, ip, r8
 80052e2:	429f      	cmp	r7, r3
 80052e4:	d908      	bls.n	80052f8 <__divdi3+0x1d0>
 80052e6:	195b      	adds	r3, r3, r5
 80052e8:	f108 31ff 	add.w	r1, r8, #4294967295
 80052ec:	d25c      	bcs.n	80053a8 <__divdi3+0x280>
 80052ee:	429f      	cmp	r7, r3
 80052f0:	d95a      	bls.n	80053a8 <__divdi3+0x280>
 80052f2:	f1a8 0802 	sub.w	r8, r8, #2
 80052f6:	442b      	add	r3, r5
 80052f8:	1bd8      	subs	r0, r3, r7
 80052fa:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
 80052fe:	e78e      	b.n	800521e <__divdi3+0xf6>
 8005300:	f1c2 0320 	rsb	r3, r2, #32
 8005304:	fa2c f103 	lsr.w	r1, ip, r3
 8005308:	fa0e fe02 	lsl.w	lr, lr, r2
 800530c:	fa20 f703 	lsr.w	r7, r0, r3
 8005310:	ea41 0e0e 	orr.w	lr, r1, lr
 8005314:	fa08 f002 	lsl.w	r0, r8, r2
 8005318:	fa28 f103 	lsr.w	r1, r8, r3
 800531c:	ea4f 451e 	mov.w	r5, lr, lsr #16
 8005320:	4338      	orrs	r0, r7
 8005322:	fbb1 f8f5 	udiv	r8, r1, r5
 8005326:	0c03      	lsrs	r3, r0, #16
 8005328:	fb05 1118 	mls	r1, r5, r8, r1
 800532c:	fa1f f78e 	uxth.w	r7, lr
 8005330:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8005334:	fb07 f308 	mul.w	r3, r7, r8
 8005338:	428b      	cmp	r3, r1
 800533a:	fa0c fc02 	lsl.w	ip, ip, r2
 800533e:	d909      	bls.n	8005354 <__divdi3+0x22c>
 8005340:	eb11 010e 	adds.w	r1, r1, lr
 8005344:	f108 39ff 	add.w	r9, r8, #4294967295
 8005348:	d230      	bcs.n	80053ac <__divdi3+0x284>
 800534a:	428b      	cmp	r3, r1
 800534c:	d92e      	bls.n	80053ac <__divdi3+0x284>
 800534e:	f1a8 0802 	sub.w	r8, r8, #2
 8005352:	4471      	add	r1, lr
 8005354:	1ac9      	subs	r1, r1, r3
 8005356:	b280      	uxth	r0, r0
 8005358:	fbb1 f3f5 	udiv	r3, r1, r5
 800535c:	fb05 1113 	mls	r1, r5, r3, r1
 8005360:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8005364:	fb07 f703 	mul.w	r7, r7, r3
 8005368:	428f      	cmp	r7, r1
 800536a:	d908      	bls.n	800537e <__divdi3+0x256>
 800536c:	eb11 010e 	adds.w	r1, r1, lr
 8005370:	f103 30ff 	add.w	r0, r3, #4294967295
 8005374:	d216      	bcs.n	80053a4 <__divdi3+0x27c>
 8005376:	428f      	cmp	r7, r1
 8005378:	d914      	bls.n	80053a4 <__divdi3+0x27c>
 800537a:	3b02      	subs	r3, #2
 800537c:	4471      	add	r1, lr
 800537e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8005382:	1bc9      	subs	r1, r1, r7
 8005384:	fba3 890c 	umull	r8, r9, r3, ip
 8005388:	4549      	cmp	r1, r9
 800538a:	d309      	bcc.n	80053a0 <__divdi3+0x278>
 800538c:	d005      	beq.n	800539a <__divdi3+0x272>
 800538e:	2200      	movs	r2, #0
 8005390:	e71d      	b.n	80051ce <__divdi3+0xa6>
 8005392:	4696      	mov	lr, r2
 8005394:	e6fe      	b.n	8005194 <__divdi3+0x6c>
 8005396:	4613      	mov	r3, r2
 8005398:	e711      	b.n	80051be <__divdi3+0x96>
 800539a:	4094      	lsls	r4, r2
 800539c:	4544      	cmp	r4, r8
 800539e:	d2f6      	bcs.n	800538e <__divdi3+0x266>
 80053a0:	3b01      	subs	r3, #1
 80053a2:	e7f4      	b.n	800538e <__divdi3+0x266>
 80053a4:	4603      	mov	r3, r0
 80053a6:	e7ea      	b.n	800537e <__divdi3+0x256>
 80053a8:	4688      	mov	r8, r1
 80053aa:	e7a5      	b.n	80052f8 <__divdi3+0x1d0>
 80053ac:	46c8      	mov	r8, r9
 80053ae:	e7d1      	b.n	8005354 <__divdi3+0x22c>
 80053b0:	4602      	mov	r2, r0
 80053b2:	e78c      	b.n	80052ce <__divdi3+0x1a6>
 80053b4:	4613      	mov	r3, r2
 80053b6:	e70a      	b.n	80051ce <__divdi3+0xa6>
 80053b8:	3b02      	subs	r3, #2
 80053ba:	e757      	b.n	800526c <__divdi3+0x144>
 80053bc:	f1a8 0802 	sub.w	r8, r8, #2
 80053c0:	442f      	add	r7, r5
 80053c2:	e73f      	b.n	8005244 <__divdi3+0x11c>

080053c4 <__udivdi3>:
 80053c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d144      	bne.n	8005456 <__udivdi3+0x92>
 80053cc:	428a      	cmp	r2, r1
 80053ce:	4615      	mov	r5, r2
 80053d0:	4604      	mov	r4, r0
 80053d2:	d94f      	bls.n	8005474 <__udivdi3+0xb0>
 80053d4:	fab2 f782 	clz	r7, r2
 80053d8:	460e      	mov	r6, r1
 80053da:	b14f      	cbz	r7, 80053f0 <__udivdi3+0x2c>
 80053dc:	f1c7 0320 	rsb	r3, r7, #32
 80053e0:	40b9      	lsls	r1, r7
 80053e2:	fa20 f603 	lsr.w	r6, r0, r3
 80053e6:	fa02 f507 	lsl.w	r5, r2, r7
 80053ea:	430e      	orrs	r6, r1
 80053ec:	fa00 f407 	lsl.w	r4, r0, r7
 80053f0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80053f4:	0c23      	lsrs	r3, r4, #16
 80053f6:	fbb6 f0fe 	udiv	r0, r6, lr
 80053fa:	b2af      	uxth	r7, r5
 80053fc:	fb0e 6110 	mls	r1, lr, r0, r6
 8005400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8005404:	fb07 f100 	mul.w	r1, r7, r0
 8005408:	4299      	cmp	r1, r3
 800540a:	d909      	bls.n	8005420 <__udivdi3+0x5c>
 800540c:	195b      	adds	r3, r3, r5
 800540e:	f100 32ff 	add.w	r2, r0, #4294967295
 8005412:	f080 80ec 	bcs.w	80055ee <__udivdi3+0x22a>
 8005416:	4299      	cmp	r1, r3
 8005418:	f240 80e9 	bls.w	80055ee <__udivdi3+0x22a>
 800541c:	3802      	subs	r0, #2
 800541e:	442b      	add	r3, r5
 8005420:	1a5a      	subs	r2, r3, r1
 8005422:	b2a4      	uxth	r4, r4
 8005424:	fbb2 f3fe 	udiv	r3, r2, lr
 8005428:	fb0e 2213 	mls	r2, lr, r3, r2
 800542c:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
 8005430:	fb07 f703 	mul.w	r7, r7, r3
 8005434:	4297      	cmp	r7, r2
 8005436:	d908      	bls.n	800544a <__udivdi3+0x86>
 8005438:	1952      	adds	r2, r2, r5
 800543a:	f103 31ff 	add.w	r1, r3, #4294967295
 800543e:	f080 80d8 	bcs.w	80055f2 <__udivdi3+0x22e>
 8005442:	4297      	cmp	r7, r2
 8005444:	f240 80d5 	bls.w	80055f2 <__udivdi3+0x22e>
 8005448:	3b02      	subs	r3, #2
 800544a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800544e:	2600      	movs	r6, #0
 8005450:	4631      	mov	r1, r6
 8005452:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005456:	428b      	cmp	r3, r1
 8005458:	d847      	bhi.n	80054ea <__udivdi3+0x126>
 800545a:	fab3 f683 	clz	r6, r3
 800545e:	2e00      	cmp	r6, #0
 8005460:	d148      	bne.n	80054f4 <__udivdi3+0x130>
 8005462:	428b      	cmp	r3, r1
 8005464:	d302      	bcc.n	800546c <__udivdi3+0xa8>
 8005466:	4282      	cmp	r2, r0
 8005468:	f200 80cd 	bhi.w	8005606 <__udivdi3+0x242>
 800546c:	2001      	movs	r0, #1
 800546e:	4631      	mov	r1, r6
 8005470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005474:	b912      	cbnz	r2, 800547c <__udivdi3+0xb8>
 8005476:	2501      	movs	r5, #1
 8005478:	fbb5 f5f2 	udiv	r5, r5, r2
 800547c:	fab5 f885 	clz	r8, r5
 8005480:	f1b8 0f00 	cmp.w	r8, #0
 8005484:	d177      	bne.n	8005576 <__udivdi3+0x1b2>
 8005486:	1b4a      	subs	r2, r1, r5
 8005488:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800548c:	b2af      	uxth	r7, r5
 800548e:	2601      	movs	r6, #1
 8005490:	fbb2 f0fe 	udiv	r0, r2, lr
 8005494:	0c23      	lsrs	r3, r4, #16
 8005496:	fb0e 2110 	mls	r1, lr, r0, r2
 800549a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800549e:	fb07 f300 	mul.w	r3, r7, r0
 80054a2:	428b      	cmp	r3, r1
 80054a4:	d907      	bls.n	80054b6 <__udivdi3+0xf2>
 80054a6:	1949      	adds	r1, r1, r5
 80054a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80054ac:	d202      	bcs.n	80054b4 <__udivdi3+0xf0>
 80054ae:	428b      	cmp	r3, r1
 80054b0:	f200 80ba 	bhi.w	8005628 <__udivdi3+0x264>
 80054b4:	4610      	mov	r0, r2
 80054b6:	1ac9      	subs	r1, r1, r3
 80054b8:	b2a4      	uxth	r4, r4
 80054ba:	fbb1 f3fe 	udiv	r3, r1, lr
 80054be:	fb0e 1113 	mls	r1, lr, r3, r1
 80054c2:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80054c6:	fb07 f703 	mul.w	r7, r7, r3
 80054ca:	42a7      	cmp	r7, r4
 80054cc:	d908      	bls.n	80054e0 <__udivdi3+0x11c>
 80054ce:	1964      	adds	r4, r4, r5
 80054d0:	f103 32ff 	add.w	r2, r3, #4294967295
 80054d4:	f080 808f 	bcs.w	80055f6 <__udivdi3+0x232>
 80054d8:	42a7      	cmp	r7, r4
 80054da:	f240 808c 	bls.w	80055f6 <__udivdi3+0x232>
 80054de:	3b02      	subs	r3, #2
 80054e0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80054e4:	4631      	mov	r1, r6
 80054e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054ea:	2600      	movs	r6, #0
 80054ec:	4630      	mov	r0, r6
 80054ee:	4631      	mov	r1, r6
 80054f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054f4:	f1c6 0420 	rsb	r4, r6, #32
 80054f8:	fa22 f504 	lsr.w	r5, r2, r4
 80054fc:	40b3      	lsls	r3, r6
 80054fe:	432b      	orrs	r3, r5
 8005500:	fa20 fc04 	lsr.w	ip, r0, r4
 8005504:	fa01 f706 	lsl.w	r7, r1, r6
 8005508:	fa21 f504 	lsr.w	r5, r1, r4
 800550c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005510:	ea4c 0707 	orr.w	r7, ip, r7
 8005514:	fbb5 f8fe 	udiv	r8, r5, lr
 8005518:	0c39      	lsrs	r1, r7, #16
 800551a:	fb0e 5518 	mls	r5, lr, r8, r5
 800551e:	fa1f fc83 	uxth.w	ip, r3
 8005522:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
 8005526:	fb0c f108 	mul.w	r1, ip, r8
 800552a:	42a9      	cmp	r1, r5
 800552c:	fa02 f206 	lsl.w	r2, r2, r6
 8005530:	d904      	bls.n	800553c <__udivdi3+0x178>
 8005532:	18ed      	adds	r5, r5, r3
 8005534:	f108 34ff 	add.w	r4, r8, #4294967295
 8005538:	d367      	bcc.n	800560a <__udivdi3+0x246>
 800553a:	46a0      	mov	r8, r4
 800553c:	1a6d      	subs	r5, r5, r1
 800553e:	b2bf      	uxth	r7, r7
 8005540:	fbb5 f4fe 	udiv	r4, r5, lr
 8005544:	fb0e 5514 	mls	r5, lr, r4, r5
 8005548:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
 800554c:	fb0c fc04 	mul.w	ip, ip, r4
 8005550:	458c      	cmp	ip, r1
 8005552:	d904      	bls.n	800555e <__udivdi3+0x19a>
 8005554:	18c9      	adds	r1, r1, r3
 8005556:	f104 35ff 	add.w	r5, r4, #4294967295
 800555a:	d35c      	bcc.n	8005616 <__udivdi3+0x252>
 800555c:	462c      	mov	r4, r5
 800555e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8005562:	ebcc 0101 	rsb	r1, ip, r1
 8005566:	fba4 2302 	umull	r2, r3, r4, r2
 800556a:	4299      	cmp	r1, r3
 800556c:	d348      	bcc.n	8005600 <__udivdi3+0x23c>
 800556e:	d044      	beq.n	80055fa <__udivdi3+0x236>
 8005570:	4620      	mov	r0, r4
 8005572:	2600      	movs	r6, #0
 8005574:	e76c      	b.n	8005450 <__udivdi3+0x8c>
 8005576:	f1c8 0420 	rsb	r4, r8, #32
 800557a:	fa01 f308 	lsl.w	r3, r1, r8
 800557e:	fa05 f508 	lsl.w	r5, r5, r8
 8005582:	fa20 f704 	lsr.w	r7, r0, r4
 8005586:	40e1      	lsrs	r1, r4
 8005588:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800558c:	431f      	orrs	r7, r3
 800558e:	fbb1 f6fe 	udiv	r6, r1, lr
 8005592:	0c3a      	lsrs	r2, r7, #16
 8005594:	fb0e 1116 	mls	r1, lr, r6, r1
 8005598:	fa1f fc85 	uxth.w	ip, r5
 800559c:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
 80055a0:	fb0c f206 	mul.w	r2, ip, r6
 80055a4:	429a      	cmp	r2, r3
 80055a6:	fa00 f408 	lsl.w	r4, r0, r8
 80055aa:	d907      	bls.n	80055bc <__udivdi3+0x1f8>
 80055ac:	195b      	adds	r3, r3, r5
 80055ae:	f106 31ff 	add.w	r1, r6, #4294967295
 80055b2:	d237      	bcs.n	8005624 <__udivdi3+0x260>
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d935      	bls.n	8005624 <__udivdi3+0x260>
 80055b8:	3e02      	subs	r6, #2
 80055ba:	442b      	add	r3, r5
 80055bc:	1a9b      	subs	r3, r3, r2
 80055be:	b2bf      	uxth	r7, r7
 80055c0:	fbb3 f0fe 	udiv	r0, r3, lr
 80055c4:	fb0e 3310 	mls	r3, lr, r0, r3
 80055c8:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 80055cc:	fb0c f100 	mul.w	r1, ip, r0
 80055d0:	4299      	cmp	r1, r3
 80055d2:	d907      	bls.n	80055e4 <__udivdi3+0x220>
 80055d4:	195b      	adds	r3, r3, r5
 80055d6:	f100 32ff 	add.w	r2, r0, #4294967295
 80055da:	d221      	bcs.n	8005620 <__udivdi3+0x25c>
 80055dc:	4299      	cmp	r1, r3
 80055de:	d91f      	bls.n	8005620 <__udivdi3+0x25c>
 80055e0:	3802      	subs	r0, #2
 80055e2:	442b      	add	r3, r5
 80055e4:	1a5a      	subs	r2, r3, r1
 80055e6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80055ea:	4667      	mov	r7, ip
 80055ec:	e750      	b.n	8005490 <__udivdi3+0xcc>
 80055ee:	4610      	mov	r0, r2
 80055f0:	e716      	b.n	8005420 <__udivdi3+0x5c>
 80055f2:	460b      	mov	r3, r1
 80055f4:	e729      	b.n	800544a <__udivdi3+0x86>
 80055f6:	4613      	mov	r3, r2
 80055f8:	e772      	b.n	80054e0 <__udivdi3+0x11c>
 80055fa:	40b0      	lsls	r0, r6
 80055fc:	4290      	cmp	r0, r2
 80055fe:	d2b7      	bcs.n	8005570 <__udivdi3+0x1ac>
 8005600:	1e60      	subs	r0, r4, #1
 8005602:	2600      	movs	r6, #0
 8005604:	e724      	b.n	8005450 <__udivdi3+0x8c>
 8005606:	4630      	mov	r0, r6
 8005608:	e722      	b.n	8005450 <__udivdi3+0x8c>
 800560a:	42a9      	cmp	r1, r5
 800560c:	d995      	bls.n	800553a <__udivdi3+0x176>
 800560e:	f1a8 0802 	sub.w	r8, r8, #2
 8005612:	441d      	add	r5, r3
 8005614:	e792      	b.n	800553c <__udivdi3+0x178>
 8005616:	458c      	cmp	ip, r1
 8005618:	d9a0      	bls.n	800555c <__udivdi3+0x198>
 800561a:	3c02      	subs	r4, #2
 800561c:	4419      	add	r1, r3
 800561e:	e79e      	b.n	800555e <__udivdi3+0x19a>
 8005620:	4610      	mov	r0, r2
 8005622:	e7df      	b.n	80055e4 <__udivdi3+0x220>
 8005624:	460e      	mov	r6, r1
 8005626:	e7c9      	b.n	80055bc <__udivdi3+0x1f8>
 8005628:	3802      	subs	r0, #2
 800562a:	4429      	add	r1, r5
 800562c:	e743      	b.n	80054b6 <__udivdi3+0xf2>
 800562e:	bf00      	nop

08005630 <memcpy>:
 8005630:	4684      	mov	ip, r0
 8005632:	ea41 0300 	orr.w	r3, r1, r0
 8005636:	f013 0303 	ands.w	r3, r3, #3
 800563a:	d16d      	bne.n	8005718 <memcpy+0xe8>
 800563c:	3a40      	subs	r2, #64	; 0x40
 800563e:	d341      	bcc.n	80056c4 <memcpy+0x94>
 8005640:	f851 3b04 	ldr.w	r3, [r1], #4
 8005644:	f840 3b04 	str.w	r3, [r0], #4
 8005648:	f851 3b04 	ldr.w	r3, [r1], #4
 800564c:	f840 3b04 	str.w	r3, [r0], #4
 8005650:	f851 3b04 	ldr.w	r3, [r1], #4
 8005654:	f840 3b04 	str.w	r3, [r0], #4
 8005658:	f851 3b04 	ldr.w	r3, [r1], #4
 800565c:	f840 3b04 	str.w	r3, [r0], #4
 8005660:	f851 3b04 	ldr.w	r3, [r1], #4
 8005664:	f840 3b04 	str.w	r3, [r0], #4
 8005668:	f851 3b04 	ldr.w	r3, [r1], #4
 800566c:	f840 3b04 	str.w	r3, [r0], #4
 8005670:	f851 3b04 	ldr.w	r3, [r1], #4
 8005674:	f840 3b04 	str.w	r3, [r0], #4
 8005678:	f851 3b04 	ldr.w	r3, [r1], #4
 800567c:	f840 3b04 	str.w	r3, [r0], #4
 8005680:	f851 3b04 	ldr.w	r3, [r1], #4
 8005684:	f840 3b04 	str.w	r3, [r0], #4
 8005688:	f851 3b04 	ldr.w	r3, [r1], #4
 800568c:	f840 3b04 	str.w	r3, [r0], #4
 8005690:	f851 3b04 	ldr.w	r3, [r1], #4
 8005694:	f840 3b04 	str.w	r3, [r0], #4
 8005698:	f851 3b04 	ldr.w	r3, [r1], #4
 800569c:	f840 3b04 	str.w	r3, [r0], #4
 80056a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80056a4:	f840 3b04 	str.w	r3, [r0], #4
 80056a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80056ac:	f840 3b04 	str.w	r3, [r0], #4
 80056b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80056b4:	f840 3b04 	str.w	r3, [r0], #4
 80056b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80056bc:	f840 3b04 	str.w	r3, [r0], #4
 80056c0:	3a40      	subs	r2, #64	; 0x40
 80056c2:	d2bd      	bcs.n	8005640 <memcpy+0x10>
 80056c4:	3230      	adds	r2, #48	; 0x30
 80056c6:	d311      	bcc.n	80056ec <memcpy+0xbc>
 80056c8:	f851 3b04 	ldr.w	r3, [r1], #4
 80056cc:	f840 3b04 	str.w	r3, [r0], #4
 80056d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80056d4:	f840 3b04 	str.w	r3, [r0], #4
 80056d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80056dc:	f840 3b04 	str.w	r3, [r0], #4
 80056e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80056e4:	f840 3b04 	str.w	r3, [r0], #4
 80056e8:	3a10      	subs	r2, #16
 80056ea:	d2ed      	bcs.n	80056c8 <memcpy+0x98>
 80056ec:	320c      	adds	r2, #12
 80056ee:	d305      	bcc.n	80056fc <memcpy+0xcc>
 80056f0:	f851 3b04 	ldr.w	r3, [r1], #4
 80056f4:	f840 3b04 	str.w	r3, [r0], #4
 80056f8:	3a04      	subs	r2, #4
 80056fa:	d2f9      	bcs.n	80056f0 <memcpy+0xc0>
 80056fc:	3204      	adds	r2, #4
 80056fe:	d008      	beq.n	8005712 <memcpy+0xe2>
 8005700:	07d2      	lsls	r2, r2, #31
 8005702:	bf1c      	itt	ne
 8005704:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8005708:	f800 3b01 	strbne.w	r3, [r0], #1
 800570c:	d301      	bcc.n	8005712 <memcpy+0xe2>
 800570e:	880b      	ldrh	r3, [r1, #0]
 8005710:	8003      	strh	r3, [r0, #0]
 8005712:	4660      	mov	r0, ip
 8005714:	4770      	bx	lr
 8005716:	bf00      	nop
 8005718:	2a08      	cmp	r2, #8
 800571a:	d313      	bcc.n	8005744 <memcpy+0x114>
 800571c:	078b      	lsls	r3, r1, #30
 800571e:	d08d      	beq.n	800563c <memcpy+0xc>
 8005720:	f010 0303 	ands.w	r3, r0, #3
 8005724:	d08a      	beq.n	800563c <memcpy+0xc>
 8005726:	f1c3 0304 	rsb	r3, r3, #4
 800572a:	1ad2      	subs	r2, r2, r3
 800572c:	07db      	lsls	r3, r3, #31
 800572e:	bf1c      	itt	ne
 8005730:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8005734:	f800 3b01 	strbne.w	r3, [r0], #1
 8005738:	d380      	bcc.n	800563c <memcpy+0xc>
 800573a:	f831 3b02 	ldrh.w	r3, [r1], #2
 800573e:	f820 3b02 	strh.w	r3, [r0], #2
 8005742:	e77b      	b.n	800563c <memcpy+0xc>
 8005744:	3a04      	subs	r2, #4
 8005746:	d3d9      	bcc.n	80056fc <memcpy+0xcc>
 8005748:	3a01      	subs	r2, #1
 800574a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800574e:	f800 3b01 	strb.w	r3, [r0], #1
 8005752:	d2f9      	bcs.n	8005748 <memcpy+0x118>
 8005754:	780b      	ldrb	r3, [r1, #0]
 8005756:	7003      	strb	r3, [r0, #0]
 8005758:	784b      	ldrb	r3, [r1, #1]
 800575a:	7043      	strb	r3, [r0, #1]
 800575c:	788b      	ldrb	r3, [r1, #2]
 800575e:	7083      	strb	r3, [r0, #2]
 8005760:	4660      	mov	r0, ip
 8005762:	4770      	bx	lr

08005764 <__gedf2>:
 8005764:	f04f 3cff 	mov.w	ip, #4294967295
 8005768:	e006      	b.n	8005778 <__cmpdf2+0x4>
 800576a:	bf00      	nop

0800576c <__ledf2>:
 800576c:	f04f 0c01 	mov.w	ip, #1
 8005770:	e002      	b.n	8005778 <__cmpdf2+0x4>
 8005772:	bf00      	nop

08005774 <__cmpdf2>:
 8005774:	f04f 0c01 	mov.w	ip, #1
 8005778:	f84d cd04 	str.w	ip, [sp, #-4]!
 800577c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8005780:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8005784:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005788:	bf18      	it	ne
 800578a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800578e:	d01b      	beq.n	80057c8 <__cmpdf2+0x54>
 8005790:	b001      	add	sp, #4
 8005792:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8005796:	bf0c      	ite	eq
 8005798:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800579c:	ea91 0f03 	teqne	r1, r3
 80057a0:	bf02      	ittt	eq
 80057a2:	ea90 0f02 	teqeq	r0, r2
 80057a6:	2000      	moveq	r0, #0
 80057a8:	4770      	bxeq	lr
 80057aa:	f110 0f00 	cmn.w	r0, #0
 80057ae:	ea91 0f03 	teq	r1, r3
 80057b2:	bf58      	it	pl
 80057b4:	4299      	cmppl	r1, r3
 80057b6:	bf08      	it	eq
 80057b8:	4290      	cmpeq	r0, r2
 80057ba:	bf2c      	ite	cs
 80057bc:	17d8      	asrcs	r0, r3, #31
 80057be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80057c2:	f040 0001 	orr.w	r0, r0, #1
 80057c6:	4770      	bx	lr
 80057c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80057cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80057d0:	d102      	bne.n	80057d8 <__cmpdf2+0x64>
 80057d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80057d6:	d107      	bne.n	80057e8 <__cmpdf2+0x74>
 80057d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80057dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80057e0:	d1d6      	bne.n	8005790 <__cmpdf2+0x1c>
 80057e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80057e6:	d0d3      	beq.n	8005790 <__cmpdf2+0x1c>
 80057e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80057ec:	4770      	bx	lr
 80057ee:	bf00      	nop

080057f0 <__aeabi_cdrcmple>:
 80057f0:	4684      	mov	ip, r0
 80057f2:	4610      	mov	r0, r2
 80057f4:	4662      	mov	r2, ip
 80057f6:	468c      	mov	ip, r1
 80057f8:	4619      	mov	r1, r3
 80057fa:	4663      	mov	r3, ip
 80057fc:	e000      	b.n	8005800 <__aeabi_cdcmpeq>
 80057fe:	bf00      	nop

08005800 <__aeabi_cdcmpeq>:
 8005800:	b501      	push	{r0, lr}
 8005802:	f7ff ffb7 	bl	8005774 <__cmpdf2>
 8005806:	2800      	cmp	r0, #0
 8005808:	bf48      	it	mi
 800580a:	f110 0f00 	cmnmi.w	r0, #0
 800580e:	bd01      	pop	{r0, pc}

08005810 <__aeabi_dcmpeq>:
 8005810:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005814:	f7ff fff4 	bl	8005800 <__aeabi_cdcmpeq>
 8005818:	bf0c      	ite	eq
 800581a:	2001      	moveq	r0, #1
 800581c:	2000      	movne	r0, #0
 800581e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005822:	bf00      	nop

08005824 <__aeabi_dcmplt>:
 8005824:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005828:	f7ff ffea 	bl	8005800 <__aeabi_cdcmpeq>
 800582c:	bf34      	ite	cc
 800582e:	2001      	movcc	r0, #1
 8005830:	2000      	movcs	r0, #0
 8005832:	f85d fb08 	ldr.w	pc, [sp], #8
 8005836:	bf00      	nop

08005838 <__aeabi_dcmple>:
 8005838:	f84d ed08 	str.w	lr, [sp, #-8]!
 800583c:	f7ff ffe0 	bl	8005800 <__aeabi_cdcmpeq>
 8005840:	bf94      	ite	ls
 8005842:	2001      	movls	r0, #1
 8005844:	2000      	movhi	r0, #0
 8005846:	f85d fb08 	ldr.w	pc, [sp], #8
 800584a:	bf00      	nop

0800584c <__aeabi_dcmpge>:
 800584c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005850:	f7ff ffce 	bl	80057f0 <__aeabi_cdrcmple>
 8005854:	bf94      	ite	ls
 8005856:	2001      	movls	r0, #1
 8005858:	2000      	movhi	r0, #0
 800585a:	f85d fb08 	ldr.w	pc, [sp], #8
 800585e:	bf00      	nop

08005860 <__aeabi_dcmpgt>:
 8005860:	f84d ed08 	str.w	lr, [sp, #-8]!
 8005864:	f7ff ffc4 	bl	80057f0 <__aeabi_cdrcmple>
 8005868:	bf34      	ite	cc
 800586a:	2001      	movcc	r0, #1
 800586c:	2000      	movcs	r0, #0
 800586e:	f85d fb08 	ldr.w	pc, [sp], #8
 8005872:	bf00      	nop

08005874 <__aeabi_d2iz>:
 8005874:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8005878:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800587c:	d215      	bcs.n	80058aa <__aeabi_d2iz+0x36>
 800587e:	d511      	bpl.n	80058a4 <__aeabi_d2iz+0x30>
 8005880:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8005884:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8005888:	d912      	bls.n	80058b0 <__aeabi_d2iz+0x3c>
 800588a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800588e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005892:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8005896:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800589a:	fa23 f002 	lsr.w	r0, r3, r2
 800589e:	bf18      	it	ne
 80058a0:	4240      	negne	r0, r0
 80058a2:	4770      	bx	lr
 80058a4:	f04f 0000 	mov.w	r0, #0
 80058a8:	4770      	bx	lr
 80058aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80058ae:	d105      	bne.n	80058bc <__aeabi_d2iz+0x48>
 80058b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80058b4:	bf08      	it	eq
 80058b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80058ba:	4770      	bx	lr
 80058bc:	f04f 0000 	mov.w	r0, #0
 80058c0:	4770      	bx	lr
 80058c2:	bf00      	nop

080058c4 <__aeabi_uldivmod>:
 80058c4:	b953      	cbnz	r3, 80058dc <__aeabi_uldivmod+0x18>
 80058c6:	b94a      	cbnz	r2, 80058dc <__aeabi_uldivmod+0x18>
 80058c8:	2900      	cmp	r1, #0
 80058ca:	bf08      	it	eq
 80058cc:	2800      	cmpeq	r0, #0
 80058ce:	bf1c      	itt	ne
 80058d0:	f04f 31ff 	movne.w	r1, #4294967295
 80058d4:	f04f 30ff 	movne.w	r0, #4294967295
 80058d8:	f7ff bc24 	b.w	8005124 <__aeabi_idiv0>
 80058dc:	b082      	sub	sp, #8
 80058de:	46ec      	mov	ip, sp
 80058e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80058e4:	f7ff fc06 	bl	80050f4 <__gnu_uldivmod_helper>
 80058e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80058ec:	b002      	add	sp, #8
 80058ee:	bc0c      	pop	{r2, r3}
 80058f0:	4770      	bx	lr
 80058f2:	bf00      	nop

080058f4 <IntToUnicode>:
  * @param  pbuf: pointer to buffer.  
  * @param  len: Data length.   
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 80058f4:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80058f6:	2400      	movs	r4, #0
 80058f8:	b2e3      	uxtb	r3, r4
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d20d      	bcs.n	800591a <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 80058fe:	0f03      	lsrs	r3, r0, #28
 8005900:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8005902:	bf94      	ite	ls
 8005904:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8005906:	3337      	addhi	r3, #55	; 0x37
 8005908:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
 800590c:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 8005910:	2500      	movs	r5, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 8005912:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 8005914:	705d      	strb	r5, [r3, #1]
 8005916:	3401      	adds	r4, #1
 8005918:	e7ee      	b.n	80058f8 <IntToUnicode+0x4>
  }
}
 800591a:	bd30      	pop	{r4, r5, pc}

0800591c <Set_System>:
  * @brief  Configures Main system clocks & power.
  * @param  None
  * @retval None
  */
void Set_System(void)
{
 800591c:	b513      	push	{r0, r1, r4, lr}
       To reconfigure the default setting of SystemInit() function, refer to
       system_stm32f30x.c file
     */ 

 /* Enable the PWR clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 800591e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8005922:	2101      	movs	r1, #1
 8005924:	f7fe f846 	bl	80039b4 <RCC_APB1PeriphClockCmd>

  /* Enable the SYSCFG module clock (used for the USB disconnect feature) */
  
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8005928:	2001      	movs	r0, #1
 800592a:	4601      	mov	r1, r0
 800592c:	f7fe f836 	bl	800399c <RCC_APB2PeriphClockCmd>

  /* Enable the USB disconnect GPIO clock */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIO_DISCONNECT, ENABLE);
 8005930:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005934:	2101      	movs	r1, #1
 8005936:	f7fe f825 	bl	8003984 <RCC_AHBPeriphClockCmd>

 /*Set PA11,12 as IN - USB_DM,DP*/
  
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 800593a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800593e:	2101      	movs	r1, #1
 8005940:	f7fe f820 	bl	8003984 <RCC_AHBPeriphClockCmd>
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12;
 8005944:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005948:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800594a:	2303      	movs	r3, #3
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800594c:	2400      	movs	r4, #0

 /*Set PA11,12 as IN - USB_DM,DP*/
  
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800594e:	f88d 3005 	strb.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005952:	4669      	mov	r1, sp
 /*Set PA11,12 as IN - USB_DM,DP*/
  
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8005954:	2302      	movs	r3, #2
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005956:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 /*Set PA11,12 as IN - USB_DM,DP*/
  
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11 | GPIO_Pin_12;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800595a:	f88d 3004 	strb.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800595e:	f88d 4006 	strb.w	r4, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8005962:	f88d 4007 	strb.w	r4, [sp, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8005966:	f7fd fc85 	bl	8003274 <GPIO_Init>
  
    
  /*SET PA11,12 for USB: USB_DM,DP*/
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_14);
 800596a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800596e:	210b      	movs	r1, #11
 8005970:	220e      	movs	r2, #14
 8005972:	f7fd fd0f 	bl	8003394 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_14);
 8005976:	210c      	movs	r1, #12
 8005978:	220e      	movs	r2, #14
 800597a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800597e:	f7fd fd09 	bl	8003394 <GPIO_PinAFConfig>
  
  // /* Configure the Key button in EXTI mode */
  // STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
  
  /* Configure the EXTI line 18 connected internally to the USB IP */
  EXTI_ClearITPendingBit(EXTI_Line18);
 8005982:	2012      	movs	r0, #18
 8005984:	f7fd fc04 	bl	8003190 <EXTI_ClearITPendingBit>
  EXTI_InitStructure.EXTI_Line = EXTI_Line18; /*USB resume from suspend mode*/
 8005988:	4805      	ldr	r0, [pc, #20]	; (80059a0 <Set_System+0x84>)
 800598a:	2312      	movs	r3, #18
 800598c:	6003      	str	r3, [r0, #0]
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
 800598e:	2308      	movs	r3, #8
 8005990:	7143      	strb	r3, [r0, #5]
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8005992:	2301      	movs	r3, #1
  // STM_EVAL_PBInit(BUTTON_USER, BUTTON_MODE_EXTI);
  
  /* Configure the EXTI line 18 connected internally to the USB IP */
  EXTI_ClearITPendingBit(EXTI_Line18);
  EXTI_InitStructure.EXTI_Line = EXTI_Line18; /*USB resume from suspend mode*/
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8005994:	7104      	strb	r4, [r0, #4]
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 8005996:	7183      	strb	r3, [r0, #6]
  EXTI_Init(&EXTI_InitStructure);
 8005998:	f7fd fb28 	bl	8002fec <EXTI_Init>
 
  // EXTI_ClearITPendingBit(USER_BUTTON_EXTI_LINE);
}
 800599c:	b002      	add	sp, #8
 800599e:	bd10      	pop	{r4, pc}
 80059a0:	20000b04 	.word	0x20000b04

080059a4 <Set_USBClock>:
  * @brief  Configures USB Clock input (48MHz).
  * @param  None
  * @retval None
  */
void Set_USBClock(void)
{
 80059a4:	b508      	push	{r3, lr}
  /* USBCLK = PLLCLK = 48 MHz */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 80059a6:	2000      	movs	r0, #0
 80059a8:	f7fd ffcc 	bl	8003944 <RCC_USBCLKConfig>
  
  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80059ac:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80059b0:	2101      	movs	r1, #1
}
 80059b2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USBCLK = PLLCLK = 48 MHz */
  RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
  
  /* Enable USB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_USB, ENABLE);
 80059b6:	f7fd bffd 	b.w	80039b4 <RCC_APB1PeriphClockCmd>
	...

080059bc <Leave_LowPowerMode>:
  * @brief  Restores system clocks and power while exiting suspend mode.
  * @param  None
  * @retval None
  */
void Leave_LowPowerMode(void)
{
 80059bc:	b508      	push	{r3, lr}
  DEVICE_INFO *pInfo = &Device_Info;

  /* Enable HSE */
  RCC_HSEConfig(RCC_HSE_ON);
 80059be:	2001      	movs	r0, #1
 80059c0:	f7fd fd8a 	bl	80034d8 <RCC_HSEConfig>

  /* Wait till HSE is ready */
  HSEStartUpStatus = RCC_WaitForHSEStartUp();
 80059c4:	f7fe f856 	bl	8003a74 <RCC_WaitForHSEStartUp>
 80059c8:	4b0f      	ldr	r3, [pc, #60]	; (8005a08 <Leave_LowPowerMode+0x4c>)
 80059ca:	7018      	strb	r0, [r3, #0]


  /* Wait till HSE is ready */
  while (RCC_GetFlagStatus(RCC_FLAG_HSERDY) == RESET)
 80059cc:	2011      	movs	r0, #17
 80059ce:	f7fe f82d 	bl	8003a2c <RCC_GetFlagStatus>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	d0fa      	beq.n	80059cc <Leave_LowPowerMode+0x10>
  {}
   
  /* Enable PLL1 */
  RCC_PLLCmd(ENABLE);
 80059d6:	2001      	movs	r0, #1
 80059d8:	f7fd fdc4 	bl	8003564 <RCC_PLLCmd>

  /* Wait till PLL1 is ready */
  while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 80059dc:	2019      	movs	r0, #25
 80059de:	f7fe f825 	bl	8003a2c <RCC_GetFlagStatus>
 80059e2:	2800      	cmp	r0, #0
 80059e4:	d0fa      	beq.n	80059dc <Leave_LowPowerMode+0x20>
  {}

  /* Select PLL as system clock source */
  RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 80059e6:	2002      	movs	r0, #2
 80059e8:	f7fd fdd8 	bl	800359c <RCC_SYSCLKConfig>

  /* Wait till PLL is used as system clock source */ 
  while (RCC_GetSYSCLKSource() != 0x08)
 80059ec:	f7fd fde0 	bl	80035b0 <RCC_GetSYSCLKSource>
 80059f0:	2808      	cmp	r0, #8
 80059f2:	d1fb      	bne.n	80059ec <Leave_LowPowerMode+0x30>
  {}  

 /* Set the device state to the correct state */
  if (pInfo->Current_Configuration != 0)
 80059f4:	4b05      	ldr	r3, [pc, #20]	; (8005a0c <Leave_LowPowerMode+0x50>)
 80059f6:	7a9a      	ldrb	r2, [r3, #10]
 80059f8:	4b05      	ldr	r3, [pc, #20]	; (8005a10 <Leave_LowPowerMode+0x54>)
 80059fa:	b10a      	cbz	r2, 8005a00 <Leave_LowPowerMode+0x44>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 80059fc:	2205      	movs	r2, #5
 80059fe:	e000      	b.n	8005a02 <Leave_LowPowerMode+0x46>
  }
  else
  {
    bDeviceState = ATTACHED;
 8005a00:	2201      	movs	r2, #1
 8005a02:	601a      	str	r2, [r3, #0]
 8005a04:	bd08      	pop	{r3, pc}
 8005a06:	bf00      	nop
 8005a08:	20000ac0 	.word	0x20000ac0
 8005a0c:	20000e24 	.word	0x20000e24
 8005a10:	20000a7c 	.word	0x20000a7c

08005a14 <USB_Interrupts_Config>:
  * @brief  Configures the USB interrupts.
  * @param  None
  * @retval None
  */
void USB_Interrupts_Config(void)
{
 8005a14:	b537      	push	{r0, r1, r2, r4, r5, lr}
  NVIC_InitTypeDef NVIC_InitStructure;

  /* 2 bit for pre-emption priority, 2 bits for subpriority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 8005a16:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 8005a1a:	f7fd fccf 	bl	80033bc <NVIC_PriorityGroupConfig>

  /* Enable the USB interrupt */
#if defined (USB_INT_DEFAULT)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8005a1e:	2314      	movs	r3, #20
#if defined (USB_INT_REMAP)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_IRQn;
#endif 
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005a20:	2401      	movs	r4, #1
  /* 2 bit for pre-emption priority, 2 bits for subpriority */
  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

  /* Enable the USB interrupt */
#if defined (USB_INT_DEFAULT)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
 8005a22:	f88d 3004 	strb.w	r3, [sp, #4]
#endif
#if defined (USB_INT_REMAP)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_IRQn;
#endif 
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8005a26:	2500      	movs	r5, #0
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
#endif
#if defined (USB_INT_REMAP)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_IRQn;
#endif 
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8005a28:	2302      	movs	r3, #2
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
 8005a2a:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN1_RX0_IRQn;
#endif
#if defined (USB_INT_REMAP)
  NVIC_InitStructure.NVIC_IRQChannel = USB_LP_IRQn;
#endif 
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 2;
 8005a2c:	f88d 3005 	strb.w	r3, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8005a30:	f88d 5006 	strb.w	r5, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005a34:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8005a38:	f7fd fcca 	bl	80033d0 <NVIC_Init>
  
  /* Enable the USB Wake-up interrupt */
#if defined (USB_INT_DEFAULT)
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 8005a3c:	232a      	movs	r3, #42	; 0x2a
#if defined (USB_INT_REMAP)  
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_RMP_IRQn;
#endif  
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);      
 8005a3e:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
  
  /* Enable the USB Wake-up interrupt */
#if defined (USB_INT_DEFAULT)
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_IRQn;
 8005a40:	f88d 3004 	strb.w	r3, [sp, #4]
#endif
#if defined (USB_INT_REMAP)  
  NVIC_InitStructure.NVIC_IRQChannel = USBWakeUp_RMP_IRQn;
#endif  
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8005a44:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8005a48:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);      
 8005a4c:	f7fd fcc0 	bl	80033d0 <NVIC_Init>

  /* Enable the Key EXTI line Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USER_BUTTON_EXTI_IRQn;
 8005a50:	2306      	movs	r3, #6
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
  NVIC_Init(&NVIC_InitStructure);
 8005a52:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);      

  /* Enable the Key EXTI line Interrupt */
  NVIC_InitStructure.NVIC_IRQChannel = USER_BUTTON_EXTI_IRQn;
 8005a54:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8005a58:	f88d 5005 	strb.w	r5, [sp, #5]
  NVIC_Init(&NVIC_InitStructure);
 8005a5c:	f7fd fcb8 	bl	80033d0 <NVIC_Init>
}
 8005a60:	b003      	add	sp, #12
 8005a62:	bd30      	pop	{r4, r5, pc}

08005a64 <USB_Cable_Config>:
  * @param  None
  * @retval None
  */
void USB_Cable_Config (FunctionalState NewState)
{
  if (NewState != DISABLE)
 8005a64:	b120      	cbz	r0, 8005a70 <USB_Cable_Config+0xc>
  {
    GPIO_ResetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 8005a66:	4805      	ldr	r0, [pc, #20]	; (8005a7c <USB_Cable_Config+0x18>)
 8005a68:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a6c:	f7fd bc88 	b.w	8003380 <GPIO_ResetBits>
  }
  else
  {
    GPIO_SetBits(USB_DISCONNECT, USB_DISCONNECT_PIN);
 8005a70:	4802      	ldr	r0, [pc, #8]	; (8005a7c <USB_Cable_Config+0x18>)
 8005a72:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005a76:	f7fd bc81 	b.w	800337c <GPIO_SetBits>
 8005a7a:	bf00      	nop
 8005a7c:	48001000 	.word	0x48001000

08005a80 <Get_SerialNum>:
  */
void Get_SerialNum(void)
{
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8005a80:	4b09      	ldr	r3, [pc, #36]	; (8005aa8 <Get_SerialNum+0x28>)
  * @brief  Create the serial number string descriptor.
  * @param  None.
  * @retval None
  */
void Get_SerialNum(void)
{
 8005a82:	b510      	push	{r4, lr}
  uint32_t Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO uint32_t*)(0x1FFFF7E8);
 8005a84:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO uint32_t*)(0x1FFFF7EC);
 8005a86:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO uint32_t*)(0x1FFFF7F0);
 8005a88:	3308      	adds	r3, #8
 8005a8a:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 8005a8c:	1818      	adds	r0, r3, r0
 8005a8e:	d00a      	beq.n	8005aa6 <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 8005a90:	4906      	ldr	r1, [pc, #24]	; (8005aac <Get_SerialNum+0x2c>)
 8005a92:	2208      	movs	r2, #8
 8005a94:	f7ff ff2e 	bl	80058f4 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8005a98:	4620      	mov	r0, r4
 8005a9a:	4905      	ldr	r1, [pc, #20]	; (8005ab0 <Get_SerialNum+0x30>)
 8005a9c:	2204      	movs	r2, #4
  }
}
 8005a9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8005aa2:	f7ff bf27 	b.w	80058f4 <IntToUnicode>
 8005aa6:	bd10      	pop	{r4, pc}
 8005aa8:	1ffff7e8 	.word	0x1ffff7e8
 8005aac:	200000c2 	.word	0x200000c2
 8005ab0:	200000d2 	.word	0x200000d2

08005ab4 <CDC_Send_DATA>:
* Return         : None.
*******************************************************************************/
uint32_t CDC_Send_DATA (uint8_t *ptrBuffer, uint8_t Send_length)
{
  /*if max buffer is Not reached*/
  if(Send_length < VIRTUAL_COM_PORT_DATA_SIZE)
 8005ab4:	293f      	cmp	r1, #63	; 0x3f
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
uint32_t CDC_Send_DATA (uint8_t *ptrBuffer, uint8_t Send_length)
{
 8005ab6:	b510      	push	{r4, lr}
 8005ab8:	f04f 0300 	mov.w	r3, #0
  /*if max buffer is Not reached*/
  if(Send_length < VIRTUAL_COM_PORT_DATA_SIZE)
 8005abc:	d80f      	bhi.n	8005ade <CDC_Send_DATA+0x2a>
  {
    /*Sent flag*/
    packet_sent = 0;
 8005abe:	4a09      	ldr	r2, [pc, #36]	; (8005ae4 <CDC_Send_DATA+0x30>)
    /* send  packet to PMA*/
    UserToPMABufferCopy((unsigned char*)ptrBuffer, ENDP1_TXADDR, Send_length);
 8005ac0:	b28c      	uxth	r4, r1
{
  /*if max buffer is Not reached*/
  if(Send_length < VIRTUAL_COM_PORT_DATA_SIZE)
  {
    /*Sent flag*/
    packet_sent = 0;
 8005ac2:	6013      	str	r3, [r2, #0]
    /* send  packet to PMA*/
    UserToPMABufferCopy((unsigned char*)ptrBuffer, ENDP1_TXADDR, Send_length);
 8005ac4:	21c0      	movs	r1, #192	; 0xc0
 8005ac6:	4622      	mov	r2, r4
 8005ac8:	f7fc f9f0 	bl	8001eac <UserToPMABufferCopy>
    SetEPTxCount(ENDP1, Send_length);
 8005acc:	4621      	mov	r1, r4
 8005ace:	2001      	movs	r0, #1
 8005ad0:	f7fc fc30 	bl	8002334 <SetEPTxCount>
    SetEPTxValid(ENDP1);
 8005ad4:	2001      	movs	r0, #1
 8005ad6:	f7fc fad3 	bl	8002080 <SetEPTxValid>
  }
  else
  {
    return 0;
  }
  return 1;
 8005ada:	2001      	movs	r0, #1
 8005adc:	bd10      	pop	{r4, pc}
    SetEPTxCount(ENDP1, Send_length);
    SetEPTxValid(ENDP1);
  }
  else
  {
    return 0;
 8005ade:	4618      	mov	r0, r3
  }
  return 1;
}
 8005ae0:	bd10      	pop	{r4, pc}
 8005ae2:	bf00      	nop
 8005ae4:	200000bc 	.word	0x200000bc

08005ae8 <CDC_Receive_DATA>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
uint32_t CDC_Receive_DATA(void)
{
 8005ae8:	b508      	push	{r3, lr}
  //Enable endpoint 3 for RX
  SetEPRxValid(ENDP3);
 8005aea:	2003      	movs	r0, #3
 8005aec:	f7fc fadc 	bl	80020a8 <SetEPRxValid>
  return 1 ;
}
 8005af0:	2001      	movs	r0, #1
 8005af2:	bd08      	pop	{r3, pc}

08005af4 <calibrate_offset>:
 * @brief Calibrate out the 0V and 0A offsets
 * @details Reads the ADC value at 0V and 0A and records
 * their offsets in the EEPROM
 */
void calibrate_offset() {
  zero_volts = voltage_reading;
 8005af4:	4b04      	ldr	r3, [pc, #16]	; (8005b08 <calibrate_offset+0x14>)
 8005af6:	881a      	ldrh	r2, [r3, #0]
 8005af8:	4b04      	ldr	r3, [pc, #16]	; (8005b0c <calibrate_offset+0x18>)
 8005afa:	801a      	strh	r2, [r3, #0]
  zero_amps = current_reading;
 8005afc:	4b04      	ldr	r3, [pc, #16]	; (8005b10 <calibrate_offset+0x1c>)
 8005afe:	881a      	ldrh	r2, [r3, #0]
 8005b00:	4b04      	ldr	r3, [pc, #16]	; (8005b14 <calibrate_offset+0x20>)
 8005b02:	801a      	strh	r2, [r3, #0]
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	20000b10 	.word	0x20000b10
 8005b0c:	20000bbc 	.word	0x20000bbc
 8005b10:	20000bb0 	.word	0x20000bb0
 8005b14:	20000b12 	.word	0x20000b12

08005b18 <calibrate_voltage>:
  //we have the information that 0V maps to some ADC value
  //we read that 10V (or some known value) maps to some other ADC value
  //calculate slope
  //Store values in EEPROM

  v_cal_already = true;
 8005b18:	4b01      	ldr	r3, [pc, #4]	; (8005b20 <calibrate_voltage+0x8>)
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	701a      	strb	r2, [r3, #0]
 8005b1e:	4770      	bx	lr
 8005b20:	20000bae 	.word	0x20000bae

08005b24 <calibrate_current>:
  //we have the information that 0V maps to some ADC value
  //we read that 3A (or some known value) maps to some other ADC value
  //calculate slope
  //Store values in EEPROM

  c_cal_already = true;
 8005b24:	4b01      	ldr	r3, [pc, #4]	; (8005b2c <calibrate_current+0x8>)
 8005b26:	2201      	movs	r2, #1
 8005b28:	701a      	strb	r2, [r3, #0]
 8005b2a:	4770      	bx	lr
 8005b2c:	20000b14 	.word	0x20000b14

08005b30 <meter_init>:
/**
 * @brief Initialize the energy meter
 * @details Reads the calibration values from the EEPROM
 */
void meter_init() {
  c_cal_already = false;
 8005b30:	4a02      	ldr	r2, [pc, #8]	; (8005b3c <meter_init+0xc>)
 8005b32:	2300      	movs	r3, #0
 8005b34:	7013      	strb	r3, [r2, #0]
  v_cal_already = false;
 8005b36:	4a02      	ldr	r2, [pc, #8]	; (8005b40 <meter_init+0x10>)
 8005b38:	7013      	strb	r3, [r2, #0]
 8005b3a:	4770      	bx	lr
 8005b3c:	20000b14 	.word	0x20000b14
 8005b40:	20000bae 	.word	0x20000bae

08005b44 <meter_display>:
/**
 * @brief Displays energy meter data
 * @details Replace with code to update the display with
 * your own
 */
void meter_display() {
 8005b44:	b500      	push	{lr}

  if(!v_cal_already) {
 8005b46:	4b2f      	ldr	r3, [pc, #188]	; (8005c04 <meter_display+0xc0>)
 8005b48:	492f      	ldr	r1, [pc, #188]	; (8005c08 <meter_display+0xc4>)
 8005b4a:	781b      	ldrb	r3, [r3, #0]
/**
 * @brief Displays energy meter data
 * @details Replace with code to update the display with
 * your own
 */
void meter_display() {
 8005b4c:	ed2d 8b02 	vpush	{d8}
 8005b50:	b091      	sub	sp, #68	; 0x44

  if(!v_cal_already) {
 8005b52:	b90b      	cbnz	r3, 8005b58 <meter_display+0x14>
    //use defaults
    volts_per_div = DEFAULT_V_RANGE/NUM_DIV;
 8005b54:	4b2d      	ldr	r3, [pc, #180]	; (8005c0c <meter_display+0xc8>)
 8005b56:	600b      	str	r3, [r1, #0]

  }

  if(!c_cal_already) {
 8005b58:	4b2d      	ldr	r3, [pc, #180]	; (8005c10 <meter_display+0xcc>)
 8005b5a:	4a2e      	ldr	r2, [pc, #184]	; (8005c14 <meter_display+0xd0>)
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	b90b      	cbnz	r3, 8005b64 <meter_display+0x20>
    amps_per_div = DEFAULT_I_RANGE/NUM_DIV;
 8005b60:	4b2d      	ldr	r3, [pc, #180]	; (8005c18 <meter_display+0xd4>)
 8005b62:	6013      	str	r3, [r2, #0]
    amps_per_div = 20.0/NUM_DIV;

  }

  float measured_voltage = volts_per_div * voltage_reading;
 8005b64:	4b2d      	ldr	r3, [pc, #180]	; (8005c1c <meter_display+0xd8>)
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	ee07 3a90 	vmov	s15, r3
  float measured_current = amps_per_div * current_reading;
 8005b6e:	4b2c      	ldr	r3, [pc, #176]	; (8005c20 <meter_display+0xdc>)
 8005b70:	881b      	ldrh	r3, [r3, #0]
    amps_per_div = DEFAULT_I_RANGE/NUM_DIV;
    amps_per_div = 20.0/NUM_DIV;

  }

  float measured_voltage = volts_per_div * voltage_reading;
 8005b72:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005b76:	edd1 7a00 	vldr	s15, [r1]
  float measured_current = amps_per_div * current_reading;
 8005b7a:	b29b      	uxth	r3, r3
    amps_per_div = DEFAULT_I_RANGE/NUM_DIV;
    amps_per_div = 20.0/NUM_DIV;

  }

  float measured_voltage = volts_per_div * voltage_reading;
 8005b7c:	ee28 8a27 	vmul.f32	s16, s16, s15
  float measured_current = amps_per_div * current_reading;
 8005b80:	ee07 3a90 	vmov	s15, r3
 8005b84:	eef8 8ae7 	vcvt.f32.s32	s17, s15
 8005b88:	edd2 7a00 	vldr	s15, [r2]
  
  char v_string[20];
  char c_string[20];
  char p_string[20];

  sprintf(v_string, "Voltage: %.3f V", measured_voltage);
 8005b8c:	ee18 0a10 	vmov	r0, s16
    amps_per_div = 20.0/NUM_DIV;

  }

  float measured_voltage = volts_per_div * voltage_reading;
  float measured_current = amps_per_div * current_reading;
 8005b90:	ee68 8aa7 	vmul.f32	s17, s17, s15
  
  char v_string[20];
  char c_string[20];
  char p_string[20];

  sprintf(v_string, "Voltage: %.3f V", measured_voltage);
 8005b94:	f7fe fff4 	bl	8004b80 <__aeabi_f2d>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	a801      	add	r0, sp, #4
 8005b9e:	4921      	ldr	r1, [pc, #132]	; (8005c24 <meter_display+0xe0>)
 8005ba0:	f000 fa98 	bl	80060d4 <sprintf>
  sprintf(c_string, "Current: %.3f A", measured_current);
 8005ba4:	ee18 0a90 	vmov	r0, s17
 8005ba8:	f7fe ffea 	bl	8004b80 <__aeabi_f2d>
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	a806      	add	r0, sp, #24
 8005bb2:	491d      	ldr	r1, [pc, #116]	; (8005c28 <meter_display+0xe4>)
 8005bb4:	f000 fa8e 	bl	80060d4 <sprintf>
  sprintf(p_string, "Power: %.3f W",measured_power);
 8005bb8:	ee68 7a88 	vmul.f32	s15, s17, s16
 8005bbc:	ee17 0a90 	vmov	r0, s15
 8005bc0:	f7fe ffde 	bl	8004b80 <__aeabi_f2d>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	460b      	mov	r3, r1
 8005bc8:	a80b      	add	r0, sp, #44	; 0x2c
 8005bca:	4918      	ldr	r1, [pc, #96]	; (8005c2c <meter_display+0xe8>)
 8005bcc:	f000 fa82 	bl	80060d4 <sprintf>

  lcd_goto(0,0);
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	4601      	mov	r1, r0
 8005bd4:	f7fa fda4 	bl	8000720 <lcd_goto>
  lcd_puts(v_string);
 8005bd8:	a801      	add	r0, sp, #4
 8005bda:	f7fa fda3 	bl	8000724 <lcd_puts>

  lcd_goto(0,1);
 8005bde:	2101      	movs	r1, #1
 8005be0:	2000      	movs	r0, #0
 8005be2:	f7fa fd9d 	bl	8000720 <lcd_goto>
  lcd_puts(c_string);
 8005be6:	a806      	add	r0, sp, #24
 8005be8:	f7fa fd9c 	bl	8000724 <lcd_puts>

  lcd_goto(0,2);
 8005bec:	2102      	movs	r1, #2
 8005bee:	2000      	movs	r0, #0
 8005bf0:	f7fa fd96 	bl	8000720 <lcd_goto>
  lcd_puts(p_string);
 8005bf4:	a80b      	add	r0, sp, #44	; 0x2c
 8005bf6:	f7fa fd95 	bl	8000724 <lcd_puts>
}
 8005bfa:	b011      	add	sp, #68	; 0x44
 8005bfc:	ecbd 8b02 	vpop	{d8}
 8005c00:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c04:	20000bae 	.word	0x20000bae
 8005c08:	20000bb4 	.word	0x20000bb4
 8005c0c:	3cf00000 	.word	0x3cf00000
 8005c10:	20000b14 	.word	0x20000b14
 8005c14:	20000bb8 	.word	0x20000bb8
 8005c18:	3ba00000 	.word	0x3ba00000
 8005c1c:	20000b10 	.word	0x20000b10
 8005c20:	20000bb0 	.word	0x20000bb0
 8005c24:	08009e6a 	.word	0x08009e6a
 8005c28:	08009e7a 	.word	0x08009e7a
 8005c2c:	08009e8a 	.word	0x08009e8a

08005c30 <my_adc_callback>:
/**
 * @brief Callback at end of ADC conversion
 * @details Called at the end of the ADC conversions
 */
void my_adc_callback(uint32_t data) {
  voltage_reading = (uint16_t) (data & 0x0000ffff); //some number between 0 and 4095
 8005c30:	4b03      	ldr	r3, [pc, #12]	; (8005c40 <my_adc_callback+0x10>)
 8005c32:	b282      	uxth	r2, r0
 8005c34:	801a      	strh	r2, [r3, #0]
  current_reading = (uint16_t) (data >> 16); //some # 0-4095
 8005c36:	4b03      	ldr	r3, [pc, #12]	; (8005c44 <my_adc_callback+0x14>)
 8005c38:	0c00      	lsrs	r0, r0, #16
 8005c3a:	8018      	strh	r0, [r3, #0]
 8005c3c:	4770      	bx	lr
 8005c3e:	bf00      	nop
 8005c40:	20000b10 	.word	0x20000b10
 8005c44:	20000bb0 	.word	0x20000bb0

08005c48 <change_state>:
enum DISP_STATES {DISP_MAIN, DISP_OFF, DISP_CALV, DISP_CALI};

uint8_t state = DISP_MAIN;
bool btn_pressed = false;

void change_state() {
 8005c48:	b508      	push	{r3, lr}
  if (gpio_read_pin(GE_PBTN1)) {
 8005c4a:	203b      	movs	r0, #59	; 0x3b
 8005c4c:	f7fa fd58 	bl	8000700 <gpio_read_pin>
 8005c50:	4a08      	ldr	r2, [pc, #32]	; (8005c74 <change_state+0x2c>)
 8005c52:	b160      	cbz	r0, 8005c6e <change_state+0x26>
    if (!btn_pressed) {
 8005c54:	7810      	ldrb	r0, [r2, #0]
 8005c56:	b938      	cbnz	r0, 8005c68 <change_state+0x20>
      state++;
 8005c58:	4907      	ldr	r1, [pc, #28]	; (8005c78 <change_state+0x30>)
 8005c5a:	780b      	ldrb	r3, [r1, #0]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	b2db      	uxtb	r3, r3
      if (state > DISP_CALI) state = DISP_MAIN;
 8005c60:	2b03      	cmp	r3, #3
bool btn_pressed = false;

void change_state() {
  if (gpio_read_pin(GE_PBTN1)) {
    if (!btn_pressed) {
      state++;
 8005c62:	bf94      	ite	ls
 8005c64:	700b      	strbls	r3, [r1, #0]
      if (state > DISP_CALI) state = DISP_MAIN;
 8005c66:	7008      	strbhi	r0, [r1, #0]
    }
    btn_pressed = true;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	7013      	strb	r3, [r2, #0]
 8005c6c:	bd08      	pop	{r3, pc}
  } else {
    btn_pressed = false;
 8005c6e:	7010      	strb	r0, [r2, #0]
 8005c70:	bd08      	pop	{r3, pc}
 8005c72:	bf00      	nop
 8005c74:	20000a81 	.word	0x20000a81
 8005c78:	20000a82 	.word	0x20000a82

08005c7c <setup_buttons>:
/**
 * @brief Initializes buttons
 * @details Sets PB1 to go to the next menu screen.
 * PB2 to trigger calibration.
 */
void setup_buttons() {
 8005c7c:	b510      	push	{r4, lr}
  gpio_setup_pin(GE_PBTN1, GPIO_INPUT, false, false);
 8005c7e:	2100      	movs	r1, #0
 8005c80:	460a      	mov	r2, r1
 8005c82:	460b      	mov	r3, r1
 8005c84:	203b      	movs	r0, #59	; 0x3b
 8005c86:	f7fa fcfb 	bl	8000680 <gpio_setup_pin>
  gpio_setup_pin(GE_PBTN2, GPIO_INPUT, false, false);
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	203a      	movs	r0, #58	; 0x3a
 8005c8e:	460a      	mov	r2, r1
 8005c90:	460b      	mov	r3, r1
}
 8005c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 * @details Sets PB1 to go to the next menu screen.
 * PB2 to trigger calibration.
 */
void setup_buttons() {
  gpio_setup_pin(GE_PBTN1, GPIO_INPUT, false, false);
  gpio_setup_pin(GE_PBTN2, GPIO_INPUT, false, false);
 8005c96:	f7fa bcf3 	b.w	8000680 <gpio_setup_pin>
	...

08005c9c <start_conversion>:
}

void start_conversion() {
 8005c9c:	b508      	push	{r3, lr}
  adc_set_fs(5000);  //adjust this 
 8005c9e:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8005cbc <start_conversion+0x20>
 8005ca2:	f7fa fc27 	bl	80004f4 <adc_set_fs>
  adc_enable_channel(3);
 8005ca6:	2003      	movs	r0, #3
 8005ca8:	f7fa fbaa 	bl	8000400 <adc_enable_channel>

  adc_callback(3, &my_adc_callback);
 8005cac:	2003      	movs	r0, #3
 8005cae:	4904      	ldr	r1, [pc, #16]	; (8005cc0 <start_conversion+0x24>)
 8005cb0:	f7fa fc18 	bl	80004e4 <adc_callback>
  adc_start();
}
 8005cb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void start_conversion() {
  adc_set_fs(5000);  //adjust this 
  adc_enable_channel(3);

  adc_callback(3, &my_adc_callback);
  adc_start();
 8005cb8:	f7fa bb50 	b.w	800035c <adc_start>
 8005cbc:	459c4000 	.word	0x459c4000
 8005cc0:	08005c31 	.word	0x08005c31

08005cc4 <main>:
}

int main() {
 8005cc4:	b538      	push	{r3, r4, r5, lr}
  //Initialize systems
  ge_init();
 8005cc6:	f7fa fd31 	bl	800072c <ge_init>

  lcd_init();
 8005cca:	f7fa fd25 	bl	8000718 <lcd_init>
  adc_init(); //initializing the ADCs
 8005cce:	f7fa faaf 	bl	8000230 <adc_init>

  gpio_init();
 8005cd2:	f7fa fc91 	bl	80005f8 <gpio_init>

  setup_buttons();
 8005cd6:	f7ff ffd1 	bl	8005c7c <setup_buttons>

  timer_init();
 8005cda:	f7fa fd61 	bl	80007a0 <timer_init>

  timer_id_t state_tim = timer_register(50, &change_state, GE_PERIODIC);
 8005cde:	493f      	ldr	r1, [pc, #252]	; (8005ddc <main+0x118>)
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	2032      	movs	r0, #50	; 0x32
 8005ce4:	f7fa fdda 	bl	800089c <timer_register>

  timer_start(state_tim);
 8005ce8:	f7fa fe0e 	bl	8000908 <timer_start>

  //initialize power meter
  meter_init();
 8005cec:	f7ff ff20 	bl	8005b30 <meter_init>

  //Enable ADCs to do work
  //Might have to move this function
  start_conversion();
 8005cf0:	f7ff ffd4 	bl	8005c9c <start_conversion>


  //handle display
  uint8_t last_state = 255;
 8005cf4:	25ff      	movs	r5, #255	; 0xff
  while (1) {

    if (state != last_state) {
 8005cf6:	4c3a      	ldr	r4, [pc, #232]	; (8005de0 <main+0x11c>)
 8005cf8:	7823      	ldrb	r3, [r4, #0]
 8005cfa:	42ab      	cmp	r3, r5
 8005cfc:	d002      	beq.n	8005d04 <main+0x40>
      lcd_clear();
 8005cfe:	f7fa fd13 	bl	8000728 <lcd_clear>
      last_state = state;
 8005d02:	7825      	ldrb	r5, [r4, #0]
    }

    switch(state) {
 8005d04:	7823      	ldrb	r3, [r4, #0]
 8005d06:	2b03      	cmp	r3, #3
 8005d08:	d862      	bhi.n	8005dd0 <main+0x10c>
 8005d0a:	e8df f003 	tbb	[pc, r3]
 8005d0e:	0502      	.short	0x0502
 8005d10:	4522      	.short	0x4522
      case DISP_MAIN:
        meter_display();
 8005d12:	f7ff ff17 	bl	8005b44 <meter_display>
        break;
 8005d16:	e05d      	b.n	8005dd4 <main+0x110>
      case DISP_OFF:
        lcd_goto(0, 0);
 8005d18:	2000      	movs	r0, #0
 8005d1a:	4601      	mov	r1, r0
 8005d1c:	f7fa fd00 	bl	8000720 <lcd_goto>
        lcd_puts("Calibration: offsets");
 8005d20:	4830      	ldr	r0, [pc, #192]	; (8005de4 <main+0x120>)
 8005d22:	f7fa fcff 	bl	8000724 <lcd_puts>
        lcd_goto(0, 1);
 8005d26:	2101      	movs	r1, #1
 8005d28:	2000      	movs	r0, #0
 8005d2a:	f7fa fcf9 	bl	8000720 <lcd_goto>
        lcd_puts("Apply 0V and 0A");
 8005d2e:	482e      	ldr	r0, [pc, #184]	; (8005de8 <main+0x124>)
 8005d30:	f7fa fcf8 	bl	8000724 <lcd_puts>
        lcd_goto(0, 3);
 8005d34:	2000      	movs	r0, #0
 8005d36:	2103      	movs	r1, #3
 8005d38:	f7fa fcf2 	bl	8000720 <lcd_goto>
        lcd_puts("2 - OK");
 8005d3c:	482b      	ldr	r0, [pc, #172]	; (8005dec <main+0x128>)
 8005d3e:	f7fa fcf1 	bl	8000724 <lcd_puts>

        if (gpio_read_pin(GE_PBTN2)) {
 8005d42:	203a      	movs	r0, #58	; 0x3a
 8005d44:	f7fa fcdc 	bl	8000700 <gpio_read_pin>
 8005d48:	2800      	cmp	r0, #0
 8005d4a:	d043      	beq.n	8005dd4 <main+0x110>
          calibrate_offset();
 8005d4c:	f7ff fed2 	bl	8005af4 <calibrate_offset>
 8005d50:	e01a      	b.n	8005d88 <main+0xc4>
          lcd_goto(0, 2);
          lcd_puts("Stored");
        }
        break;
      case DISP_CALV:
        lcd_goto(0, 0);
 8005d52:	2000      	movs	r0, #0
 8005d54:	4601      	mov	r1, r0
 8005d56:	f7fa fce3 	bl	8000720 <lcd_goto>
        lcd_puts("Calibration: voltage");
 8005d5a:	4825      	ldr	r0, [pc, #148]	; (8005df0 <main+0x12c>)
 8005d5c:	f7fa fce2 	bl	8000724 <lcd_puts>
        lcd_goto(0, 1);
 8005d60:	2101      	movs	r1, #1
 8005d62:	2000      	movs	r0, #0
 8005d64:	f7fa fcdc 	bl	8000720 <lcd_goto>
        lcd_puts("Apply " STR(CAL_VOLTS) "V");
 8005d68:	4822      	ldr	r0, [pc, #136]	; (8005df4 <main+0x130>)
 8005d6a:	f7fa fcdb 	bl	8000724 <lcd_puts>
        lcd_goto(0, 3);
 8005d6e:	2000      	movs	r0, #0
 8005d70:	2103      	movs	r1, #3
 8005d72:	f7fa fcd5 	bl	8000720 <lcd_goto>
        lcd_puts("2 - OK");
 8005d76:	481d      	ldr	r0, [pc, #116]	; (8005dec <main+0x128>)
 8005d78:	f7fa fcd4 	bl	8000724 <lcd_puts>

        if (gpio_read_pin(GE_PBTN2)) {
 8005d7c:	203a      	movs	r0, #58	; 0x3a
 8005d7e:	f7fa fcbf 	bl	8000700 <gpio_read_pin>
 8005d82:	b338      	cbz	r0, 8005dd4 <main+0x110>
          calibrate_voltage();
 8005d84:	f7ff fec8 	bl	8005b18 <calibrate_voltage>
          lcd_goto(0, 2);
 8005d88:	2000      	movs	r0, #0
 8005d8a:	2102      	movs	r1, #2
 8005d8c:	f7fa fcc8 	bl	8000720 <lcd_goto>
          lcd_puts("Stored");
 8005d90:	4819      	ldr	r0, [pc, #100]	; (8005df8 <main+0x134>)
 8005d92:	f7fa fcc7 	bl	8000724 <lcd_puts>
 8005d96:	e01d      	b.n	8005dd4 <main+0x110>
        }
        break;
      case DISP_CALI:
        lcd_goto(0, 0);
 8005d98:	2000      	movs	r0, #0
 8005d9a:	4601      	mov	r1, r0
 8005d9c:	f7fa fcc0 	bl	8000720 <lcd_goto>
        lcd_puts("Calibration: current");
 8005da0:	4816      	ldr	r0, [pc, #88]	; (8005dfc <main+0x138>)
 8005da2:	f7fa fcbf 	bl	8000724 <lcd_puts>
        lcd_goto(0, 1);
 8005da6:	2101      	movs	r1, #1
 8005da8:	2000      	movs	r0, #0
 8005daa:	f7fa fcb9 	bl	8000720 <lcd_goto>
        lcd_puts("Apply " STR(CAL_CURR) "A");
 8005dae:	4814      	ldr	r0, [pc, #80]	; (8005e00 <main+0x13c>)
 8005db0:	f7fa fcb8 	bl	8000724 <lcd_puts>
        lcd_goto(0, 3);
 8005db4:	2000      	movs	r0, #0
 8005db6:	2103      	movs	r1, #3
 8005db8:	f7fa fcb2 	bl	8000720 <lcd_goto>
        lcd_puts("2 - OK");
 8005dbc:	480b      	ldr	r0, [pc, #44]	; (8005dec <main+0x128>)
 8005dbe:	f7fa fcb1 	bl	8000724 <lcd_puts>

        if (gpio_read_pin(GE_PBTN2)) {
 8005dc2:	203a      	movs	r0, #58	; 0x3a
 8005dc4:	f7fa fc9c 	bl	8000700 <gpio_read_pin>
 8005dc8:	b120      	cbz	r0, 8005dd4 <main+0x110>
          calibrate_current();
 8005dca:	f7ff feab 	bl	8005b24 <calibrate_current>
 8005dce:	e7db      	b.n	8005d88 <main+0xc4>
          lcd_goto(0, 2);
          lcd_puts("Stored");
        }
        break;
      default:
        state = DISP_MAIN;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	7023      	strb	r3, [r4, #0]
        break;
    }

    delay_ms(50);
 8005dd4:	2032      	movs	r0, #50	; 0x32
 8005dd6:	f7fa fcc7 	bl	8000768 <delay_ms>
  }
 8005dda:	e78c      	b.n	8005cf6 <main+0x32>
 8005ddc:	08005c49 	.word	0x08005c49
 8005de0:	20000a82 	.word	0x20000a82
 8005de4:	08009e98 	.word	0x08009e98
 8005de8:	08009ead 	.word	0x08009ead
 8005dec:	08009ebd 	.word	0x08009ebd
 8005df0:	08009ecb 	.word	0x08009ecb
 8005df4:	08009ee0 	.word	0x08009ee0
 8005df8:	08009ec4 	.word	0x08009ec4
 8005dfc:	08009eec 	.word	0x08009eec
 8005e00:	08009f01 	.word	0x08009f01

08005e04 <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
    int n;
    switch (file) {
 8005e04:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 8005e06:	b510      	push	{r4, lr}
    int n;
    switch (file) {
 8005e08:	d003      	beq.n	8005e12 <_write+0xe>
 8005e0a:	2802      	cmp	r0, #2
 8005e0c:	d119      	bne.n	8005e42 <_write+0x3e>
 8005e0e:	460b      	mov	r3, r1
 8005e10:	e012      	b.n	8005e38 <_write+0x34>
 8005e12:	460b      	mov	r3, r1
 8005e14:	1a58      	subs	r0, r3, r1
    case STDOUT_FILENO: /*stdout*/
        for (n = 0; n < len; n++) {
 8005e16:	4290      	cmp	r0, r2
 8005e18:	da11      	bge.n	8005e3e <_write+0x3a>
#if STDOUT_USART == 1
            while ((USART1->ISR & USART_FLAG_TC) == (uint16_t)RESET) {}
            USART1->TDR = (*ptr++ & (uint16_t)0x01FF);
#elif  STDOUT_USART == 2
            while ((USART2->ISR & USART_FLAG_TC) == (uint16_t) RESET) {
 8005e1a:	480d      	ldr	r0, [pc, #52]	; (8005e50 <_write+0x4c>)
 8005e1c:	69c4      	ldr	r4, [r0, #28]
 8005e1e:	0664      	lsls	r4, r4, #25
 8005e20:	d5fb      	bpl.n	8005e1a <_write+0x16>
            }
            USART2->TDR = (*ptr++ & (uint16_t) 0x01FF);
 8005e22:	f813 4b01 	ldrb.w	r4, [r3], #1
 8005e26:	8504      	strh	r4, [r0, #40]	; 0x28
 8005e28:	e7f4      	b.n	8005e14 <_write+0x10>
        for (n = 0; n < len; n++) {
#if STDERR_USART == 1
            while ((USART1->ISR & USART_FLAG_TC) == (uint16_t)RESET) {}
            USART1->TDR = (*ptr++ & (uint16_t)0x01FF);
#elif  STDERR_USART == 2
            while ((USART2->ISR & USART_FLAG_TC) == (uint16_t) RESET) {
 8005e2a:	4809      	ldr	r0, [pc, #36]	; (8005e50 <_write+0x4c>)
 8005e2c:	69c4      	ldr	r4, [r0, #28]
 8005e2e:	0664      	lsls	r4, r4, #25
 8005e30:	d5fb      	bpl.n	8005e2a <_write+0x26>
            }
            USART2->TDR = (*ptr++ & (uint16_t) 0x01FF);
 8005e32:	f813 4b01 	ldrb.w	r4, [r3], #1
 8005e36:	8504      	strh	r4, [r0, #40]	; 0x28
 8005e38:	1a58      	subs	r0, r3, r1
            USART3->TDR = (*ptr++ & (uint16_t)0x01FF);
#endif
        }
        break;
    case STDERR_FILENO: /* stderr */
        for (n = 0; n < len; n++) {
 8005e3a:	4290      	cmp	r0, r2
 8005e3c:	dbf5      	blt.n	8005e2a <_write+0x26>
#endif
        }
        break;
    default:
        errno = EBADF;
        return -1;
 8005e3e:	4610      	mov	r0, r2
 8005e40:	bd10      	pop	{r4, pc}
            USART3->TDR = (*ptr++ & (uint16_t)0x01FF);
#endif
        }
        break;
    default:
        errno = EBADF;
 8005e42:	4b04      	ldr	r3, [pc, #16]	; (8005e54 <_write+0x50>)
 8005e44:	2209      	movs	r2, #9
 8005e46:	601a      	str	r2, [r3, #0]
        return -1;
 8005e48:	f04f 30ff 	mov.w	r0, #4294967295
    }
    return len;
 8005e4c:	bd10      	pop	{r4, pc}
 8005e4e:	bf00      	nop
 8005e50:	40004400 	.word	0x40004400
 8005e54:	20000abc 	.word	0x20000abc

08005e58 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 8005e58:	b508      	push	{r3, lr}

    extern char _ebss; // Defined by the linker
    static char *heap_end;
    char *prev_heap_end;

    if (heap_end == 0) {
 8005e5a:	4b0d      	ldr	r3, [pc, #52]	; (8005e90 <_sbrk+0x38>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	b90a      	cbnz	r2, 8005e64 <_sbrk+0xc>
        heap_end = &_ebss;
 8005e60:	4a0c      	ldr	r2, [pc, #48]	; (8005e94 <_sbrk+0x3c>)
 8005e62:	601a      	str	r2, [r3, #0]
    }
    prev_heap_end = heap_end;
 8005e64:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8005e66:	f3ef 8208 	mrs	r2, MSP

char * stack = (char*) __get_MSP();
     if (heap_end + incr >  stack)
 8005e6a:	4418      	add	r0, r3
 8005e6c:	4290      	cmp	r0, r2
 8005e6e:	d90a      	bls.n	8005e86 <_sbrk+0x2e>
     {
         _write (STDERR_FILENO, "Heap and stack collision\n", 25);
 8005e70:	4909      	ldr	r1, [pc, #36]	; (8005e98 <_sbrk+0x40>)
 8005e72:	2219      	movs	r2, #25
 8005e74:	2002      	movs	r0, #2
 8005e76:	f7ff ffc5 	bl	8005e04 <_write>
         errno = ENOMEM;
 8005e7a:	4b08      	ldr	r3, [pc, #32]	; (8005e9c <_sbrk+0x44>)
 8005e7c:	220c      	movs	r2, #12
 8005e7e:	601a      	str	r2, [r3, #0]
         return  (caddr_t) -1;
 8005e80:	f04f 30ff 	mov.w	r0, #4294967295
 8005e84:	bd08      	pop	{r3, pc}
         //abort ();
     }

    heap_end += incr;
 8005e86:	4a02      	ldr	r2, [pc, #8]	; (8005e90 <_sbrk+0x38>)
 8005e88:	6010      	str	r0, [r2, #0]
    return (caddr_t) prev_heap_end;
 8005e8a:	4618      	mov	r0, r3

}
 8005e8c:	bd08      	pop	{r3, pc}
 8005e8e:	bf00      	nop
 8005e90:	20000a84 	.word	0x20000a84
 8005e94:	20000e54 	.word	0x20000e54
 8005e98:	08009f11 	.word	0x08009f11
 8005e9c:	20000abc 	.word	0x20000abc

08005ea0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005ea0:	4a39      	ldr	r2, [pc, #228]	; (8005f88 <SystemInit+0xe8>)
 8005ea2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8005ea6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005eaa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005eae:	4b37      	ldr	r3, [pc, #220]	; (8005f8c <SystemInit+0xec>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	f042 0201 	orr.w	r2, r2, #1
 8005eb6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8005eb8:	6859      	ldr	r1, [r3, #4]
 8005eba:	4a35      	ldr	r2, [pc, #212]	; (8005f90 <SystemInit+0xf0>)
 8005ebc:	400a      	ands	r2, r1
 8005ebe:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005ec6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005eca:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ed2:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8005ed4:	685a      	ldr	r2, [r3, #4]
 8005ed6:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005eda:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8005edc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ede:	f022 020f 	bic.w	r2, r2, #15
 8005ee2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8005ee4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005ee6:	4a2b      	ldr	r2, [pc, #172]	; (8005f94 <SystemInit+0xf4>)
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005ee8:	b082      	sub	sp, #8

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8005eea:	400a      	ands	r2, r1
 8005eec:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005eee:	2200      	movs	r2, #0
 8005ef0:	609a      	str	r2, [r3, #8]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8005ef2:	9200      	str	r2, [sp, #0]
 8005ef4:	9201      	str	r2, [sp, #4]
 #if defined (PLL_SOURCE_HSE)
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 #elif defined (PLL_SOURCE_HSE_BYPASS)
  /* HSE oscillator bypassed with external clock */    
  RCC->CR |= (uint32_t)(RCC_CR_HSEON | RCC_CR_HSEBYP);
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 8005efc:	601a      	str	r2, [r3, #0]
 #endif /* PLL_SOURCE_HSE */
   
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005f04:	9201      	str	r2, [sp, #4]
    StartUpCounter++;  
 8005f06:	9a00      	ldr	r2, [sp, #0]
 8005f08:	3201      	adds	r2, #1
 8005f0a:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005f0c:	9a01      	ldr	r2, [sp, #4]
 8005f0e:	b91a      	cbnz	r2, 8005f18 <SystemInit+0x78>
 8005f10:	9a00      	ldr	r2, [sp, #0]
 8005f12:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8005f16:	d1f2      	bne.n	8005efe <SystemInit+0x5e>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005f18:	681a      	ldr	r2, [r3, #0]
 8005f1a:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8005f1e:	bf18      	it	ne
 8005f20:	2201      	movne	r2, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005f22:	9201      	str	r2, [sp, #4]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8005f24:	9a01      	ldr	r2, [sp, #4]
 8005f26:	2a01      	cmp	r2, #1
 8005f28:	d005      	beq.n	8005f36 <SystemInit+0x96>
  SetSysClock();
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8005f2a:	4b17      	ldr	r3, [pc, #92]	; (8005f88 <SystemInit+0xe8>)
 8005f2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005f30:	609a      	str	r2, [r3, #8]
#endif  
}
 8005f32:	b002      	add	sp, #8
 8005f34:	4770      	bx	lr
  }  

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Enable Prefetch Buffer and set Flash Latency */
    FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY_1;
 8005f36:	4a18      	ldr	r2, [pc, #96]	; (8005f98 <SystemInit+0xf8>)
 8005f38:	2112      	movs	r1, #18
 8005f3a:	6011      	str	r1, [r2, #0]
 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8005f3c:	685a      	ldr	r2, [r3, #4]
 8005f3e:	605a      	str	r2, [r3, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8005f40:	685a      	ldr	r2, [r3, #4]
 8005f42:	605a      	str	r2, [r3, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8005f44:	685a      	ldr	r2, [r3, #4]
 8005f46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005f4a:	605a      	str	r2, [r3, #4]
    
   
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8005f4c:	685a      	ldr	r2, [r3, #4]
 8005f4e:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8005f52:	605a      	str	r2, [r3, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLMULL9);
 8005f54:	685a      	ldr	r2, [r3, #4]
 8005f56:	f442 12e8 	orr.w	r2, r2, #1900544	; 0x1d0000
 8005f5a:	605a      	str	r2, [r3, #4]
    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8005f62:	601a      	str	r2, [r3, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005f64:	6819      	ldr	r1, [r3, #0]
 8005f66:	4a09      	ldr	r2, [pc, #36]	; (8005f8c <SystemInit+0xec>)
 8005f68:	0189      	lsls	r1, r1, #6
 8005f6a:	d5fb      	bpl.n	8005f64 <SystemInit+0xc4>
    {
    }

    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005f6c:	6851      	ldr	r1, [r2, #4]
 8005f6e:	f021 0103 	bic.w	r1, r1, #3
 8005f72:	6051      	str	r1, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8005f74:	6851      	ldr	r1, [r2, #4]
 8005f76:	f041 0102 	orr.w	r1, r1, #2
 8005f7a:	6051      	str	r1, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8005f7c:	685a      	ldr	r2, [r3, #4]
 8005f7e:	f002 020c 	and.w	r2, r2, #12
 8005f82:	2a08      	cmp	r2, #8
 8005f84:	d1fa      	bne.n	8005f7c <SystemInit+0xdc>
 8005f86:	e7d0      	b.n	8005f2a <SystemInit+0x8a>
 8005f88:	e000ed00 	.word	0xe000ed00
 8005f8c:	40021000 	.word	0x40021000
 8005f90:	f87fc00c 	.word	0xf87fc00c
 8005f94:	ff00fccc 	.word	0xff00fccc
 8005f98:	40022000 	.word	0x40022000

08005f9c <Reset_Handler>:
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005f9c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005f9e:	e003      	b.n	8005fa8 <LoopCopyDataInit>

08005fa0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <LoopForever+0x2>)
	ldr	r3, [r3, r1]
 8005fa2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005fa4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005fa6:	3104      	adds	r1, #4

08005fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005fa8:	480a      	ldr	r0, [pc, #40]	; (8005fd4 <LoopForever+0x6>)
	ldr	r3, =_edata
 8005faa:	4b0b      	ldr	r3, [pc, #44]	; (8005fd8 <LoopForever+0xa>)
	adds	r2, r0, r1
 8005fac:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005fae:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005fb0:	d3f6      	bcc.n	8005fa0 <CopyDataInit>
	ldr	r2, =_sbss
 8005fb2:	4a0a      	ldr	r2, [pc, #40]	; (8005fdc <LoopForever+0xe>)
	b	LoopFillZerobss
 8005fb4:	e002      	b.n	8005fbc <LoopFillZerobss>

08005fb6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005fb6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005fb8:	f842 3b04 	str.w	r3, [r2], #4

08005fbc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005fbc:	4b08      	ldr	r3, [pc, #32]	; (8005fe0 <LoopForever+0x12>)
	cmp	r2, r3
 8005fbe:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005fc0:	d3f9      	bcc.n	8005fb6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005fc2:	f7ff ff6d 	bl	8005ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005fc6:	f000 f80f 	bl	8005fe8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005fca:	f7ff fe7b 	bl	8005cc4 <main>

08005fce <LoopForever>:

LoopForever:
    b LoopForever
 8005fce:	e7fe      	b.n	8005fce <LoopForever>
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8005fd0:	0800a0e4 	.word	0x0800a0e4
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005fd4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005fd8:	20000a44 	.word	0x20000a44
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8005fdc:	20000a44 	.word	0x20000a44
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8005fe0:	20000e54 	.word	0x20000e54

08005fe4 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005fe4:	e7fe      	b.n	8005fe4 <ADC3_IRQHandler>
	...

08005fe8 <__libc_init_array>:
 8005fe8:	b570      	push	{r4, r5, r6, lr}
 8005fea:	4e0f      	ldr	r6, [pc, #60]	; (8006028 <__libc_init_array+0x40>)
 8005fec:	4d0f      	ldr	r5, [pc, #60]	; (800602c <__libc_init_array+0x44>)
 8005fee:	1b76      	subs	r6, r6, r5
 8005ff0:	10b6      	asrs	r6, r6, #2
 8005ff2:	bf18      	it	ne
 8005ff4:	2400      	movne	r4, #0
 8005ff6:	d005      	beq.n	8006004 <__libc_init_array+0x1c>
 8005ff8:	3401      	adds	r4, #1
 8005ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ffe:	4798      	blx	r3
 8006000:	42a6      	cmp	r6, r4
 8006002:	d1f9      	bne.n	8005ff8 <__libc_init_array+0x10>
 8006004:	4e0a      	ldr	r6, [pc, #40]	; (8006030 <__libc_init_array+0x48>)
 8006006:	4d0b      	ldr	r5, [pc, #44]	; (8006034 <__libc_init_array+0x4c>)
 8006008:	1b76      	subs	r6, r6, r5
 800600a:	f004 f855 	bl	800a0b8 <_init>
 800600e:	10b6      	asrs	r6, r6, #2
 8006010:	bf18      	it	ne
 8006012:	2400      	movne	r4, #0
 8006014:	d006      	beq.n	8006024 <__libc_init_array+0x3c>
 8006016:	3401      	adds	r4, #1
 8006018:	f855 3b04 	ldr.w	r3, [r5], #4
 800601c:	4798      	blx	r3
 800601e:	42a6      	cmp	r6, r4
 8006020:	d1f9      	bne.n	8006016 <__libc_init_array+0x2e>
 8006022:	bd70      	pop	{r4, r5, r6, pc}
 8006024:	bd70      	pop	{r4, r5, r6, pc}
 8006026:	bf00      	nop
 8006028:	0800a0d8 	.word	0x0800a0d8
 800602c:	0800a0d8 	.word	0x0800a0d8
 8006030:	0800a0e0 	.word	0x0800a0e0
 8006034:	0800a0d8 	.word	0x0800a0d8

08006038 <memset>:
 8006038:	b470      	push	{r4, r5, r6}
 800603a:	0784      	lsls	r4, r0, #30
 800603c:	d046      	beq.n	80060cc <memset+0x94>
 800603e:	1e54      	subs	r4, r2, #1
 8006040:	2a00      	cmp	r2, #0
 8006042:	d041      	beq.n	80060c8 <memset+0x90>
 8006044:	b2cd      	uxtb	r5, r1
 8006046:	4603      	mov	r3, r0
 8006048:	e002      	b.n	8006050 <memset+0x18>
 800604a:	1e62      	subs	r2, r4, #1
 800604c:	b3e4      	cbz	r4, 80060c8 <memset+0x90>
 800604e:	4614      	mov	r4, r2
 8006050:	f803 5b01 	strb.w	r5, [r3], #1
 8006054:	079a      	lsls	r2, r3, #30
 8006056:	d1f8      	bne.n	800604a <memset+0x12>
 8006058:	2c03      	cmp	r4, #3
 800605a:	d92e      	bls.n	80060ba <memset+0x82>
 800605c:	b2cd      	uxtb	r5, r1
 800605e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8006062:	2c0f      	cmp	r4, #15
 8006064:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8006068:	d919      	bls.n	800609e <memset+0x66>
 800606a:	f103 0210 	add.w	r2, r3, #16
 800606e:	4626      	mov	r6, r4
 8006070:	3e10      	subs	r6, #16
 8006072:	2e0f      	cmp	r6, #15
 8006074:	f842 5c10 	str.w	r5, [r2, #-16]
 8006078:	f842 5c0c 	str.w	r5, [r2, #-12]
 800607c:	f842 5c08 	str.w	r5, [r2, #-8]
 8006080:	f842 5c04 	str.w	r5, [r2, #-4]
 8006084:	f102 0210 	add.w	r2, r2, #16
 8006088:	d8f2      	bhi.n	8006070 <memset+0x38>
 800608a:	f1a4 0210 	sub.w	r2, r4, #16
 800608e:	f022 020f 	bic.w	r2, r2, #15
 8006092:	f004 040f 	and.w	r4, r4, #15
 8006096:	3210      	adds	r2, #16
 8006098:	2c03      	cmp	r4, #3
 800609a:	4413      	add	r3, r2
 800609c:	d90d      	bls.n	80060ba <memset+0x82>
 800609e:	461e      	mov	r6, r3
 80060a0:	4622      	mov	r2, r4
 80060a2:	3a04      	subs	r2, #4
 80060a4:	2a03      	cmp	r2, #3
 80060a6:	f846 5b04 	str.w	r5, [r6], #4
 80060aa:	d8fa      	bhi.n	80060a2 <memset+0x6a>
 80060ac:	1f22      	subs	r2, r4, #4
 80060ae:	f022 0203 	bic.w	r2, r2, #3
 80060b2:	3204      	adds	r2, #4
 80060b4:	4413      	add	r3, r2
 80060b6:	f004 0403 	and.w	r4, r4, #3
 80060ba:	b12c      	cbz	r4, 80060c8 <memset+0x90>
 80060bc:	b2c9      	uxtb	r1, r1
 80060be:	441c      	add	r4, r3
 80060c0:	f803 1b01 	strb.w	r1, [r3], #1
 80060c4:	42a3      	cmp	r3, r4
 80060c6:	d1fb      	bne.n	80060c0 <memset+0x88>
 80060c8:	bc70      	pop	{r4, r5, r6}
 80060ca:	4770      	bx	lr
 80060cc:	4614      	mov	r4, r2
 80060ce:	4603      	mov	r3, r0
 80060d0:	e7c2      	b.n	8006058 <memset+0x20>
 80060d2:	bf00      	nop

080060d4 <sprintf>:
 80060d4:	b40e      	push	{r1, r2, r3}
 80060d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060d8:	b09c      	sub	sp, #112	; 0x70
 80060da:	ab21      	add	r3, sp, #132	; 0x84
 80060dc:	490f      	ldr	r1, [pc, #60]	; (800611c <sprintf+0x48>)
 80060de:	f853 2b04 	ldr.w	r2, [r3], #4
 80060e2:	9301      	str	r3, [sp, #4]
 80060e4:	4605      	mov	r5, r0
 80060e6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80060ea:	6808      	ldr	r0, [r1, #0]
 80060ec:	9502      	str	r5, [sp, #8]
 80060ee:	f44f 7702 	mov.w	r7, #520	; 0x208
 80060f2:	f64f 76ff 	movw	r6, #65535	; 0xffff
 80060f6:	a902      	add	r1, sp, #8
 80060f8:	9506      	str	r5, [sp, #24]
 80060fa:	f8ad 7014 	strh.w	r7, [sp, #20]
 80060fe:	9404      	str	r4, [sp, #16]
 8006100:	9407      	str	r4, [sp, #28]
 8006102:	f8ad 6016 	strh.w	r6, [sp, #22]
 8006106:	f000 f83b 	bl	8006180 <_svfprintf_r>
 800610a:	9b02      	ldr	r3, [sp, #8]
 800610c:	2200      	movs	r2, #0
 800610e:	701a      	strb	r2, [r3, #0]
 8006110:	b01c      	add	sp, #112	; 0x70
 8006112:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006116:	b003      	add	sp, #12
 8006118:	4770      	bx	lr
 800611a:	bf00      	nop
 800611c:	200005f8 	.word	0x200005f8

08006120 <strlen>:
 8006120:	f020 0103 	bic.w	r1, r0, #3
 8006124:	f010 0003 	ands.w	r0, r0, #3
 8006128:	f1c0 0000 	rsb	r0, r0, #0
 800612c:	f851 3b04 	ldr.w	r3, [r1], #4
 8006130:	f100 0c04 	add.w	ip, r0, #4
 8006134:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8006138:	f06f 0200 	mvn.w	r2, #0
 800613c:	bf1c      	itt	ne
 800613e:	fa22 f20c 	lsrne.w	r2, r2, ip
 8006142:	4313      	orrne	r3, r2
 8006144:	f04f 0c01 	mov.w	ip, #1
 8006148:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800614c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8006150:	eba3 020c 	sub.w	r2, r3, ip
 8006154:	ea22 0203 	bic.w	r2, r2, r3
 8006158:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800615c:	bf04      	itt	eq
 800615e:	f851 3b04 	ldreq.w	r3, [r1], #4
 8006162:	3004      	addeq	r0, #4
 8006164:	d0f4      	beq.n	8006150 <strlen+0x30>
 8006166:	f1c2 0100 	rsb	r1, r2, #0
 800616a:	ea02 0201 	and.w	r2, r2, r1
 800616e:	fab2 f282 	clz	r2, r2
 8006172:	f1c2 021f 	rsb	r2, r2, #31
 8006176:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 800617a:	4770      	bx	lr
 800617c:	0000      	movs	r0, r0
	...

08006180 <_svfprintf_r>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	b0bf      	sub	sp, #252	; 0xfc
 8006186:	4689      	mov	r9, r1
 8006188:	9206      	str	r2, [sp, #24]
 800618a:	930a      	str	r3, [sp, #40]	; 0x28
 800618c:	9004      	str	r0, [sp, #16]
 800618e:	f002 fa6b 	bl	8008668 <_localeconv_r>
 8006192:	6803      	ldr	r3, [r0, #0]
 8006194:	9313      	str	r3, [sp, #76]	; 0x4c
 8006196:	4618      	mov	r0, r3
 8006198:	f7ff ffc2 	bl	8006120 <strlen>
 800619c:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80061a0:	9014      	str	r0, [sp, #80]	; 0x50
 80061a2:	061a      	lsls	r2, r3, #24
 80061a4:	d504      	bpl.n	80061b0 <_svfprintf_r+0x30>
 80061a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f001 80a1 	beq.w	80072f2 <_svfprintf_r+0x1172>
 80061b0:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8006418 <_svfprintf_r+0x298>
 80061b4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80061b8:	2300      	movs	r3, #0
 80061ba:	af2e      	add	r7, sp, #184	; 0xb8
 80061bc:	930f      	str	r3, [sp, #60]	; 0x3c
 80061be:	9323      	str	r3, [sp, #140]	; 0x8c
 80061c0:	9322      	str	r3, [sp, #136]	; 0x88
 80061c2:	9312      	str	r3, [sp, #72]	; 0x48
 80061c4:	9315      	str	r3, [sp, #84]	; 0x54
 80061c6:	9307      	str	r3, [sp, #28]
 80061c8:	9721      	str	r7, [sp, #132]	; 0x84
 80061ca:	463c      	mov	r4, r7
 80061cc:	464e      	mov	r6, r9
 80061ce:	9d06      	ldr	r5, [sp, #24]
 80061d0:	782b      	ldrb	r3, [r5, #0]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	f000 80a9 	beq.w	800632a <_svfprintf_r+0x1aa>
 80061d8:	2b25      	cmp	r3, #37	; 0x25
 80061da:	d102      	bne.n	80061e2 <_svfprintf_r+0x62>
 80061dc:	e0a5      	b.n	800632a <_svfprintf_r+0x1aa>
 80061de:	2b25      	cmp	r3, #37	; 0x25
 80061e0:	d003      	beq.n	80061ea <_svfprintf_r+0x6a>
 80061e2:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d1f9      	bne.n	80061de <_svfprintf_r+0x5e>
 80061ea:	9b06      	ldr	r3, [sp, #24]
 80061ec:	1aeb      	subs	r3, r5, r3
 80061ee:	b173      	cbz	r3, 800620e <_svfprintf_r+0x8e>
 80061f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80061f2:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80061f4:	9806      	ldr	r0, [sp, #24]
 80061f6:	6020      	str	r0, [r4, #0]
 80061f8:	3201      	adds	r2, #1
 80061fa:	4419      	add	r1, r3
 80061fc:	2a07      	cmp	r2, #7
 80061fe:	6063      	str	r3, [r4, #4]
 8006200:	9123      	str	r1, [sp, #140]	; 0x8c
 8006202:	9222      	str	r2, [sp, #136]	; 0x88
 8006204:	dc72      	bgt.n	80062ec <_svfprintf_r+0x16c>
 8006206:	3408      	adds	r4, #8
 8006208:	9a07      	ldr	r2, [sp, #28]
 800620a:	441a      	add	r2, r3
 800620c:	9207      	str	r2, [sp, #28]
 800620e:	782b      	ldrb	r3, [r5, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	f000 87cb 	beq.w	80071ac <_svfprintf_r+0x102c>
 8006216:	2300      	movs	r3, #0
 8006218:	1c69      	adds	r1, r5, #1
 800621a:	786d      	ldrb	r5, [r5, #1]
 800621c:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006220:	461a      	mov	r2, r3
 8006222:	9308      	str	r3, [sp, #32]
 8006224:	9303      	str	r3, [sp, #12]
 8006226:	f04f 3aff 	mov.w	sl, #4294967295
 800622a:	1c4b      	adds	r3, r1, #1
 800622c:	f1a5 0120 	sub.w	r1, r5, #32
 8006230:	2958      	cmp	r1, #88	; 0x58
 8006232:	f200 83e4 	bhi.w	80069fe <_svfprintf_r+0x87e>
 8006236:	e8df f011 	tbh	[pc, r1, lsl #1]
 800623a:	0277      	.short	0x0277
 800623c:	03e203e2 	.word	0x03e203e2
 8006240:	03e2037b 	.word	0x03e2037b
 8006244:	03e203e2 	.word	0x03e203e2
 8006248:	03e203e2 	.word	0x03e203e2
 800624c:	02f703e2 	.word	0x02f703e2
 8006250:	03e20214 	.word	0x03e20214
 8006254:	021801fb 	.word	0x021801fb
 8006258:	038203e2 	.word	0x038203e2
 800625c:	02c102c1 	.word	0x02c102c1
 8006260:	02c102c1 	.word	0x02c102c1
 8006264:	02c102c1 	.word	0x02c102c1
 8006268:	02c102c1 	.word	0x02c102c1
 800626c:	03e202c1 	.word	0x03e202c1
 8006270:	03e203e2 	.word	0x03e203e2
 8006274:	03e203e2 	.word	0x03e203e2
 8006278:	03e203e2 	.word	0x03e203e2
 800627c:	03e203e2 	.word	0x03e203e2
 8006280:	02d003e2 	.word	0x02d003e2
 8006284:	03e20391 	.word	0x03e20391
 8006288:	03e20391 	.word	0x03e20391
 800628c:	03e203e2 	.word	0x03e203e2
 8006290:	037403e2 	.word	0x037403e2
 8006294:	03e203e2 	.word	0x03e203e2
 8006298:	03e2030c 	.word	0x03e2030c
 800629c:	03e203e2 	.word	0x03e203e2
 80062a0:	03e203e2 	.word	0x03e203e2
 80062a4:	03e2032a 	.word	0x03e2032a
 80062a8:	034403e2 	.word	0x034403e2
 80062ac:	03e203e2 	.word	0x03e203e2
 80062b0:	03e203e2 	.word	0x03e203e2
 80062b4:	03e203e2 	.word	0x03e203e2
 80062b8:	03e203e2 	.word	0x03e203e2
 80062bc:	03e203e2 	.word	0x03e203e2
 80062c0:	0233035f 	.word	0x0233035f
 80062c4:	03910391 	.word	0x03910391
 80062c8:	03050391 	.word	0x03050391
 80062cc:	03e20233 	.word	0x03e20233
 80062d0:	02ed03e2 	.word	0x02ed03e2
 80062d4:	028503e2 	.word	0x028503e2
 80062d8:	03cb0202 	.word	0x03cb0202
 80062dc:	03e2027e 	.word	0x03e2027e
 80062e0:	03e20299 	.word	0x03e20299
 80062e4:	03e2007a 	.word	0x03e2007a
 80062e8:	025103e2 	.word	0x025103e2
 80062ec:	9804      	ldr	r0, [sp, #16]
 80062ee:	9303      	str	r3, [sp, #12]
 80062f0:	4631      	mov	r1, r6
 80062f2:	aa21      	add	r2, sp, #132	; 0x84
 80062f4:	f002 ffd2 	bl	800929c <__ssprint_r>
 80062f8:	b950      	cbnz	r0, 8006310 <_svfprintf_r+0x190>
 80062fa:	463c      	mov	r4, r7
 80062fc:	9b03      	ldr	r3, [sp, #12]
 80062fe:	e783      	b.n	8006208 <_svfprintf_r+0x88>
 8006300:	9804      	ldr	r0, [sp, #16]
 8006302:	4631      	mov	r1, r6
 8006304:	aa21      	add	r2, sp, #132	; 0x84
 8006306:	f002 ffc9 	bl	800929c <__ssprint_r>
 800630a:	2800      	cmp	r0, #0
 800630c:	f000 818c 	beq.w	8006628 <_svfprintf_r+0x4a8>
 8006310:	46b1      	mov	r9, r6
 8006312:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006316:	f013 0f40 	tst.w	r3, #64	; 0x40
 800631a:	9b07      	ldr	r3, [sp, #28]
 800631c:	bf18      	it	ne
 800631e:	f04f 33ff 	movne.w	r3, #4294967295
 8006322:	4618      	mov	r0, r3
 8006324:	b03f      	add	sp, #252	; 0xfc
 8006326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632a:	9d06      	ldr	r5, [sp, #24]
 800632c:	e76f      	b.n	800620e <_svfprintf_r+0x8e>
 800632e:	9306      	str	r3, [sp, #24]
 8006330:	9b03      	ldr	r3, [sp, #12]
 8006332:	0698      	lsls	r0, r3, #26
 8006334:	f140 82b4 	bpl.w	80068a0 <_svfprintf_r+0x720>
 8006338:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800633a:	f103 0907 	add.w	r9, r3, #7
 800633e:	f029 0307 	bic.w	r3, r9, #7
 8006342:	f103 0208 	add.w	r2, r3, #8
 8006346:	e9d3 8900 	ldrd	r8, r9, [r3]
 800634a:	920a      	str	r2, [sp, #40]	; 0x28
 800634c:	2301      	movs	r3, #1
 800634e:	f04f 0c00 	mov.w	ip, #0
 8006352:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8006356:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800635a:	f1ba 0f00 	cmp.w	sl, #0
 800635e:	db03      	blt.n	8006368 <_svfprintf_r+0x1e8>
 8006360:	9a03      	ldr	r2, [sp, #12]
 8006362:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006366:	9203      	str	r2, [sp, #12]
 8006368:	ea58 0209 	orrs.w	r2, r8, r9
 800636c:	f040 8357 	bne.w	8006a1e <_svfprintf_r+0x89e>
 8006370:	f1ba 0f00 	cmp.w	sl, #0
 8006374:	f000 845c 	beq.w	8006c30 <_svfprintf_r+0xab0>
 8006378:	2b01      	cmp	r3, #1
 800637a:	f000 835a 	beq.w	8006a32 <_svfprintf_r+0x8b2>
 800637e:	2b02      	cmp	r3, #2
 8006380:	f000 849a 	beq.w	8006cb8 <_svfprintf_r+0xb38>
 8006384:	4639      	mov	r1, r7
 8006386:	ea4f 02d8 	mov.w	r2, r8, lsr #3
 800638a:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
 800638e:	ea4f 00d9 	mov.w	r0, r9, lsr #3
 8006392:	f008 0307 	and.w	r3, r8, #7
 8006396:	4681      	mov	r9, r0
 8006398:	4690      	mov	r8, r2
 800639a:	3330      	adds	r3, #48	; 0x30
 800639c:	ea58 0209 	orrs.w	r2, r8, r9
 80063a0:	f801 3d01 	strb.w	r3, [r1, #-1]!
 80063a4:	d1ef      	bne.n	8006386 <_svfprintf_r+0x206>
 80063a6:	9a03      	ldr	r2, [sp, #12]
 80063a8:	910c      	str	r1, [sp, #48]	; 0x30
 80063aa:	07d2      	lsls	r2, r2, #31
 80063ac:	f100 856e 	bmi.w	8006e8c <_svfprintf_r+0xd0c>
 80063b0:	1a7b      	subs	r3, r7, r1
 80063b2:	9309      	str	r3, [sp, #36]	; 0x24
 80063b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063b6:	4592      	cmp	sl, r2
 80063b8:	4653      	mov	r3, sl
 80063ba:	bfb8      	it	lt
 80063bc:	4613      	movlt	r3, r2
 80063be:	9305      	str	r3, [sp, #20]
 80063c0:	2300      	movs	r3, #0
 80063c2:	930e      	str	r3, [sp, #56]	; 0x38
 80063c4:	f1bc 0f00 	cmp.w	ip, #0
 80063c8:	d002      	beq.n	80063d0 <_svfprintf_r+0x250>
 80063ca:	9b05      	ldr	r3, [sp, #20]
 80063cc:	3301      	adds	r3, #1
 80063ce:	9305      	str	r3, [sp, #20]
 80063d0:	9b03      	ldr	r3, [sp, #12]
 80063d2:	f013 0302 	ands.w	r3, r3, #2
 80063d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80063d8:	d002      	beq.n	80063e0 <_svfprintf_r+0x260>
 80063da:	9b05      	ldr	r3, [sp, #20]
 80063dc:	3302      	adds	r3, #2
 80063de:	9305      	str	r3, [sp, #20]
 80063e0:	9b03      	ldr	r3, [sp, #12]
 80063e2:	f013 0984 	ands.w	r9, r3, #132	; 0x84
 80063e6:	f040 8317 	bne.w	8006a18 <_svfprintf_r+0x898>
 80063ea:	9b08      	ldr	r3, [sp, #32]
 80063ec:	9a05      	ldr	r2, [sp, #20]
 80063ee:	ebc2 0803 	rsb	r8, r2, r3
 80063f2:	f1b8 0f00 	cmp.w	r8, #0
 80063f6:	f340 830f 	ble.w	8006a18 <_svfprintf_r+0x898>
 80063fa:	f1b8 0f10 	cmp.w	r8, #16
 80063fe:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8006400:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006402:	f8df a01c 	ldr.w	sl, [pc, #28]	; 8006420 <_svfprintf_r+0x2a0>
 8006406:	dd30      	ble.n	800646a <_svfprintf_r+0x2ea>
 8006408:	4653      	mov	r3, sl
 800640a:	f04f 0b10 	mov.w	fp, #16
 800640e:	46c2      	mov	sl, r8
 8006410:	46a8      	mov	r8, r5
 8006412:	461d      	mov	r5, r3
 8006414:	e00d      	b.n	8006432 <_svfprintf_r+0x2b2>
 8006416:	bf00      	nop
	...
 8006420:	08009f44 	.word	0x08009f44
 8006424:	f1aa 0a10 	sub.w	sl, sl, #16
 8006428:	f1ba 0f10 	cmp.w	sl, #16
 800642c:	f104 0408 	add.w	r4, r4, #8
 8006430:	dd17      	ble.n	8006462 <_svfprintf_r+0x2e2>
 8006432:	3201      	adds	r2, #1
 8006434:	3110      	adds	r1, #16
 8006436:	2a07      	cmp	r2, #7
 8006438:	9123      	str	r1, [sp, #140]	; 0x8c
 800643a:	9222      	str	r2, [sp, #136]	; 0x88
 800643c:	e884 0820 	stmia.w	r4, {r5, fp}
 8006440:	ddf0      	ble.n	8006424 <_svfprintf_r+0x2a4>
 8006442:	9804      	ldr	r0, [sp, #16]
 8006444:	4631      	mov	r1, r6
 8006446:	aa21      	add	r2, sp, #132	; 0x84
 8006448:	f002 ff28 	bl	800929c <__ssprint_r>
 800644c:	2800      	cmp	r0, #0
 800644e:	f47f af5f 	bne.w	8006310 <_svfprintf_r+0x190>
 8006452:	f1aa 0a10 	sub.w	sl, sl, #16
 8006456:	f1ba 0f10 	cmp.w	sl, #16
 800645a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800645c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800645e:	463c      	mov	r4, r7
 8006460:	dce7      	bgt.n	8006432 <_svfprintf_r+0x2b2>
 8006462:	462b      	mov	r3, r5
 8006464:	4645      	mov	r5, r8
 8006466:	46d0      	mov	r8, sl
 8006468:	469a      	mov	sl, r3
 800646a:	3201      	adds	r2, #1
 800646c:	eb08 0b01 	add.w	fp, r8, r1
 8006470:	2a07      	cmp	r2, #7
 8006472:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006476:	9222      	str	r2, [sp, #136]	; 0x88
 8006478:	f8c4 a000 	str.w	sl, [r4]
 800647c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006480:	f300 847e 	bgt.w	8006d80 <_svfprintf_r+0xc00>
 8006484:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8006488:	3408      	adds	r4, #8
 800648a:	f1bc 0f00 	cmp.w	ip, #0
 800648e:	d00f      	beq.n	80064b0 <_svfprintf_r+0x330>
 8006490:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006492:	3301      	adds	r3, #1
 8006494:	f10b 0b01 	add.w	fp, fp, #1
 8006498:	f10d 0167 	add.w	r1, sp, #103	; 0x67
 800649c:	2201      	movs	r2, #1
 800649e:	2b07      	cmp	r3, #7
 80064a0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80064a4:	9322      	str	r3, [sp, #136]	; 0x88
 80064a6:	e884 0006 	stmia.w	r4, {r1, r2}
 80064aa:	f300 83ea 	bgt.w	8006c82 <_svfprintf_r+0xb02>
 80064ae:	3408      	adds	r4, #8
 80064b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064b2:	b173      	cbz	r3, 80064d2 <_svfprintf_r+0x352>
 80064b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80064b6:	3301      	adds	r3, #1
 80064b8:	f10b 0b02 	add.w	fp, fp, #2
 80064bc:	a91a      	add	r1, sp, #104	; 0x68
 80064be:	2202      	movs	r2, #2
 80064c0:	2b07      	cmp	r3, #7
 80064c2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80064c6:	9322      	str	r3, [sp, #136]	; 0x88
 80064c8:	e884 0006 	stmia.w	r4, {r1, r2}
 80064cc:	f300 83cd 	bgt.w	8006c6a <_svfprintf_r+0xaea>
 80064d0:	3408      	adds	r4, #8
 80064d2:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80064d6:	f000 8315 	beq.w	8006b04 <_svfprintf_r+0x984>
 80064da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064de:	ebc2 0a03 	rsb	sl, r2, r3
 80064e2:	f1ba 0f00 	cmp.w	sl, #0
 80064e6:	dd3c      	ble.n	8006562 <_svfprintf_r+0x3e2>
 80064e8:	f1ba 0f10 	cmp.w	sl, #16
 80064ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80064ee:	f8df 9464 	ldr.w	r9, [pc, #1124]	; 8006954 <_svfprintf_r+0x7d4>
 80064f2:	dd2b      	ble.n	800654c <_svfprintf_r+0x3cc>
 80064f4:	4649      	mov	r1, r9
 80064f6:	465b      	mov	r3, fp
 80064f8:	46a9      	mov	r9, r5
 80064fa:	f04f 0810 	mov.w	r8, #16
 80064fe:	f8dd b010 	ldr.w	fp, [sp, #16]
 8006502:	460d      	mov	r5, r1
 8006504:	e006      	b.n	8006514 <_svfprintf_r+0x394>
 8006506:	f1aa 0a10 	sub.w	sl, sl, #16
 800650a:	f1ba 0f10 	cmp.w	sl, #16
 800650e:	f104 0408 	add.w	r4, r4, #8
 8006512:	dd17      	ble.n	8006544 <_svfprintf_r+0x3c4>
 8006514:	3201      	adds	r2, #1
 8006516:	3310      	adds	r3, #16
 8006518:	2a07      	cmp	r2, #7
 800651a:	9323      	str	r3, [sp, #140]	; 0x8c
 800651c:	9222      	str	r2, [sp, #136]	; 0x88
 800651e:	e884 0120 	stmia.w	r4, {r5, r8}
 8006522:	ddf0      	ble.n	8006506 <_svfprintf_r+0x386>
 8006524:	4658      	mov	r0, fp
 8006526:	4631      	mov	r1, r6
 8006528:	aa21      	add	r2, sp, #132	; 0x84
 800652a:	f002 feb7 	bl	800929c <__ssprint_r>
 800652e:	2800      	cmp	r0, #0
 8006530:	f47f aeee 	bne.w	8006310 <_svfprintf_r+0x190>
 8006534:	f1aa 0a10 	sub.w	sl, sl, #16
 8006538:	f1ba 0f10 	cmp.w	sl, #16
 800653c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800653e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006540:	463c      	mov	r4, r7
 8006542:	dce7      	bgt.n	8006514 <_svfprintf_r+0x394>
 8006544:	469b      	mov	fp, r3
 8006546:	462b      	mov	r3, r5
 8006548:	464d      	mov	r5, r9
 800654a:	4699      	mov	r9, r3
 800654c:	3201      	adds	r2, #1
 800654e:	44d3      	add	fp, sl
 8006550:	2a07      	cmp	r2, #7
 8006552:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006556:	9222      	str	r2, [sp, #136]	; 0x88
 8006558:	e884 0600 	stmia.w	r4, {r9, sl}
 800655c:	f300 8379 	bgt.w	8006c52 <_svfprintf_r+0xad2>
 8006560:	3408      	adds	r4, #8
 8006562:	9b03      	ldr	r3, [sp, #12]
 8006564:	05d9      	lsls	r1, r3, #23
 8006566:	f100 8270 	bmi.w	8006a4a <_svfprintf_r+0x8ca>
 800656a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800656c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800656e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006570:	6022      	str	r2, [r4, #0]
 8006572:	3301      	adds	r3, #1
 8006574:	448b      	add	fp, r1
 8006576:	2b07      	cmp	r3, #7
 8006578:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800657c:	6061      	str	r1, [r4, #4]
 800657e:	9322      	str	r3, [sp, #136]	; 0x88
 8006580:	f300 834a 	bgt.w	8006c18 <_svfprintf_r+0xa98>
 8006584:	3408      	adds	r4, #8
 8006586:	9b03      	ldr	r3, [sp, #12]
 8006588:	075a      	lsls	r2, r3, #29
 800658a:	d541      	bpl.n	8006610 <_svfprintf_r+0x490>
 800658c:	9b08      	ldr	r3, [sp, #32]
 800658e:	9a05      	ldr	r2, [sp, #20]
 8006590:	1a9d      	subs	r5, r3, r2
 8006592:	2d00      	cmp	r5, #0
 8006594:	dd3c      	ble.n	8006610 <_svfprintf_r+0x490>
 8006596:	2d10      	cmp	r5, #16
 8006598:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800659a:	f8df a3bc 	ldr.w	sl, [pc, #956]	; 8006958 <_svfprintf_r+0x7d8>
 800659e:	dd23      	ble.n	80065e8 <_svfprintf_r+0x468>
 80065a0:	f04f 0810 	mov.w	r8, #16
 80065a4:	465a      	mov	r2, fp
 80065a6:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80065aa:	e004      	b.n	80065b6 <_svfprintf_r+0x436>
 80065ac:	3d10      	subs	r5, #16
 80065ae:	2d10      	cmp	r5, #16
 80065b0:	f104 0408 	add.w	r4, r4, #8
 80065b4:	dd17      	ble.n	80065e6 <_svfprintf_r+0x466>
 80065b6:	3301      	adds	r3, #1
 80065b8:	3210      	adds	r2, #16
 80065ba:	2b07      	cmp	r3, #7
 80065bc:	9223      	str	r2, [sp, #140]	; 0x8c
 80065be:	9322      	str	r3, [sp, #136]	; 0x88
 80065c0:	f8c4 a000 	str.w	sl, [r4]
 80065c4:	f8c4 8004 	str.w	r8, [r4, #4]
 80065c8:	ddf0      	ble.n	80065ac <_svfprintf_r+0x42c>
 80065ca:	4648      	mov	r0, r9
 80065cc:	4631      	mov	r1, r6
 80065ce:	aa21      	add	r2, sp, #132	; 0x84
 80065d0:	f002 fe64 	bl	800929c <__ssprint_r>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	f47f ae9b 	bne.w	8006310 <_svfprintf_r+0x190>
 80065da:	3d10      	subs	r5, #16
 80065dc:	2d10      	cmp	r5, #16
 80065de:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80065e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80065e2:	463c      	mov	r4, r7
 80065e4:	dce7      	bgt.n	80065b6 <_svfprintf_r+0x436>
 80065e6:	4693      	mov	fp, r2
 80065e8:	3301      	adds	r3, #1
 80065ea:	44ab      	add	fp, r5
 80065ec:	2b07      	cmp	r3, #7
 80065ee:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80065f2:	9322      	str	r3, [sp, #136]	; 0x88
 80065f4:	f8c4 a000 	str.w	sl, [r4]
 80065f8:	6065      	str	r5, [r4, #4]
 80065fa:	dd09      	ble.n	8006610 <_svfprintf_r+0x490>
 80065fc:	9804      	ldr	r0, [sp, #16]
 80065fe:	4631      	mov	r1, r6
 8006600:	aa21      	add	r2, sp, #132	; 0x84
 8006602:	f002 fe4b 	bl	800929c <__ssprint_r>
 8006606:	2800      	cmp	r0, #0
 8006608:	f47f ae82 	bne.w	8006310 <_svfprintf_r+0x190>
 800660c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006610:	9b07      	ldr	r3, [sp, #28]
 8006612:	9a05      	ldr	r2, [sp, #20]
 8006614:	9908      	ldr	r1, [sp, #32]
 8006616:	428a      	cmp	r2, r1
 8006618:	bfac      	ite	ge
 800661a:	189b      	addge	r3, r3, r2
 800661c:	185b      	addlt	r3, r3, r1
 800661e:	9307      	str	r3, [sp, #28]
 8006620:	f1bb 0f00 	cmp.w	fp, #0
 8006624:	f47f ae6c 	bne.w	8006300 <_svfprintf_r+0x180>
 8006628:	2300      	movs	r3, #0
 800662a:	9322      	str	r3, [sp, #136]	; 0x88
 800662c:	463c      	mov	r4, r7
 800662e:	e5ce      	b.n	80061ce <_svfprintf_r+0x4e>
 8006630:	4619      	mov	r1, r3
 8006632:	9803      	ldr	r0, [sp, #12]
 8006634:	781d      	ldrb	r5, [r3, #0]
 8006636:	f040 0004 	orr.w	r0, r0, #4
 800663a:	9003      	str	r0, [sp, #12]
 800663c:	e5f5      	b.n	800622a <_svfprintf_r+0xaa>
 800663e:	9306      	str	r3, [sp, #24]
 8006640:	9b03      	ldr	r3, [sp, #12]
 8006642:	f013 0320 	ands.w	r3, r3, #32
 8006646:	f000 810e 	beq.w	8006866 <_svfprintf_r+0x6e6>
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	f103 0907 	add.w	r9, r3, #7
 8006650:	f029 0307 	bic.w	r3, r9, #7
 8006654:	f103 0208 	add.w	r2, r3, #8
 8006658:	e9d3 8900 	ldrd	r8, r9, [r3]
 800665c:	920a      	str	r2, [sp, #40]	; 0x28
 800665e:	2300      	movs	r3, #0
 8006660:	e675      	b.n	800634e <_svfprintf_r+0x1ce>
 8006662:	781d      	ldrb	r5, [r3, #0]
 8006664:	4619      	mov	r1, r3
 8006666:	222b      	movs	r2, #43	; 0x2b
 8006668:	e5df      	b.n	800622a <_svfprintf_r+0xaa>
 800666a:	781d      	ldrb	r5, [r3, #0]
 800666c:	2d2a      	cmp	r5, #42	; 0x2a
 800666e:	f103 0101 	add.w	r1, r3, #1
 8006672:	f000 87b8 	beq.w	80075e6 <_svfprintf_r+0x1466>
 8006676:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 800667a:	2809      	cmp	r0, #9
 800667c:	460b      	mov	r3, r1
 800667e:	f04f 0a00 	mov.w	sl, #0
 8006682:	f63f add3 	bhi.w	800622c <_svfprintf_r+0xac>
 8006686:	f813 5b01 	ldrb.w	r5, [r3], #1
 800668a:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
 800668e:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
 8006692:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 8006696:	2809      	cmp	r0, #9
 8006698:	d9f5      	bls.n	8006686 <_svfprintf_r+0x506>
 800669a:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
 800669e:	e5c5      	b.n	800622c <_svfprintf_r+0xac>
 80066a0:	9306      	str	r3, [sp, #24]
 80066a2:	9b03      	ldr	r3, [sp, #12]
 80066a4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80066a8:	069b      	lsls	r3, r3, #26
 80066aa:	f140 80a1 	bpl.w	80067f0 <_svfprintf_r+0x670>
 80066ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066b0:	f103 0907 	add.w	r9, r3, #7
 80066b4:	f029 0907 	bic.w	r9, r9, #7
 80066b8:	e9d9 2300 	ldrd	r2, r3, [r9]
 80066bc:	f109 0108 	add.w	r1, r9, #8
 80066c0:	910a      	str	r1, [sp, #40]	; 0x28
 80066c2:	4690      	mov	r8, r2
 80066c4:	4699      	mov	r9, r3
 80066c6:	2a00      	cmp	r2, #0
 80066c8:	f173 0300 	sbcs.w	r3, r3, #0
 80066cc:	f2c0 840e 	blt.w	8006eec <_svfprintf_r+0xd6c>
 80066d0:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80066d4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80066d8:	2301      	movs	r3, #1
 80066da:	e63e      	b.n	800635a <_svfprintf_r+0x1da>
 80066dc:	9306      	str	r3, [sp, #24]
 80066de:	4b9b      	ldr	r3, [pc, #620]	; (800694c <_svfprintf_r+0x7cc>)
 80066e0:	9312      	str	r3, [sp, #72]	; 0x48
 80066e2:	9b03      	ldr	r3, [sp, #12]
 80066e4:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80066e8:	069b      	lsls	r3, r3, #26
 80066ea:	f140 80f3 	bpl.w	80068d4 <_svfprintf_r+0x754>
 80066ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066f0:	f103 0907 	add.w	r9, r3, #7
 80066f4:	f029 0307 	bic.w	r3, r9, #7
 80066f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066fc:	f103 0208 	add.w	r2, r3, #8
 8006700:	920a      	str	r2, [sp, #40]	; 0x28
 8006702:	9b03      	ldr	r3, [sp, #12]
 8006704:	07d9      	lsls	r1, r3, #31
 8006706:	f140 80f5 	bpl.w	80068f4 <_svfprintf_r+0x774>
 800670a:	ea58 0309 	orrs.w	r3, r8, r9
 800670e:	f000 80f1 	beq.w	80068f4 <_svfprintf_r+0x774>
 8006712:	9a03      	ldr	r2, [sp, #12]
 8006714:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 8006718:	2330      	movs	r3, #48	; 0x30
 800671a:	f042 0202 	orr.w	r2, r2, #2
 800671e:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8006722:	9203      	str	r2, [sp, #12]
 8006724:	2302      	movs	r3, #2
 8006726:	e612      	b.n	800634e <_svfprintf_r+0x1ce>
 8006728:	781d      	ldrb	r5, [r3, #0]
 800672a:	4619      	mov	r1, r3
 800672c:	2a00      	cmp	r2, #0
 800672e:	f47f ad7c 	bne.w	800622a <_svfprintf_r+0xaa>
 8006732:	2220      	movs	r2, #32
 8006734:	e579      	b.n	800622a <_svfprintf_r+0xaa>
 8006736:	9903      	ldr	r1, [sp, #12]
 8006738:	f041 0120 	orr.w	r1, r1, #32
 800673c:	9103      	str	r1, [sp, #12]
 800673e:	781d      	ldrb	r5, [r3, #0]
 8006740:	4619      	mov	r1, r3
 8006742:	e572      	b.n	800622a <_svfprintf_r+0xaa>
 8006744:	9306      	str	r3, [sp, #24]
 8006746:	9b03      	ldr	r3, [sp, #12]
 8006748:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800674c:	069a      	lsls	r2, r3, #26
 800674e:	f140 84b0 	bpl.w	80070b2 <_svfprintf_r+0xf32>
 8006752:	9907      	ldr	r1, [sp, #28]
 8006754:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006756:	ea4f 79e1 	mov.w	r9, r1, asr #31
 800675a:	6813      	ldr	r3, [r2, #0]
 800675c:	4608      	mov	r0, r1
 800675e:	4688      	mov	r8, r1
 8006760:	3204      	adds	r2, #4
 8006762:	4649      	mov	r1, r9
 8006764:	920a      	str	r2, [sp, #40]	; 0x28
 8006766:	e9c3 0100 	strd	r0, r1, [r3]
 800676a:	e530      	b.n	80061ce <_svfprintf_r+0x4e>
 800676c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800676e:	9306      	str	r3, [sp, #24]
 8006770:	6813      	ldr	r3, [r2, #0]
 8006772:	930c      	str	r3, [sp, #48]	; 0x30
 8006774:	f04f 0b00 	mov.w	fp, #0
 8006778:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
 800677c:	f102 0904 	add.w	r9, r2, #4
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8646 	beq.w	8007412 <_svfprintf_r+0x1292>
 8006786:	f1ba 0f00 	cmp.w	sl, #0
 800678a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800678c:	f2c0 85f6 	blt.w	800737c <_svfprintf_r+0x11fc>
 8006790:	4659      	mov	r1, fp
 8006792:	4652      	mov	r2, sl
 8006794:	f002 f9fe 	bl	8008b94 <memchr>
 8006798:	2800      	cmp	r0, #0
 800679a:	f000 8677 	beq.w	800748c <_svfprintf_r+0x130c>
 800679e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067a0:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 80067a4:	1ac3      	subs	r3, r0, r3
 80067a6:	9309      	str	r3, [sp, #36]	; 0x24
 80067a8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 80067ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80067b0:	9305      	str	r3, [sp, #20]
 80067b2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 80067b6:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80067ba:	e603      	b.n	80063c4 <_svfprintf_r+0x244>
 80067bc:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80067c0:	2100      	movs	r1, #0
 80067c2:	f813 5b01 	ldrb.w	r5, [r3], #1
 80067c6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80067ca:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 80067ce:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
 80067d2:	2809      	cmp	r0, #9
 80067d4:	d9f5      	bls.n	80067c2 <_svfprintf_r+0x642>
 80067d6:	9108      	str	r1, [sp, #32]
 80067d8:	e528      	b.n	800622c <_svfprintf_r+0xac>
 80067da:	9306      	str	r3, [sp, #24]
 80067dc:	9b03      	ldr	r3, [sp, #12]
 80067de:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80067e2:	f043 0310 	orr.w	r3, r3, #16
 80067e6:	9303      	str	r3, [sp, #12]
 80067e8:	9b03      	ldr	r3, [sp, #12]
 80067ea:	069b      	lsls	r3, r3, #26
 80067ec:	f53f af5f 	bmi.w	80066ae <_svfprintf_r+0x52e>
 80067f0:	9b03      	ldr	r3, [sp, #12]
 80067f2:	06d8      	lsls	r0, r3, #27
 80067f4:	f100 836b 	bmi.w	8006ece <_svfprintf_r+0xd4e>
 80067f8:	9b03      	ldr	r3, [sp, #12]
 80067fa:	0659      	lsls	r1, r3, #25
 80067fc:	f140 8367 	bpl.w	8006ece <_svfprintf_r+0xd4e>
 8006800:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006802:	f9b1 8000 	ldrsh.w	r8, [r1]
 8006806:	3104      	adds	r1, #4
 8006808:	ea4f 79e8 	mov.w	r9, r8, asr #31
 800680c:	4642      	mov	r2, r8
 800680e:	464b      	mov	r3, r9
 8006810:	910a      	str	r1, [sp, #40]	; 0x28
 8006812:	e758      	b.n	80066c6 <_svfprintf_r+0x546>
 8006814:	781d      	ldrb	r5, [r3, #0]
 8006816:	9903      	ldr	r1, [sp, #12]
 8006818:	2d6c      	cmp	r5, #108	; 0x6c
 800681a:	f000 84d3 	beq.w	80071c4 <_svfprintf_r+0x1044>
 800681e:	f041 0110 	orr.w	r1, r1, #16
 8006822:	9103      	str	r1, [sp, #12]
 8006824:	4619      	mov	r1, r3
 8006826:	e500      	b.n	800622a <_svfprintf_r+0xaa>
 8006828:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800682a:	6829      	ldr	r1, [r5, #0]
 800682c:	9108      	str	r1, [sp, #32]
 800682e:	4608      	mov	r0, r1
 8006830:	2800      	cmp	r0, #0
 8006832:	4629      	mov	r1, r5
 8006834:	f101 0104 	add.w	r1, r1, #4
 8006838:	f2c0 84cb 	blt.w	80071d2 <_svfprintf_r+0x1052>
 800683c:	910a      	str	r1, [sp, #40]	; 0x28
 800683e:	781d      	ldrb	r5, [r3, #0]
 8006840:	4619      	mov	r1, r3
 8006842:	e4f2      	b.n	800622a <_svfprintf_r+0xaa>
 8006844:	9903      	ldr	r1, [sp, #12]
 8006846:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800684a:	9103      	str	r1, [sp, #12]
 800684c:	781d      	ldrb	r5, [r3, #0]
 800684e:	4619      	mov	r1, r3
 8006850:	e4eb      	b.n	800622a <_svfprintf_r+0xaa>
 8006852:	9306      	str	r3, [sp, #24]
 8006854:	9b03      	ldr	r3, [sp, #12]
 8006856:	f043 0310 	orr.w	r3, r3, #16
 800685a:	9303      	str	r3, [sp, #12]
 800685c:	9b03      	ldr	r3, [sp, #12]
 800685e:	f013 0320 	ands.w	r3, r3, #32
 8006862:	f47f aef2 	bne.w	800664a <_svfprintf_r+0x4ca>
 8006866:	9a03      	ldr	r2, [sp, #12]
 8006868:	f012 0210 	ands.w	r2, r2, #16
 800686c:	f040 831c 	bne.w	8006ea8 <_svfprintf_r+0xd28>
 8006870:	9b03      	ldr	r3, [sp, #12]
 8006872:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8006876:	f000 8317 	beq.w	8006ea8 <_svfprintf_r+0xd28>
 800687a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800687c:	4613      	mov	r3, r2
 800687e:	460a      	mov	r2, r1
 8006880:	3204      	adds	r2, #4
 8006882:	f8b1 8000 	ldrh.w	r8, [r1]
 8006886:	920a      	str	r2, [sp, #40]	; 0x28
 8006888:	f04f 0900 	mov.w	r9, #0
 800688c:	e55f      	b.n	800634e <_svfprintf_r+0x1ce>
 800688e:	9306      	str	r3, [sp, #24]
 8006890:	9b03      	ldr	r3, [sp, #12]
 8006892:	f043 0310 	orr.w	r3, r3, #16
 8006896:	9303      	str	r3, [sp, #12]
 8006898:	9b03      	ldr	r3, [sp, #12]
 800689a:	0698      	lsls	r0, r3, #26
 800689c:	f53f ad4c 	bmi.w	8006338 <_svfprintf_r+0x1b8>
 80068a0:	9b03      	ldr	r3, [sp, #12]
 80068a2:	06d9      	lsls	r1, r3, #27
 80068a4:	f100 8309 	bmi.w	8006eba <_svfprintf_r+0xd3a>
 80068a8:	9b03      	ldr	r3, [sp, #12]
 80068aa:	065a      	lsls	r2, r3, #25
 80068ac:	f140 8305 	bpl.w	8006eba <_svfprintf_r+0xd3a>
 80068b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068b2:	f8b2 8000 	ldrh.w	r8, [r2]
 80068b6:	3204      	adds	r2, #4
 80068b8:	f04f 0900 	mov.w	r9, #0
 80068bc:	2301      	movs	r3, #1
 80068be:	920a      	str	r2, [sp, #40]	; 0x28
 80068c0:	e545      	b.n	800634e <_svfprintf_r+0x1ce>
 80068c2:	9306      	str	r3, [sp, #24]
 80068c4:	4b22      	ldr	r3, [pc, #136]	; (8006950 <_svfprintf_r+0x7d0>)
 80068c6:	9312      	str	r3, [sp, #72]	; 0x48
 80068c8:	9b03      	ldr	r3, [sp, #12]
 80068ca:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80068ce:	069b      	lsls	r3, r3, #26
 80068d0:	f53f af0d 	bmi.w	80066ee <_svfprintf_r+0x56e>
 80068d4:	9b03      	ldr	r3, [sp, #12]
 80068d6:	06d8      	lsls	r0, r3, #27
 80068d8:	f140 83dc 	bpl.w	8007094 <_svfprintf_r+0xf14>
 80068dc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068de:	4613      	mov	r3, r2
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4698      	mov	r8, r3
 80068e4:	9b03      	ldr	r3, [sp, #12]
 80068e6:	3204      	adds	r2, #4
 80068e8:	07d9      	lsls	r1, r3, #31
 80068ea:	920a      	str	r2, [sp, #40]	; 0x28
 80068ec:	f04f 0900 	mov.w	r9, #0
 80068f0:	f53f af0b 	bmi.w	800670a <_svfprintf_r+0x58a>
 80068f4:	2302      	movs	r3, #2
 80068f6:	e52a      	b.n	800634e <_svfprintf_r+0x1ce>
 80068f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80068fa:	9306      	str	r3, [sp, #24]
 80068fc:	680a      	ldr	r2, [r1, #0]
 80068fe:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
 8006902:	2300      	movs	r3, #0
 8006904:	2201      	movs	r2, #1
 8006906:	3104      	adds	r1, #4
 8006908:	469c      	mov	ip, r3
 800690a:	9205      	str	r2, [sp, #20]
 800690c:	910a      	str	r1, [sp, #40]	; 0x28
 800690e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8006912:	ab24      	add	r3, sp, #144	; 0x90
 8006914:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8006918:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 800691c:	9209      	str	r2, [sp, #36]	; 0x24
 800691e:	930c      	str	r3, [sp, #48]	; 0x30
 8006920:	e556      	b.n	80063d0 <_svfprintf_r+0x250>
 8006922:	9903      	ldr	r1, [sp, #12]
 8006924:	f041 0108 	orr.w	r1, r1, #8
 8006928:	9103      	str	r1, [sp, #12]
 800692a:	781d      	ldrb	r5, [r3, #0]
 800692c:	4619      	mov	r1, r3
 800692e:	e47c      	b.n	800622a <_svfprintf_r+0xaa>
 8006930:	9903      	ldr	r1, [sp, #12]
 8006932:	f041 0101 	orr.w	r1, r1, #1
 8006936:	9103      	str	r1, [sp, #12]
 8006938:	781d      	ldrb	r5, [r3, #0]
 800693a:	4619      	mov	r1, r3
 800693c:	e475      	b.n	800622a <_svfprintf_r+0xaa>
 800693e:	9903      	ldr	r1, [sp, #12]
 8006940:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8006944:	9103      	str	r1, [sp, #12]
 8006946:	781d      	ldrb	r5, [r3, #0]
 8006948:	4619      	mov	r1, r3
 800694a:	e46e      	b.n	800622a <_svfprintf_r+0xaa>
 800694c:	08009f78 	.word	0x08009f78
 8006950:	08009f64 	.word	0x08009f64
 8006954:	08009f34 	.word	0x08009f34
 8006958:	08009f44 	.word	0x08009f44
 800695c:	9306      	str	r3, [sp, #24]
 800695e:	9b03      	ldr	r3, [sp, #12]
 8006960:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006964:	f013 0f08 	tst.w	r3, #8
 8006968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800696a:	46d3      	mov	fp, sl
 800696c:	f103 0907 	add.w	r9, r3, #7
 8006970:	f000 8386 	beq.w	8007080 <_svfprintf_r+0xf00>
 8006974:	f029 0307 	bic.w	r3, r9, #7
 8006978:	ed93 7b00 	vldr	d7, [r3]
 800697c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8006980:	f103 0208 	add.w	r2, r3, #8
 8006984:	920a      	str	r2, [sp, #40]	; 0x28
 8006986:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 800698a:	f002 fc47 	bl	800921c <__fpclassifyd>
 800698e:	2801      	cmp	r0, #1
 8006990:	f040 835a 	bne.w	8007048 <_svfprintf_r+0xec8>
 8006994:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006998:	2200      	movs	r2, #0
 800699a:	2300      	movs	r3, #0
 800699c:	f7fe ff42 	bl	8005824 <__aeabi_dcmplt>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	f040 856b 	bne.w	800747c <_svfprintf_r+0x12fc>
 80069a6:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80069aa:	9b03      	ldr	r3, [sp, #12]
 80069ac:	4abd      	ldr	r2, [pc, #756]	; (8006ca4 <_svfprintf_r+0xb24>)
 80069ae:	f8df e300 	ldr.w	lr, [pc, #768]	; 8006cb0 <_svfprintf_r+0xb30>
 80069b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069b6:	9303      	str	r3, [sp, #12]
 80069b8:	4613      	mov	r3, r2
 80069ba:	2103      	movs	r1, #3
 80069bc:	2000      	movs	r0, #0
 80069be:	2d47      	cmp	r5, #71	; 0x47
 80069c0:	bfd8      	it	le
 80069c2:	4673      	movle	r3, lr
 80069c4:	9105      	str	r1, [sp, #20]
 80069c6:	900d      	str	r0, [sp, #52]	; 0x34
 80069c8:	930c      	str	r3, [sp, #48]	; 0x30
 80069ca:	9109      	str	r1, [sp, #36]	; 0x24
 80069cc:	900e      	str	r0, [sp, #56]	; 0x38
 80069ce:	e4f9      	b.n	80063c4 <_svfprintf_r+0x244>
 80069d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 80069d2:	9903      	ldr	r1, [sp, #12]
 80069d4:	9306      	str	r3, [sp, #24]
 80069d6:	2230      	movs	r2, #48	; 0x30
 80069d8:	6803      	ldr	r3, [r0, #0]
 80069da:	f88d 2068 	strb.w	r2, [sp, #104]	; 0x68
 80069de:	4602      	mov	r2, r0
 80069e0:	2578      	movs	r5, #120	; 0x78
 80069e2:	f041 0102 	orr.w	r1, r1, #2
 80069e6:	3204      	adds	r2, #4
 80069e8:	4698      	mov	r8, r3
 80069ea:	4baf      	ldr	r3, [pc, #700]	; (8006ca8 <_svfprintf_r+0xb28>)
 80069ec:	9312      	str	r3, [sp, #72]	; 0x48
 80069ee:	9103      	str	r1, [sp, #12]
 80069f0:	920a      	str	r2, [sp, #40]	; 0x28
 80069f2:	f04f 0900 	mov.w	r9, #0
 80069f6:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
 80069fa:	2302      	movs	r3, #2
 80069fc:	e4a7      	b.n	800634e <_svfprintf_r+0x1ce>
 80069fe:	9306      	str	r3, [sp, #24]
 8006a00:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8006a04:	2d00      	cmp	r5, #0
 8006a06:	f000 83d1 	beq.w	80071ac <_svfprintf_r+0x102c>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	469c      	mov	ip, r3
 8006a10:	9205      	str	r2, [sp, #20]
 8006a12:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
 8006a16:	e77a      	b.n	800690e <_svfprintf_r+0x78e>
 8006a18:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006a1c:	e535      	b.n	800648a <_svfprintf_r+0x30a>
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	f47f acad 	bne.w	800637e <_svfprintf_r+0x1fe>
 8006a24:	f1b9 0f00 	cmp.w	r9, #0
 8006a28:	bf08      	it	eq
 8006a2a:	f1b8 0f0a 	cmpeq.w	r8, #10
 8006a2e:	f080 820d 	bcs.w	8006e4c <_svfprintf_r+0xccc>
 8006a32:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 8006a36:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8006a3a:	f80b 8d41 	strb.w	r8, [fp, #-65]!
 8006a3e:	ebcb 0307 	rsb	r3, fp, r7
 8006a42:	9309      	str	r3, [sp, #36]	; 0x24
 8006a44:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006a48:	e4b4      	b.n	80063b4 <_svfprintf_r+0x234>
 8006a4a:	2d65      	cmp	r5, #101	; 0x65
 8006a4c:	f340 80a0 	ble.w	8006b90 <_svfprintf_r+0xa10>
 8006a50:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a54:	2200      	movs	r2, #0
 8006a56:	2300      	movs	r3, #0
 8006a58:	f7fe feda 	bl	8005810 <__aeabi_dcmpeq>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	f000 8144 	beq.w	8006cea <_svfprintf_r+0xb6a>
 8006a62:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a64:	4a91      	ldr	r2, [pc, #580]	; (8006cac <_svfprintf_r+0xb2c>)
 8006a66:	6022      	str	r2, [r4, #0]
 8006a68:	3301      	adds	r3, #1
 8006a6a:	f10b 0b01 	add.w	fp, fp, #1
 8006a6e:	2201      	movs	r2, #1
 8006a70:	2b07      	cmp	r3, #7
 8006a72:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006a76:	9322      	str	r3, [sp, #136]	; 0x88
 8006a78:	6062      	str	r2, [r4, #4]
 8006a7a:	f300 833f 	bgt.w	80070fc <_svfprintf_r+0xf7c>
 8006a7e:	3408      	adds	r4, #8
 8006a80:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006a82:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006a84:	4293      	cmp	r3, r2
 8006a86:	db03      	blt.n	8006a90 <_svfprintf_r+0x910>
 8006a88:	9b03      	ldr	r3, [sp, #12]
 8006a8a:	07da      	lsls	r2, r3, #31
 8006a8c:	f57f ad7b 	bpl.w	8006586 <_svfprintf_r+0x406>
 8006a90:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006a92:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006a94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006a96:	6022      	str	r2, [r4, #0]
 8006a98:	3301      	adds	r3, #1
 8006a9a:	448b      	add	fp, r1
 8006a9c:	2b07      	cmp	r3, #7
 8006a9e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006aa2:	6061      	str	r1, [r4, #4]
 8006aa4:	9322      	str	r3, [sp, #136]	; 0x88
 8006aa6:	f300 839b 	bgt.w	80071e0 <_svfprintf_r+0x1060>
 8006aaa:	3408      	adds	r4, #8
 8006aac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aae:	1e5d      	subs	r5, r3, #1
 8006ab0:	2d00      	cmp	r5, #0
 8006ab2:	f77f ad68 	ble.w	8006586 <_svfprintf_r+0x406>
 8006ab6:	2d10      	cmp	r5, #16
 8006ab8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006aba:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 8006cb4 <_svfprintf_r+0xb34>
 8006abe:	f340 81b9 	ble.w	8006e34 <_svfprintf_r+0xcb4>
 8006ac2:	f04f 0810 	mov.w	r8, #16
 8006ac6:	465a      	mov	r2, fp
 8006ac8:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006acc:	e004      	b.n	8006ad8 <_svfprintf_r+0x958>
 8006ace:	3408      	adds	r4, #8
 8006ad0:	3d10      	subs	r5, #16
 8006ad2:	2d10      	cmp	r5, #16
 8006ad4:	f340 81ad 	ble.w	8006e32 <_svfprintf_r+0xcb2>
 8006ad8:	3301      	adds	r3, #1
 8006ada:	3210      	adds	r2, #16
 8006adc:	2b07      	cmp	r3, #7
 8006ade:	9223      	str	r2, [sp, #140]	; 0x8c
 8006ae0:	9322      	str	r3, [sp, #136]	; 0x88
 8006ae2:	f8c4 9000 	str.w	r9, [r4]
 8006ae6:	f8c4 8004 	str.w	r8, [r4, #4]
 8006aea:	ddf0      	ble.n	8006ace <_svfprintf_r+0x94e>
 8006aec:	4650      	mov	r0, sl
 8006aee:	4631      	mov	r1, r6
 8006af0:	aa21      	add	r2, sp, #132	; 0x84
 8006af2:	f002 fbd3 	bl	800929c <__ssprint_r>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	f47f ac0a 	bne.w	8006310 <_svfprintf_r+0x190>
 8006afc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006afe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006b00:	463c      	mov	r4, r7
 8006b02:	e7e5      	b.n	8006ad0 <_svfprintf_r+0x950>
 8006b04:	9b08      	ldr	r3, [sp, #32]
 8006b06:	9a05      	ldr	r2, [sp, #20]
 8006b08:	ebc2 0a03 	rsb	sl, r2, r3
 8006b0c:	f1ba 0f00 	cmp.w	sl, #0
 8006b10:	f77f ace3 	ble.w	80064da <_svfprintf_r+0x35a>
 8006b14:	f1ba 0f10 	cmp.w	sl, #16
 8006b18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006b1a:	f8df 9198 	ldr.w	r9, [pc, #408]	; 8006cb4 <_svfprintf_r+0xb34>
 8006b1e:	dd2b      	ble.n	8006b78 <_svfprintf_r+0x9f8>
 8006b20:	4649      	mov	r1, r9
 8006b22:	465b      	mov	r3, fp
 8006b24:	46a9      	mov	r9, r5
 8006b26:	f04f 0810 	mov.w	r8, #16
 8006b2a:	f8dd b010 	ldr.w	fp, [sp, #16]
 8006b2e:	460d      	mov	r5, r1
 8006b30:	e006      	b.n	8006b40 <_svfprintf_r+0x9c0>
 8006b32:	f1aa 0a10 	sub.w	sl, sl, #16
 8006b36:	f1ba 0f10 	cmp.w	sl, #16
 8006b3a:	f104 0408 	add.w	r4, r4, #8
 8006b3e:	dd17      	ble.n	8006b70 <_svfprintf_r+0x9f0>
 8006b40:	3201      	adds	r2, #1
 8006b42:	3310      	adds	r3, #16
 8006b44:	2a07      	cmp	r2, #7
 8006b46:	9323      	str	r3, [sp, #140]	; 0x8c
 8006b48:	9222      	str	r2, [sp, #136]	; 0x88
 8006b4a:	e884 0120 	stmia.w	r4, {r5, r8}
 8006b4e:	ddf0      	ble.n	8006b32 <_svfprintf_r+0x9b2>
 8006b50:	4658      	mov	r0, fp
 8006b52:	4631      	mov	r1, r6
 8006b54:	aa21      	add	r2, sp, #132	; 0x84
 8006b56:	f002 fba1 	bl	800929c <__ssprint_r>
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	f47f abd8 	bne.w	8006310 <_svfprintf_r+0x190>
 8006b60:	f1aa 0a10 	sub.w	sl, sl, #16
 8006b64:	f1ba 0f10 	cmp.w	sl, #16
 8006b68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006b6a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006b6c:	463c      	mov	r4, r7
 8006b6e:	dce7      	bgt.n	8006b40 <_svfprintf_r+0x9c0>
 8006b70:	469b      	mov	fp, r3
 8006b72:	462b      	mov	r3, r5
 8006b74:	464d      	mov	r5, r9
 8006b76:	4699      	mov	r9, r3
 8006b78:	3201      	adds	r2, #1
 8006b7a:	44d3      	add	fp, sl
 8006b7c:	2a07      	cmp	r2, #7
 8006b7e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006b82:	9222      	str	r2, [sp, #136]	; 0x88
 8006b84:	e884 0600 	stmia.w	r4, {r9, sl}
 8006b88:	f300 8251 	bgt.w	800702e <_svfprintf_r+0xeae>
 8006b8c:	3408      	adds	r4, #8
 8006b8e:	e4a4      	b.n	80064da <_svfprintf_r+0x35a>
 8006b90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b92:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8006b94:	2b01      	cmp	r3, #1
 8006b96:	f340 821f 	ble.w	8006fd8 <_svfprintf_r+0xe58>
 8006b9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b9c:	6023      	str	r3, [r4, #0]
 8006b9e:	3501      	adds	r5, #1
 8006ba0:	f10b 0301 	add.w	r3, fp, #1
 8006ba4:	2201      	movs	r2, #1
 8006ba6:	2d07      	cmp	r5, #7
 8006ba8:	9323      	str	r3, [sp, #140]	; 0x8c
 8006baa:	9522      	str	r5, [sp, #136]	; 0x88
 8006bac:	6062      	str	r2, [r4, #4]
 8006bae:	f300 8225 	bgt.w	8006ffc <_svfprintf_r+0xe7c>
 8006bb2:	3408      	adds	r4, #8
 8006bb4:	9914      	ldr	r1, [sp, #80]	; 0x50
 8006bb6:	6061      	str	r1, [r4, #4]
 8006bb8:	3501      	adds	r5, #1
 8006bba:	eb03 0b01 	add.w	fp, r3, r1
 8006bbe:	2d07      	cmp	r5, #7
 8006bc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006bc2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006bc6:	9522      	str	r5, [sp, #136]	; 0x88
 8006bc8:	6023      	str	r3, [r4, #0]
 8006bca:	f300 8223 	bgt.w	8007014 <_svfprintf_r+0xe94>
 8006bce:	3408      	adds	r4, #8
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f7fe fe1a 	bl	8005810 <__aeabi_dcmpeq>
 8006bdc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006bde:	2800      	cmp	r0, #0
 8006be0:	f040 80dd 	bne.w	8006d9e <_svfprintf_r+0xc1e>
 8006be4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006be6:	3b01      	subs	r3, #1
 8006be8:	3501      	adds	r5, #1
 8006bea:	3201      	adds	r2, #1
 8006bec:	449b      	add	fp, r3
 8006bee:	2d07      	cmp	r5, #7
 8006bf0:	9522      	str	r5, [sp, #136]	; 0x88
 8006bf2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006bf6:	6022      	str	r2, [r4, #0]
 8006bf8:	6063      	str	r3, [r4, #4]
 8006bfa:	f300 810d 	bgt.w	8006e18 <_svfprintf_r+0xc98>
 8006bfe:	3408      	adds	r4, #8
 8006c00:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006c02:	6062      	str	r2, [r4, #4]
 8006c04:	3501      	adds	r5, #1
 8006c06:	4493      	add	fp, r2
 8006c08:	ab1d      	add	r3, sp, #116	; 0x74
 8006c0a:	2d07      	cmp	r5, #7
 8006c0c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006c10:	9522      	str	r5, [sp, #136]	; 0x88
 8006c12:	6023      	str	r3, [r4, #0]
 8006c14:	f77f acb6 	ble.w	8006584 <_svfprintf_r+0x404>
 8006c18:	9804      	ldr	r0, [sp, #16]
 8006c1a:	4631      	mov	r1, r6
 8006c1c:	aa21      	add	r2, sp, #132	; 0x84
 8006c1e:	f002 fb3d 	bl	800929c <__ssprint_r>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	f47f ab74 	bne.w	8006310 <_svfprintf_r+0x190>
 8006c28:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006c2c:	463c      	mov	r4, r7
 8006c2e:	e4aa      	b.n	8006586 <_svfprintf_r+0x406>
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d132      	bne.n	8006c9a <_svfprintf_r+0xb1a>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	07d8      	lsls	r0, r3, #31
 8006c38:	d52f      	bpl.n	8006c9a <_svfprintf_r+0xb1a>
 8006c3a:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
 8006c3e:	2330      	movs	r3, #48	; 0x30
 8006c40:	f80b 3d41 	strb.w	r3, [fp, #-65]!
 8006c44:	ebcb 0307 	rsb	r3, fp, r7
 8006c48:	9309      	str	r3, [sp, #36]	; 0x24
 8006c4a:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006c4e:	f7ff bbb1 	b.w	80063b4 <_svfprintf_r+0x234>
 8006c52:	9804      	ldr	r0, [sp, #16]
 8006c54:	4631      	mov	r1, r6
 8006c56:	aa21      	add	r2, sp, #132	; 0x84
 8006c58:	f002 fb20 	bl	800929c <__ssprint_r>
 8006c5c:	2800      	cmp	r0, #0
 8006c5e:	f47f ab57 	bne.w	8006310 <_svfprintf_r+0x190>
 8006c62:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006c66:	463c      	mov	r4, r7
 8006c68:	e47b      	b.n	8006562 <_svfprintf_r+0x3e2>
 8006c6a:	9804      	ldr	r0, [sp, #16]
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	aa21      	add	r2, sp, #132	; 0x84
 8006c70:	f002 fb14 	bl	800929c <__ssprint_r>
 8006c74:	2800      	cmp	r0, #0
 8006c76:	f47f ab4b 	bne.w	8006310 <_svfprintf_r+0x190>
 8006c7a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006c7e:	463c      	mov	r4, r7
 8006c80:	e427      	b.n	80064d2 <_svfprintf_r+0x352>
 8006c82:	9804      	ldr	r0, [sp, #16]
 8006c84:	4631      	mov	r1, r6
 8006c86:	aa21      	add	r2, sp, #132	; 0x84
 8006c88:	f002 fb08 	bl	800929c <__ssprint_r>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	f47f ab3f 	bne.w	8006310 <_svfprintf_r+0x190>
 8006c92:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006c96:	463c      	mov	r4, r7
 8006c98:	e40a      	b.n	80064b0 <_svfprintf_r+0x330>
 8006c9a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006c9e:	970c      	str	r7, [sp, #48]	; 0x30
 8006ca0:	f7ff bb88 	b.w	80063b4 <_svfprintf_r+0x234>
 8006ca4:	08009f58 	.word	0x08009f58
 8006ca8:	08009f78 	.word	0x08009f78
 8006cac:	08009f94 	.word	0x08009f94
 8006cb0:	08009f54 	.word	0x08009f54
 8006cb4:	08009f34 	.word	0x08009f34
 8006cb8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006cba:	46bb      	mov	fp, r7
 8006cbc:	ea4f 1318 	mov.w	r3, r8, lsr #4
 8006cc0:	f008 010f 	and.w	r1, r8, #15
 8006cc4:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
 8006cc8:	ea4f 1219 	mov.w	r2, r9, lsr #4
 8006ccc:	4698      	mov	r8, r3
 8006cce:	4691      	mov	r9, r2
 8006cd0:	5c43      	ldrb	r3, [r0, r1]
 8006cd2:	f80b 3d01 	strb.w	r3, [fp, #-1]!
 8006cd6:	ea58 0309 	orrs.w	r3, r8, r9
 8006cda:	d1ef      	bne.n	8006cbc <_svfprintf_r+0xb3c>
 8006cdc:	465b      	mov	r3, fp
 8006cde:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006ce2:	1afb      	subs	r3, r7, r3
 8006ce4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ce6:	f7ff bb65 	b.w	80063b4 <_svfprintf_r+0x234>
 8006cea:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006cec:	2d00      	cmp	r5, #0
 8006cee:	f340 8211 	ble.w	8007114 <_svfprintf_r+0xf94>
 8006cf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cf4:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006cf6:	428a      	cmp	r2, r1
 8006cf8:	4613      	mov	r3, r2
 8006cfa:	bfa8      	it	ge
 8006cfc:	460b      	movge	r3, r1
 8006cfe:	461d      	mov	r5, r3
 8006d00:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006d02:	2d00      	cmp	r5, #0
 8006d04:	eb01 0a02 	add.w	sl, r1, r2
 8006d08:	dd0b      	ble.n	8006d22 <_svfprintf_r+0xba2>
 8006d0a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d0c:	6021      	str	r1, [r4, #0]
 8006d0e:	3301      	adds	r3, #1
 8006d10:	44ab      	add	fp, r5
 8006d12:	2b07      	cmp	r3, #7
 8006d14:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006d18:	6065      	str	r5, [r4, #4]
 8006d1a:	9322      	str	r3, [sp, #136]	; 0x88
 8006d1c:	f300 8355 	bgt.w	80073ca <_svfprintf_r+0x124a>
 8006d20:	3408      	adds	r4, #8
 8006d22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	bfa8      	it	ge
 8006d28:	1b5b      	subge	r3, r3, r5
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	461d      	mov	r5, r3
 8006d2e:	f340 80f5 	ble.w	8006f1c <_svfprintf_r+0xd9c>
 8006d32:	2d10      	cmp	r5, #16
 8006d34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d36:	f8df 9608 	ldr.w	r9, [pc, #1544]	; 8007340 <_svfprintf_r+0x11c0>
 8006d3a:	f340 81d2 	ble.w	80070e2 <_svfprintf_r+0xf62>
 8006d3e:	465a      	mov	r2, fp
 8006d40:	f04f 0810 	mov.w	r8, #16
 8006d44:	f8dd b010 	ldr.w	fp, [sp, #16]
 8006d48:	e004      	b.n	8006d54 <_svfprintf_r+0xbd4>
 8006d4a:	3408      	adds	r4, #8
 8006d4c:	3d10      	subs	r5, #16
 8006d4e:	2d10      	cmp	r5, #16
 8006d50:	f340 81c6 	ble.w	80070e0 <_svfprintf_r+0xf60>
 8006d54:	3301      	adds	r3, #1
 8006d56:	3210      	adds	r2, #16
 8006d58:	2b07      	cmp	r3, #7
 8006d5a:	9223      	str	r2, [sp, #140]	; 0x8c
 8006d5c:	9322      	str	r3, [sp, #136]	; 0x88
 8006d5e:	f8c4 9000 	str.w	r9, [r4]
 8006d62:	f8c4 8004 	str.w	r8, [r4, #4]
 8006d66:	ddf0      	ble.n	8006d4a <_svfprintf_r+0xbca>
 8006d68:	4658      	mov	r0, fp
 8006d6a:	4631      	mov	r1, r6
 8006d6c:	aa21      	add	r2, sp, #132	; 0x84
 8006d6e:	f002 fa95 	bl	800929c <__ssprint_r>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	f47f aacc 	bne.w	8006310 <_svfprintf_r+0x190>
 8006d78:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006d7a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d7c:	463c      	mov	r4, r7
 8006d7e:	e7e5      	b.n	8006d4c <_svfprintf_r+0xbcc>
 8006d80:	9804      	ldr	r0, [sp, #16]
 8006d82:	4631      	mov	r1, r6
 8006d84:	aa21      	add	r2, sp, #132	; 0x84
 8006d86:	f002 fa89 	bl	800929c <__ssprint_r>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	f47f aac0 	bne.w	8006310 <_svfprintf_r+0x190>
 8006d90:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8006d94:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006d98:	463c      	mov	r4, r7
 8006d9a:	f7ff bb76 	b.w	800648a <_svfprintf_r+0x30a>
 8006d9e:	f103 38ff 	add.w	r8, r3, #4294967295
 8006da2:	f1b8 0f00 	cmp.w	r8, #0
 8006da6:	f77f af2b 	ble.w	8006c00 <_svfprintf_r+0xa80>
 8006daa:	f1b8 0f10 	cmp.w	r8, #16
 8006dae:	f8df 9590 	ldr.w	r9, [pc, #1424]	; 8007340 <_svfprintf_r+0x11c0>
 8006db2:	dd25      	ble.n	8006e00 <_svfprintf_r+0xc80>
 8006db4:	465b      	mov	r3, fp
 8006db6:	f04f 0a10 	mov.w	sl, #16
 8006dba:	f8dd b010 	ldr.w	fp, [sp, #16]
 8006dbe:	e006      	b.n	8006dce <_svfprintf_r+0xc4e>
 8006dc0:	f1a8 0810 	sub.w	r8, r8, #16
 8006dc4:	f1b8 0f10 	cmp.w	r8, #16
 8006dc8:	f104 0408 	add.w	r4, r4, #8
 8006dcc:	dd17      	ble.n	8006dfe <_svfprintf_r+0xc7e>
 8006dce:	3501      	adds	r5, #1
 8006dd0:	3310      	adds	r3, #16
 8006dd2:	2d07      	cmp	r5, #7
 8006dd4:	9323      	str	r3, [sp, #140]	; 0x8c
 8006dd6:	9522      	str	r5, [sp, #136]	; 0x88
 8006dd8:	e884 0600 	stmia.w	r4, {r9, sl}
 8006ddc:	ddf0      	ble.n	8006dc0 <_svfprintf_r+0xc40>
 8006dde:	4658      	mov	r0, fp
 8006de0:	4631      	mov	r1, r6
 8006de2:	aa21      	add	r2, sp, #132	; 0x84
 8006de4:	f002 fa5a 	bl	800929c <__ssprint_r>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	f47f aa91 	bne.w	8006310 <_svfprintf_r+0x190>
 8006dee:	f1a8 0810 	sub.w	r8, r8, #16
 8006df2:	f1b8 0f10 	cmp.w	r8, #16
 8006df6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006df8:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8006dfa:	463c      	mov	r4, r7
 8006dfc:	dce7      	bgt.n	8006dce <_svfprintf_r+0xc4e>
 8006dfe:	469b      	mov	fp, r3
 8006e00:	3501      	adds	r5, #1
 8006e02:	44c3      	add	fp, r8
 8006e04:	2d07      	cmp	r5, #7
 8006e06:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006e0a:	9522      	str	r5, [sp, #136]	; 0x88
 8006e0c:	f8c4 9000 	str.w	r9, [r4]
 8006e10:	f8c4 8004 	str.w	r8, [r4, #4]
 8006e14:	f77f aef3 	ble.w	8006bfe <_svfprintf_r+0xa7e>
 8006e18:	9804      	ldr	r0, [sp, #16]
 8006e1a:	4631      	mov	r1, r6
 8006e1c:	aa21      	add	r2, sp, #132	; 0x84
 8006e1e:	f002 fa3d 	bl	800929c <__ssprint_r>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	f47f aa74 	bne.w	8006310 <_svfprintf_r+0x190>
 8006e28:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006e2c:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8006e2e:	463c      	mov	r4, r7
 8006e30:	e6e6      	b.n	8006c00 <_svfprintf_r+0xa80>
 8006e32:	4693      	mov	fp, r2
 8006e34:	3301      	adds	r3, #1
 8006e36:	44ab      	add	fp, r5
 8006e38:	2b07      	cmp	r3, #7
 8006e3a:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006e3e:	9322      	str	r3, [sp, #136]	; 0x88
 8006e40:	f8c4 9000 	str.w	r9, [r4]
 8006e44:	6065      	str	r5, [r4, #4]
 8006e46:	f77f ab9d 	ble.w	8006584 <_svfprintf_r+0x404>
 8006e4a:	e6e5      	b.n	8006c18 <_svfprintf_r+0xa98>
 8006e4c:	46bb      	mov	fp, r7
 8006e4e:	f8cd c014 	str.w	ip, [sp, #20]
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	220a      	movs	r2, #10
 8006e58:	2300      	movs	r3, #0
 8006e5a:	f7fe fd33 	bl	80058c4 <__aeabi_uldivmod>
 8006e5e:	3230      	adds	r2, #48	; 0x30
 8006e60:	4640      	mov	r0, r8
 8006e62:	4649      	mov	r1, r9
 8006e64:	f80b 2d01 	strb.w	r2, [fp, #-1]!
 8006e68:	2300      	movs	r3, #0
 8006e6a:	220a      	movs	r2, #10
 8006e6c:	f7fe fd2a 	bl	80058c4 <__aeabi_uldivmod>
 8006e70:	4680      	mov	r8, r0
 8006e72:	4689      	mov	r9, r1
 8006e74:	ea58 0309 	orrs.w	r3, r8, r9
 8006e78:	d1eb      	bne.n	8006e52 <_svfprintf_r+0xcd2>
 8006e7a:	465b      	mov	r3, fp
 8006e7c:	1afb      	subs	r3, r7, r3
 8006e7e:	f8dd c014 	ldr.w	ip, [sp, #20]
 8006e82:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8006e86:	9309      	str	r3, [sp, #36]	; 0x24
 8006e88:	f7ff ba94 	b.w	80063b4 <_svfprintf_r+0x234>
 8006e8c:	2b30      	cmp	r3, #48	; 0x30
 8006e8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e90:	f43f af27 	beq.w	8006ce2 <_svfprintf_r+0xb62>
 8006e94:	3b01      	subs	r3, #1
 8006e96:	461a      	mov	r2, r3
 8006e98:	930c      	str	r3, [sp, #48]	; 0x30
 8006e9a:	1aba      	subs	r2, r7, r2
 8006e9c:	2330      	movs	r3, #48	; 0x30
 8006e9e:	9209      	str	r2, [sp, #36]	; 0x24
 8006ea0:	f801 3c01 	strb.w	r3, [r1, #-1]
 8006ea4:	f7ff ba86 	b.w	80063b4 <_svfprintf_r+0x234>
 8006ea8:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006eaa:	680a      	ldr	r2, [r1, #0]
 8006eac:	3104      	adds	r1, #4
 8006eae:	910a      	str	r1, [sp, #40]	; 0x28
 8006eb0:	4690      	mov	r8, r2
 8006eb2:	f04f 0900 	mov.w	r9, #0
 8006eb6:	f7ff ba4a 	b.w	800634e <_svfprintf_r+0x1ce>
 8006eba:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006ebc:	680a      	ldr	r2, [r1, #0]
 8006ebe:	3104      	adds	r1, #4
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	910a      	str	r1, [sp, #40]	; 0x28
 8006ec4:	4690      	mov	r8, r2
 8006ec6:	f04f 0900 	mov.w	r9, #0
 8006eca:	f7ff ba40 	b.w	800634e <_svfprintf_r+0x1ce>
 8006ece:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ed0:	6813      	ldr	r3, [r2, #0]
 8006ed2:	4698      	mov	r8, r3
 8006ed4:	ea4f 79e3 	mov.w	r9, r3, asr #31
 8006ed8:	4613      	mov	r3, r2
 8006eda:	3304      	adds	r3, #4
 8006edc:	4642      	mov	r2, r8
 8006ede:	930a      	str	r3, [sp, #40]	; 0x28
 8006ee0:	2a00      	cmp	r2, #0
 8006ee2:	464b      	mov	r3, r9
 8006ee4:	f173 0300 	sbcs.w	r3, r3, #0
 8006ee8:	f6bf abf2 	bge.w	80066d0 <_svfprintf_r+0x550>
 8006eec:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8006ef0:	f1d8 0800 	rsbs	r8, r8, #0
 8006ef4:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
 8006ef8:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8006efc:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006f00:	2301      	movs	r3, #1
 8006f02:	f7ff ba2a 	b.w	800635a <_svfprintf_r+0x1da>
 8006f06:	9804      	ldr	r0, [sp, #16]
 8006f08:	4631      	mov	r1, r6
 8006f0a:	aa21      	add	r2, sp, #132	; 0x84
 8006f0c:	f002 f9c6 	bl	800929c <__ssprint_r>
 8006f10:	2800      	cmp	r0, #0
 8006f12:	f47f a9fd 	bne.w	8006310 <_svfprintf_r+0x190>
 8006f16:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8006f1a:	463c      	mov	r4, r7
 8006f1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f1e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006f20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006f22:	440a      	add	r2, r1
 8006f24:	4690      	mov	r8, r2
 8006f26:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	db46      	blt.n	8006fba <_svfprintf_r+0xe3a>
 8006f2c:	9a03      	ldr	r2, [sp, #12]
 8006f2e:	07d0      	lsls	r0, r2, #31
 8006f30:	d443      	bmi.n	8006fba <_svfprintf_r+0xe3a>
 8006f32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f34:	ebc8 050a 	rsb	r5, r8, sl
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	429d      	cmp	r5, r3
 8006f3c:	bfa8      	it	ge
 8006f3e:	461d      	movge	r5, r3
 8006f40:	2d00      	cmp	r5, #0
 8006f42:	dd0c      	ble.n	8006f5e <_svfprintf_r+0xdde>
 8006f44:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006f46:	f8c4 8000 	str.w	r8, [r4]
 8006f4a:	3201      	adds	r2, #1
 8006f4c:	44ab      	add	fp, r5
 8006f4e:	2a07      	cmp	r2, #7
 8006f50:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006f54:	6065      	str	r5, [r4, #4]
 8006f56:	9222      	str	r2, [sp, #136]	; 0x88
 8006f58:	f300 826f 	bgt.w	800743a <_svfprintf_r+0x12ba>
 8006f5c:	3408      	adds	r4, #8
 8006f5e:	2d00      	cmp	r5, #0
 8006f60:	bfac      	ite	ge
 8006f62:	1b5d      	subge	r5, r3, r5
 8006f64:	461d      	movlt	r5, r3
 8006f66:	2d00      	cmp	r5, #0
 8006f68:	f77f ab0d 	ble.w	8006586 <_svfprintf_r+0x406>
 8006f6c:	2d10      	cmp	r5, #16
 8006f6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f70:	f8df 93cc 	ldr.w	r9, [pc, #972]	; 8007340 <_svfprintf_r+0x11c0>
 8006f74:	f77f af5e 	ble.w	8006e34 <_svfprintf_r+0xcb4>
 8006f78:	f04f 0810 	mov.w	r8, #16
 8006f7c:	465a      	mov	r2, fp
 8006f7e:	f8dd a010 	ldr.w	sl, [sp, #16]
 8006f82:	e004      	b.n	8006f8e <_svfprintf_r+0xe0e>
 8006f84:	3408      	adds	r4, #8
 8006f86:	3d10      	subs	r5, #16
 8006f88:	2d10      	cmp	r5, #16
 8006f8a:	f77f af52 	ble.w	8006e32 <_svfprintf_r+0xcb2>
 8006f8e:	3301      	adds	r3, #1
 8006f90:	3210      	adds	r2, #16
 8006f92:	2b07      	cmp	r3, #7
 8006f94:	9223      	str	r2, [sp, #140]	; 0x8c
 8006f96:	9322      	str	r3, [sp, #136]	; 0x88
 8006f98:	f8c4 9000 	str.w	r9, [r4]
 8006f9c:	f8c4 8004 	str.w	r8, [r4, #4]
 8006fa0:	ddf0      	ble.n	8006f84 <_svfprintf_r+0xe04>
 8006fa2:	4650      	mov	r0, sl
 8006fa4:	4631      	mov	r1, r6
 8006fa6:	aa21      	add	r2, sp, #132	; 0x84
 8006fa8:	f002 f978 	bl	800929c <__ssprint_r>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	f47f a9af 	bne.w	8006310 <_svfprintf_r+0x190>
 8006fb2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8006fb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006fb6:	463c      	mov	r4, r7
 8006fb8:	e7e5      	b.n	8006f86 <_svfprintf_r+0xe06>
 8006fba:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006fbc:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006fbe:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006fc0:	6021      	str	r1, [r4, #0]
 8006fc2:	3201      	adds	r2, #1
 8006fc4:	4483      	add	fp, r0
 8006fc6:	2a07      	cmp	r2, #7
 8006fc8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006fcc:	6060      	str	r0, [r4, #4]
 8006fce:	9222      	str	r2, [sp, #136]	; 0x88
 8006fd0:	f300 8207 	bgt.w	80073e2 <_svfprintf_r+0x1262>
 8006fd4:	3408      	adds	r4, #8
 8006fd6:	e7ac      	b.n	8006f32 <_svfprintf_r+0xdb2>
 8006fd8:	9b03      	ldr	r3, [sp, #12]
 8006fda:	07d9      	lsls	r1, r3, #31
 8006fdc:	f53f addd 	bmi.w	8006b9a <_svfprintf_r+0xa1a>
 8006fe0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fe2:	6023      	str	r3, [r4, #0]
 8006fe4:	3501      	adds	r5, #1
 8006fe6:	f10b 0b01 	add.w	fp, fp, #1
 8006fea:	2301      	movs	r3, #1
 8006fec:	2d07      	cmp	r5, #7
 8006fee:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8006ff2:	9522      	str	r5, [sp, #136]	; 0x88
 8006ff4:	6063      	str	r3, [r4, #4]
 8006ff6:	f77f ae02 	ble.w	8006bfe <_svfprintf_r+0xa7e>
 8006ffa:	e70d      	b.n	8006e18 <_svfprintf_r+0xc98>
 8006ffc:	9804      	ldr	r0, [sp, #16]
 8006ffe:	4631      	mov	r1, r6
 8007000:	aa21      	add	r2, sp, #132	; 0x84
 8007002:	f002 f94b 	bl	800929c <__ssprint_r>
 8007006:	2800      	cmp	r0, #0
 8007008:	f47f a982 	bne.w	8006310 <_svfprintf_r+0x190>
 800700c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800700e:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8007010:	463c      	mov	r4, r7
 8007012:	e5cf      	b.n	8006bb4 <_svfprintf_r+0xa34>
 8007014:	9804      	ldr	r0, [sp, #16]
 8007016:	4631      	mov	r1, r6
 8007018:	aa21      	add	r2, sp, #132	; 0x84
 800701a:	f002 f93f 	bl	800929c <__ssprint_r>
 800701e:	2800      	cmp	r0, #0
 8007020:	f47f a976 	bne.w	8006310 <_svfprintf_r+0x190>
 8007024:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007028:	9d22      	ldr	r5, [sp, #136]	; 0x88
 800702a:	463c      	mov	r4, r7
 800702c:	e5d0      	b.n	8006bd0 <_svfprintf_r+0xa50>
 800702e:	9804      	ldr	r0, [sp, #16]
 8007030:	4631      	mov	r1, r6
 8007032:	aa21      	add	r2, sp, #132	; 0x84
 8007034:	f002 f932 	bl	800929c <__ssprint_r>
 8007038:	2800      	cmp	r0, #0
 800703a:	f47f a969 	bne.w	8006310 <_svfprintf_r+0x190>
 800703e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007042:	463c      	mov	r4, r7
 8007044:	f7ff ba49 	b.w	80064da <_svfprintf_r+0x35a>
 8007048:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 800704c:	f002 f8e6 	bl	800921c <__fpclassifyd>
 8007050:	2800      	cmp	r0, #0
 8007052:	f040 80d1 	bne.w	80071f8 <_svfprintf_r+0x1078>
 8007056:	4686      	mov	lr, r0
 8007058:	4ab6      	ldr	r2, [pc, #728]	; (8007334 <_svfprintf_r+0x11b4>)
 800705a:	4bb7      	ldr	r3, [pc, #732]	; (8007338 <_svfprintf_r+0x11b8>)
 800705c:	900d      	str	r0, [sp, #52]	; 0x34
 800705e:	9803      	ldr	r0, [sp, #12]
 8007060:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 8007064:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8007068:	2103      	movs	r1, #3
 800706a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800706e:	2d47      	cmp	r5, #71	; 0x47
 8007070:	bfd8      	it	le
 8007072:	461a      	movle	r2, r3
 8007074:	9105      	str	r1, [sp, #20]
 8007076:	9003      	str	r0, [sp, #12]
 8007078:	920c      	str	r2, [sp, #48]	; 0x30
 800707a:	9109      	str	r1, [sp, #36]	; 0x24
 800707c:	f7ff b9a2 	b.w	80063c4 <_svfprintf_r+0x244>
 8007080:	f029 0907 	bic.w	r9, r9, #7
 8007084:	ed99 7b00 	vldr	d7, [r9]
 8007088:	f109 0308 	add.w	r3, r9, #8
 800708c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007090:	930a      	str	r3, [sp, #40]	; 0x28
 8007092:	e478      	b.n	8006986 <_svfprintf_r+0x806>
 8007094:	9b03      	ldr	r3, [sp, #12]
 8007096:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007098:	f013 0f40 	tst.w	r3, #64	; 0x40
 800709c:	4613      	mov	r3, r2
 800709e:	f43f ac1f 	beq.w	80068e0 <_svfprintf_r+0x760>
 80070a2:	3304      	adds	r3, #4
 80070a4:	f8b2 8000 	ldrh.w	r8, [r2]
 80070a8:	930a      	str	r3, [sp, #40]	; 0x28
 80070aa:	f04f 0900 	mov.w	r9, #0
 80070ae:	f7ff bb28 	b.w	8006702 <_svfprintf_r+0x582>
 80070b2:	9b03      	ldr	r3, [sp, #12]
 80070b4:	06db      	lsls	r3, r3, #27
 80070b6:	d40b      	bmi.n	80070d0 <_svfprintf_r+0xf50>
 80070b8:	9b03      	ldr	r3, [sp, #12]
 80070ba:	065d      	lsls	r5, r3, #25
 80070bc:	d508      	bpl.n	80070d0 <_svfprintf_r+0xf50>
 80070be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070c0:	6813      	ldr	r3, [r2, #0]
 80070c2:	3204      	adds	r2, #4
 80070c4:	920a      	str	r2, [sp, #40]	; 0x28
 80070c6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80070ca:	801a      	strh	r2, [r3, #0]
 80070cc:	f7ff b87f 	b.w	80061ce <_svfprintf_r+0x4e>
 80070d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070d2:	6813      	ldr	r3, [r2, #0]
 80070d4:	3204      	adds	r2, #4
 80070d6:	920a      	str	r2, [sp, #40]	; 0x28
 80070d8:	9a07      	ldr	r2, [sp, #28]
 80070da:	601a      	str	r2, [r3, #0]
 80070dc:	f7ff b877 	b.w	80061ce <_svfprintf_r+0x4e>
 80070e0:	4693      	mov	fp, r2
 80070e2:	3301      	adds	r3, #1
 80070e4:	44ab      	add	fp, r5
 80070e6:	2b07      	cmp	r3, #7
 80070e8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80070ec:	9322      	str	r3, [sp, #136]	; 0x88
 80070ee:	f8c4 9000 	str.w	r9, [r4]
 80070f2:	6065      	str	r5, [r4, #4]
 80070f4:	f73f af07 	bgt.w	8006f06 <_svfprintf_r+0xd86>
 80070f8:	3408      	adds	r4, #8
 80070fa:	e70f      	b.n	8006f1c <_svfprintf_r+0xd9c>
 80070fc:	9804      	ldr	r0, [sp, #16]
 80070fe:	4631      	mov	r1, r6
 8007100:	aa21      	add	r2, sp, #132	; 0x84
 8007102:	f002 f8cb 	bl	800929c <__ssprint_r>
 8007106:	2800      	cmp	r0, #0
 8007108:	f47f a902 	bne.w	8006310 <_svfprintf_r+0x190>
 800710c:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007110:	463c      	mov	r4, r7
 8007112:	e4b5      	b.n	8006a80 <_svfprintf_r+0x900>
 8007114:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007116:	4a89      	ldr	r2, [pc, #548]	; (800733c <_svfprintf_r+0x11bc>)
 8007118:	6022      	str	r2, [r4, #0]
 800711a:	3301      	adds	r3, #1
 800711c:	f10b 0b01 	add.w	fp, fp, #1
 8007120:	2201      	movs	r2, #1
 8007122:	2b07      	cmp	r3, #7
 8007124:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8007128:	9322      	str	r3, [sp, #136]	; 0x88
 800712a:	6062      	str	r2, [r4, #4]
 800712c:	f300 80f1 	bgt.w	8007312 <_svfprintf_r+0x1192>
 8007130:	3408      	adds	r4, #8
 8007132:	b92d      	cbnz	r5, 8007140 <_svfprintf_r+0xfc0>
 8007134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007136:	b91b      	cbnz	r3, 8007140 <_svfprintf_r+0xfc0>
 8007138:	9b03      	ldr	r3, [sp, #12]
 800713a:	07db      	lsls	r3, r3, #31
 800713c:	f57f aa23 	bpl.w	8006586 <_svfprintf_r+0x406>
 8007140:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007142:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007144:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007146:	6022      	str	r2, [r4, #0]
 8007148:	3301      	adds	r3, #1
 800714a:	eb0b 0100 	add.w	r1, fp, r0
 800714e:	2b07      	cmp	r3, #7
 8007150:	9123      	str	r1, [sp, #140]	; 0x8c
 8007152:	6060      	str	r0, [r4, #4]
 8007154:	9322      	str	r3, [sp, #136]	; 0x88
 8007156:	f300 81ef 	bgt.w	8007538 <_svfprintf_r+0x13b8>
 800715a:	f104 0208 	add.w	r2, r4, #8
 800715e:	426d      	negs	r5, r5
 8007160:	2d00      	cmp	r5, #0
 8007162:	f340 80fa 	ble.w	800735a <_svfprintf_r+0x11da>
 8007166:	2d10      	cmp	r5, #16
 8007168:	f8df 91d4 	ldr.w	r9, [pc, #468]	; 8007340 <_svfprintf_r+0x11c0>
 800716c:	f340 8146 	ble.w	80073fc <_svfprintf_r+0x127c>
 8007170:	2410      	movs	r4, #16
 8007172:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8007176:	e004      	b.n	8007182 <_svfprintf_r+0x1002>
 8007178:	3208      	adds	r2, #8
 800717a:	3d10      	subs	r5, #16
 800717c:	2d10      	cmp	r5, #16
 800717e:	f340 813d 	ble.w	80073fc <_svfprintf_r+0x127c>
 8007182:	3301      	adds	r3, #1
 8007184:	3110      	adds	r1, #16
 8007186:	2b07      	cmp	r3, #7
 8007188:	9123      	str	r1, [sp, #140]	; 0x8c
 800718a:	9322      	str	r3, [sp, #136]	; 0x88
 800718c:	f8c2 9000 	str.w	r9, [r2]
 8007190:	6054      	str	r4, [r2, #4]
 8007192:	ddf1      	ble.n	8007178 <_svfprintf_r+0xff8>
 8007194:	4640      	mov	r0, r8
 8007196:	4631      	mov	r1, r6
 8007198:	aa21      	add	r2, sp, #132	; 0x84
 800719a:	f002 f87f 	bl	800929c <__ssprint_r>
 800719e:	2800      	cmp	r0, #0
 80071a0:	f47f a8b6 	bne.w	8006310 <_svfprintf_r+0x190>
 80071a4:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80071a6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80071a8:	463a      	mov	r2, r7
 80071aa:	e7e6      	b.n	800717a <_svfprintf_r+0xffa>
 80071ac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071ae:	46b1      	mov	r9, r6
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	f43f a8ae 	beq.w	8006312 <_svfprintf_r+0x192>
 80071b6:	9804      	ldr	r0, [sp, #16]
 80071b8:	4631      	mov	r1, r6
 80071ba:	aa21      	add	r2, sp, #132	; 0x84
 80071bc:	f002 f86e 	bl	800929c <__ssprint_r>
 80071c0:	f7ff b8a7 	b.w	8006312 <_svfprintf_r+0x192>
 80071c4:	f041 0120 	orr.w	r1, r1, #32
 80071c8:	9103      	str	r1, [sp, #12]
 80071ca:	785d      	ldrb	r5, [r3, #1]
 80071cc:	1c59      	adds	r1, r3, #1
 80071ce:	f7ff b82c 	b.w	800622a <_svfprintf_r+0xaa>
 80071d2:	9808      	ldr	r0, [sp, #32]
 80071d4:	910a      	str	r1, [sp, #40]	; 0x28
 80071d6:	4240      	negs	r0, r0
 80071d8:	9008      	str	r0, [sp, #32]
 80071da:	4619      	mov	r1, r3
 80071dc:	f7ff ba29 	b.w	8006632 <_svfprintf_r+0x4b2>
 80071e0:	9804      	ldr	r0, [sp, #16]
 80071e2:	4631      	mov	r1, r6
 80071e4:	aa21      	add	r2, sp, #132	; 0x84
 80071e6:	f002 f859 	bl	800929c <__ssprint_r>
 80071ea:	2800      	cmp	r0, #0
 80071ec:	f47f a890 	bne.w	8006310 <_svfprintf_r+0x190>
 80071f0:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80071f4:	463c      	mov	r4, r7
 80071f6:	e459      	b.n	8006aac <_svfprintf_r+0x92c>
 80071f8:	f025 0320 	bic.w	r3, r5, #32
 80071fc:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007200:	9305      	str	r3, [sp, #20]
 8007202:	f000 8093 	beq.w	800732c <_svfprintf_r+0x11ac>
 8007206:	2b47      	cmp	r3, #71	; 0x47
 8007208:	d105      	bne.n	8007216 <_svfprintf_r+0x1096>
 800720a:	f1ba 0f00 	cmp.w	sl, #0
 800720e:	bf14      	ite	ne
 8007210:	46d3      	movne	fp, sl
 8007212:	f04f 0b01 	moveq.w	fp, #1
 8007216:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007218:	9a03      	ldr	r2, [sp, #12]
 800721a:	2b00      	cmp	r3, #0
 800721c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007220:	920b      	str	r2, [sp, #44]	; 0x2c
 8007222:	f2c0 81a4 	blt.w	800756e <_svfprintf_r+0x13ee>
 8007226:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 800722a:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 800722e:	f04f 0a00 	mov.w	sl, #0
 8007232:	2d66      	cmp	r5, #102	; 0x66
 8007234:	f000 80ac 	beq.w	8007390 <_svfprintf_r+0x1210>
 8007238:	2d46      	cmp	r5, #70	; 0x46
 800723a:	f000 80a9 	beq.w	8007390 <_svfprintf_r+0x1210>
 800723e:	9b05      	ldr	r3, [sp, #20]
 8007240:	9804      	ldr	r0, [sp, #16]
 8007242:	2b45      	cmp	r3, #69	; 0x45
 8007244:	bf0c      	ite	eq
 8007246:	f10b 0901 	addeq.w	r9, fp, #1
 800724a:	46d9      	movne	r9, fp
 800724c:	aa1c      	add	r2, sp, #112	; 0x70
 800724e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007250:	e88d 000c 	stmia.w	sp, {r2, r3}
 8007254:	ed9d 0b16 	vldr	d0, [sp, #88]	; 0x58
 8007258:	2102      	movs	r1, #2
 800725a:	464a      	mov	r2, r9
 800725c:	ab1b      	add	r3, sp, #108	; 0x6c
 800725e:	f000 fa9b 	bl	8007798 <_dtoa_r>
 8007262:	2d67      	cmp	r5, #103	; 0x67
 8007264:	900c      	str	r0, [sp, #48]	; 0x30
 8007266:	d002      	beq.n	800726e <_svfprintf_r+0x10ee>
 8007268:	2d47      	cmp	r5, #71	; 0x47
 800726a:	f040 809f 	bne.w	80073ac <_svfprintf_r+0x122c>
 800726e:	9b03      	ldr	r3, [sp, #12]
 8007270:	07db      	lsls	r3, r3, #31
 8007272:	f140 8192 	bpl.w	800759a <_svfprintf_r+0x141a>
 8007276:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007278:	eb03 0809 	add.w	r8, r3, r9
 800727c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8007280:	2200      	movs	r2, #0
 8007282:	2300      	movs	r3, #0
 8007284:	f7fe fac4 	bl	8005810 <__aeabi_dcmpeq>
 8007288:	2800      	cmp	r0, #0
 800728a:	f040 80fd 	bne.w	8007488 <_svfprintf_r+0x1308>
 800728e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007290:	4598      	cmp	r8, r3
 8007292:	d906      	bls.n	80072a2 <_svfprintf_r+0x1122>
 8007294:	2130      	movs	r1, #48	; 0x30
 8007296:	1c5a      	adds	r2, r3, #1
 8007298:	921f      	str	r2, [sp, #124]	; 0x7c
 800729a:	7019      	strb	r1, [r3, #0]
 800729c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800729e:	4598      	cmp	r8, r3
 80072a0:	d8f9      	bhi.n	8007296 <_svfprintf_r+0x1116>
 80072a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80072a4:	1a9b      	subs	r3, r3, r2
 80072a6:	930f      	str	r3, [sp, #60]	; 0x3c
 80072a8:	9b05      	ldr	r3, [sp, #20]
 80072aa:	2b47      	cmp	r3, #71	; 0x47
 80072ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072ae:	f000 80de 	beq.w	800746e <_svfprintf_r+0x12ee>
 80072b2:	2d65      	cmp	r5, #101	; 0x65
 80072b4:	f340 80f8 	ble.w	80074a8 <_svfprintf_r+0x1328>
 80072b8:	2d66      	cmp	r5, #102	; 0x66
 80072ba:	930e      	str	r3, [sp, #56]	; 0x38
 80072bc:	f000 8160 	beq.w	8007580 <_svfprintf_r+0x1400>
 80072c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80072c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80072c4:	4293      	cmp	r3, r2
 80072c6:	f300 8144 	bgt.w	8007552 <_svfprintf_r+0x13d2>
 80072ca:	9b03      	ldr	r3, [sp, #12]
 80072cc:	07d9      	lsls	r1, r3, #31
 80072ce:	f100 8166 	bmi.w	800759e <_svfprintf_r+0x141e>
 80072d2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80072d6:	9209      	str	r2, [sp, #36]	; 0x24
 80072d8:	f1ba 0f00 	cmp.w	sl, #0
 80072dc:	f040 80bc 	bne.w	8007458 <_svfprintf_r+0x12d8>
 80072e0:	9305      	str	r3, [sp, #20]
 80072e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80072e4:	9303      	str	r3, [sp, #12]
 80072e6:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80072ea:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 80072ee:	f7ff b869 	b.w	80063c4 <_svfprintf_r+0x244>
 80072f2:	9804      	ldr	r0, [sp, #16]
 80072f4:	2140      	movs	r1, #64	; 0x40
 80072f6:	f001 f9bb 	bl	8008670 <_malloc_r>
 80072fa:	f8c9 0000 	str.w	r0, [r9]
 80072fe:	f8c9 0010 	str.w	r0, [r9, #16]
 8007302:	2800      	cmp	r0, #0
 8007304:	f000 8197 	beq.w	8007636 <_svfprintf_r+0x14b6>
 8007308:	2340      	movs	r3, #64	; 0x40
 800730a:	f8c9 3014 	str.w	r3, [r9, #20]
 800730e:	f7fe bf4f 	b.w	80061b0 <_svfprintf_r+0x30>
 8007312:	9804      	ldr	r0, [sp, #16]
 8007314:	4631      	mov	r1, r6
 8007316:	aa21      	add	r2, sp, #132	; 0x84
 8007318:	f001 ffc0 	bl	800929c <__ssprint_r>
 800731c:	2800      	cmp	r0, #0
 800731e:	f47e aff7 	bne.w	8006310 <_svfprintf_r+0x190>
 8007322:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007324:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007328:	463c      	mov	r4, r7
 800732a:	e702      	b.n	8007132 <_svfprintf_r+0xfb2>
 800732c:	f04f 0b06 	mov.w	fp, #6
 8007330:	e771      	b.n	8007216 <_svfprintf_r+0x1096>
 8007332:	bf00      	nop
 8007334:	08009f60 	.word	0x08009f60
 8007338:	08009f5c 	.word	0x08009f5c
 800733c:	08009f94 	.word	0x08009f94
 8007340:	08009f34 	.word	0x08009f34
 8007344:	9804      	ldr	r0, [sp, #16]
 8007346:	4631      	mov	r1, r6
 8007348:	aa21      	add	r2, sp, #132	; 0x84
 800734a:	f001 ffa7 	bl	800929c <__ssprint_r>
 800734e:	2800      	cmp	r0, #0
 8007350:	f47e afde 	bne.w	8006310 <_svfprintf_r+0x190>
 8007354:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8007356:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007358:	463a      	mov	r2, r7
 800735a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800735c:	6054      	str	r4, [r2, #4]
 800735e:	3301      	adds	r3, #1
 8007360:	eb01 0b04 	add.w	fp, r1, r4
 8007364:	2b07      	cmp	r3, #7
 8007366:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007368:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 800736c:	9322      	str	r3, [sp, #136]	; 0x88
 800736e:	6011      	str	r1, [r2, #0]
 8007370:	f73f ac52 	bgt.w	8006c18 <_svfprintf_r+0xa98>
 8007374:	f102 0408 	add.w	r4, r2, #8
 8007378:	f7ff b905 	b.w	8006586 <_svfprintf_r+0x406>
 800737c:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8007380:	f7fe fece 	bl	8006120 <strlen>
 8007384:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8007388:	9009      	str	r0, [sp, #36]	; 0x24
 800738a:	4603      	mov	r3, r0
 800738c:	f7ff ba0e 	b.w	80067ac <_svfprintf_r+0x62c>
 8007390:	aa1c      	add	r2, sp, #112	; 0x70
 8007392:	ab1f      	add	r3, sp, #124	; 0x7c
 8007394:	e88d 000c 	stmia.w	sp, {r2, r3}
 8007398:	9804      	ldr	r0, [sp, #16]
 800739a:	ed9d 0b16 	vldr	d0, [sp, #88]	; 0x58
 800739e:	2103      	movs	r1, #3
 80073a0:	465a      	mov	r2, fp
 80073a2:	ab1b      	add	r3, sp, #108	; 0x6c
 80073a4:	f000 f9f8 	bl	8007798 <_dtoa_r>
 80073a8:	46d9      	mov	r9, fp
 80073aa:	900c      	str	r0, [sp, #48]	; 0x30
 80073ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073ae:	eb03 0809 	add.w	r8, r3, r9
 80073b2:	9b05      	ldr	r3, [sp, #20]
 80073b4:	2b46      	cmp	r3, #70	; 0x46
 80073b6:	f47f af61 	bne.w	800727c <_svfprintf_r+0x10fc>
 80073ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	2b30      	cmp	r3, #48	; 0x30
 80073c0:	f000 8103 	beq.w	80075ca <_svfprintf_r+0x144a>
 80073c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073c6:	4498      	add	r8, r3
 80073c8:	e758      	b.n	800727c <_svfprintf_r+0x10fc>
 80073ca:	9804      	ldr	r0, [sp, #16]
 80073cc:	4631      	mov	r1, r6
 80073ce:	aa21      	add	r2, sp, #132	; 0x84
 80073d0:	f001 ff64 	bl	800929c <__ssprint_r>
 80073d4:	2800      	cmp	r0, #0
 80073d6:	f47e af9b 	bne.w	8006310 <_svfprintf_r+0x190>
 80073da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80073de:	463c      	mov	r4, r7
 80073e0:	e49f      	b.n	8006d22 <_svfprintf_r+0xba2>
 80073e2:	9804      	ldr	r0, [sp, #16]
 80073e4:	4631      	mov	r1, r6
 80073e6:	aa21      	add	r2, sp, #132	; 0x84
 80073e8:	f001 ff58 	bl	800929c <__ssprint_r>
 80073ec:	2800      	cmp	r0, #0
 80073ee:	f47e af8f 	bne.w	8006310 <_svfprintf_r+0x190>
 80073f2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073f4:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80073f8:	463c      	mov	r4, r7
 80073fa:	e59a      	b.n	8006f32 <_svfprintf_r+0xdb2>
 80073fc:	3301      	adds	r3, #1
 80073fe:	4429      	add	r1, r5
 8007400:	2b07      	cmp	r3, #7
 8007402:	9123      	str	r1, [sp, #140]	; 0x8c
 8007404:	9322      	str	r3, [sp, #136]	; 0x88
 8007406:	f8c2 9000 	str.w	r9, [r2]
 800740a:	6055      	str	r5, [r2, #4]
 800740c:	dc9a      	bgt.n	8007344 <_svfprintf_r+0x11c4>
 800740e:	3208      	adds	r2, #8
 8007410:	e7a3      	b.n	800735a <_svfprintf_r+0x11da>
 8007412:	4653      	mov	r3, sl
 8007414:	2b06      	cmp	r3, #6
 8007416:	bf28      	it	cs
 8007418:	2306      	movcs	r3, #6
 800741a:	9309      	str	r3, [sp, #36]	; 0x24
 800741c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007420:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
 8007424:	9305      	str	r3, [sp, #20]
 8007426:	4b87      	ldr	r3, [pc, #540]	; (8007644 <_svfprintf_r+0x14c4>)
 8007428:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 800742c:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8007430:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
 8007434:	930c      	str	r3, [sp, #48]	; 0x30
 8007436:	f7fe bfc5 	b.w	80063c4 <_svfprintf_r+0x244>
 800743a:	9804      	ldr	r0, [sp, #16]
 800743c:	4631      	mov	r1, r6
 800743e:	aa21      	add	r2, sp, #132	; 0x84
 8007440:	f001 ff2c 	bl	800929c <__ssprint_r>
 8007444:	2800      	cmp	r0, #0
 8007446:	f47e af63 	bne.w	8006310 <_svfprintf_r+0x190>
 800744a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800744c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800744e:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8007452:	1ad3      	subs	r3, r2, r3
 8007454:	463c      	mov	r4, r7
 8007456:	e582      	b.n	8006f5e <_svfprintf_r+0xdde>
 8007458:	9305      	str	r3, [sp, #20]
 800745a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800745c:	9303      	str	r3, [sp, #12]
 800745e:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8007462:	2300      	movs	r3, #0
 8007464:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8007468:	930d      	str	r3, [sp, #52]	; 0x34
 800746a:	f7fe bfae 	b.w	80063ca <_svfprintf_r+0x24a>
 800746e:	1cda      	adds	r2, r3, #3
 8007470:	db19      	blt.n	80074a6 <_svfprintf_r+0x1326>
 8007472:	459b      	cmp	fp, r3
 8007474:	db17      	blt.n	80074a6 <_svfprintf_r+0x1326>
 8007476:	930e      	str	r3, [sp, #56]	; 0x38
 8007478:	2567      	movs	r5, #103	; 0x67
 800747a:	e721      	b.n	80072c0 <_svfprintf_r+0x1140>
 800747c:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 8007480:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
 8007484:	f7ff ba91 	b.w	80069aa <_svfprintf_r+0x82a>
 8007488:	4643      	mov	r3, r8
 800748a:	e70a      	b.n	80072a2 <_svfprintf_r+0x1122>
 800748c:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8007490:	900d      	str	r0, [sp, #52]	; 0x34
 8007492:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8007496:	900e      	str	r0, [sp, #56]	; 0x38
 8007498:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
 800749c:	9305      	str	r3, [sp, #20]
 800749e:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80074a2:	f7fe bf8f 	b.w	80063c4 <_svfprintf_r+0x244>
 80074a6:	3d02      	subs	r5, #2
 80074a8:	3b01      	subs	r3, #1
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	931b      	str	r3, [sp, #108]	; 0x6c
 80074ae:	bfba      	itte	lt
 80074b0:	425b      	neglt	r3, r3
 80074b2:	222d      	movlt	r2, #45	; 0x2d
 80074b4:	222b      	movge	r2, #43	; 0x2b
 80074b6:	2b09      	cmp	r3, #9
 80074b8:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
 80074bc:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 80074c0:	dd7b      	ble.n	80075ba <_svfprintf_r+0x143a>
 80074c2:	f10d 0e83 	add.w	lr, sp, #131	; 0x83
 80074c6:	4670      	mov	r0, lr
 80074c8:	4a5f      	ldr	r2, [pc, #380]	; (8007648 <_svfprintf_r+0x14c8>)
 80074ca:	fb82 2103 	smull	r2, r1, r2, r3
 80074ce:	17da      	asrs	r2, r3, #31
 80074d0:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 80074d4:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80074d8:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
 80074dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80074e0:	2a09      	cmp	r2, #9
 80074e2:	4613      	mov	r3, r2
 80074e4:	f800 1d01 	strb.w	r1, [r0, #-1]!
 80074e8:	dcee      	bgt.n	80074c8 <_svfprintf_r+0x1348>
 80074ea:	4602      	mov	r2, r0
 80074ec:	3330      	adds	r3, #48	; 0x30
 80074ee:	b2d9      	uxtb	r1, r3
 80074f0:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80074f4:	4596      	cmp	lr, r2
 80074f6:	f240 809b 	bls.w	8007630 <_svfprintf_r+0x14b0>
 80074fa:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 80074fe:	4603      	mov	r3, r0
 8007500:	e001      	b.n	8007506 <_svfprintf_r+0x1386>
 8007502:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007506:	f802 1b01 	strb.w	r1, [r2], #1
 800750a:	4573      	cmp	r3, lr
 800750c:	d1f9      	bne.n	8007502 <_svfprintf_r+0x1382>
 800750e:	ab21      	add	r3, sp, #132	; 0x84
 8007510:	1a1b      	subs	r3, r3, r0
 8007512:	f10d 0276 	add.w	r2, sp, #118	; 0x76
 8007516:	4413      	add	r3, r2
 8007518:	aa1d      	add	r2, sp, #116	; 0x74
 800751a:	1a9b      	subs	r3, r3, r2
 800751c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800751e:	9315      	str	r3, [sp, #84]	; 0x54
 8007520:	2a01      	cmp	r2, #1
 8007522:	4413      	add	r3, r2
 8007524:	9309      	str	r3, [sp, #36]	; 0x24
 8007526:	dd74      	ble.n	8007612 <_svfprintf_r+0x1492>
 8007528:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800752a:	2200      	movs	r2, #0
 800752c:	3301      	adds	r3, #1
 800752e:	9309      	str	r3, [sp, #36]	; 0x24
 8007530:	920e      	str	r2, [sp, #56]	; 0x38
 8007532:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007536:	e6cf      	b.n	80072d8 <_svfprintf_r+0x1158>
 8007538:	9804      	ldr	r0, [sp, #16]
 800753a:	4631      	mov	r1, r6
 800753c:	aa21      	add	r2, sp, #132	; 0x84
 800753e:	f001 fead 	bl	800929c <__ssprint_r>
 8007542:	2800      	cmp	r0, #0
 8007544:	f47e aee4 	bne.w	8006310 <_svfprintf_r+0x190>
 8007548:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800754a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800754c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800754e:	463a      	mov	r2, r7
 8007550:	e605      	b.n	800715e <_svfprintf_r+0xfde>
 8007552:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007554:	2b00      	cmp	r3, #0
 8007556:	bfd8      	it	le
 8007558:	f1c3 0802 	rsble	r8, r3, #2
 800755c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800755e:	bfc8      	it	gt
 8007560:	f04f 0801 	movgt.w	r8, #1
 8007564:	4443      	add	r3, r8
 8007566:	9309      	str	r3, [sp, #36]	; 0x24
 8007568:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800756c:	e6b4      	b.n	80072d8 <_svfprintf_r+0x1158>
 800756e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007572:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007576:	9016      	str	r0, [sp, #88]	; 0x58
 8007578:	9317      	str	r3, [sp, #92]	; 0x5c
 800757a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800757e:	e658      	b.n	8007232 <_svfprintf_r+0x10b2>
 8007580:	2b00      	cmp	r3, #0
 8007582:	dd3d      	ble.n	8007600 <_svfprintf_r+0x1480>
 8007584:	f1bb 0f00 	cmp.w	fp, #0
 8007588:	d10f      	bne.n	80075aa <_svfprintf_r+0x142a>
 800758a:	9b03      	ldr	r3, [sp, #12]
 800758c:	07db      	lsls	r3, r3, #31
 800758e:	d40c      	bmi.n	80075aa <_svfprintf_r+0x142a>
 8007590:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007592:	9209      	str	r2, [sp, #36]	; 0x24
 8007594:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007598:	e69e      	b.n	80072d8 <_svfprintf_r+0x1158>
 800759a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800759c:	e681      	b.n	80072a2 <_svfprintf_r+0x1122>
 800759e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075a0:	3301      	adds	r3, #1
 80075a2:	9309      	str	r3, [sp, #36]	; 0x24
 80075a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80075a8:	e696      	b.n	80072d8 <_svfprintf_r+0x1158>
 80075aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ac:	f10b 0801 	add.w	r8, fp, #1
 80075b0:	4443      	add	r3, r8
 80075b2:	9309      	str	r3, [sp, #36]	; 0x24
 80075b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80075b8:	e68e      	b.n	80072d8 <_svfprintf_r+0x1158>
 80075ba:	3330      	adds	r3, #48	; 0x30
 80075bc:	2230      	movs	r2, #48	; 0x30
 80075be:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 80075c2:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 80075c6:	ab1e      	add	r3, sp, #120	; 0x78
 80075c8:	e7a6      	b.n	8007518 <_svfprintf_r+0x1398>
 80075ca:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80075ce:	2200      	movs	r2, #0
 80075d0:	2300      	movs	r3, #0
 80075d2:	f7fe f91d 	bl	8005810 <__aeabi_dcmpeq>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f47f aef4 	bne.w	80073c4 <_svfprintf_r+0x1244>
 80075dc:	f1c9 0301 	rsb	r3, r9, #1
 80075e0:	931b      	str	r3, [sp, #108]	; 0x6c
 80075e2:	4498      	add	r8, r3
 80075e4:	e64a      	b.n	800727c <_svfprintf_r+0x10fc>
 80075e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80075e8:	f8d5 a000 	ldr.w	sl, [r5]
 80075ec:	4628      	mov	r0, r5
 80075ee:	3004      	adds	r0, #4
 80075f0:	f1ba 0f00 	cmp.w	sl, #0
 80075f4:	785d      	ldrb	r5, [r3, #1]
 80075f6:	900a      	str	r0, [sp, #40]	; 0x28
 80075f8:	f6be ae17 	bge.w	800622a <_svfprintf_r+0xaa>
 80075fc:	f7fe be13 	b.w	8006226 <_svfprintf_r+0xa6>
 8007600:	f1bb 0f00 	cmp.w	fp, #0
 8007604:	d10e      	bne.n	8007624 <_svfprintf_r+0x14a4>
 8007606:	9b03      	ldr	r3, [sp, #12]
 8007608:	07d8      	lsls	r0, r3, #31
 800760a:	d40b      	bmi.n	8007624 <_svfprintf_r+0x14a4>
 800760c:	2301      	movs	r3, #1
 800760e:	9309      	str	r3, [sp, #36]	; 0x24
 8007610:	e662      	b.n	80072d8 <_svfprintf_r+0x1158>
 8007612:	9b03      	ldr	r3, [sp, #12]
 8007614:	f013 0301 	ands.w	r3, r3, #1
 8007618:	d186      	bne.n	8007528 <_svfprintf_r+0x13a8>
 800761a:	930e      	str	r3, [sp, #56]	; 0x38
 800761c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800761e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007622:	e659      	b.n	80072d8 <_svfprintf_r+0x1158>
 8007624:	f10b 0302 	add.w	r3, fp, #2
 8007628:	9309      	str	r3, [sp, #36]	; 0x24
 800762a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800762e:	e653      	b.n	80072d8 <_svfprintf_r+0x1158>
 8007630:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8007634:	e770      	b.n	8007518 <_svfprintf_r+0x1398>
 8007636:	9a04      	ldr	r2, [sp, #16]
 8007638:	230c      	movs	r3, #12
 800763a:	6013      	str	r3, [r2, #0]
 800763c:	f04f 30ff 	mov.w	r0, #4294967295
 8007640:	f7fe be70 	b.w	8006324 <_svfprintf_r+0x1a4>
 8007644:	08009f8c 	.word	0x08009f8c
 8007648:	66666667 	.word	0x66666667

0800764c <register_fini>:
 800764c:	4b02      	ldr	r3, [pc, #8]	; (8007658 <register_fini+0xc>)
 800764e:	b113      	cbz	r3, 8007656 <register_fini+0xa>
 8007650:	4802      	ldr	r0, [pc, #8]	; (800765c <register_fini+0x10>)
 8007652:	f000 b805 	b.w	8007660 <atexit>
 8007656:	4770      	bx	lr
 8007658:	00000000 	.word	0x00000000
 800765c:	0800863d 	.word	0x0800863d

08007660 <atexit>:
 8007660:	4601      	mov	r1, r0
 8007662:	2000      	movs	r0, #0
 8007664:	4602      	mov	r2, r0
 8007666:	4603      	mov	r3, r0
 8007668:	f001 be9a 	b.w	80093a0 <__register_exitproc>

0800766c <quorem>:
 800766c:	6902      	ldr	r2, [r0, #16]
 800766e:	690b      	ldr	r3, [r1, #16]
 8007670:	4293      	cmp	r3, r2
 8007672:	f300 808f 	bgt.w	8007794 <quorem+0x128>
 8007676:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800767a:	f103 38ff 	add.w	r8, r3, #4294967295
 800767e:	f101 0714 	add.w	r7, r1, #20
 8007682:	f100 0b14 	add.w	fp, r0, #20
 8007686:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
 800768a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
 800768e:	ea4f 0488 	mov.w	r4, r8, lsl #2
 8007692:	b083      	sub	sp, #12
 8007694:	3201      	adds	r2, #1
 8007696:	fbb3 f9f2 	udiv	r9, r3, r2
 800769a:	eb0b 0304 	add.w	r3, fp, r4
 800769e:	9400      	str	r4, [sp, #0]
 80076a0:	eb07 0a04 	add.w	sl, r7, r4
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	f1b9 0f00 	cmp.w	r9, #0
 80076aa:	d03b      	beq.n	8007724 <quorem+0xb8>
 80076ac:	2600      	movs	r6, #0
 80076ae:	4632      	mov	r2, r6
 80076b0:	46bc      	mov	ip, r7
 80076b2:	46de      	mov	lr, fp
 80076b4:	4634      	mov	r4, r6
 80076b6:	f85c 6b04 	ldr.w	r6, [ip], #4
 80076ba:	f8de 5000 	ldr.w	r5, [lr]
 80076be:	b2b3      	uxth	r3, r6
 80076c0:	0c36      	lsrs	r6, r6, #16
 80076c2:	fb03 4409 	mla	r4, r3, r9, r4
 80076c6:	fb06 f609 	mul.w	r6, r6, r9
 80076ca:	eb06 4614 	add.w	r6, r6, r4, lsr #16
 80076ce:	b2a3      	uxth	r3, r4
 80076d0:	1ad3      	subs	r3, r2, r3
 80076d2:	b2b4      	uxth	r4, r6
 80076d4:	fa13 f385 	uxtah	r3, r3, r5
 80076d8:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
 80076dc:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80076e6:	45e2      	cmp	sl, ip
 80076e8:	ea4f 4224 	mov.w	r2, r4, asr #16
 80076ec:	f84e 3b04 	str.w	r3, [lr], #4
 80076f0:	ea4f 4416 	mov.w	r4, r6, lsr #16
 80076f4:	d2df      	bcs.n	80076b6 <quorem+0x4a>
 80076f6:	9b00      	ldr	r3, [sp, #0]
 80076f8:	f85b 3003 	ldr.w	r3, [fp, r3]
 80076fc:	b993      	cbnz	r3, 8007724 <quorem+0xb8>
 80076fe:	9c01      	ldr	r4, [sp, #4]
 8007700:	1f23      	subs	r3, r4, #4
 8007702:	459b      	cmp	fp, r3
 8007704:	d20c      	bcs.n	8007720 <quorem+0xb4>
 8007706:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800770a:	b94b      	cbnz	r3, 8007720 <quorem+0xb4>
 800770c:	f1a4 0308 	sub.w	r3, r4, #8
 8007710:	e002      	b.n	8007718 <quorem+0xac>
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	3b04      	subs	r3, #4
 8007716:	b91a      	cbnz	r2, 8007720 <quorem+0xb4>
 8007718:	459b      	cmp	fp, r3
 800771a:	f108 38ff 	add.w	r8, r8, #4294967295
 800771e:	d3f8      	bcc.n	8007712 <quorem+0xa6>
 8007720:	f8c0 8010 	str.w	r8, [r0, #16]
 8007724:	4604      	mov	r4, r0
 8007726:	f001 fc8d 	bl	8009044 <__mcmp>
 800772a:	2800      	cmp	r0, #0
 800772c:	db2e      	blt.n	800778c <quorem+0x120>
 800772e:	f109 0901 	add.w	r9, r9, #1
 8007732:	465d      	mov	r5, fp
 8007734:	2300      	movs	r3, #0
 8007736:	f857 1b04 	ldr.w	r1, [r7], #4
 800773a:	6828      	ldr	r0, [r5, #0]
 800773c:	b28a      	uxth	r2, r1
 800773e:	1a9a      	subs	r2, r3, r2
 8007740:	0c09      	lsrs	r1, r1, #16
 8007742:	fa12 f280 	uxtah	r2, r2, r0
 8007746:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
 800774a:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800774e:	b291      	uxth	r1, r2
 8007750:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8007754:	45ba      	cmp	sl, r7
 8007756:	f845 1b04 	str.w	r1, [r5], #4
 800775a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800775e:	d2ea      	bcs.n	8007736 <quorem+0xca>
 8007760:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
 8007764:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
 8007768:	b982      	cbnz	r2, 800778c <quorem+0x120>
 800776a:	1f1a      	subs	r2, r3, #4
 800776c:	4593      	cmp	fp, r2
 800776e:	d20b      	bcs.n	8007788 <quorem+0x11c>
 8007770:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8007774:	b942      	cbnz	r2, 8007788 <quorem+0x11c>
 8007776:	3b08      	subs	r3, #8
 8007778:	e002      	b.n	8007780 <quorem+0x114>
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	3b04      	subs	r3, #4
 800777e:	b91a      	cbnz	r2, 8007788 <quorem+0x11c>
 8007780:	459b      	cmp	fp, r3
 8007782:	f108 38ff 	add.w	r8, r8, #4294967295
 8007786:	d3f8      	bcc.n	800777a <quorem+0x10e>
 8007788:	f8c4 8010 	str.w	r8, [r4, #16]
 800778c:	4648      	mov	r0, r9
 800778e:	b003      	add	sp, #12
 8007790:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007794:	2000      	movs	r0, #0
 8007796:	4770      	bx	lr

08007798 <_dtoa_r>:
 8007798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800779c:	b099      	sub	sp, #100	; 0x64
 800779e:	4604      	mov	r4, r0
 80077a0:	9103      	str	r1, [sp, #12]
 80077a2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80077a4:	9d22      	ldr	r5, [sp, #136]	; 0x88
 80077a6:	9304      	str	r3, [sp, #16]
 80077a8:	4692      	mov	sl, r2
 80077aa:	ed8d 0b00 	vstr	d0, [sp]
 80077ae:	b141      	cbz	r1, 80077c2 <_dtoa_r+0x2a>
 80077b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80077b2:	604a      	str	r2, [r1, #4]
 80077b4:	2301      	movs	r3, #1
 80077b6:	4093      	lsls	r3, r2
 80077b8:	608b      	str	r3, [r1, #8]
 80077ba:	f001 fa5f 	bl	8008c7c <_Bfree>
 80077be:	2300      	movs	r3, #0
 80077c0:	6423      	str	r3, [r4, #64]	; 0x40
 80077c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	4699      	mov	r9, r3
 80077ca:	db36      	blt.n	800783a <_dtoa_r+0xa2>
 80077cc:	2300      	movs	r3, #0
 80077ce:	602b      	str	r3, [r5, #0]
 80077d0:	4ba5      	ldr	r3, [pc, #660]	; (8007a68 <_dtoa_r+0x2d0>)
 80077d2:	461a      	mov	r2, r3
 80077d4:	ea09 0303 	and.w	r3, r9, r3
 80077d8:	4293      	cmp	r3, r2
 80077da:	d017      	beq.n	800780c <_dtoa_r+0x74>
 80077dc:	e9dd 6700 	ldrd	r6, r7, [sp]
 80077e0:	2200      	movs	r2, #0
 80077e2:	2300      	movs	r3, #0
 80077e4:	4630      	mov	r0, r6
 80077e6:	4639      	mov	r1, r7
 80077e8:	f7fe f812 	bl	8005810 <__aeabi_dcmpeq>
 80077ec:	4680      	mov	r8, r0
 80077ee:	2800      	cmp	r0, #0
 80077f0:	d02b      	beq.n	800784a <_dtoa_r+0xb2>
 80077f2:	9a04      	ldr	r2, [sp, #16]
 80077f4:	2301      	movs	r3, #1
 80077f6:	6013      	str	r3, [r2, #0]
 80077f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	f000 80cc 	beq.w	8007998 <_dtoa_r+0x200>
 8007800:	489a      	ldr	r0, [pc, #616]	; (8007a6c <_dtoa_r+0x2d4>)
 8007802:	6018      	str	r0, [r3, #0]
 8007804:	3801      	subs	r0, #1
 8007806:	b019      	add	sp, #100	; 0x64
 8007808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800780c:	9a04      	ldr	r2, [sp, #16]
 800780e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007812:	6013      	str	r3, [r2, #0]
 8007814:	9b00      	ldr	r3, [sp, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	f000 80a7 	beq.w	800796a <_dtoa_r+0x1d2>
 800781c:	4894      	ldr	r0, [pc, #592]	; (8007a70 <_dtoa_r+0x2d8>)
 800781e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007820:	2b00      	cmp	r3, #0
 8007822:	d0f0      	beq.n	8007806 <_dtoa_r+0x6e>
 8007824:	78c3      	ldrb	r3, [r0, #3]
 8007826:	2b00      	cmp	r3, #0
 8007828:	f000 80b8 	beq.w	800799c <_dtoa_r+0x204>
 800782c:	f100 0308 	add.w	r3, r0, #8
 8007830:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8007832:	6013      	str	r3, [r2, #0]
 8007834:	b019      	add	sp, #100	; 0x64
 8007836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800783a:	9a01      	ldr	r2, [sp, #4]
 800783c:	2301      	movs	r3, #1
 800783e:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
 8007842:	602b      	str	r3, [r5, #0]
 8007844:	f8cd 9004 	str.w	r9, [sp, #4]
 8007848:	e7c2      	b.n	80077d0 <_dtoa_r+0x38>
 800784a:	4620      	mov	r0, r4
 800784c:	ec47 6b10 	vmov	d0, r6, r7
 8007850:	a917      	add	r1, sp, #92	; 0x5c
 8007852:	aa16      	add	r2, sp, #88	; 0x58
 8007854:	f001 fc84 	bl	8009160 <__d2b>
 8007858:	ea5f 5519 	movs.w	r5, r9, lsr #20
 800785c:	4683      	mov	fp, r0
 800785e:	f040 808d 	bne.w	800797c <_dtoa_r+0x1e4>
 8007862:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007866:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8007868:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 800786c:	4445      	add	r5, r8
 800786e:	429d      	cmp	r5, r3
 8007870:	f2c0 829e 	blt.w	8007db0 <_dtoa_r+0x618>
 8007874:	4a7f      	ldr	r2, [pc, #508]	; (8007a74 <_dtoa_r+0x2dc>)
 8007876:	1b52      	subs	r2, r2, r5
 8007878:	fa09 f902 	lsl.w	r9, r9, r2
 800787c:	9a00      	ldr	r2, [sp, #0]
 800787e:	f205 4312 	addw	r3, r5, #1042	; 0x412
 8007882:	fa22 f003 	lsr.w	r0, r2, r3
 8007886:	ea49 0000 	orr.w	r0, r9, r0
 800788a:	f7fd f957 	bl	8004b3c <__aeabi_ui2d>
 800788e:	2301      	movs	r3, #1
 8007890:	3d01      	subs	r5, #1
 8007892:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007896:	930f      	str	r3, [sp, #60]	; 0x3c
 8007898:	2200      	movs	r2, #0
 800789a:	4b77      	ldr	r3, [pc, #476]	; (8007a78 <_dtoa_r+0x2e0>)
 800789c:	f7fd f810 	bl	80048c0 <__aeabi_dsub>
 80078a0:	a36b      	add	r3, pc, #428	; (adr r3, 8007a50 <_dtoa_r+0x2b8>)
 80078a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a6:	f7fd f9bf 	bl	8004c28 <__aeabi_dmul>
 80078aa:	a36b      	add	r3, pc, #428	; (adr r3, 8007a58 <_dtoa_r+0x2c0>)
 80078ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b0:	f7fd f808 	bl	80048c4 <__adddf3>
 80078b4:	4606      	mov	r6, r0
 80078b6:	4628      	mov	r0, r5
 80078b8:	460f      	mov	r7, r1
 80078ba:	f7fd f94f 	bl	8004b5c <__aeabi_i2d>
 80078be:	a368      	add	r3, pc, #416	; (adr r3, 8007a60 <_dtoa_r+0x2c8>)
 80078c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078c4:	f7fd f9b0 	bl	8004c28 <__aeabi_dmul>
 80078c8:	4602      	mov	r2, r0
 80078ca:	460b      	mov	r3, r1
 80078cc:	4630      	mov	r0, r6
 80078ce:	4639      	mov	r1, r7
 80078d0:	f7fc fff8 	bl	80048c4 <__adddf3>
 80078d4:	4606      	mov	r6, r0
 80078d6:	460f      	mov	r7, r1
 80078d8:	f7fd ffcc 	bl	8005874 <__aeabi_d2iz>
 80078dc:	4639      	mov	r1, r7
 80078de:	9005      	str	r0, [sp, #20]
 80078e0:	2200      	movs	r2, #0
 80078e2:	4630      	mov	r0, r6
 80078e4:	2300      	movs	r3, #0
 80078e6:	f7fd ff9d 	bl	8005824 <__aeabi_dcmplt>
 80078ea:	2800      	cmp	r0, #0
 80078ec:	f040 81ab 	bne.w	8007c46 <_dtoa_r+0x4ae>
 80078f0:	9b05      	ldr	r3, [sp, #20]
 80078f2:	2b16      	cmp	r3, #22
 80078f4:	f200 81a4 	bhi.w	8007c40 <_dtoa_r+0x4a8>
 80078f8:	9a05      	ldr	r2, [sp, #20]
 80078fa:	4b60      	ldr	r3, [pc, #384]	; (8007a7c <_dtoa_r+0x2e4>)
 80078fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007900:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007904:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007908:	f7fd ffaa 	bl	8005860 <__aeabi_dcmpgt>
 800790c:	2800      	cmp	r0, #0
 800790e:	f000 8255 	beq.w	8007dbc <_dtoa_r+0x624>
 8007912:	9b05      	ldr	r3, [sp, #20]
 8007914:	3b01      	subs	r3, #1
 8007916:	9305      	str	r3, [sp, #20]
 8007918:	2300      	movs	r3, #0
 800791a:	930d      	str	r3, [sp, #52]	; 0x34
 800791c:	ebc5 0508 	rsb	r5, r5, r8
 8007920:	1e6b      	subs	r3, r5, #1
 8007922:	9306      	str	r3, [sp, #24]
 8007924:	f100 81a6 	bmi.w	8007c74 <_dtoa_r+0x4dc>
 8007928:	2300      	movs	r3, #0
 800792a:	9307      	str	r3, [sp, #28]
 800792c:	9b05      	ldr	r3, [sp, #20]
 800792e:	2b00      	cmp	r3, #0
 8007930:	f2c0 8197 	blt.w	8007c62 <_dtoa_r+0x4ca>
 8007934:	9a06      	ldr	r2, [sp, #24]
 8007936:	930c      	str	r3, [sp, #48]	; 0x30
 8007938:	4611      	mov	r1, r2
 800793a:	4419      	add	r1, r3
 800793c:	2300      	movs	r3, #0
 800793e:	9106      	str	r1, [sp, #24]
 8007940:	930a      	str	r3, [sp, #40]	; 0x28
 8007942:	9b03      	ldr	r3, [sp, #12]
 8007944:	2b09      	cmp	r3, #9
 8007946:	d82b      	bhi.n	80079a0 <_dtoa_r+0x208>
 8007948:	2b05      	cmp	r3, #5
 800794a:	f340 8673 	ble.w	8008634 <_dtoa_r+0xe9c>
 800794e:	3b04      	subs	r3, #4
 8007950:	9303      	str	r3, [sp, #12]
 8007952:	2700      	movs	r7, #0
 8007954:	9b03      	ldr	r3, [sp, #12]
 8007956:	3b02      	subs	r3, #2
 8007958:	2b03      	cmp	r3, #3
 800795a:	f200 8651 	bhi.w	8008600 <_dtoa_r+0xe68>
 800795e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007962:	03d1      	.short	0x03d1
 8007964:	02b603c4 	.word	0x02b603c4
 8007968:	0666      	.short	0x0666
 800796a:	4b41      	ldr	r3, [pc, #260]	; (8007a70 <_dtoa_r+0x2d8>)
 800796c:	4a44      	ldr	r2, [pc, #272]	; (8007a80 <_dtoa_r+0x2e8>)
 800796e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8007972:	2800      	cmp	r0, #0
 8007974:	bf14      	ite	ne
 8007976:	4618      	movne	r0, r3
 8007978:	4610      	moveq	r0, r2
 800797a:	e750      	b.n	800781e <_dtoa_r+0x86>
 800797c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007980:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007984:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 8007988:	4630      	mov	r0, r6
 800798a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800798e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007992:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007996:	e77f      	b.n	8007898 <_dtoa_r+0x100>
 8007998:	483a      	ldr	r0, [pc, #232]	; (8007a84 <_dtoa_r+0x2ec>)
 800799a:	e734      	b.n	8007806 <_dtoa_r+0x6e>
 800799c:	1cc3      	adds	r3, r0, #3
 800799e:	e747      	b.n	8007830 <_dtoa_r+0x98>
 80079a0:	2100      	movs	r1, #0
 80079a2:	6461      	str	r1, [r4, #68]	; 0x44
 80079a4:	4620      	mov	r0, r4
 80079a6:	468a      	mov	sl, r1
 80079a8:	9103      	str	r1, [sp, #12]
 80079aa:	f001 f941 	bl	8008c30 <_Balloc>
 80079ae:	f04f 33ff 	mov.w	r3, #4294967295
 80079b2:	9308      	str	r3, [sp, #32]
 80079b4:	930e      	str	r3, [sp, #56]	; 0x38
 80079b6:	2301      	movs	r3, #1
 80079b8:	9009      	str	r0, [sp, #36]	; 0x24
 80079ba:	6420      	str	r0, [r4, #64]	; 0x40
 80079bc:	930b      	str	r3, [sp, #44]	; 0x2c
 80079be:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f2c0 80d3 	blt.w	8007b6c <_dtoa_r+0x3d4>
 80079c6:	9a05      	ldr	r2, [sp, #20]
 80079c8:	2a0e      	cmp	r2, #14
 80079ca:	f300 80cf 	bgt.w	8007b6c <_dtoa_r+0x3d4>
 80079ce:	4b2b      	ldr	r3, [pc, #172]	; (8007a7c <_dtoa_r+0x2e4>)
 80079d0:	f1ba 0f00 	cmp.w	sl, #0
 80079d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079dc:	f2c0 8395 	blt.w	800810a <_dtoa_r+0x972>
 80079e0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80079e4:	4642      	mov	r2, r8
 80079e6:	464b      	mov	r3, r9
 80079e8:	4630      	mov	r0, r6
 80079ea:	4639      	mov	r1, r7
 80079ec:	f7fd fa46 	bl	8004e7c <__aeabi_ddiv>
 80079f0:	f7fd ff40 	bl	8005874 <__aeabi_d2iz>
 80079f4:	4682      	mov	sl, r0
 80079f6:	f7fd f8b1 	bl	8004b5c <__aeabi_i2d>
 80079fa:	4642      	mov	r2, r8
 80079fc:	464b      	mov	r3, r9
 80079fe:	f7fd f913 	bl	8004c28 <__aeabi_dmul>
 8007a02:	460b      	mov	r3, r1
 8007a04:	4602      	mov	r2, r0
 8007a06:	4639      	mov	r1, r7
 8007a08:	4630      	mov	r0, r6
 8007a0a:	f7fc ff59 	bl	80048c0 <__aeabi_dsub>
 8007a0e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007a10:	f10a 0330 	add.w	r3, sl, #48	; 0x30
 8007a14:	702b      	strb	r3, [r5, #0]
 8007a16:	9b08      	ldr	r3, [sp, #32]
 8007a18:	2b01      	cmp	r3, #1
 8007a1a:	4606      	mov	r6, r0
 8007a1c:	460f      	mov	r7, r1
 8007a1e:	f105 0501 	add.w	r5, r5, #1
 8007a22:	d063      	beq.n	8007aec <_dtoa_r+0x354>
 8007a24:	2200      	movs	r2, #0
 8007a26:	4b18      	ldr	r3, [pc, #96]	; (8007a88 <_dtoa_r+0x2f0>)
 8007a28:	f7fd f8fe 	bl	8004c28 <__aeabi_dmul>
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	2300      	movs	r3, #0
 8007a30:	4606      	mov	r6, r0
 8007a32:	460f      	mov	r7, r1
 8007a34:	f7fd feec 	bl	8005810 <__aeabi_dcmpeq>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f040 8084 	bne.w	8007b46 <_dtoa_r+0x3ae>
 8007a3e:	f8cd b000 	str.w	fp, [sp]
 8007a42:	9403      	str	r4, [sp, #12]
 8007a44:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 8007a48:	9c08      	ldr	r4, [sp, #32]
 8007a4a:	e02a      	b.n	8007aa2 <_dtoa_r+0x30a>
 8007a4c:	f3af 8000 	nop.w
 8007a50:	636f4361 	.word	0x636f4361
 8007a54:	3fd287a7 	.word	0x3fd287a7
 8007a58:	8b60c8b3 	.word	0x8b60c8b3
 8007a5c:	3fc68a28 	.word	0x3fc68a28
 8007a60:	509f79fb 	.word	0x509f79fb
 8007a64:	3fd34413 	.word	0x3fd34413
 8007a68:	7ff00000 	.word	0x7ff00000
 8007a6c:	08009f95 	.word	0x08009f95
 8007a70:	08009fa4 	.word	0x08009fa4
 8007a74:	fffffc0e 	.word	0xfffffc0e
 8007a78:	3ff80000 	.word	0x3ff80000
 8007a7c:	08009fb8 	.word	0x08009fb8
 8007a80:	08009f98 	.word	0x08009f98
 8007a84:	08009f94 	.word	0x08009f94
 8007a88:	40240000 	.word	0x40240000
 8007a8c:	f7fd f8cc 	bl	8004c28 <__aeabi_dmul>
 8007a90:	2200      	movs	r2, #0
 8007a92:	2300      	movs	r3, #0
 8007a94:	4606      	mov	r6, r0
 8007a96:	460f      	mov	r7, r1
 8007a98:	f7fd feba 	bl	8005810 <__aeabi_dcmpeq>
 8007a9c:	2800      	cmp	r0, #0
 8007a9e:	f040 83e4 	bne.w	800826a <_dtoa_r+0xad2>
 8007aa2:	4642      	mov	r2, r8
 8007aa4:	464b      	mov	r3, r9
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	4639      	mov	r1, r7
 8007aaa:	f7fd f9e7 	bl	8004e7c <__aeabi_ddiv>
 8007aae:	f7fd fee1 	bl	8005874 <__aeabi_d2iz>
 8007ab2:	4682      	mov	sl, r0
 8007ab4:	f7fd f852 	bl	8004b5c <__aeabi_i2d>
 8007ab8:	4642      	mov	r2, r8
 8007aba:	464b      	mov	r3, r9
 8007abc:	f7fd f8b4 	bl	8004c28 <__aeabi_dmul>
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	4630      	mov	r0, r6
 8007ac6:	4639      	mov	r1, r7
 8007ac8:	f7fc fefa 	bl	80048c0 <__aeabi_dsub>
 8007acc:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
 8007ad0:	f805 eb01 	strb.w	lr, [r5], #1
 8007ad4:	ebcb 0e05 	rsb	lr, fp, r5
 8007ad8:	4574      	cmp	r4, lr
 8007ada:	4606      	mov	r6, r0
 8007adc:	460f      	mov	r7, r1
 8007ade:	f04f 0200 	mov.w	r2, #0
 8007ae2:	4bb7      	ldr	r3, [pc, #732]	; (8007dc0 <_dtoa_r+0x628>)
 8007ae4:	d1d2      	bne.n	8007a8c <_dtoa_r+0x2f4>
 8007ae6:	f8dd b000 	ldr.w	fp, [sp]
 8007aea:	9c03      	ldr	r4, [sp, #12]
 8007aec:	4632      	mov	r2, r6
 8007aee:	463b      	mov	r3, r7
 8007af0:	4630      	mov	r0, r6
 8007af2:	4639      	mov	r1, r7
 8007af4:	f7fc fee6 	bl	80048c4 <__adddf3>
 8007af8:	4606      	mov	r6, r0
 8007afa:	460f      	mov	r7, r1
 8007afc:	4640      	mov	r0, r8
 8007afe:	4649      	mov	r1, r9
 8007b00:	4632      	mov	r2, r6
 8007b02:	463b      	mov	r3, r7
 8007b04:	f7fd fe8e 	bl	8005824 <__aeabi_dcmplt>
 8007b08:	b948      	cbnz	r0, 8007b1e <_dtoa_r+0x386>
 8007b0a:	4640      	mov	r0, r8
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	4632      	mov	r2, r6
 8007b10:	463b      	mov	r3, r7
 8007b12:	f7fd fe7d 	bl	8005810 <__aeabi_dcmpeq>
 8007b16:	b1b0      	cbz	r0, 8007b46 <_dtoa_r+0x3ae>
 8007b18:	f01a 0f01 	tst.w	sl, #1
 8007b1c:	d013      	beq.n	8007b46 <_dtoa_r+0x3ae>
 8007b1e:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8007b22:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b24:	1e6b      	subs	r3, r5, #1
 8007b26:	e004      	b.n	8007b32 <_dtoa_r+0x39a>
 8007b28:	428b      	cmp	r3, r1
 8007b2a:	f000 8448 	beq.w	80083be <_dtoa_r+0xc26>
 8007b2e:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
 8007b32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007b36:	f103 0501 	add.w	r5, r3, #1
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	d0f4      	beq.n	8007b28 <_dtoa_r+0x390>
 8007b3e:	f108 0301 	add.w	r3, r8, #1
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	7013      	strb	r3, [r2, #0]
 8007b46:	4620      	mov	r0, r4
 8007b48:	4659      	mov	r1, fp
 8007b4a:	f001 f897 	bl	8008c7c <_Bfree>
 8007b4e:	2200      	movs	r2, #0
 8007b50:	9b05      	ldr	r3, [sp, #20]
 8007b52:	702a      	strb	r2, [r5, #0]
 8007b54:	9a04      	ldr	r2, [sp, #16]
 8007b56:	3301      	adds	r3, #1
 8007b58:	6013      	str	r3, [r2, #0]
 8007b5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f000 834b 	beq.w	80081f8 <_dtoa_r+0xa60>
 8007b62:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007b64:	601d      	str	r5, [r3, #0]
 8007b66:	b019      	add	sp, #100	; 0x64
 8007b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b6e:	2a00      	cmp	r2, #0
 8007b70:	f000 8085 	beq.w	8007c7e <_dtoa_r+0x4e6>
 8007b74:	9a03      	ldr	r2, [sp, #12]
 8007b76:	2a01      	cmp	r2, #1
 8007b78:	f340 830a 	ble.w	8008190 <_dtoa_r+0x9f8>
 8007b7c:	9b08      	ldr	r3, [sp, #32]
 8007b7e:	1e5f      	subs	r7, r3, #1
 8007b80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b82:	42bb      	cmp	r3, r7
 8007b84:	f2c0 83a6 	blt.w	80082d4 <_dtoa_r+0xb3c>
 8007b88:	1bdf      	subs	r7, r3, r7
 8007b8a:	9b08      	ldr	r3, [sp, #32]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	f2c0 84a4 	blt.w	80084da <_dtoa_r+0xd42>
 8007b92:	9d07      	ldr	r5, [sp, #28]
 8007b94:	9b08      	ldr	r3, [sp, #32]
 8007b96:	9a07      	ldr	r2, [sp, #28]
 8007b98:	441a      	add	r2, r3
 8007b9a:	9207      	str	r2, [sp, #28]
 8007b9c:	9a06      	ldr	r2, [sp, #24]
 8007b9e:	4620      	mov	r0, r4
 8007ba0:	441a      	add	r2, r3
 8007ba2:	2101      	movs	r1, #1
 8007ba4:	9206      	str	r2, [sp, #24]
 8007ba6:	f001 f903 	bl	8008db0 <__i2b>
 8007baa:	4606      	mov	r6, r0
 8007bac:	b165      	cbz	r5, 8007bc8 <_dtoa_r+0x430>
 8007bae:	9906      	ldr	r1, [sp, #24]
 8007bb0:	2900      	cmp	r1, #0
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	dd08      	ble.n	8007bc8 <_dtoa_r+0x430>
 8007bb6:	42a9      	cmp	r1, r5
 8007bb8:	9a07      	ldr	r2, [sp, #28]
 8007bba:	bfa8      	it	ge
 8007bbc:	462b      	movge	r3, r5
 8007bbe:	1ad2      	subs	r2, r2, r3
 8007bc0:	1aed      	subs	r5, r5, r3
 8007bc2:	1acb      	subs	r3, r1, r3
 8007bc4:	9207      	str	r2, [sp, #28]
 8007bc6:	9306      	str	r3, [sp, #24]
 8007bc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	dd1a      	ble.n	8007c04 <_dtoa_r+0x46c>
 8007bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	f000 8378 	beq.w	80082c6 <_dtoa_r+0xb2e>
 8007bd6:	2f00      	cmp	r7, #0
 8007bd8:	dd10      	ble.n	8007bfc <_dtoa_r+0x464>
 8007bda:	4631      	mov	r1, r6
 8007bdc:	463a      	mov	r2, r7
 8007bde:	4620      	mov	r0, r4
 8007be0:	f001 f98a 	bl	8008ef8 <__pow5mult>
 8007be4:	4606      	mov	r6, r0
 8007be6:	465a      	mov	r2, fp
 8007be8:	4631      	mov	r1, r6
 8007bea:	4620      	mov	r0, r4
 8007bec:	f001 f8ea 	bl	8008dc4 <__multiply>
 8007bf0:	4659      	mov	r1, fp
 8007bf2:	4680      	mov	r8, r0
 8007bf4:	4620      	mov	r0, r4
 8007bf6:	f001 f841 	bl	8008c7c <_Bfree>
 8007bfa:	46c3      	mov	fp, r8
 8007bfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bfe:	1bda      	subs	r2, r3, r7
 8007c00:	f040 82a5 	bne.w	800814e <_dtoa_r+0x9b6>
 8007c04:	4620      	mov	r0, r4
 8007c06:	2101      	movs	r1, #1
 8007c08:	f001 f8d2 	bl	8008db0 <__i2b>
 8007c0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	4680      	mov	r8, r0
 8007c12:	dd38      	ble.n	8007c86 <_dtoa_r+0x4ee>
 8007c14:	4601      	mov	r1, r0
 8007c16:	461a      	mov	r2, r3
 8007c18:	4620      	mov	r0, r4
 8007c1a:	f001 f96d 	bl	8008ef8 <__pow5mult>
 8007c1e:	9b03      	ldr	r3, [sp, #12]
 8007c20:	2b01      	cmp	r3, #1
 8007c22:	4680      	mov	r8, r0
 8007c24:	f340 8299 	ble.w	800815a <_dtoa_r+0x9c2>
 8007c28:	f04f 0900 	mov.w	r9, #0
 8007c2c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8007c30:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 8007c34:	6918      	ldr	r0, [r3, #16]
 8007c36:	f001 f86d 	bl	8008d14 <__hi0bits>
 8007c3a:	f1c0 0020 	rsb	r0, r0, #32
 8007c3e:	e02c      	b.n	8007c9a <_dtoa_r+0x502>
 8007c40:	2301      	movs	r3, #1
 8007c42:	930d      	str	r3, [sp, #52]	; 0x34
 8007c44:	e66a      	b.n	800791c <_dtoa_r+0x184>
 8007c46:	9805      	ldr	r0, [sp, #20]
 8007c48:	f7fc ff88 	bl	8004b5c <__aeabi_i2d>
 8007c4c:	4632      	mov	r2, r6
 8007c4e:	463b      	mov	r3, r7
 8007c50:	f7fd fdde 	bl	8005810 <__aeabi_dcmpeq>
 8007c54:	2800      	cmp	r0, #0
 8007c56:	f47f ae4b 	bne.w	80078f0 <_dtoa_r+0x158>
 8007c5a:	9b05      	ldr	r3, [sp, #20]
 8007c5c:	3b01      	subs	r3, #1
 8007c5e:	9305      	str	r3, [sp, #20]
 8007c60:	e646      	b.n	80078f0 <_dtoa_r+0x158>
 8007c62:	9a07      	ldr	r2, [sp, #28]
 8007c64:	9b05      	ldr	r3, [sp, #20]
 8007c66:	1ad2      	subs	r2, r2, r3
 8007c68:	425b      	negs	r3, r3
 8007c6a:	930a      	str	r3, [sp, #40]	; 0x28
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	9207      	str	r2, [sp, #28]
 8007c70:	930c      	str	r3, [sp, #48]	; 0x30
 8007c72:	e666      	b.n	8007942 <_dtoa_r+0x1aa>
 8007c74:	425b      	negs	r3, r3
 8007c76:	9307      	str	r3, [sp, #28]
 8007c78:	2300      	movs	r3, #0
 8007c7a:	9306      	str	r3, [sp, #24]
 8007c7c:	e656      	b.n	800792c <_dtoa_r+0x194>
 8007c7e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007c80:	9d07      	ldr	r5, [sp, #28]
 8007c82:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007c84:	e792      	b.n	8007bac <_dtoa_r+0x414>
 8007c86:	9b03      	ldr	r3, [sp, #12]
 8007c88:	2b01      	cmp	r3, #1
 8007c8a:	f340 82b8 	ble.w	80081fe <_dtoa_r+0xa66>
 8007c8e:	f04f 0900 	mov.w	r9, #0
 8007c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d1c9      	bne.n	8007c2c <_dtoa_r+0x494>
 8007c98:	2001      	movs	r0, #1
 8007c9a:	9b06      	ldr	r3, [sp, #24]
 8007c9c:	4418      	add	r0, r3
 8007c9e:	f010 001f 	ands.w	r0, r0, #31
 8007ca2:	f000 8083 	beq.w	8007dac <_dtoa_r+0x614>
 8007ca6:	f1c0 0320 	rsb	r3, r0, #32
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	f340 84b9 	ble.w	8008622 <_dtoa_r+0xe8a>
 8007cb0:	f1c0 001c 	rsb	r0, r0, #28
 8007cb4:	9b07      	ldr	r3, [sp, #28]
 8007cb6:	4403      	add	r3, r0
 8007cb8:	9307      	str	r3, [sp, #28]
 8007cba:	9b06      	ldr	r3, [sp, #24]
 8007cbc:	4403      	add	r3, r0
 8007cbe:	4405      	add	r5, r0
 8007cc0:	9306      	str	r3, [sp, #24]
 8007cc2:	9b07      	ldr	r3, [sp, #28]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	dd05      	ble.n	8007cd4 <_dtoa_r+0x53c>
 8007cc8:	4659      	mov	r1, fp
 8007cca:	461a      	mov	r2, r3
 8007ccc:	4620      	mov	r0, r4
 8007cce:	f001 f963 	bl	8008f98 <__lshift>
 8007cd2:	4683      	mov	fp, r0
 8007cd4:	9b06      	ldr	r3, [sp, #24]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	dd05      	ble.n	8007ce6 <_dtoa_r+0x54e>
 8007cda:	4641      	mov	r1, r8
 8007cdc:	461a      	mov	r2, r3
 8007cde:	4620      	mov	r0, r4
 8007ce0:	f001 f95a 	bl	8008f98 <__lshift>
 8007ce4:	4680      	mov	r8, r0
 8007ce6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	f040 826a 	bne.w	80081c2 <_dtoa_r+0xa2a>
 8007cee:	9b08      	ldr	r3, [sp, #32]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f340 8297 	ble.w	8008224 <_dtoa_r+0xa8c>
 8007cf6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d171      	bne.n	8007de0 <_dtoa_r+0x648>
 8007cfc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007d00:	9f08      	ldr	r7, [sp, #32]
 8007d02:	464d      	mov	r5, r9
 8007d04:	e002      	b.n	8007d0c <_dtoa_r+0x574>
 8007d06:	f000 ffc3 	bl	8008c90 <__multadd>
 8007d0a:	4683      	mov	fp, r0
 8007d0c:	4641      	mov	r1, r8
 8007d0e:	4658      	mov	r0, fp
 8007d10:	f7ff fcac 	bl	800766c <quorem>
 8007d14:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 8007d18:	f805 cb01 	strb.w	ip, [r5], #1
 8007d1c:	ebc9 0305 	rsb	r3, r9, r5
 8007d20:	42bb      	cmp	r3, r7
 8007d22:	4620      	mov	r0, r4
 8007d24:	4659      	mov	r1, fp
 8007d26:	f04f 020a 	mov.w	r2, #10
 8007d2a:	f04f 0300 	mov.w	r3, #0
 8007d2e:	dbea      	blt.n	8007d06 <_dtoa_r+0x56e>
 8007d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d32:	9a08      	ldr	r2, [sp, #32]
 8007d34:	2a01      	cmp	r2, #1
 8007d36:	bfac      	ite	ge
 8007d38:	189b      	addge	r3, r3, r2
 8007d3a:	3301      	addlt	r3, #1
 8007d3c:	461d      	mov	r5, r3
 8007d3e:	f04f 0a00 	mov.w	sl, #0
 8007d42:	4659      	mov	r1, fp
 8007d44:	2201      	movs	r2, #1
 8007d46:	4620      	mov	r0, r4
 8007d48:	f8cd c000 	str.w	ip, [sp]
 8007d4c:	f001 f924 	bl	8008f98 <__lshift>
 8007d50:	4641      	mov	r1, r8
 8007d52:	4683      	mov	fp, r0
 8007d54:	f001 f976 	bl	8009044 <__mcmp>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	f8dd c000 	ldr.w	ip, [sp]
 8007d5e:	f340 82ef 	ble.w	8008340 <_dtoa_r+0xba8>
 8007d62:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007d66:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d68:	1e6b      	subs	r3, r5, #1
 8007d6a:	e004      	b.n	8007d76 <_dtoa_r+0x5de>
 8007d6c:	428b      	cmp	r3, r1
 8007d6e:	f000 8275 	beq.w	800825c <_dtoa_r+0xac4>
 8007d72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d76:	2a39      	cmp	r2, #57	; 0x39
 8007d78:	f103 0501 	add.w	r5, r3, #1
 8007d7c:	d0f6      	beq.n	8007d6c <_dtoa_r+0x5d4>
 8007d7e:	3201      	adds	r2, #1
 8007d80:	701a      	strb	r2, [r3, #0]
 8007d82:	4641      	mov	r1, r8
 8007d84:	4620      	mov	r0, r4
 8007d86:	f000 ff79 	bl	8008c7c <_Bfree>
 8007d8a:	2e00      	cmp	r6, #0
 8007d8c:	f43f aedb 	beq.w	8007b46 <_dtoa_r+0x3ae>
 8007d90:	f1ba 0f00 	cmp.w	sl, #0
 8007d94:	d005      	beq.n	8007da2 <_dtoa_r+0x60a>
 8007d96:	45b2      	cmp	sl, r6
 8007d98:	d003      	beq.n	8007da2 <_dtoa_r+0x60a>
 8007d9a:	4651      	mov	r1, sl
 8007d9c:	4620      	mov	r0, r4
 8007d9e:	f000 ff6d 	bl	8008c7c <_Bfree>
 8007da2:	4631      	mov	r1, r6
 8007da4:	4620      	mov	r0, r4
 8007da6:	f000 ff69 	bl	8008c7c <_Bfree>
 8007daa:	e6cc      	b.n	8007b46 <_dtoa_r+0x3ae>
 8007dac:	201c      	movs	r0, #28
 8007dae:	e781      	b.n	8007cb4 <_dtoa_r+0x51c>
 8007db0:	4b04      	ldr	r3, [pc, #16]	; (8007dc4 <_dtoa_r+0x62c>)
 8007db2:	9a00      	ldr	r2, [sp, #0]
 8007db4:	1b5b      	subs	r3, r3, r5
 8007db6:	fa02 f003 	lsl.w	r0, r2, r3
 8007dba:	e566      	b.n	800788a <_dtoa_r+0xf2>
 8007dbc:	900d      	str	r0, [sp, #52]	; 0x34
 8007dbe:	e5ad      	b.n	800791c <_dtoa_r+0x184>
 8007dc0:	40240000 	.word	0x40240000
 8007dc4:	fffffbee 	.word	0xfffffbee
 8007dc8:	4631      	mov	r1, r6
 8007dca:	2300      	movs	r3, #0
 8007dcc:	4620      	mov	r0, r4
 8007dce:	220a      	movs	r2, #10
 8007dd0:	f000 ff5e 	bl	8008c90 <__multadd>
 8007dd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	4606      	mov	r6, r0
 8007dda:	f340 840b 	ble.w	80085f4 <_dtoa_r+0xe5c>
 8007dde:	9308      	str	r3, [sp, #32]
 8007de0:	2d00      	cmp	r5, #0
 8007de2:	dd05      	ble.n	8007df0 <_dtoa_r+0x658>
 8007de4:	4631      	mov	r1, r6
 8007de6:	462a      	mov	r2, r5
 8007de8:	4620      	mov	r0, r4
 8007dea:	f001 f8d5 	bl	8008f98 <__lshift>
 8007dee:	4606      	mov	r6, r0
 8007df0:	f1b9 0f00 	cmp.w	r9, #0
 8007df4:	f040 82ed 	bne.w	80083d2 <_dtoa_r+0xc3a>
 8007df8:	46b1      	mov	r9, r6
 8007dfa:	9b08      	ldr	r3, [sp, #32]
 8007dfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dfe:	3b01      	subs	r3, #1
 8007e00:	18d3      	adds	r3, r2, r3
 8007e02:	9308      	str	r3, [sp, #32]
 8007e04:	9b00      	ldr	r3, [sp, #0]
 8007e06:	f003 0301 	and.w	r3, r3, #1
 8007e0a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e0c:	4617      	mov	r7, r2
 8007e0e:	4641      	mov	r1, r8
 8007e10:	4658      	mov	r0, fp
 8007e12:	f7ff fc2b 	bl	800766c <quorem>
 8007e16:	4631      	mov	r1, r6
 8007e18:	4605      	mov	r5, r0
 8007e1a:	4658      	mov	r0, fp
 8007e1c:	f001 f912 	bl	8009044 <__mcmp>
 8007e20:	464a      	mov	r2, r9
 8007e22:	4682      	mov	sl, r0
 8007e24:	4641      	mov	r1, r8
 8007e26:	4620      	mov	r0, r4
 8007e28:	f001 f930 	bl	800908c <__mdiff>
 8007e2c:	68c2      	ldr	r2, [r0, #12]
 8007e2e:	4603      	mov	r3, r0
 8007e30:	f105 0c30 	add.w	ip, r5, #48	; 0x30
 8007e34:	2a00      	cmp	r2, #0
 8007e36:	f040 81ba 	bne.w	80081ae <_dtoa_r+0xa16>
 8007e3a:	4619      	mov	r1, r3
 8007e3c:	4658      	mov	r0, fp
 8007e3e:	f8cd c01c 	str.w	ip, [sp, #28]
 8007e42:	9306      	str	r3, [sp, #24]
 8007e44:	f001 f8fe 	bl	8009044 <__mcmp>
 8007e48:	9b06      	ldr	r3, [sp, #24]
 8007e4a:	9000      	str	r0, [sp, #0]
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	4620      	mov	r0, r4
 8007e50:	f000 ff14 	bl	8008c7c <_Bfree>
 8007e54:	9a00      	ldr	r2, [sp, #0]
 8007e56:	f8dd c01c 	ldr.w	ip, [sp, #28]
 8007e5a:	b92a      	cbnz	r2, 8007e68 <_dtoa_r+0x6d0>
 8007e5c:	9b03      	ldr	r3, [sp, #12]
 8007e5e:	b91b      	cbnz	r3, 8007e68 <_dtoa_r+0x6d0>
 8007e60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f000 83aa 	beq.w	80085bc <_dtoa_r+0xe24>
 8007e68:	f1ba 0f00 	cmp.w	sl, #0
 8007e6c:	f2c0 824a 	blt.w	8008304 <_dtoa_r+0xb6c>
 8007e70:	d105      	bne.n	8007e7e <_dtoa_r+0x6e6>
 8007e72:	9b03      	ldr	r3, [sp, #12]
 8007e74:	b91b      	cbnz	r3, 8007e7e <_dtoa_r+0x6e6>
 8007e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	f000 8243 	beq.w	8008304 <_dtoa_r+0xb6c>
 8007e7e:	2a00      	cmp	r2, #0
 8007e80:	f300 82bb 	bgt.w	80083fa <_dtoa_r+0xc62>
 8007e84:	9b08      	ldr	r3, [sp, #32]
 8007e86:	f887 c000 	strb.w	ip, [r7]
 8007e8a:	f107 0a01 	add.w	sl, r7, #1
 8007e8e:	429f      	cmp	r7, r3
 8007e90:	4655      	mov	r5, sl
 8007e92:	f000 82be 	beq.w	8008412 <_dtoa_r+0xc7a>
 8007e96:	4659      	mov	r1, fp
 8007e98:	220a      	movs	r2, #10
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f000 fef7 	bl	8008c90 <__multadd>
 8007ea2:	454e      	cmp	r6, r9
 8007ea4:	4683      	mov	fp, r0
 8007ea6:	4631      	mov	r1, r6
 8007ea8:	4620      	mov	r0, r4
 8007eaa:	f04f 020a 	mov.w	r2, #10
 8007eae:	f04f 0300 	mov.w	r3, #0
 8007eb2:	f000 8176 	beq.w	80081a2 <_dtoa_r+0xa0a>
 8007eb6:	f000 feeb 	bl	8008c90 <__multadd>
 8007eba:	4649      	mov	r1, r9
 8007ebc:	4606      	mov	r6, r0
 8007ebe:	220a      	movs	r2, #10
 8007ec0:	4620      	mov	r0, r4
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	f000 fee4 	bl	8008c90 <__multadd>
 8007ec8:	4657      	mov	r7, sl
 8007eca:	4681      	mov	r9, r0
 8007ecc:	e79f      	b.n	8007e0e <_dtoa_r+0x676>
 8007ece:	2301      	movs	r3, #1
 8007ed0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ed2:	f1ba 0f00 	cmp.w	sl, #0
 8007ed6:	f340 820c 	ble.w	80082f2 <_dtoa_r+0xb5a>
 8007eda:	4656      	mov	r6, sl
 8007edc:	4655      	mov	r5, sl
 8007ede:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007ee2:	f8cd a020 	str.w	sl, [sp, #32]
 8007ee6:	2100      	movs	r1, #0
 8007ee8:	2e17      	cmp	r6, #23
 8007eea:	6461      	str	r1, [r4, #68]	; 0x44
 8007eec:	d90a      	bls.n	8007f04 <_dtoa_r+0x76c>
 8007eee:	2201      	movs	r2, #1
 8007ef0:	2304      	movs	r3, #4
 8007ef2:	005b      	lsls	r3, r3, #1
 8007ef4:	f103 0014 	add.w	r0, r3, #20
 8007ef8:	4286      	cmp	r6, r0
 8007efa:	4611      	mov	r1, r2
 8007efc:	f102 0201 	add.w	r2, r2, #1
 8007f00:	d2f7      	bcs.n	8007ef2 <_dtoa_r+0x75a>
 8007f02:	6461      	str	r1, [r4, #68]	; 0x44
 8007f04:	4620      	mov	r0, r4
 8007f06:	f000 fe93 	bl	8008c30 <_Balloc>
 8007f0a:	2d0e      	cmp	r5, #14
 8007f0c:	9009      	str	r0, [sp, #36]	; 0x24
 8007f0e:	6420      	str	r0, [r4, #64]	; 0x40
 8007f10:	f63f ad55 	bhi.w	80079be <_dtoa_r+0x226>
 8007f14:	2f00      	cmp	r7, #0
 8007f16:	f43f ad52 	beq.w	80079be <_dtoa_r+0x226>
 8007f1a:	ed9d 7b00 	vldr	d7, [sp]
 8007f1e:	9905      	ldr	r1, [sp, #20]
 8007f20:	2900      	cmp	r1, #0
 8007f22:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8007f26:	f340 8223 	ble.w	8008370 <_dtoa_r+0xbd8>
 8007f2a:	4bb7      	ldr	r3, [pc, #732]	; (8008208 <_dtoa_r+0xa70>)
 8007f2c:	f001 020f 	and.w	r2, r1, #15
 8007f30:	110d      	asrs	r5, r1, #4
 8007f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f36:	06e9      	lsls	r1, r5, #27
 8007f38:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007f3c:	f140 81d2 	bpl.w	80082e4 <_dtoa_r+0xb4c>
 8007f40:	4bb2      	ldr	r3, [pc, #712]	; (800820c <_dtoa_r+0xa74>)
 8007f42:	ec51 0b17 	vmov	r0, r1, d7
 8007f46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f4a:	f7fc ff97 	bl	8004e7c <__aeabi_ddiv>
 8007f4e:	e9cd 0100 	strd	r0, r1, [sp]
 8007f52:	f005 050f 	and.w	r5, r5, #15
 8007f56:	f04f 0803 	mov.w	r8, #3
 8007f5a:	b18d      	cbz	r5, 8007f80 <_dtoa_r+0x7e8>
 8007f5c:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 800820c <_dtoa_r+0xa74>
 8007f60:	4630      	mov	r0, r6
 8007f62:	4639      	mov	r1, r7
 8007f64:	07ea      	lsls	r2, r5, #31
 8007f66:	d505      	bpl.n	8007f74 <_dtoa_r+0x7dc>
 8007f68:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007f6c:	f7fc fe5c 	bl	8004c28 <__aeabi_dmul>
 8007f70:	f108 0801 	add.w	r8, r8, #1
 8007f74:	106d      	asrs	r5, r5, #1
 8007f76:	f109 0908 	add.w	r9, r9, #8
 8007f7a:	d1f3      	bne.n	8007f64 <_dtoa_r+0x7cc>
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	460f      	mov	r7, r1
 8007f80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f84:	4632      	mov	r2, r6
 8007f86:	463b      	mov	r3, r7
 8007f88:	f7fc ff78 	bl	8004e7c <__aeabi_ddiv>
 8007f8c:	e9cd 0100 	strd	r0, r1, [sp]
 8007f90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f92:	b143      	cbz	r3, 8007fa6 <_dtoa_r+0x80e>
 8007f94:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	4b9d      	ldr	r3, [pc, #628]	; (8008210 <_dtoa_r+0xa78>)
 8007f9c:	f7fd fc42 	bl	8005824 <__aeabi_dcmplt>
 8007fa0:	2800      	cmp	r0, #0
 8007fa2:	f040 82ae 	bne.w	8008502 <_dtoa_r+0xd6a>
 8007fa6:	4640      	mov	r0, r8
 8007fa8:	f7fc fdd8 	bl	8004b5c <__aeabi_i2d>
 8007fac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007fb0:	f7fc fe3a 	bl	8004c28 <__aeabi_dmul>
 8007fb4:	4b97      	ldr	r3, [pc, #604]	; (8008214 <_dtoa_r+0xa7c>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f7fc fc84 	bl	80048c4 <__adddf3>
 8007fbc:	9b08      	ldr	r3, [sp, #32]
 8007fbe:	4606      	mov	r6, r0
 8007fc0:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	f000 8162 	beq.w	800828e <_dtoa_r+0xaf6>
 8007fca:	9b05      	ldr	r3, [sp, #20]
 8007fcc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007fd0:	9314      	str	r3, [sp, #80]	; 0x50
 8007fd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	f000 8223 	beq.w	8008420 <_dtoa_r+0xc88>
 8007fda:	4b8b      	ldr	r3, [pc, #556]	; (8008208 <_dtoa_r+0xa70>)
 8007fdc:	498e      	ldr	r1, [pc, #568]	; (8008218 <_dtoa_r+0xa80>)
 8007fde:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007fe2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007fe6:	2000      	movs	r0, #0
 8007fe8:	f7fc ff48 	bl	8004e7c <__aeabi_ddiv>
 8007fec:	4632      	mov	r2, r6
 8007fee:	463b      	mov	r3, r7
 8007ff0:	f7fc fc66 	bl	80048c0 <__aeabi_dsub>
 8007ff4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007ff8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8007ffc:	4639      	mov	r1, r7
 8007ffe:	4630      	mov	r0, r6
 8008000:	f7fd fc38 	bl	8005874 <__aeabi_d2iz>
 8008004:	4605      	mov	r5, r0
 8008006:	f7fc fda9 	bl	8004b5c <__aeabi_i2d>
 800800a:	3530      	adds	r5, #48	; 0x30
 800800c:	4602      	mov	r2, r0
 800800e:	460b      	mov	r3, r1
 8008010:	4630      	mov	r0, r6
 8008012:	4639      	mov	r1, r7
 8008014:	f7fc fc54 	bl	80048c0 <__aeabi_dsub>
 8008018:	fa5f f885 	uxtb.w	r8, r5
 800801c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800801e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008022:	f885 8000 	strb.w	r8, [r5]
 8008026:	4606      	mov	r6, r0
 8008028:	460f      	mov	r7, r1
 800802a:	3501      	adds	r5, #1
 800802c:	f7fd fbfa 	bl	8005824 <__aeabi_dcmplt>
 8008030:	2800      	cmp	r0, #0
 8008032:	f040 82a7 	bne.w	8008584 <_dtoa_r+0xdec>
 8008036:	4632      	mov	r2, r6
 8008038:	463b      	mov	r3, r7
 800803a:	2000      	movs	r0, #0
 800803c:	4974      	ldr	r1, [pc, #464]	; (8008210 <_dtoa_r+0xa78>)
 800803e:	f7fc fc3f 	bl	80048c0 <__aeabi_dsub>
 8008042:	4602      	mov	r2, r0
 8008044:	460b      	mov	r3, r1
 8008046:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800804a:	f7fd fc09 	bl	8005860 <__aeabi_dcmpgt>
 800804e:	2800      	cmp	r0, #0
 8008050:	f040 82ad 	bne.w	80085ae <_dtoa_r+0xe16>
 8008054:	f1b9 0f01 	cmp.w	r9, #1
 8008058:	f340 8184 	ble.w	8008364 <_dtoa_r+0xbcc>
 800805c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800805e:	f8cd b000 	str.w	fp, [sp]
 8008062:	f8cd a054 	str.w	sl, [sp, #84]	; 0x54
 8008066:	4499      	add	r9, r3
 8008068:	46a0      	mov	r8, r4
 800806a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 800806e:	e00d      	b.n	800808c <_dtoa_r+0x8f4>
 8008070:	2000      	movs	r0, #0
 8008072:	4967      	ldr	r1, [pc, #412]	; (8008210 <_dtoa_r+0xa78>)
 8008074:	f7fc fc24 	bl	80048c0 <__aeabi_dsub>
 8008078:	4652      	mov	r2, sl
 800807a:	465b      	mov	r3, fp
 800807c:	f7fd fbd2 	bl	8005824 <__aeabi_dcmplt>
 8008080:	2800      	cmp	r0, #0
 8008082:	f040 828f 	bne.w	80085a4 <_dtoa_r+0xe0c>
 8008086:	454d      	cmp	r5, r9
 8008088:	f000 8167 	beq.w	800835a <_dtoa_r+0xbc2>
 800808c:	4650      	mov	r0, sl
 800808e:	4659      	mov	r1, fp
 8008090:	2200      	movs	r2, #0
 8008092:	4b62      	ldr	r3, [pc, #392]	; (800821c <_dtoa_r+0xa84>)
 8008094:	f7fc fdc8 	bl	8004c28 <__aeabi_dmul>
 8008098:	2200      	movs	r2, #0
 800809a:	4b60      	ldr	r3, [pc, #384]	; (800821c <_dtoa_r+0xa84>)
 800809c:	4682      	mov	sl, r0
 800809e:	468b      	mov	fp, r1
 80080a0:	4630      	mov	r0, r6
 80080a2:	4639      	mov	r1, r7
 80080a4:	f7fc fdc0 	bl	8004c28 <__aeabi_dmul>
 80080a8:	460f      	mov	r7, r1
 80080aa:	4606      	mov	r6, r0
 80080ac:	f7fd fbe2 	bl	8005874 <__aeabi_d2iz>
 80080b0:	4604      	mov	r4, r0
 80080b2:	f7fc fd53 	bl	8004b5c <__aeabi_i2d>
 80080b6:	4602      	mov	r2, r0
 80080b8:	460b      	mov	r3, r1
 80080ba:	4630      	mov	r0, r6
 80080bc:	4639      	mov	r1, r7
 80080be:	f7fc fbff 	bl	80048c0 <__aeabi_dsub>
 80080c2:	3430      	adds	r4, #48	; 0x30
 80080c4:	b2e4      	uxtb	r4, r4
 80080c6:	4652      	mov	r2, sl
 80080c8:	465b      	mov	r3, fp
 80080ca:	f805 4b01 	strb.w	r4, [r5], #1
 80080ce:	4606      	mov	r6, r0
 80080d0:	460f      	mov	r7, r1
 80080d2:	f7fd fba7 	bl	8005824 <__aeabi_dcmplt>
 80080d6:	4632      	mov	r2, r6
 80080d8:	463b      	mov	r3, r7
 80080da:	2800      	cmp	r0, #0
 80080dc:	d0c8      	beq.n	8008070 <_dtoa_r+0x8d8>
 80080de:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80080e0:	f8dd b000 	ldr.w	fp, [sp]
 80080e4:	9305      	str	r3, [sp, #20]
 80080e6:	4644      	mov	r4, r8
 80080e8:	e52d      	b.n	8007b46 <_dtoa_r+0x3ae>
 80080ea:	2300      	movs	r3, #0
 80080ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80080ee:	9b05      	ldr	r3, [sp, #20]
 80080f0:	4453      	add	r3, sl
 80080f2:	930e      	str	r3, [sp, #56]	; 0x38
 80080f4:	3301      	adds	r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	9308      	str	r3, [sp, #32]
 80080fa:	f340 8101 	ble.w	8008300 <_dtoa_r+0xb68>
 80080fe:	9d08      	ldr	r5, [sp, #32]
 8008100:	462e      	mov	r6, r5
 8008102:	e6f0      	b.n	8007ee6 <_dtoa_r+0x74e>
 8008104:	2300      	movs	r3, #0
 8008106:	930b      	str	r3, [sp, #44]	; 0x2c
 8008108:	e6e3      	b.n	8007ed2 <_dtoa_r+0x73a>
 800810a:	9b08      	ldr	r3, [sp, #32]
 800810c:	2b00      	cmp	r3, #0
 800810e:	f73f ac67 	bgt.w	80079e0 <_dtoa_r+0x248>
 8008112:	f040 80d4 	bne.w	80082be <_dtoa_r+0xb26>
 8008116:	4640      	mov	r0, r8
 8008118:	2200      	movs	r2, #0
 800811a:	4b41      	ldr	r3, [pc, #260]	; (8008220 <_dtoa_r+0xa88>)
 800811c:	4649      	mov	r1, r9
 800811e:	f7fc fd83 	bl	8004c28 <__aeabi_dmul>
 8008122:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008126:	f7fd fb91 	bl	800584c <__aeabi_dcmpge>
 800812a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800812e:	4646      	mov	r6, r8
 8008130:	2800      	cmp	r0, #0
 8008132:	f000 808b 	beq.w	800824c <_dtoa_r+0xab4>
 8008136:	ea6f 030a 	mvn.w	r3, sl
 800813a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800813c:	9305      	str	r3, [sp, #20]
 800813e:	4641      	mov	r1, r8
 8008140:	4620      	mov	r0, r4
 8008142:	f000 fd9b 	bl	8008c7c <_Bfree>
 8008146:	2e00      	cmp	r6, #0
 8008148:	f47f ae2b 	bne.w	8007da2 <_dtoa_r+0x60a>
 800814c:	e4fb      	b.n	8007b46 <_dtoa_r+0x3ae>
 800814e:	4659      	mov	r1, fp
 8008150:	4620      	mov	r0, r4
 8008152:	f000 fed1 	bl	8008ef8 <__pow5mult>
 8008156:	4683      	mov	fp, r0
 8008158:	e554      	b.n	8007c04 <_dtoa_r+0x46c>
 800815a:	9b00      	ldr	r3, [sp, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	f47f ad63 	bne.w	8007c28 <_dtoa_r+0x490>
 8008162:	9b01      	ldr	r3, [sp, #4]
 8008164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008168:	2b00      	cmp	r3, #0
 800816a:	f47f ad90 	bne.w	8007c8e <_dtoa_r+0x4f6>
 800816e:	9b01      	ldr	r3, [sp, #4]
 8008170:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8008174:	0d3f      	lsrs	r7, r7, #20
 8008176:	053f      	lsls	r7, r7, #20
 8008178:	2f00      	cmp	r7, #0
 800817a:	f000 821c 	beq.w	80085b6 <_dtoa_r+0xe1e>
 800817e:	9b07      	ldr	r3, [sp, #28]
 8008180:	3301      	adds	r3, #1
 8008182:	9307      	str	r3, [sp, #28]
 8008184:	9b06      	ldr	r3, [sp, #24]
 8008186:	3301      	adds	r3, #1
 8008188:	9306      	str	r3, [sp, #24]
 800818a:	f04f 0901 	mov.w	r9, #1
 800818e:	e580      	b.n	8007c92 <_dtoa_r+0x4fa>
 8008190:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008192:	2a00      	cmp	r2, #0
 8008194:	f000 81a7 	beq.w	80084e6 <_dtoa_r+0xd4e>
 8008198:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800819c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800819e:	9d07      	ldr	r5, [sp, #28]
 80081a0:	e4f9      	b.n	8007b96 <_dtoa_r+0x3fe>
 80081a2:	f000 fd75 	bl	8008c90 <__multadd>
 80081a6:	4657      	mov	r7, sl
 80081a8:	4606      	mov	r6, r0
 80081aa:	4681      	mov	r9, r0
 80081ac:	e62f      	b.n	8007e0e <_dtoa_r+0x676>
 80081ae:	4601      	mov	r1, r0
 80081b0:	4620      	mov	r0, r4
 80081b2:	f8cd c000 	str.w	ip, [sp]
 80081b6:	f000 fd61 	bl	8008c7c <_Bfree>
 80081ba:	2201      	movs	r2, #1
 80081bc:	f8dd c000 	ldr.w	ip, [sp]
 80081c0:	e652      	b.n	8007e68 <_dtoa_r+0x6d0>
 80081c2:	4658      	mov	r0, fp
 80081c4:	4641      	mov	r1, r8
 80081c6:	f000 ff3d 	bl	8009044 <__mcmp>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	f6bf ad8f 	bge.w	8007cee <_dtoa_r+0x556>
 80081d0:	9f05      	ldr	r7, [sp, #20]
 80081d2:	4659      	mov	r1, fp
 80081d4:	2300      	movs	r3, #0
 80081d6:	4620      	mov	r0, r4
 80081d8:	220a      	movs	r2, #10
 80081da:	3f01      	subs	r7, #1
 80081dc:	9705      	str	r7, [sp, #20]
 80081de:	f000 fd57 	bl	8008c90 <__multadd>
 80081e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80081e4:	4683      	mov	fp, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f47f adee 	bne.w	8007dc8 <_dtoa_r+0x630>
 80081ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f340 81f5 	ble.w	80085de <_dtoa_r+0xe46>
 80081f4:	9308      	str	r3, [sp, #32]
 80081f6:	e581      	b.n	8007cfc <_dtoa_r+0x564>
 80081f8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80081fa:	f7ff bb04 	b.w	8007806 <_dtoa_r+0x6e>
 80081fe:	9b00      	ldr	r3, [sp, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	f47f ad44 	bne.w	8007c8e <_dtoa_r+0x4f6>
 8008206:	e7ac      	b.n	8008162 <_dtoa_r+0x9ca>
 8008208:	08009fb8 	.word	0x08009fb8
 800820c:	0800a090 	.word	0x0800a090
 8008210:	3ff00000 	.word	0x3ff00000
 8008214:	401c0000 	.word	0x401c0000
 8008218:	3fe00000 	.word	0x3fe00000
 800821c:	40240000 	.word	0x40240000
 8008220:	40140000 	.word	0x40140000
 8008224:	9b03      	ldr	r3, [sp, #12]
 8008226:	2b02      	cmp	r3, #2
 8008228:	f77f ad65 	ble.w	8007cf6 <_dtoa_r+0x55e>
 800822c:	9b08      	ldr	r3, [sp, #32]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d181      	bne.n	8008136 <_dtoa_r+0x99e>
 8008232:	4641      	mov	r1, r8
 8008234:	2205      	movs	r2, #5
 8008236:	4620      	mov	r0, r4
 8008238:	f000 fd2a 	bl	8008c90 <__multadd>
 800823c:	4680      	mov	r8, r0
 800823e:	4641      	mov	r1, r8
 8008240:	4658      	mov	r0, fp
 8008242:	f000 feff 	bl	8009044 <__mcmp>
 8008246:	2800      	cmp	r0, #0
 8008248:	f77f af75 	ble.w	8008136 <_dtoa_r+0x99e>
 800824c:	9a05      	ldr	r2, [sp, #20]
 800824e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008250:	2331      	movs	r3, #49	; 0x31
 8008252:	3201      	adds	r2, #1
 8008254:	9205      	str	r2, [sp, #20]
 8008256:	700b      	strb	r3, [r1, #0]
 8008258:	1c4d      	adds	r5, r1, #1
 800825a:	e770      	b.n	800813e <_dtoa_r+0x9a6>
 800825c:	9a05      	ldr	r2, [sp, #20]
 800825e:	3201      	adds	r2, #1
 8008260:	9205      	str	r2, [sp, #20]
 8008262:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008264:	2331      	movs	r3, #49	; 0x31
 8008266:	7013      	strb	r3, [r2, #0]
 8008268:	e58b      	b.n	8007d82 <_dtoa_r+0x5ea>
 800826a:	f8dd b000 	ldr.w	fp, [sp]
 800826e:	9c03      	ldr	r4, [sp, #12]
 8008270:	e469      	b.n	8007b46 <_dtoa_r+0x3ae>
 8008272:	4640      	mov	r0, r8
 8008274:	f7fc fc72 	bl	8004b5c <__aeabi_i2d>
 8008278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800827c:	f7fc fcd4 	bl	8004c28 <__aeabi_dmul>
 8008280:	2200      	movs	r2, #0
 8008282:	4bc2      	ldr	r3, [pc, #776]	; (800858c <_dtoa_r+0xdf4>)
 8008284:	f7fc fb1e 	bl	80048c4 <__adddf3>
 8008288:	4606      	mov	r6, r0
 800828a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800828e:	2200      	movs	r2, #0
 8008290:	4bbf      	ldr	r3, [pc, #764]	; (8008590 <_dtoa_r+0xdf8>)
 8008292:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008296:	f7fc fb13 	bl	80048c0 <__aeabi_dsub>
 800829a:	4632      	mov	r2, r6
 800829c:	463b      	mov	r3, r7
 800829e:	4680      	mov	r8, r0
 80082a0:	4689      	mov	r9, r1
 80082a2:	f7fd fadd 	bl	8005860 <__aeabi_dcmpgt>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	f040 80b6 	bne.w	8008418 <_dtoa_r+0xc80>
 80082ac:	4632      	mov	r2, r6
 80082ae:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80082b2:	4640      	mov	r0, r8
 80082b4:	4649      	mov	r1, r9
 80082b6:	f7fd fab5 	bl	8005824 <__aeabi_dcmplt>
 80082ba:	2800      	cmp	r0, #0
 80082bc:	d052      	beq.n	8008364 <_dtoa_r+0xbcc>
 80082be:	f04f 0800 	mov.w	r8, #0
 80082c2:	4646      	mov	r6, r8
 80082c4:	e737      	b.n	8008136 <_dtoa_r+0x99e>
 80082c6:	4659      	mov	r1, fp
 80082c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80082ca:	4620      	mov	r0, r4
 80082cc:	f000 fe14 	bl	8008ef8 <__pow5mult>
 80082d0:	4683      	mov	fp, r0
 80082d2:	e497      	b.n	8007c04 <_dtoa_r+0x46c>
 80082d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082d8:	970a      	str	r7, [sp, #40]	; 0x28
 80082da:	1afb      	subs	r3, r7, r3
 80082dc:	441a      	add	r2, r3
 80082de:	920c      	str	r2, [sp, #48]	; 0x30
 80082e0:	2700      	movs	r7, #0
 80082e2:	e452      	b.n	8007b8a <_dtoa_r+0x3f2>
 80082e4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80082e8:	f04f 0802 	mov.w	r8, #2
 80082ec:	ed8d 7b00 	vstr	d7, [sp]
 80082f0:	e633      	b.n	8007f5a <_dtoa_r+0x7c2>
 80082f2:	2501      	movs	r5, #1
 80082f4:	950e      	str	r5, [sp, #56]	; 0x38
 80082f6:	9508      	str	r5, [sp, #32]
 80082f8:	46aa      	mov	sl, r5
 80082fa:	2100      	movs	r1, #0
 80082fc:	6461      	str	r1, [r4, #68]	; 0x44
 80082fe:	e601      	b.n	8007f04 <_dtoa_r+0x76c>
 8008300:	461d      	mov	r5, r3
 8008302:	e7fa      	b.n	80082fa <_dtoa_r+0xb62>
 8008304:	2a00      	cmp	r2, #0
 8008306:	dd15      	ble.n	8008334 <_dtoa_r+0xb9c>
 8008308:	4659      	mov	r1, fp
 800830a:	2201      	movs	r2, #1
 800830c:	4620      	mov	r0, r4
 800830e:	f8cd c000 	str.w	ip, [sp]
 8008312:	f000 fe41 	bl	8008f98 <__lshift>
 8008316:	4641      	mov	r1, r8
 8008318:	4683      	mov	fp, r0
 800831a:	f000 fe93 	bl	8009044 <__mcmp>
 800831e:	2800      	cmp	r0, #0
 8008320:	f8dd c000 	ldr.w	ip, [sp]
 8008324:	f340 8154 	ble.w	80085d0 <_dtoa_r+0xe38>
 8008328:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 800832c:	f000 8111 	beq.w	8008552 <_dtoa_r+0xdba>
 8008330:	f10c 0c01 	add.w	ip, ip, #1
 8008334:	46b2      	mov	sl, r6
 8008336:	f887 c000 	strb.w	ip, [r7]
 800833a:	1c7d      	adds	r5, r7, #1
 800833c:	464e      	mov	r6, r9
 800833e:	e520      	b.n	8007d82 <_dtoa_r+0x5ea>
 8008340:	d104      	bne.n	800834c <_dtoa_r+0xbb4>
 8008342:	f01c 0f01 	tst.w	ip, #1
 8008346:	d001      	beq.n	800834c <_dtoa_r+0xbb4>
 8008348:	e50b      	b.n	8007d62 <_dtoa_r+0x5ca>
 800834a:	4615      	mov	r5, r2
 800834c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008350:	2b30      	cmp	r3, #48	; 0x30
 8008352:	f105 32ff 	add.w	r2, r5, #4294967295
 8008356:	d0f8      	beq.n	800834a <_dtoa_r+0xbb2>
 8008358:	e513      	b.n	8007d82 <_dtoa_r+0x5ea>
 800835a:	f8dd b000 	ldr.w	fp, [sp]
 800835e:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8008362:	4644      	mov	r4, r8
 8008364:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008368:	e9cd 2300 	strd	r2, r3, [sp]
 800836c:	f7ff bb27 	b.w	80079be <_dtoa_r+0x226>
 8008370:	9b05      	ldr	r3, [sp, #20]
 8008372:	425d      	negs	r5, r3
 8008374:	2d00      	cmp	r5, #0
 8008376:	f000 80bd 	beq.w	80084f4 <_dtoa_r+0xd5c>
 800837a:	4b86      	ldr	r3, [pc, #536]	; (8008594 <_dtoa_r+0xdfc>)
 800837c:	f005 020f 	and.w	r2, r5, #15
 8008380:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008388:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800838c:	f7fc fc4c 	bl	8004c28 <__aeabi_dmul>
 8008390:	112d      	asrs	r5, r5, #4
 8008392:	e9cd 0100 	strd	r0, r1, [sp]
 8008396:	f000 8127 	beq.w	80085e8 <_dtoa_r+0xe50>
 800839a:	4e7f      	ldr	r6, [pc, #508]	; (8008598 <_dtoa_r+0xe00>)
 800839c:	f04f 0802 	mov.w	r8, #2
 80083a0:	07eb      	lsls	r3, r5, #31
 80083a2:	d505      	bpl.n	80083b0 <_dtoa_r+0xc18>
 80083a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80083a8:	f7fc fc3e 	bl	8004c28 <__aeabi_dmul>
 80083ac:	f108 0801 	add.w	r8, r8, #1
 80083b0:	106d      	asrs	r5, r5, #1
 80083b2:	f106 0608 	add.w	r6, r6, #8
 80083b6:	d1f3      	bne.n	80083a0 <_dtoa_r+0xc08>
 80083b8:	e9cd 0100 	strd	r0, r1, [sp]
 80083bc:	e5e8      	b.n	8007f90 <_dtoa_r+0x7f8>
 80083be:	9a05      	ldr	r2, [sp, #20]
 80083c0:	3201      	adds	r2, #1
 80083c2:	9205      	str	r2, [sp, #20]
 80083c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083c6:	2330      	movs	r3, #48	; 0x30
 80083c8:	7013      	strb	r3, [r2, #0]
 80083ca:	2331      	movs	r3, #49	; 0x31
 80083cc:	7013      	strb	r3, [r2, #0]
 80083ce:	f7ff bbba 	b.w	8007b46 <_dtoa_r+0x3ae>
 80083d2:	6871      	ldr	r1, [r6, #4]
 80083d4:	4620      	mov	r0, r4
 80083d6:	f000 fc2b 	bl	8008c30 <_Balloc>
 80083da:	6933      	ldr	r3, [r6, #16]
 80083dc:	1c9a      	adds	r2, r3, #2
 80083de:	4605      	mov	r5, r0
 80083e0:	0092      	lsls	r2, r2, #2
 80083e2:	f106 010c 	add.w	r1, r6, #12
 80083e6:	300c      	adds	r0, #12
 80083e8:	f7fd f922 	bl	8005630 <memcpy>
 80083ec:	4620      	mov	r0, r4
 80083ee:	4629      	mov	r1, r5
 80083f0:	2201      	movs	r2, #1
 80083f2:	f000 fdd1 	bl	8008f98 <__lshift>
 80083f6:	4681      	mov	r9, r0
 80083f8:	e4ff      	b.n	8007dfa <_dtoa_r+0x662>
 80083fa:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80083fe:	f000 80a8 	beq.w	8008552 <_dtoa_r+0xdba>
 8008402:	f10c 0c01 	add.w	ip, ip, #1
 8008406:	46b2      	mov	sl, r6
 8008408:	f887 c000 	strb.w	ip, [r7]
 800840c:	1c7d      	adds	r5, r7, #1
 800840e:	464e      	mov	r6, r9
 8008410:	e4b7      	b.n	8007d82 <_dtoa_r+0x5ea>
 8008412:	46b2      	mov	sl, r6
 8008414:	464e      	mov	r6, r9
 8008416:	e494      	b.n	8007d42 <_dtoa_r+0x5aa>
 8008418:	f04f 0800 	mov.w	r8, #0
 800841c:	4646      	mov	r6, r8
 800841e:	e715      	b.n	800824c <_dtoa_r+0xab4>
 8008420:	495c      	ldr	r1, [pc, #368]	; (8008594 <_dtoa_r+0xdfc>)
 8008422:	f109 33ff 	add.w	r3, r9, #4294967295
 8008426:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800842a:	4632      	mov	r2, r6
 800842c:	9315      	str	r3, [sp, #84]	; 0x54
 800842e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008432:	463b      	mov	r3, r7
 8008434:	f7fc fbf8 	bl	8004c28 <__aeabi_dmul>
 8008438:	e9dd 6700 	ldrd	r6, r7, [sp]
 800843c:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8008440:	4639      	mov	r1, r7
 8008442:	4630      	mov	r0, r6
 8008444:	f7fd fa16 	bl	8005874 <__aeabi_d2iz>
 8008448:	4605      	mov	r5, r0
 800844a:	f7fc fb87 	bl	8004b5c <__aeabi_i2d>
 800844e:	4602      	mov	r2, r0
 8008450:	460b      	mov	r3, r1
 8008452:	4630      	mov	r0, r6
 8008454:	4639      	mov	r1, r7
 8008456:	f7fc fa33 	bl	80048c0 <__aeabi_dsub>
 800845a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800845c:	3530      	adds	r5, #48	; 0x30
 800845e:	f1b9 0f01 	cmp.w	r9, #1
 8008462:	7015      	strb	r5, [r2, #0]
 8008464:	4606      	mov	r6, r0
 8008466:	460f      	mov	r7, r1
 8008468:	f102 0501 	add.w	r5, r2, #1
 800846c:	d023      	beq.n	80084b6 <_dtoa_r+0xd1e>
 800846e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008470:	f8cd b000 	str.w	fp, [sp]
 8008474:	444b      	add	r3, r9
 8008476:	4698      	mov	r8, r3
 8008478:	46a9      	mov	r9, r5
 800847a:	46ab      	mov	fp, r5
 800847c:	2200      	movs	r2, #0
 800847e:	4b47      	ldr	r3, [pc, #284]	; (800859c <_dtoa_r+0xe04>)
 8008480:	f7fc fbd2 	bl	8004c28 <__aeabi_dmul>
 8008484:	460f      	mov	r7, r1
 8008486:	4606      	mov	r6, r0
 8008488:	f7fd f9f4 	bl	8005874 <__aeabi_d2iz>
 800848c:	4605      	mov	r5, r0
 800848e:	f7fc fb65 	bl	8004b5c <__aeabi_i2d>
 8008492:	3530      	adds	r5, #48	; 0x30
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	4630      	mov	r0, r6
 800849a:	4639      	mov	r1, r7
 800849c:	f7fc fa10 	bl	80048c0 <__aeabi_dsub>
 80084a0:	f809 5b01 	strb.w	r5, [r9], #1
 80084a4:	45c1      	cmp	r9, r8
 80084a6:	d1e9      	bne.n	800847c <_dtoa_r+0xce4>
 80084a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80084aa:	465d      	mov	r5, fp
 80084ac:	f8dd b000 	ldr.w	fp, [sp]
 80084b0:	4606      	mov	r6, r0
 80084b2:	460f      	mov	r7, r1
 80084b4:	441d      	add	r5, r3
 80084b6:	2200      	movs	r2, #0
 80084b8:	4b39      	ldr	r3, [pc, #228]	; (80085a0 <_dtoa_r+0xe08>)
 80084ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80084be:	f7fc fa01 	bl	80048c4 <__adddf3>
 80084c2:	4632      	mov	r2, r6
 80084c4:	463b      	mov	r3, r7
 80084c6:	f7fd f9ad 	bl	8005824 <__aeabi_dcmplt>
 80084ca:	2800      	cmp	r0, #0
 80084cc:	d047      	beq.n	800855e <_dtoa_r+0xdc6>
 80084ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80084d0:	9305      	str	r3, [sp, #20]
 80084d2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80084d6:	f7ff bb24 	b.w	8007b22 <_dtoa_r+0x38a>
 80084da:	9b07      	ldr	r3, [sp, #28]
 80084dc:	9a08      	ldr	r2, [sp, #32]
 80084de:	1a9d      	subs	r5, r3, r2
 80084e0:	2300      	movs	r3, #0
 80084e2:	f7ff bb58 	b.w	8007b96 <_dtoa_r+0x3fe>
 80084e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084e8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80084ea:	9d07      	ldr	r5, [sp, #28]
 80084ec:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80084f0:	f7ff bb51 	b.w	8007b96 <_dtoa_r+0x3fe>
 80084f4:	ed9d 7b10 	vldr	d7, [sp, #64]	; 0x40
 80084f8:	f04f 0802 	mov.w	r8, #2
 80084fc:	ed8d 7b00 	vstr	d7, [sp]
 8008500:	e546      	b.n	8007f90 <_dtoa_r+0x7f8>
 8008502:	9b08      	ldr	r3, [sp, #32]
 8008504:	2b00      	cmp	r3, #0
 8008506:	f43f aeb4 	beq.w	8008272 <_dtoa_r+0xada>
 800850a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800850c:	2d00      	cmp	r5, #0
 800850e:	f77f af29 	ble.w	8008364 <_dtoa_r+0xbcc>
 8008512:	2200      	movs	r2, #0
 8008514:	4b21      	ldr	r3, [pc, #132]	; (800859c <_dtoa_r+0xe04>)
 8008516:	e9dd 0100 	ldrd	r0, r1, [sp]
 800851a:	f7fc fb85 	bl	8004c28 <__aeabi_dmul>
 800851e:	4606      	mov	r6, r0
 8008520:	460f      	mov	r7, r1
 8008522:	f108 0001 	add.w	r0, r8, #1
 8008526:	e9cd 6700 	strd	r6, r7, [sp]
 800852a:	f7fc fb17 	bl	8004b5c <__aeabi_i2d>
 800852e:	4602      	mov	r2, r0
 8008530:	460b      	mov	r3, r1
 8008532:	4630      	mov	r0, r6
 8008534:	4639      	mov	r1, r7
 8008536:	f7fc fb77 	bl	8004c28 <__aeabi_dmul>
 800853a:	4b14      	ldr	r3, [pc, #80]	; (800858c <_dtoa_r+0xdf4>)
 800853c:	2200      	movs	r2, #0
 800853e:	f7fc f9c1 	bl	80048c4 <__adddf3>
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	3b01      	subs	r3, #1
 8008546:	4606      	mov	r6, r0
 8008548:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
 800854c:	9314      	str	r3, [sp, #80]	; 0x50
 800854e:	46a9      	mov	r9, r5
 8008550:	e53f      	b.n	8007fd2 <_dtoa_r+0x83a>
 8008552:	2239      	movs	r2, #57	; 0x39
 8008554:	46b2      	mov	sl, r6
 8008556:	703a      	strb	r2, [r7, #0]
 8008558:	464e      	mov	r6, r9
 800855a:	1c7d      	adds	r5, r7, #1
 800855c:	e403      	b.n	8007d66 <_dtoa_r+0x5ce>
 800855e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008562:	2000      	movs	r0, #0
 8008564:	490e      	ldr	r1, [pc, #56]	; (80085a0 <_dtoa_r+0xe08>)
 8008566:	f7fc f9ab 	bl	80048c0 <__aeabi_dsub>
 800856a:	4632      	mov	r2, r6
 800856c:	463b      	mov	r3, r7
 800856e:	f7fd f977 	bl	8005860 <__aeabi_dcmpgt>
 8008572:	b908      	cbnz	r0, 8008578 <_dtoa_r+0xde0>
 8008574:	e6f6      	b.n	8008364 <_dtoa_r+0xbcc>
 8008576:	4615      	mov	r5, r2
 8008578:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800857c:	2b30      	cmp	r3, #48	; 0x30
 800857e:	f105 32ff 	add.w	r2, r5, #4294967295
 8008582:	d0f8      	beq.n	8008576 <_dtoa_r+0xdde>
 8008584:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008586:	9305      	str	r3, [sp, #20]
 8008588:	f7ff badd 	b.w	8007b46 <_dtoa_r+0x3ae>
 800858c:	401c0000 	.word	0x401c0000
 8008590:	40140000 	.word	0x40140000
 8008594:	08009fb8 	.word	0x08009fb8
 8008598:	0800a090 	.word	0x0800a090
 800859c:	40240000 	.word	0x40240000
 80085a0:	3fe00000 	.word	0x3fe00000
 80085a4:	4643      	mov	r3, r8
 80085a6:	f8dd b000 	ldr.w	fp, [sp]
 80085aa:	46a0      	mov	r8, r4
 80085ac:	461c      	mov	r4, r3
 80085ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80085b0:	9305      	str	r3, [sp, #20]
 80085b2:	f7ff bab6 	b.w	8007b22 <_dtoa_r+0x38a>
 80085b6:	46b9      	mov	r9, r7
 80085b8:	f7ff bb6b 	b.w	8007c92 <_dtoa_r+0x4fa>
 80085bc:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
 80085c0:	d0c7      	beq.n	8008552 <_dtoa_r+0xdba>
 80085c2:	f1ba 0f00 	cmp.w	sl, #0
 80085c6:	f77f aeb5 	ble.w	8008334 <_dtoa_r+0xb9c>
 80085ca:	f105 0c31 	add.w	ip, r5, #49	; 0x31
 80085ce:	e6b1      	b.n	8008334 <_dtoa_r+0xb9c>
 80085d0:	f47f aeb0 	bne.w	8008334 <_dtoa_r+0xb9c>
 80085d4:	f01c 0f01 	tst.w	ip, #1
 80085d8:	f43f aeac 	beq.w	8008334 <_dtoa_r+0xb9c>
 80085dc:	e6a4      	b.n	8008328 <_dtoa_r+0xb90>
 80085de:	9b03      	ldr	r3, [sp, #12]
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	dc04      	bgt.n	80085ee <_dtoa_r+0xe56>
 80085e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085e6:	e605      	b.n	80081f4 <_dtoa_r+0xa5c>
 80085e8:	f04f 0802 	mov.w	r8, #2
 80085ec:	e4d0      	b.n	8007f90 <_dtoa_r+0x7f8>
 80085ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085f0:	9308      	str	r3, [sp, #32]
 80085f2:	e61b      	b.n	800822c <_dtoa_r+0xa94>
 80085f4:	9b03      	ldr	r3, [sp, #12]
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	dcf9      	bgt.n	80085ee <_dtoa_r+0xe56>
 80085fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80085fc:	f7ff bbef 	b.w	8007dde <_dtoa_r+0x646>
 8008600:	2500      	movs	r5, #0
 8008602:	6465      	str	r5, [r4, #68]	; 0x44
 8008604:	4629      	mov	r1, r5
 8008606:	4620      	mov	r0, r4
 8008608:	f000 fb12 	bl	8008c30 <_Balloc>
 800860c:	f04f 33ff 	mov.w	r3, #4294967295
 8008610:	9308      	str	r3, [sp, #32]
 8008612:	930e      	str	r3, [sp, #56]	; 0x38
 8008614:	2301      	movs	r3, #1
 8008616:	9009      	str	r0, [sp, #36]	; 0x24
 8008618:	46aa      	mov	sl, r5
 800861a:	6420      	str	r0, [r4, #64]	; 0x40
 800861c:	930b      	str	r3, [sp, #44]	; 0x2c
 800861e:	f7ff b9ce 	b.w	80079be <_dtoa_r+0x226>
 8008622:	f43f ab4e 	beq.w	8007cc2 <_dtoa_r+0x52a>
 8008626:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800862a:	f7ff bb43 	b.w	8007cb4 <_dtoa_r+0x51c>
 800862e:	2301      	movs	r3, #1
 8008630:	930b      	str	r3, [sp, #44]	; 0x2c
 8008632:	e55c      	b.n	80080ee <_dtoa_r+0x956>
 8008634:	2701      	movs	r7, #1
 8008636:	f7ff b98d 	b.w	8007954 <_dtoa_r+0x1bc>
 800863a:	bf00      	nop

0800863c <__libc_fini_array>:
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4b08      	ldr	r3, [pc, #32]	; (8008660 <__libc_fini_array+0x24>)
 8008640:	4d08      	ldr	r5, [pc, #32]	; (8008664 <__libc_fini_array+0x28>)
 8008642:	1aed      	subs	r5, r5, r3
 8008644:	10ac      	asrs	r4, r5, #2
 8008646:	bf18      	it	ne
 8008648:	18ed      	addne	r5, r5, r3
 800864a:	d005      	beq.n	8008658 <__libc_fini_array+0x1c>
 800864c:	3c01      	subs	r4, #1
 800864e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008652:	4798      	blx	r3
 8008654:	2c00      	cmp	r4, #0
 8008656:	d1f9      	bne.n	800864c <__libc_fini_array+0x10>
 8008658:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800865c:	f001 bd32 	b.w	800a0c4 <_fini>
 8008660:	0800a0e0 	.word	0x0800a0e0
 8008664:	0800a0e4 	.word	0x0800a0e4

08008668 <_localeconv_r>:
 8008668:	4800      	ldr	r0, [pc, #0]	; (800866c <_localeconv_r+0x4>)
 800866a:	4770      	bx	lr
 800866c:	200005fc 	.word	0x200005fc

08008670 <_malloc_r>:
 8008670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008674:	f101 050b 	add.w	r5, r1, #11
 8008678:	2d16      	cmp	r5, #22
 800867a:	b083      	sub	sp, #12
 800867c:	4606      	mov	r6, r0
 800867e:	d927      	bls.n	80086d0 <_malloc_r+0x60>
 8008680:	f035 0507 	bics.w	r5, r5, #7
 8008684:	f100 80b6 	bmi.w	80087f4 <_malloc_r+0x184>
 8008688:	42a9      	cmp	r1, r5
 800868a:	f200 80b3 	bhi.w	80087f4 <_malloc_r+0x184>
 800868e:	f000 facb 	bl	8008c28 <__malloc_lock>
 8008692:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8008696:	d222      	bcs.n	80086de <_malloc_r+0x6e>
 8008698:	4fc2      	ldr	r7, [pc, #776]	; (80089a4 <_malloc_r+0x334>)
 800869a:	08e8      	lsrs	r0, r5, #3
 800869c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
 80086a0:	68dc      	ldr	r4, [r3, #12]
 80086a2:	429c      	cmp	r4, r3
 80086a4:	f000 81c8 	beq.w	8008a38 <_malloc_r+0x3c8>
 80086a8:	6863      	ldr	r3, [r4, #4]
 80086aa:	68e1      	ldr	r1, [r4, #12]
 80086ac:	68a5      	ldr	r5, [r4, #8]
 80086ae:	f023 0303 	bic.w	r3, r3, #3
 80086b2:	4423      	add	r3, r4
 80086b4:	4630      	mov	r0, r6
 80086b6:	685a      	ldr	r2, [r3, #4]
 80086b8:	60e9      	str	r1, [r5, #12]
 80086ba:	f042 0201 	orr.w	r2, r2, #1
 80086be:	608d      	str	r5, [r1, #8]
 80086c0:	605a      	str	r2, [r3, #4]
 80086c2:	f000 fab3 	bl	8008c2c <__malloc_unlock>
 80086c6:	3408      	adds	r4, #8
 80086c8:	4620      	mov	r0, r4
 80086ca:	b003      	add	sp, #12
 80086cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d0:	2910      	cmp	r1, #16
 80086d2:	f200 808f 	bhi.w	80087f4 <_malloc_r+0x184>
 80086d6:	f000 faa7 	bl	8008c28 <__malloc_lock>
 80086da:	2510      	movs	r5, #16
 80086dc:	e7dc      	b.n	8008698 <_malloc_r+0x28>
 80086de:	0a68      	lsrs	r0, r5, #9
 80086e0:	f000 808f 	beq.w	8008802 <_malloc_r+0x192>
 80086e4:	2804      	cmp	r0, #4
 80086e6:	f200 8154 	bhi.w	8008992 <_malloc_r+0x322>
 80086ea:	09a8      	lsrs	r0, r5, #6
 80086ec:	3038      	adds	r0, #56	; 0x38
 80086ee:	0041      	lsls	r1, r0, #1
 80086f0:	4fac      	ldr	r7, [pc, #688]	; (80089a4 <_malloc_r+0x334>)
 80086f2:	eb07 0181 	add.w	r1, r7, r1, lsl #2
 80086f6:	68cc      	ldr	r4, [r1, #12]
 80086f8:	42a1      	cmp	r1, r4
 80086fa:	d106      	bne.n	800870a <_malloc_r+0x9a>
 80086fc:	e00c      	b.n	8008718 <_malloc_r+0xa8>
 80086fe:	2a00      	cmp	r2, #0
 8008700:	f280 8082 	bge.w	8008808 <_malloc_r+0x198>
 8008704:	68e4      	ldr	r4, [r4, #12]
 8008706:	42a1      	cmp	r1, r4
 8008708:	d006      	beq.n	8008718 <_malloc_r+0xa8>
 800870a:	6863      	ldr	r3, [r4, #4]
 800870c:	f023 0303 	bic.w	r3, r3, #3
 8008710:	1b5a      	subs	r2, r3, r5
 8008712:	2a0f      	cmp	r2, #15
 8008714:	ddf3      	ble.n	80086fe <_malloc_r+0x8e>
 8008716:	3801      	subs	r0, #1
 8008718:	3001      	adds	r0, #1
 800871a:	49a2      	ldr	r1, [pc, #648]	; (80089a4 <_malloc_r+0x334>)
 800871c:	693c      	ldr	r4, [r7, #16]
 800871e:	f101 0e08 	add.w	lr, r1, #8
 8008722:	4574      	cmp	r4, lr
 8008724:	f000 817d 	beq.w	8008a22 <_malloc_r+0x3b2>
 8008728:	6863      	ldr	r3, [r4, #4]
 800872a:	f023 0303 	bic.w	r3, r3, #3
 800872e:	1b5a      	subs	r2, r3, r5
 8008730:	2a0f      	cmp	r2, #15
 8008732:	f300 8163 	bgt.w	80089fc <_malloc_r+0x38c>
 8008736:	2a00      	cmp	r2, #0
 8008738:	f8c1 e014 	str.w	lr, [r1, #20]
 800873c:	f8c1 e010 	str.w	lr, [r1, #16]
 8008740:	da73      	bge.n	800882a <_malloc_r+0x1ba>
 8008742:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008746:	f080 8139 	bcs.w	80089bc <_malloc_r+0x34c>
 800874a:	08db      	lsrs	r3, r3, #3
 800874c:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 8008750:	ea4f 0ca3 	mov.w	ip, r3, asr #2
 8008754:	684a      	ldr	r2, [r1, #4]
 8008756:	f8d8 9008 	ldr.w	r9, [r8, #8]
 800875a:	f8c4 9008 	str.w	r9, [r4, #8]
 800875e:	2301      	movs	r3, #1
 8008760:	fa03 f30c 	lsl.w	r3, r3, ip
 8008764:	4313      	orrs	r3, r2
 8008766:	f8c4 800c 	str.w	r8, [r4, #12]
 800876a:	604b      	str	r3, [r1, #4]
 800876c:	f8c8 4008 	str.w	r4, [r8, #8]
 8008770:	f8c9 400c 	str.w	r4, [r9, #12]
 8008774:	1082      	asrs	r2, r0, #2
 8008776:	2401      	movs	r4, #1
 8008778:	4094      	lsls	r4, r2
 800877a:	429c      	cmp	r4, r3
 800877c:	d862      	bhi.n	8008844 <_malloc_r+0x1d4>
 800877e:	4223      	tst	r3, r4
 8008780:	d106      	bne.n	8008790 <_malloc_r+0x120>
 8008782:	f020 0003 	bic.w	r0, r0, #3
 8008786:	0064      	lsls	r4, r4, #1
 8008788:	4223      	tst	r3, r4
 800878a:	f100 0004 	add.w	r0, r0, #4
 800878e:	d0fa      	beq.n	8008786 <_malloc_r+0x116>
 8008790:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
 8008794:	46c4      	mov	ip, r8
 8008796:	4681      	mov	r9, r0
 8008798:	f8dc 300c 	ldr.w	r3, [ip, #12]
 800879c:	459c      	cmp	ip, r3
 800879e:	d107      	bne.n	80087b0 <_malloc_r+0x140>
 80087a0:	e141      	b.n	8008a26 <_malloc_r+0x3b6>
 80087a2:	2900      	cmp	r1, #0
 80087a4:	f280 8151 	bge.w	8008a4a <_malloc_r+0x3da>
 80087a8:	68db      	ldr	r3, [r3, #12]
 80087aa:	459c      	cmp	ip, r3
 80087ac:	f000 813b 	beq.w	8008a26 <_malloc_r+0x3b6>
 80087b0:	685a      	ldr	r2, [r3, #4]
 80087b2:	f022 0203 	bic.w	r2, r2, #3
 80087b6:	1b51      	subs	r1, r2, r5
 80087b8:	290f      	cmp	r1, #15
 80087ba:	ddf2      	ble.n	80087a2 <_malloc_r+0x132>
 80087bc:	461c      	mov	r4, r3
 80087be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80087c2:	f854 8f08 	ldr.w	r8, [r4, #8]!
 80087c6:	195a      	adds	r2, r3, r5
 80087c8:	f045 0901 	orr.w	r9, r5, #1
 80087cc:	f041 0501 	orr.w	r5, r1, #1
 80087d0:	f8c3 9004 	str.w	r9, [r3, #4]
 80087d4:	4630      	mov	r0, r6
 80087d6:	f8c8 c00c 	str.w	ip, [r8, #12]
 80087da:	f8cc 8008 	str.w	r8, [ip, #8]
 80087de:	617a      	str	r2, [r7, #20]
 80087e0:	613a      	str	r2, [r7, #16]
 80087e2:	f8c2 e00c 	str.w	lr, [r2, #12]
 80087e6:	f8c2 e008 	str.w	lr, [r2, #8]
 80087ea:	6055      	str	r5, [r2, #4]
 80087ec:	5051      	str	r1, [r2, r1]
 80087ee:	f000 fa1d 	bl	8008c2c <__malloc_unlock>
 80087f2:	e769      	b.n	80086c8 <_malloc_r+0x58>
 80087f4:	2400      	movs	r4, #0
 80087f6:	230c      	movs	r3, #12
 80087f8:	4620      	mov	r0, r4
 80087fa:	6033      	str	r3, [r6, #0]
 80087fc:	b003      	add	sp, #12
 80087fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008802:	217e      	movs	r1, #126	; 0x7e
 8008804:	203f      	movs	r0, #63	; 0x3f
 8008806:	e773      	b.n	80086f0 <_malloc_r+0x80>
 8008808:	4423      	add	r3, r4
 800880a:	68e1      	ldr	r1, [r4, #12]
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	68a5      	ldr	r5, [r4, #8]
 8008810:	f042 0201 	orr.w	r2, r2, #1
 8008814:	60e9      	str	r1, [r5, #12]
 8008816:	4630      	mov	r0, r6
 8008818:	608d      	str	r5, [r1, #8]
 800881a:	605a      	str	r2, [r3, #4]
 800881c:	f000 fa06 	bl	8008c2c <__malloc_unlock>
 8008820:	3408      	adds	r4, #8
 8008822:	4620      	mov	r0, r4
 8008824:	b003      	add	sp, #12
 8008826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800882a:	4423      	add	r3, r4
 800882c:	4630      	mov	r0, r6
 800882e:	685a      	ldr	r2, [r3, #4]
 8008830:	f042 0201 	orr.w	r2, r2, #1
 8008834:	605a      	str	r2, [r3, #4]
 8008836:	f000 f9f9 	bl	8008c2c <__malloc_unlock>
 800883a:	3408      	adds	r4, #8
 800883c:	4620      	mov	r0, r4
 800883e:	b003      	add	sp, #12
 8008840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008844:	68bc      	ldr	r4, [r7, #8]
 8008846:	6863      	ldr	r3, [r4, #4]
 8008848:	f023 0803 	bic.w	r8, r3, #3
 800884c:	4545      	cmp	r5, r8
 800884e:	d804      	bhi.n	800885a <_malloc_r+0x1ea>
 8008850:	ebc5 0308 	rsb	r3, r5, r8
 8008854:	2b0f      	cmp	r3, #15
 8008856:	f300 808c 	bgt.w	8008972 <_malloc_r+0x302>
 800885a:	4b53      	ldr	r3, [pc, #332]	; (80089a8 <_malloc_r+0x338>)
 800885c:	f8df a158 	ldr.w	sl, [pc, #344]	; 80089b8 <_malloc_r+0x348>
 8008860:	681a      	ldr	r2, [r3, #0]
 8008862:	f8da 3000 	ldr.w	r3, [sl]
 8008866:	3301      	adds	r3, #1
 8008868:	442a      	add	r2, r5
 800886a:	eb04 0b08 	add.w	fp, r4, r8
 800886e:	f000 8150 	beq.w	8008b12 <_malloc_r+0x4a2>
 8008872:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008876:	320f      	adds	r2, #15
 8008878:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 800887c:	f022 020f 	bic.w	r2, r2, #15
 8008880:	4611      	mov	r1, r2
 8008882:	4630      	mov	r0, r6
 8008884:	9201      	str	r2, [sp, #4]
 8008886:	f000 fcf7 	bl	8009278 <_sbrk_r>
 800888a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800888e:	4681      	mov	r9, r0
 8008890:	9a01      	ldr	r2, [sp, #4]
 8008892:	f000 8147 	beq.w	8008b24 <_malloc_r+0x4b4>
 8008896:	4583      	cmp	fp, r0
 8008898:	f200 80ee 	bhi.w	8008a78 <_malloc_r+0x408>
 800889c:	4b43      	ldr	r3, [pc, #268]	; (80089ac <_malloc_r+0x33c>)
 800889e:	6819      	ldr	r1, [r3, #0]
 80088a0:	45cb      	cmp	fp, r9
 80088a2:	4411      	add	r1, r2
 80088a4:	6019      	str	r1, [r3, #0]
 80088a6:	f000 8142 	beq.w	8008b2e <_malloc_r+0x4be>
 80088aa:	f8da 0000 	ldr.w	r0, [sl]
 80088ae:	f8df e108 	ldr.w	lr, [pc, #264]	; 80089b8 <_malloc_r+0x348>
 80088b2:	3001      	adds	r0, #1
 80088b4:	bf1b      	ittet	ne
 80088b6:	ebcb 0b09 	rsbne	fp, fp, r9
 80088ba:	4459      	addne	r1, fp
 80088bc:	f8ce 9000 	streq.w	r9, [lr]
 80088c0:	6019      	strne	r1, [r3, #0]
 80088c2:	f019 0107 	ands.w	r1, r9, #7
 80088c6:	f000 8107 	beq.w	8008ad8 <_malloc_r+0x468>
 80088ca:	f1c1 0008 	rsb	r0, r1, #8
 80088ce:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
 80088d2:	4481      	add	r9, r0
 80088d4:	3108      	adds	r1, #8
 80088d6:	444a      	add	r2, r9
 80088d8:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80088dc:	ebc2 0a01 	rsb	sl, r2, r1
 80088e0:	4651      	mov	r1, sl
 80088e2:	4630      	mov	r0, r6
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	f000 fcc7 	bl	8009278 <_sbrk_r>
 80088ea:	1c43      	adds	r3, r0, #1
 80088ec:	9b01      	ldr	r3, [sp, #4]
 80088ee:	f000 812c 	beq.w	8008b4a <_malloc_r+0x4da>
 80088f2:	ebc9 0200 	rsb	r2, r9, r0
 80088f6:	4452      	add	r2, sl
 80088f8:	f042 0201 	orr.w	r2, r2, #1
 80088fc:	6819      	ldr	r1, [r3, #0]
 80088fe:	f8c7 9008 	str.w	r9, [r7, #8]
 8008902:	4451      	add	r1, sl
 8008904:	42bc      	cmp	r4, r7
 8008906:	f8c9 2004 	str.w	r2, [r9, #4]
 800890a:	6019      	str	r1, [r3, #0]
 800890c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 80089ac <_malloc_r+0x33c>
 8008910:	d016      	beq.n	8008940 <_malloc_r+0x2d0>
 8008912:	f1b8 0f0f 	cmp.w	r8, #15
 8008916:	f240 80ee 	bls.w	8008af6 <_malloc_r+0x486>
 800891a:	6862      	ldr	r2, [r4, #4]
 800891c:	f1a8 030c 	sub.w	r3, r8, #12
 8008920:	f023 0307 	bic.w	r3, r3, #7
 8008924:	18e0      	adds	r0, r4, r3
 8008926:	f002 0201 	and.w	r2, r2, #1
 800892a:	f04f 0e05 	mov.w	lr, #5
 800892e:	431a      	orrs	r2, r3
 8008930:	2b0f      	cmp	r3, #15
 8008932:	6062      	str	r2, [r4, #4]
 8008934:	f8c0 e004 	str.w	lr, [r0, #4]
 8008938:	f8c0 e008 	str.w	lr, [r0, #8]
 800893c:	f200 8109 	bhi.w	8008b52 <_malloc_r+0x4e2>
 8008940:	4b1b      	ldr	r3, [pc, #108]	; (80089b0 <_malloc_r+0x340>)
 8008942:	68bc      	ldr	r4, [r7, #8]
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	4291      	cmp	r1, r2
 8008948:	bf88      	it	hi
 800894a:	6019      	strhi	r1, [r3, #0]
 800894c:	4b19      	ldr	r3, [pc, #100]	; (80089b4 <_malloc_r+0x344>)
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	4291      	cmp	r1, r2
 8008952:	6862      	ldr	r2, [r4, #4]
 8008954:	bf88      	it	hi
 8008956:	6019      	strhi	r1, [r3, #0]
 8008958:	f022 0203 	bic.w	r2, r2, #3
 800895c:	4295      	cmp	r5, r2
 800895e:	eba2 0305 	sub.w	r3, r2, r5
 8008962:	d801      	bhi.n	8008968 <_malloc_r+0x2f8>
 8008964:	2b0f      	cmp	r3, #15
 8008966:	dc04      	bgt.n	8008972 <_malloc_r+0x302>
 8008968:	4630      	mov	r0, r6
 800896a:	f000 f95f 	bl	8008c2c <__malloc_unlock>
 800896e:	2400      	movs	r4, #0
 8008970:	e6aa      	b.n	80086c8 <_malloc_r+0x58>
 8008972:	1962      	adds	r2, r4, r5
 8008974:	f043 0301 	orr.w	r3, r3, #1
 8008978:	f045 0501 	orr.w	r5, r5, #1
 800897c:	6065      	str	r5, [r4, #4]
 800897e:	4630      	mov	r0, r6
 8008980:	60ba      	str	r2, [r7, #8]
 8008982:	6053      	str	r3, [r2, #4]
 8008984:	f000 f952 	bl	8008c2c <__malloc_unlock>
 8008988:	3408      	adds	r4, #8
 800898a:	4620      	mov	r0, r4
 800898c:	b003      	add	sp, #12
 800898e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008992:	2814      	cmp	r0, #20
 8008994:	d968      	bls.n	8008a68 <_malloc_r+0x3f8>
 8008996:	2854      	cmp	r0, #84	; 0x54
 8008998:	f200 8097 	bhi.w	8008aca <_malloc_r+0x45a>
 800899c:	0b28      	lsrs	r0, r5, #12
 800899e:	306e      	adds	r0, #110	; 0x6e
 80089a0:	0041      	lsls	r1, r0, #1
 80089a2:	e6a5      	b.n	80086f0 <_malloc_r+0x80>
 80089a4:	20000634 	.word	0x20000634
 80089a8:	20000a90 	.word	0x20000a90
 80089ac:	20000a94 	.word	0x20000a94
 80089b0:	20000a8c 	.word	0x20000a8c
 80089b4:	20000a88 	.word	0x20000a88
 80089b8:	20000a40 	.word	0x20000a40
 80089bc:	0a5a      	lsrs	r2, r3, #9
 80089be:	2a04      	cmp	r2, #4
 80089c0:	d955      	bls.n	8008a6e <_malloc_r+0x3fe>
 80089c2:	2a14      	cmp	r2, #20
 80089c4:	f200 80a7 	bhi.w	8008b16 <_malloc_r+0x4a6>
 80089c8:	325b      	adds	r2, #91	; 0x5b
 80089ca:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 80089ce:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
 80089d2:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008b90 <_malloc_r+0x520>
 80089d6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80089da:	4561      	cmp	r1, ip
 80089dc:	d07f      	beq.n	8008ade <_malloc_r+0x46e>
 80089de:	684a      	ldr	r2, [r1, #4]
 80089e0:	f022 0203 	bic.w	r2, r2, #3
 80089e4:	4293      	cmp	r3, r2
 80089e6:	d202      	bcs.n	80089ee <_malloc_r+0x37e>
 80089e8:	6889      	ldr	r1, [r1, #8]
 80089ea:	458c      	cmp	ip, r1
 80089ec:	d1f7      	bne.n	80089de <_malloc_r+0x36e>
 80089ee:	68ca      	ldr	r2, [r1, #12]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	60e2      	str	r2, [r4, #12]
 80089f4:	60a1      	str	r1, [r4, #8]
 80089f6:	6094      	str	r4, [r2, #8]
 80089f8:	60cc      	str	r4, [r1, #12]
 80089fa:	e6bb      	b.n	8008774 <_malloc_r+0x104>
 80089fc:	1963      	adds	r3, r4, r5
 80089fe:	f042 0701 	orr.w	r7, r2, #1
 8008a02:	f045 0501 	orr.w	r5, r5, #1
 8008a06:	6065      	str	r5, [r4, #4]
 8008a08:	4630      	mov	r0, r6
 8008a0a:	614b      	str	r3, [r1, #20]
 8008a0c:	610b      	str	r3, [r1, #16]
 8008a0e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8008a12:	f8c3 e008 	str.w	lr, [r3, #8]
 8008a16:	605f      	str	r7, [r3, #4]
 8008a18:	509a      	str	r2, [r3, r2]
 8008a1a:	3408      	adds	r4, #8
 8008a1c:	f000 f906 	bl	8008c2c <__malloc_unlock>
 8008a20:	e652      	b.n	80086c8 <_malloc_r+0x58>
 8008a22:	684b      	ldr	r3, [r1, #4]
 8008a24:	e6a6      	b.n	8008774 <_malloc_r+0x104>
 8008a26:	f109 0901 	add.w	r9, r9, #1
 8008a2a:	f019 0f03 	tst.w	r9, #3
 8008a2e:	f10c 0c08 	add.w	ip, ip, #8
 8008a32:	f47f aeb1 	bne.w	8008798 <_malloc_r+0x128>
 8008a36:	e02c      	b.n	8008a92 <_malloc_r+0x422>
 8008a38:	f104 0308 	add.w	r3, r4, #8
 8008a3c:	6964      	ldr	r4, [r4, #20]
 8008a3e:	42a3      	cmp	r3, r4
 8008a40:	bf08      	it	eq
 8008a42:	3002      	addeq	r0, #2
 8008a44:	f43f ae69 	beq.w	800871a <_malloc_r+0xaa>
 8008a48:	e62e      	b.n	80086a8 <_malloc_r+0x38>
 8008a4a:	441a      	add	r2, r3
 8008a4c:	461c      	mov	r4, r3
 8008a4e:	6851      	ldr	r1, [r2, #4]
 8008a50:	68db      	ldr	r3, [r3, #12]
 8008a52:	f854 5f08 	ldr.w	r5, [r4, #8]!
 8008a56:	f041 0101 	orr.w	r1, r1, #1
 8008a5a:	6051      	str	r1, [r2, #4]
 8008a5c:	4630      	mov	r0, r6
 8008a5e:	60eb      	str	r3, [r5, #12]
 8008a60:	609d      	str	r5, [r3, #8]
 8008a62:	f000 f8e3 	bl	8008c2c <__malloc_unlock>
 8008a66:	e62f      	b.n	80086c8 <_malloc_r+0x58>
 8008a68:	305b      	adds	r0, #91	; 0x5b
 8008a6a:	0041      	lsls	r1, r0, #1
 8008a6c:	e640      	b.n	80086f0 <_malloc_r+0x80>
 8008a6e:	099a      	lsrs	r2, r3, #6
 8008a70:	3238      	adds	r2, #56	; 0x38
 8008a72:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8008a76:	e7aa      	b.n	80089ce <_malloc_r+0x35e>
 8008a78:	42bc      	cmp	r4, r7
 8008a7a:	4b45      	ldr	r3, [pc, #276]	; (8008b90 <_malloc_r+0x520>)
 8008a7c:	f43f af0e 	beq.w	800889c <_malloc_r+0x22c>
 8008a80:	689c      	ldr	r4, [r3, #8]
 8008a82:	6862      	ldr	r2, [r4, #4]
 8008a84:	f022 0203 	bic.w	r2, r2, #3
 8008a88:	e768      	b.n	800895c <_malloc_r+0x2ec>
 8008a8a:	f8d8 8000 	ldr.w	r8, [r8]
 8008a8e:	4598      	cmp	r8, r3
 8008a90:	d17c      	bne.n	8008b8c <_malloc_r+0x51c>
 8008a92:	f010 0f03 	tst.w	r0, #3
 8008a96:	f1a8 0308 	sub.w	r3, r8, #8
 8008a9a:	f100 30ff 	add.w	r0, r0, #4294967295
 8008a9e:	d1f4      	bne.n	8008a8a <_malloc_r+0x41a>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	ea23 0304 	bic.w	r3, r3, r4
 8008aa6:	607b      	str	r3, [r7, #4]
 8008aa8:	0064      	lsls	r4, r4, #1
 8008aaa:	429c      	cmp	r4, r3
 8008aac:	f63f aeca 	bhi.w	8008844 <_malloc_r+0x1d4>
 8008ab0:	2c00      	cmp	r4, #0
 8008ab2:	f43f aec7 	beq.w	8008844 <_malloc_r+0x1d4>
 8008ab6:	4223      	tst	r3, r4
 8008ab8:	4648      	mov	r0, r9
 8008aba:	f47f ae69 	bne.w	8008790 <_malloc_r+0x120>
 8008abe:	0064      	lsls	r4, r4, #1
 8008ac0:	4223      	tst	r3, r4
 8008ac2:	f100 0004 	add.w	r0, r0, #4
 8008ac6:	d0fa      	beq.n	8008abe <_malloc_r+0x44e>
 8008ac8:	e662      	b.n	8008790 <_malloc_r+0x120>
 8008aca:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
 8008ace:	d818      	bhi.n	8008b02 <_malloc_r+0x492>
 8008ad0:	0be8      	lsrs	r0, r5, #15
 8008ad2:	3077      	adds	r0, #119	; 0x77
 8008ad4:	0041      	lsls	r1, r0, #1
 8008ad6:	e60b      	b.n	80086f0 <_malloc_r+0x80>
 8008ad8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008adc:	e6fb      	b.n	80088d6 <_malloc_r+0x266>
 8008ade:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008ae2:	1092      	asrs	r2, r2, #2
 8008ae4:	f04f 0c01 	mov.w	ip, #1
 8008ae8:	fa0c f202 	lsl.w	r2, ip, r2
 8008aec:	4313      	orrs	r3, r2
 8008aee:	f8c8 3004 	str.w	r3, [r8, #4]
 8008af2:	460a      	mov	r2, r1
 8008af4:	e77d      	b.n	80089f2 <_malloc_r+0x382>
 8008af6:	2301      	movs	r3, #1
 8008af8:	f8c9 3004 	str.w	r3, [r9, #4]
 8008afc:	464c      	mov	r4, r9
 8008afe:	2200      	movs	r2, #0
 8008b00:	e72c      	b.n	800895c <_malloc_r+0x2ec>
 8008b02:	f240 5354 	movw	r3, #1364	; 0x554
 8008b06:	4298      	cmp	r0, r3
 8008b08:	d81c      	bhi.n	8008b44 <_malloc_r+0x4d4>
 8008b0a:	0ca8      	lsrs	r0, r5, #18
 8008b0c:	307c      	adds	r0, #124	; 0x7c
 8008b0e:	0041      	lsls	r1, r0, #1
 8008b10:	e5ee      	b.n	80086f0 <_malloc_r+0x80>
 8008b12:	3210      	adds	r2, #16
 8008b14:	e6b4      	b.n	8008880 <_malloc_r+0x210>
 8008b16:	2a54      	cmp	r2, #84	; 0x54
 8008b18:	d823      	bhi.n	8008b62 <_malloc_r+0x4f2>
 8008b1a:	0b1a      	lsrs	r2, r3, #12
 8008b1c:	326e      	adds	r2, #110	; 0x6e
 8008b1e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8008b22:	e754      	b.n	80089ce <_malloc_r+0x35e>
 8008b24:	68bc      	ldr	r4, [r7, #8]
 8008b26:	6862      	ldr	r2, [r4, #4]
 8008b28:	f022 0203 	bic.w	r2, r2, #3
 8008b2c:	e716      	b.n	800895c <_malloc_r+0x2ec>
 8008b2e:	f3cb 000b 	ubfx	r0, fp, #0, #12
 8008b32:	2800      	cmp	r0, #0
 8008b34:	f47f aeb9 	bne.w	80088aa <_malloc_r+0x23a>
 8008b38:	4442      	add	r2, r8
 8008b3a:	68bb      	ldr	r3, [r7, #8]
 8008b3c:	f042 0201 	orr.w	r2, r2, #1
 8008b40:	605a      	str	r2, [r3, #4]
 8008b42:	e6fd      	b.n	8008940 <_malloc_r+0x2d0>
 8008b44:	21fc      	movs	r1, #252	; 0xfc
 8008b46:	207e      	movs	r0, #126	; 0x7e
 8008b48:	e5d2      	b.n	80086f0 <_malloc_r+0x80>
 8008b4a:	2201      	movs	r2, #1
 8008b4c:	f04f 0a00 	mov.w	sl, #0
 8008b50:	e6d4      	b.n	80088fc <_malloc_r+0x28c>
 8008b52:	f104 0108 	add.w	r1, r4, #8
 8008b56:	4630      	mov	r0, r6
 8008b58:	f000 fcf2 	bl	8009540 <_free_r>
 8008b5c:	f8da 1000 	ldr.w	r1, [sl]
 8008b60:	e6ee      	b.n	8008940 <_malloc_r+0x2d0>
 8008b62:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008b66:	d804      	bhi.n	8008b72 <_malloc_r+0x502>
 8008b68:	0bda      	lsrs	r2, r3, #15
 8008b6a:	3277      	adds	r2, #119	; 0x77
 8008b6c:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8008b70:	e72d      	b.n	80089ce <_malloc_r+0x35e>
 8008b72:	f240 5154 	movw	r1, #1364	; 0x554
 8008b76:	428a      	cmp	r2, r1
 8008b78:	d804      	bhi.n	8008b84 <_malloc_r+0x514>
 8008b7a:	0c9a      	lsrs	r2, r3, #18
 8008b7c:	327c      	adds	r2, #124	; 0x7c
 8008b7e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
 8008b82:	e724      	b.n	80089ce <_malloc_r+0x35e>
 8008b84:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
 8008b88:	227e      	movs	r2, #126	; 0x7e
 8008b8a:	e720      	b.n	80089ce <_malloc_r+0x35e>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	e78b      	b.n	8008aa8 <_malloc_r+0x438>
 8008b90:	20000634 	.word	0x20000634

08008b94 <memchr>:
 8008b94:	0783      	lsls	r3, r0, #30
 8008b96:	b470      	push	{r4, r5, r6}
 8008b98:	b2c9      	uxtb	r1, r1
 8008b9a:	d040      	beq.n	8008c1e <memchr+0x8a>
 8008b9c:	1e54      	subs	r4, r2, #1
 8008b9e:	2a00      	cmp	r2, #0
 8008ba0:	d03f      	beq.n	8008c22 <memchr+0x8e>
 8008ba2:	7803      	ldrb	r3, [r0, #0]
 8008ba4:	428b      	cmp	r3, r1
 8008ba6:	bf18      	it	ne
 8008ba8:	1c43      	addne	r3, r0, #1
 8008baa:	d106      	bne.n	8008bba <memchr+0x26>
 8008bac:	e01d      	b.n	8008bea <memchr+0x56>
 8008bae:	b1f4      	cbz	r4, 8008bee <memchr+0x5a>
 8008bb0:	7802      	ldrb	r2, [r0, #0]
 8008bb2:	428a      	cmp	r2, r1
 8008bb4:	f104 34ff 	add.w	r4, r4, #4294967295
 8008bb8:	d017      	beq.n	8008bea <memchr+0x56>
 8008bba:	f013 0f03 	tst.w	r3, #3
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f103 0301 	add.w	r3, r3, #1
 8008bc4:	d1f3      	bne.n	8008bae <memchr+0x1a>
 8008bc6:	2c03      	cmp	r4, #3
 8008bc8:	d814      	bhi.n	8008bf4 <memchr+0x60>
 8008bca:	b184      	cbz	r4, 8008bee <memchr+0x5a>
 8008bcc:	7803      	ldrb	r3, [r0, #0]
 8008bce:	428b      	cmp	r3, r1
 8008bd0:	d00b      	beq.n	8008bea <memchr+0x56>
 8008bd2:	1905      	adds	r5, r0, r4
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	e002      	b.n	8008bde <memchr+0x4a>
 8008bd8:	7802      	ldrb	r2, [r0, #0]
 8008bda:	428a      	cmp	r2, r1
 8008bdc:	d005      	beq.n	8008bea <memchr+0x56>
 8008bde:	42ab      	cmp	r3, r5
 8008be0:	4618      	mov	r0, r3
 8008be2:	f103 0301 	add.w	r3, r3, #1
 8008be6:	d1f7      	bne.n	8008bd8 <memchr+0x44>
 8008be8:	2000      	movs	r0, #0
 8008bea:	bc70      	pop	{r4, r5, r6}
 8008bec:	4770      	bx	lr
 8008bee:	4620      	mov	r0, r4
 8008bf0:	bc70      	pop	{r4, r5, r6}
 8008bf2:	4770      	bx	lr
 8008bf4:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8008bf8:	4602      	mov	r2, r0
 8008bfa:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8008bfe:	4610      	mov	r0, r2
 8008c00:	3204      	adds	r2, #4
 8008c02:	6803      	ldr	r3, [r0, #0]
 8008c04:	4073      	eors	r3, r6
 8008c06:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8008c0a:	ea25 0303 	bic.w	r3, r5, r3
 8008c0e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008c12:	d1da      	bne.n	8008bca <memchr+0x36>
 8008c14:	3c04      	subs	r4, #4
 8008c16:	2c03      	cmp	r4, #3
 8008c18:	4610      	mov	r0, r2
 8008c1a:	d8f0      	bhi.n	8008bfe <memchr+0x6a>
 8008c1c:	e7d5      	b.n	8008bca <memchr+0x36>
 8008c1e:	4614      	mov	r4, r2
 8008c20:	e7d1      	b.n	8008bc6 <memchr+0x32>
 8008c22:	4610      	mov	r0, r2
 8008c24:	e7e1      	b.n	8008bea <memchr+0x56>
 8008c26:	bf00      	nop

08008c28 <__malloc_lock>:
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop

08008c2c <__malloc_unlock>:
 8008c2c:	4770      	bx	lr
 8008c2e:	bf00      	nop

08008c30 <_Balloc>:
 8008c30:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008c32:	b570      	push	{r4, r5, r6, lr}
 8008c34:	4605      	mov	r5, r0
 8008c36:	460c      	mov	r4, r1
 8008c38:	b14b      	cbz	r3, 8008c4e <_Balloc+0x1e>
 8008c3a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8008c3e:	b180      	cbz	r0, 8008c62 <_Balloc+0x32>
 8008c40:	6802      	ldr	r2, [r0, #0]
 8008c42:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8008c46:	2300      	movs	r3, #0
 8008c48:	6103      	str	r3, [r0, #16]
 8008c4a:	60c3      	str	r3, [r0, #12]
 8008c4c:	bd70      	pop	{r4, r5, r6, pc}
 8008c4e:	2104      	movs	r1, #4
 8008c50:	2221      	movs	r2, #33	; 0x21
 8008c52:	f000 fbf7 	bl	8009444 <_calloc_r>
 8008c56:	64e8      	str	r0, [r5, #76]	; 0x4c
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	d1ed      	bne.n	8008c3a <_Balloc+0xa>
 8008c5e:	2000      	movs	r0, #0
 8008c60:	bd70      	pop	{r4, r5, r6, pc}
 8008c62:	2101      	movs	r1, #1
 8008c64:	fa01 f604 	lsl.w	r6, r1, r4
 8008c68:	1d72      	adds	r2, r6, #5
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	0092      	lsls	r2, r2, #2
 8008c6e:	f000 fbe9 	bl	8009444 <_calloc_r>
 8008c72:	2800      	cmp	r0, #0
 8008c74:	d0f3      	beq.n	8008c5e <_Balloc+0x2e>
 8008c76:	6044      	str	r4, [r0, #4]
 8008c78:	6086      	str	r6, [r0, #8]
 8008c7a:	e7e4      	b.n	8008c46 <_Balloc+0x16>

08008c7c <_Bfree>:
 8008c7c:	b131      	cbz	r1, 8008c8c <_Bfree+0x10>
 8008c7e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008c80:	684a      	ldr	r2, [r1, #4]
 8008c82:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8008c86:	6008      	str	r0, [r1, #0]
 8008c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008c8c:	4770      	bx	lr
 8008c8e:	bf00      	nop

08008c90 <__multadd>:
 8008c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c92:	690c      	ldr	r4, [r1, #16]
 8008c94:	b083      	sub	sp, #12
 8008c96:	460d      	mov	r5, r1
 8008c98:	4606      	mov	r6, r0
 8008c9a:	f101 0e14 	add.w	lr, r1, #20
 8008c9e:	2700      	movs	r7, #0
 8008ca0:	f8de 1000 	ldr.w	r1, [lr]
 8008ca4:	b288      	uxth	r0, r1
 8008ca6:	0c09      	lsrs	r1, r1, #16
 8008ca8:	fb02 3300 	mla	r3, r2, r0, r3
 8008cac:	fb02 f101 	mul.w	r1, r2, r1
 8008cb0:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 8008cb4:	3701      	adds	r7, #1
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	eb03 4301 	add.w	r3, r3, r1, lsl #16
 8008cbc:	42bc      	cmp	r4, r7
 8008cbe:	f84e 3b04 	str.w	r3, [lr], #4
 8008cc2:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8008cc6:	dceb      	bgt.n	8008ca0 <__multadd+0x10>
 8008cc8:	b13b      	cbz	r3, 8008cda <__multadd+0x4a>
 8008cca:	68aa      	ldr	r2, [r5, #8]
 8008ccc:	4294      	cmp	r4, r2
 8008cce:	da07      	bge.n	8008ce0 <__multadd+0x50>
 8008cd0:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 8008cd4:	3401      	adds	r4, #1
 8008cd6:	6153      	str	r3, [r2, #20]
 8008cd8:	612c      	str	r4, [r5, #16]
 8008cda:	4628      	mov	r0, r5
 8008cdc:	b003      	add	sp, #12
 8008cde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008ce0:	6869      	ldr	r1, [r5, #4]
 8008ce2:	9301      	str	r3, [sp, #4]
 8008ce4:	3101      	adds	r1, #1
 8008ce6:	4630      	mov	r0, r6
 8008ce8:	f7ff ffa2 	bl	8008c30 <_Balloc>
 8008cec:	692a      	ldr	r2, [r5, #16]
 8008cee:	3202      	adds	r2, #2
 8008cf0:	f105 010c 	add.w	r1, r5, #12
 8008cf4:	4607      	mov	r7, r0
 8008cf6:	0092      	lsls	r2, r2, #2
 8008cf8:	300c      	adds	r0, #12
 8008cfa:	f7fc fc99 	bl	8005630 <memcpy>
 8008cfe:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 8008d00:	6869      	ldr	r1, [r5, #4]
 8008d02:	9b01      	ldr	r3, [sp, #4]
 8008d04:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8008d08:	6028      	str	r0, [r5, #0]
 8008d0a:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 8008d0e:	463d      	mov	r5, r7
 8008d10:	e7de      	b.n	8008cd0 <__multadd+0x40>
 8008d12:	bf00      	nop

08008d14 <__hi0bits>:
 8008d14:	0c03      	lsrs	r3, r0, #16
 8008d16:	041b      	lsls	r3, r3, #16
 8008d18:	b9b3      	cbnz	r3, 8008d48 <__hi0bits+0x34>
 8008d1a:	0400      	lsls	r0, r0, #16
 8008d1c:	2310      	movs	r3, #16
 8008d1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008d22:	bf04      	itt	eq
 8008d24:	0200      	lsleq	r0, r0, #8
 8008d26:	3308      	addeq	r3, #8
 8008d28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008d2c:	bf04      	itt	eq
 8008d2e:	0100      	lsleq	r0, r0, #4
 8008d30:	3304      	addeq	r3, #4
 8008d32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008d36:	bf04      	itt	eq
 8008d38:	0080      	lsleq	r0, r0, #2
 8008d3a:	3302      	addeq	r3, #2
 8008d3c:	2800      	cmp	r0, #0
 8008d3e:	db07      	blt.n	8008d50 <__hi0bits+0x3c>
 8008d40:	0042      	lsls	r2, r0, #1
 8008d42:	d403      	bmi.n	8008d4c <__hi0bits+0x38>
 8008d44:	2020      	movs	r0, #32
 8008d46:	4770      	bx	lr
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e7e8      	b.n	8008d1e <__hi0bits+0xa>
 8008d4c:	1c58      	adds	r0, r3, #1
 8008d4e:	4770      	bx	lr
 8008d50:	4618      	mov	r0, r3
 8008d52:	4770      	bx	lr

08008d54 <__lo0bits>:
 8008d54:	6803      	ldr	r3, [r0, #0]
 8008d56:	f013 0207 	ands.w	r2, r3, #7
 8008d5a:	d007      	beq.n	8008d6c <__lo0bits+0x18>
 8008d5c:	07d9      	lsls	r1, r3, #31
 8008d5e:	d420      	bmi.n	8008da2 <__lo0bits+0x4e>
 8008d60:	079a      	lsls	r2, r3, #30
 8008d62:	d420      	bmi.n	8008da6 <__lo0bits+0x52>
 8008d64:	089b      	lsrs	r3, r3, #2
 8008d66:	6003      	str	r3, [r0, #0]
 8008d68:	2002      	movs	r0, #2
 8008d6a:	4770      	bx	lr
 8008d6c:	b299      	uxth	r1, r3
 8008d6e:	b909      	cbnz	r1, 8008d74 <__lo0bits+0x20>
 8008d70:	0c1b      	lsrs	r3, r3, #16
 8008d72:	2210      	movs	r2, #16
 8008d74:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d78:	bf04      	itt	eq
 8008d7a:	0a1b      	lsreq	r3, r3, #8
 8008d7c:	3208      	addeq	r2, #8
 8008d7e:	0719      	lsls	r1, r3, #28
 8008d80:	bf04      	itt	eq
 8008d82:	091b      	lsreq	r3, r3, #4
 8008d84:	3204      	addeq	r2, #4
 8008d86:	0799      	lsls	r1, r3, #30
 8008d88:	bf04      	itt	eq
 8008d8a:	089b      	lsreq	r3, r3, #2
 8008d8c:	3202      	addeq	r2, #2
 8008d8e:	07d9      	lsls	r1, r3, #31
 8008d90:	d404      	bmi.n	8008d9c <__lo0bits+0x48>
 8008d92:	085b      	lsrs	r3, r3, #1
 8008d94:	d101      	bne.n	8008d9a <__lo0bits+0x46>
 8008d96:	2020      	movs	r0, #32
 8008d98:	4770      	bx	lr
 8008d9a:	3201      	adds	r2, #1
 8008d9c:	6003      	str	r3, [r0, #0]
 8008d9e:	4610      	mov	r0, r2
 8008da0:	4770      	bx	lr
 8008da2:	2000      	movs	r0, #0
 8008da4:	4770      	bx	lr
 8008da6:	085b      	lsrs	r3, r3, #1
 8008da8:	6003      	str	r3, [r0, #0]
 8008daa:	2001      	movs	r0, #1
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop

08008db0 <__i2b>:
 8008db0:	b510      	push	{r4, lr}
 8008db2:	460c      	mov	r4, r1
 8008db4:	2101      	movs	r1, #1
 8008db6:	f7ff ff3b 	bl	8008c30 <_Balloc>
 8008dba:	2201      	movs	r2, #1
 8008dbc:	6144      	str	r4, [r0, #20]
 8008dbe:	6102      	str	r2, [r0, #16]
 8008dc0:	bd10      	pop	{r4, pc}
 8008dc2:	bf00      	nop

08008dc4 <__multiply>:
 8008dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc8:	690f      	ldr	r7, [r1, #16]
 8008dca:	6916      	ldr	r6, [r2, #16]
 8008dcc:	42b7      	cmp	r7, r6
 8008dce:	b083      	sub	sp, #12
 8008dd0:	460d      	mov	r5, r1
 8008dd2:	4614      	mov	r4, r2
 8008dd4:	f2c0 808d 	blt.w	8008ef2 <__multiply+0x12e>
 8008dd8:	4633      	mov	r3, r6
 8008dda:	463e      	mov	r6, r7
 8008ddc:	461f      	mov	r7, r3
 8008dde:	68ab      	ldr	r3, [r5, #8]
 8008de0:	6869      	ldr	r1, [r5, #4]
 8008de2:	eb06 0807 	add.w	r8, r6, r7
 8008de6:	4598      	cmp	r8, r3
 8008de8:	bfc8      	it	gt
 8008dea:	3101      	addgt	r1, #1
 8008dec:	f7ff ff20 	bl	8008c30 <_Balloc>
 8008df0:	f100 0c14 	add.w	ip, r0, #20
 8008df4:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
 8008df8:	45cc      	cmp	ip, r9
 8008dfa:	9000      	str	r0, [sp, #0]
 8008dfc:	d205      	bcs.n	8008e0a <__multiply+0x46>
 8008dfe:	4663      	mov	r3, ip
 8008e00:	2100      	movs	r1, #0
 8008e02:	f843 1b04 	str.w	r1, [r3], #4
 8008e06:	4599      	cmp	r9, r3
 8008e08:	d8fb      	bhi.n	8008e02 <__multiply+0x3e>
 8008e0a:	f104 0214 	add.w	r2, r4, #20
 8008e0e:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
 8008e12:	f105 0314 	add.w	r3, r5, #20
 8008e16:	4552      	cmp	r2, sl
 8008e18:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8008e1c:	d254      	bcs.n	8008ec8 <__multiply+0x104>
 8008e1e:	f8cd 9004 	str.w	r9, [sp, #4]
 8008e22:	4699      	mov	r9, r3
 8008e24:	f852 3b04 	ldr.w	r3, [r2], #4
 8008e28:	fa1f fb83 	uxth.w	fp, r3
 8008e2c:	f1bb 0f00 	cmp.w	fp, #0
 8008e30:	d020      	beq.n	8008e74 <__multiply+0xb0>
 8008e32:	2000      	movs	r0, #0
 8008e34:	464f      	mov	r7, r9
 8008e36:	4666      	mov	r6, ip
 8008e38:	4605      	mov	r5, r0
 8008e3a:	e000      	b.n	8008e3e <__multiply+0x7a>
 8008e3c:	461e      	mov	r6, r3
 8008e3e:	f857 4b04 	ldr.w	r4, [r7], #4
 8008e42:	6830      	ldr	r0, [r6, #0]
 8008e44:	b2a1      	uxth	r1, r4
 8008e46:	b283      	uxth	r3, r0
 8008e48:	fb0b 3101 	mla	r1, fp, r1, r3
 8008e4c:	0c24      	lsrs	r4, r4, #16
 8008e4e:	0c00      	lsrs	r0, r0, #16
 8008e50:	194b      	adds	r3, r1, r5
 8008e52:	fb0b 0004 	mla	r0, fp, r4, r0
 8008e56:	eb00 4013 	add.w	r0, r0, r3, lsr #16
 8008e5a:	b299      	uxth	r1, r3
 8008e5c:	4633      	mov	r3, r6
 8008e5e:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008e62:	45be      	cmp	lr, r7
 8008e64:	ea4f 4510 	mov.w	r5, r0, lsr #16
 8008e68:	f843 1b04 	str.w	r1, [r3], #4
 8008e6c:	d8e6      	bhi.n	8008e3c <__multiply+0x78>
 8008e6e:	6075      	str	r5, [r6, #4]
 8008e70:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8008e74:	ea5f 4b13 	movs.w	fp, r3, lsr #16
 8008e78:	d020      	beq.n	8008ebc <__multiply+0xf8>
 8008e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8008e7e:	4667      	mov	r7, ip
 8008e80:	4618      	mov	r0, r3
 8008e82:	464d      	mov	r5, r9
 8008e84:	2100      	movs	r1, #0
 8008e86:	e000      	b.n	8008e8a <__multiply+0xc6>
 8008e88:	4637      	mov	r7, r6
 8008e8a:	882c      	ldrh	r4, [r5, #0]
 8008e8c:	0c00      	lsrs	r0, r0, #16
 8008e8e:	fb0b 0004 	mla	r0, fp, r4, r0
 8008e92:	4401      	add	r1, r0
 8008e94:	b29c      	uxth	r4, r3
 8008e96:	463e      	mov	r6, r7
 8008e98:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
 8008e9c:	f846 3b04 	str.w	r3, [r6], #4
 8008ea0:	6878      	ldr	r0, [r7, #4]
 8008ea2:	f855 4b04 	ldr.w	r4, [r5], #4
 8008ea6:	b283      	uxth	r3, r0
 8008ea8:	0c24      	lsrs	r4, r4, #16
 8008eaa:	fb0b 3404 	mla	r4, fp, r4, r3
 8008eae:	eb04 4311 	add.w	r3, r4, r1, lsr #16
 8008eb2:	45ae      	cmp	lr, r5
 8008eb4:	ea4f 4113 	mov.w	r1, r3, lsr #16
 8008eb8:	d8e6      	bhi.n	8008e88 <__multiply+0xc4>
 8008eba:	607b      	str	r3, [r7, #4]
 8008ebc:	4592      	cmp	sl, r2
 8008ebe:	f10c 0c04 	add.w	ip, ip, #4
 8008ec2:	d8af      	bhi.n	8008e24 <__multiply+0x60>
 8008ec4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008ec8:	f1b8 0f00 	cmp.w	r8, #0
 8008ecc:	dd0b      	ble.n	8008ee6 <__multiply+0x122>
 8008ece:	f859 3c04 	ldr.w	r3, [r9, #-4]
 8008ed2:	f1a9 0904 	sub.w	r9, r9, #4
 8008ed6:	b11b      	cbz	r3, 8008ee0 <__multiply+0x11c>
 8008ed8:	e005      	b.n	8008ee6 <__multiply+0x122>
 8008eda:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 8008ede:	b913      	cbnz	r3, 8008ee6 <__multiply+0x122>
 8008ee0:	f1b8 0801 	subs.w	r8, r8, #1
 8008ee4:	d1f9      	bne.n	8008eda <__multiply+0x116>
 8008ee6:	9800      	ldr	r0, [sp, #0]
 8008ee8:	f8c0 8010 	str.w	r8, [r0, #16]
 8008eec:	b003      	add	sp, #12
 8008eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ef2:	4615      	mov	r5, r2
 8008ef4:	460c      	mov	r4, r1
 8008ef6:	e772      	b.n	8008dde <__multiply+0x1a>

08008ef8 <__pow5mult>:
 8008ef8:	f012 0303 	ands.w	r3, r2, #3
 8008efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f00:	4614      	mov	r4, r2
 8008f02:	4607      	mov	r7, r0
 8008f04:	460e      	mov	r6, r1
 8008f06:	d12d      	bne.n	8008f64 <__pow5mult+0x6c>
 8008f08:	10a4      	asrs	r4, r4, #2
 8008f0a:	d01c      	beq.n	8008f46 <__pow5mult+0x4e>
 8008f0c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8008f0e:	b395      	cbz	r5, 8008f76 <__pow5mult+0x7e>
 8008f10:	07e3      	lsls	r3, r4, #31
 8008f12:	f04f 0800 	mov.w	r8, #0
 8008f16:	d406      	bmi.n	8008f26 <__pow5mult+0x2e>
 8008f18:	1064      	asrs	r4, r4, #1
 8008f1a:	d014      	beq.n	8008f46 <__pow5mult+0x4e>
 8008f1c:	6828      	ldr	r0, [r5, #0]
 8008f1e:	b1a8      	cbz	r0, 8008f4c <__pow5mult+0x54>
 8008f20:	4605      	mov	r5, r0
 8008f22:	07e3      	lsls	r3, r4, #31
 8008f24:	d5f8      	bpl.n	8008f18 <__pow5mult+0x20>
 8008f26:	4638      	mov	r0, r7
 8008f28:	4631      	mov	r1, r6
 8008f2a:	462a      	mov	r2, r5
 8008f2c:	f7ff ff4a 	bl	8008dc4 <__multiply>
 8008f30:	b1b6      	cbz	r6, 8008f60 <__pow5mult+0x68>
 8008f32:	6872      	ldr	r2, [r6, #4]
 8008f34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f36:	1064      	asrs	r4, r4, #1
 8008f38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f3c:	6031      	str	r1, [r6, #0]
 8008f3e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8008f42:	4606      	mov	r6, r0
 8008f44:	d1ea      	bne.n	8008f1c <__pow5mult+0x24>
 8008f46:	4630      	mov	r0, r6
 8008f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	462a      	mov	r2, r5
 8008f50:	4638      	mov	r0, r7
 8008f52:	f7ff ff37 	bl	8008dc4 <__multiply>
 8008f56:	6028      	str	r0, [r5, #0]
 8008f58:	f8c0 8000 	str.w	r8, [r0]
 8008f5c:	4605      	mov	r5, r0
 8008f5e:	e7e0      	b.n	8008f22 <__pow5mult+0x2a>
 8008f60:	4606      	mov	r6, r0
 8008f62:	e7d9      	b.n	8008f18 <__pow5mult+0x20>
 8008f64:	1e5a      	subs	r2, r3, #1
 8008f66:	4d0b      	ldr	r5, [pc, #44]	; (8008f94 <__pow5mult+0x9c>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 8008f6e:	f7ff fe8f 	bl	8008c90 <__multadd>
 8008f72:	4606      	mov	r6, r0
 8008f74:	e7c8      	b.n	8008f08 <__pow5mult+0x10>
 8008f76:	2101      	movs	r1, #1
 8008f78:	4638      	mov	r0, r7
 8008f7a:	f7ff fe59 	bl	8008c30 <_Balloc>
 8008f7e:	f240 2171 	movw	r1, #625	; 0x271
 8008f82:	2201      	movs	r2, #1
 8008f84:	2300      	movs	r3, #0
 8008f86:	6141      	str	r1, [r0, #20]
 8008f88:	6102      	str	r2, [r0, #16]
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	64b8      	str	r0, [r7, #72]	; 0x48
 8008f8e:	6003      	str	r3, [r0, #0]
 8008f90:	e7be      	b.n	8008f10 <__pow5mult+0x18>
 8008f92:	bf00      	nop
 8008f94:	0800a080 	.word	0x0800a080

08008f98 <__lshift>:
 8008f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f9c:	690f      	ldr	r7, [r1, #16]
 8008f9e:	688b      	ldr	r3, [r1, #8]
 8008fa0:	ea4f 1962 	mov.w	r9, r2, asr #5
 8008fa4:	444f      	add	r7, r9
 8008fa6:	1c7d      	adds	r5, r7, #1
 8008fa8:	429d      	cmp	r5, r3
 8008faa:	460e      	mov	r6, r1
 8008fac:	4614      	mov	r4, r2
 8008fae:	6849      	ldr	r1, [r1, #4]
 8008fb0:	4680      	mov	r8, r0
 8008fb2:	dd04      	ble.n	8008fbe <__lshift+0x26>
 8008fb4:	005b      	lsls	r3, r3, #1
 8008fb6:	429d      	cmp	r5, r3
 8008fb8:	f101 0101 	add.w	r1, r1, #1
 8008fbc:	dcfa      	bgt.n	8008fb4 <__lshift+0x1c>
 8008fbe:	4640      	mov	r0, r8
 8008fc0:	f7ff fe36 	bl	8008c30 <_Balloc>
 8008fc4:	f1b9 0f00 	cmp.w	r9, #0
 8008fc8:	f100 0114 	add.w	r1, r0, #20
 8008fcc:	dd09      	ble.n	8008fe2 <__lshift+0x4a>
 8008fce:	2300      	movs	r3, #0
 8008fd0:	469e      	mov	lr, r3
 8008fd2:	460a      	mov	r2, r1
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	454b      	cmp	r3, r9
 8008fd8:	f842 eb04 	str.w	lr, [r2], #4
 8008fdc:	d1fa      	bne.n	8008fd4 <__lshift+0x3c>
 8008fde:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008fe2:	6932      	ldr	r2, [r6, #16]
 8008fe4:	f106 0314 	add.w	r3, r6, #20
 8008fe8:	f014 0c1f 	ands.w	ip, r4, #31
 8008fec:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
 8008ff0:	d01f      	beq.n	8009032 <__lshift+0x9a>
 8008ff2:	f1cc 0920 	rsb	r9, ip, #32
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	681c      	ldr	r4, [r3, #0]
 8008ffa:	fa04 f40c 	lsl.w	r4, r4, ip
 8008ffe:	4314      	orrs	r4, r2
 8009000:	468a      	mov	sl, r1
 8009002:	f841 4b04 	str.w	r4, [r1], #4
 8009006:	f853 4b04 	ldr.w	r4, [r3], #4
 800900a:	459e      	cmp	lr, r3
 800900c:	fa24 f209 	lsr.w	r2, r4, r9
 8009010:	d8f2      	bhi.n	8008ff8 <__lshift+0x60>
 8009012:	f8ca 2004 	str.w	r2, [sl, #4]
 8009016:	b102      	cbz	r2, 800901a <__lshift+0x82>
 8009018:	1cbd      	adds	r5, r7, #2
 800901a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 800901e:	6872      	ldr	r2, [r6, #4]
 8009020:	3d01      	subs	r5, #1
 8009022:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009026:	6105      	str	r5, [r0, #16]
 8009028:	6031      	str	r1, [r6, #0]
 800902a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800902e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009032:	3904      	subs	r1, #4
 8009034:	f853 2b04 	ldr.w	r2, [r3], #4
 8009038:	f841 2f04 	str.w	r2, [r1, #4]!
 800903c:	459e      	cmp	lr, r3
 800903e:	d8f9      	bhi.n	8009034 <__lshift+0x9c>
 8009040:	e7eb      	b.n	800901a <__lshift+0x82>
 8009042:	bf00      	nop

08009044 <__mcmp>:
 8009044:	6902      	ldr	r2, [r0, #16]
 8009046:	690b      	ldr	r3, [r1, #16]
 8009048:	1ad2      	subs	r2, r2, r3
 800904a:	d113      	bne.n	8009074 <__mcmp+0x30>
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	3014      	adds	r0, #20
 8009050:	3114      	adds	r1, #20
 8009052:	4419      	add	r1, r3
 8009054:	b410      	push	{r4}
 8009056:	4403      	add	r3, r0
 8009058:	e001      	b.n	800905e <__mcmp+0x1a>
 800905a:	4298      	cmp	r0, r3
 800905c:	d20c      	bcs.n	8009078 <__mcmp+0x34>
 800905e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8009062:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009066:	4294      	cmp	r4, r2
 8009068:	d0f7      	beq.n	800905a <__mcmp+0x16>
 800906a:	d309      	bcc.n	8009080 <__mcmp+0x3c>
 800906c:	2001      	movs	r0, #1
 800906e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009072:	4770      	bx	lr
 8009074:	4610      	mov	r0, r2
 8009076:	4770      	bx	lr
 8009078:	2000      	movs	r0, #0
 800907a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800907e:	4770      	bx	lr
 8009080:	f04f 30ff 	mov.w	r0, #4294967295
 8009084:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009088:	4770      	bx	lr
 800908a:	bf00      	nop

0800908c <__mdiff>:
 800908c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009090:	460e      	mov	r6, r1
 8009092:	4605      	mov	r5, r0
 8009094:	4611      	mov	r1, r2
 8009096:	4630      	mov	r0, r6
 8009098:	4614      	mov	r4, r2
 800909a:	f7ff ffd3 	bl	8009044 <__mcmp>
 800909e:	1e07      	subs	r7, r0, #0
 80090a0:	d054      	beq.n	800914c <__mdiff+0xc0>
 80090a2:	db4d      	blt.n	8009140 <__mdiff+0xb4>
 80090a4:	f04f 0800 	mov.w	r8, #0
 80090a8:	6871      	ldr	r1, [r6, #4]
 80090aa:	4628      	mov	r0, r5
 80090ac:	f7ff fdc0 	bl	8008c30 <_Balloc>
 80090b0:	6937      	ldr	r7, [r6, #16]
 80090b2:	6923      	ldr	r3, [r4, #16]
 80090b4:	f8c0 800c 	str.w	r8, [r0, #12]
 80090b8:	3614      	adds	r6, #20
 80090ba:	f104 0214 	add.w	r2, r4, #20
 80090be:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
 80090c2:	f100 0514 	add.w	r5, r0, #20
 80090c6:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
 80090ca:	2300      	movs	r3, #0
 80090cc:	f856 8b04 	ldr.w	r8, [r6], #4
 80090d0:	f852 4b04 	ldr.w	r4, [r2], #4
 80090d4:	fa13 f388 	uxtah	r3, r3, r8
 80090d8:	b2a1      	uxth	r1, r4
 80090da:	0c24      	lsrs	r4, r4, #16
 80090dc:	1a59      	subs	r1, r3, r1
 80090de:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
 80090e2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80090e6:	b289      	uxth	r1, r1
 80090e8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80090ec:	4594      	cmp	ip, r2
 80090ee:	f845 1b04 	str.w	r1, [r5], #4
 80090f2:	ea4f 4323 	mov.w	r3, r3, asr #16
 80090f6:	4634      	mov	r4, r6
 80090f8:	d8e8      	bhi.n	80090cc <__mdiff+0x40>
 80090fa:	45b6      	cmp	lr, r6
 80090fc:	46ac      	mov	ip, r5
 80090fe:	d915      	bls.n	800912c <__mdiff+0xa0>
 8009100:	f854 2b04 	ldr.w	r2, [r4], #4
 8009104:	fa13 f182 	uxtah	r1, r3, r2
 8009108:	0c13      	lsrs	r3, r2, #16
 800910a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800910e:	b289      	uxth	r1, r1
 8009110:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8009114:	45a6      	cmp	lr, r4
 8009116:	f845 1b04 	str.w	r1, [r5], #4
 800911a:	ea4f 4323 	mov.w	r3, r3, asr #16
 800911e:	d8ef      	bhi.n	8009100 <__mdiff+0x74>
 8009120:	43f6      	mvns	r6, r6
 8009122:	4476      	add	r6, lr
 8009124:	f026 0503 	bic.w	r5, r6, #3
 8009128:	3504      	adds	r5, #4
 800912a:	4465      	add	r5, ip
 800912c:	3d04      	subs	r5, #4
 800912e:	b921      	cbnz	r1, 800913a <__mdiff+0xae>
 8009130:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009134:	3f01      	subs	r7, #1
 8009136:	2b00      	cmp	r3, #0
 8009138:	d0fa      	beq.n	8009130 <__mdiff+0xa4>
 800913a:	6107      	str	r7, [r0, #16]
 800913c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009140:	4633      	mov	r3, r6
 8009142:	f04f 0801 	mov.w	r8, #1
 8009146:	4626      	mov	r6, r4
 8009148:	461c      	mov	r4, r3
 800914a:	e7ad      	b.n	80090a8 <__mdiff+0x1c>
 800914c:	4628      	mov	r0, r5
 800914e:	4639      	mov	r1, r7
 8009150:	f7ff fd6e 	bl	8008c30 <_Balloc>
 8009154:	2301      	movs	r3, #1
 8009156:	6147      	str	r7, [r0, #20]
 8009158:	6103      	str	r3, [r0, #16]
 800915a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800915e:	bf00      	nop

08009160 <__d2b>:
 8009160:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009164:	ec57 6b10 	vmov	r6, r7, d0
 8009168:	b083      	sub	sp, #12
 800916a:	4688      	mov	r8, r1
 800916c:	2101      	movs	r1, #1
 800916e:	463c      	mov	r4, r7
 8009170:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009174:	4617      	mov	r7, r2
 8009176:	f7ff fd5b 	bl	8008c30 <_Balloc>
 800917a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800917e:	4681      	mov	r9, r0
 8009180:	b10d      	cbz	r5, 8009186 <__d2b+0x26>
 8009182:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8009186:	9401      	str	r4, [sp, #4]
 8009188:	b31e      	cbz	r6, 80091d2 <__d2b+0x72>
 800918a:	a802      	add	r0, sp, #8
 800918c:	f840 6d08 	str.w	r6, [r0, #-8]!
 8009190:	f7ff fde0 	bl	8008d54 <__lo0bits>
 8009194:	2800      	cmp	r0, #0
 8009196:	d134      	bne.n	8009202 <__d2b+0xa2>
 8009198:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800919c:	f8c9 2014 	str.w	r2, [r9, #20]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	bf14      	ite	ne
 80091a4:	2402      	movne	r4, #2
 80091a6:	2401      	moveq	r4, #1
 80091a8:	f8c9 3018 	str.w	r3, [r9, #24]
 80091ac:	f8c9 4010 	str.w	r4, [r9, #16]
 80091b0:	b9dd      	cbnz	r5, 80091ea <__d2b+0x8a>
 80091b2:	eb09 0384 	add.w	r3, r9, r4, lsl #2
 80091b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80091ba:	f8c8 0000 	str.w	r0, [r8]
 80091be:	6918      	ldr	r0, [r3, #16]
 80091c0:	f7ff fda8 	bl	8008d14 <__hi0bits>
 80091c4:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 80091c8:	6038      	str	r0, [r7, #0]
 80091ca:	4648      	mov	r0, r9
 80091cc:	b003      	add	sp, #12
 80091ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091d2:	a801      	add	r0, sp, #4
 80091d4:	f7ff fdbe 	bl	8008d54 <__lo0bits>
 80091d8:	2401      	movs	r4, #1
 80091da:	9b01      	ldr	r3, [sp, #4]
 80091dc:	f8c9 3014 	str.w	r3, [r9, #20]
 80091e0:	3020      	adds	r0, #32
 80091e2:	f8c9 4010 	str.w	r4, [r9, #16]
 80091e6:	2d00      	cmp	r5, #0
 80091e8:	d0e3      	beq.n	80091b2 <__d2b+0x52>
 80091ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80091ee:	4405      	add	r5, r0
 80091f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80091f4:	f8c8 5000 	str.w	r5, [r8]
 80091f8:	6038      	str	r0, [r7, #0]
 80091fa:	4648      	mov	r0, r9
 80091fc:	b003      	add	sp, #12
 80091fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009202:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8009206:	f1c0 0120 	rsb	r1, r0, #32
 800920a:	fa03 f101 	lsl.w	r1, r3, r1
 800920e:	430a      	orrs	r2, r1
 8009210:	40c3      	lsrs	r3, r0
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	f8c9 2014 	str.w	r2, [r9, #20]
 8009218:	e7c2      	b.n	80091a0 <__d2b+0x40>
 800921a:	bf00      	nop

0800921c <__fpclassifyd>:
 800921c:	ec53 2b10 	vmov	r2, r3, d0
 8009220:	b410      	push	{r4}
 8009222:	f033 4400 	bics.w	r4, r3, #2147483648	; 0x80000000
 8009226:	d008      	beq.n	800923a <__fpclassifyd+0x1e>
 8009228:	4911      	ldr	r1, [pc, #68]	; (8009270 <__fpclassifyd+0x54>)
 800922a:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 800922e:	4288      	cmp	r0, r1
 8009230:	d808      	bhi.n	8009244 <__fpclassifyd+0x28>
 8009232:	2004      	movs	r0, #4
 8009234:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009238:	4770      	bx	lr
 800923a:	b91a      	cbnz	r2, 8009244 <__fpclassifyd+0x28>
 800923c:	2002      	movs	r0, #2
 800923e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009242:	4770      	bx	lr
 8009244:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8009248:	4909      	ldr	r1, [pc, #36]	; (8009270 <__fpclassifyd+0x54>)
 800924a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800924e:	428b      	cmp	r3, r1
 8009250:	d9ef      	bls.n	8009232 <__fpclassifyd+0x16>
 8009252:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009256:	d201      	bcs.n	800925c <__fpclassifyd+0x40>
 8009258:	2003      	movs	r0, #3
 800925a:	e7eb      	b.n	8009234 <__fpclassifyd+0x18>
 800925c:	4b05      	ldr	r3, [pc, #20]	; (8009274 <__fpclassifyd+0x58>)
 800925e:	429c      	cmp	r4, r3
 8009260:	d001      	beq.n	8009266 <__fpclassifyd+0x4a>
 8009262:	2000      	movs	r0, #0
 8009264:	e7e6      	b.n	8009234 <__fpclassifyd+0x18>
 8009266:	fab2 f082 	clz	r0, r2
 800926a:	0940      	lsrs	r0, r0, #5
 800926c:	e7e2      	b.n	8009234 <__fpclassifyd+0x18>
 800926e:	bf00      	nop
 8009270:	7fdfffff 	.word	0x7fdfffff
 8009274:	7ff00000 	.word	0x7ff00000

08009278 <_sbrk_r>:
 8009278:	b538      	push	{r3, r4, r5, lr}
 800927a:	4c07      	ldr	r4, [pc, #28]	; (8009298 <_sbrk_r+0x20>)
 800927c:	2300      	movs	r3, #0
 800927e:	4605      	mov	r5, r0
 8009280:	4608      	mov	r0, r1
 8009282:	6023      	str	r3, [r4, #0]
 8009284:	f7fc fde8 	bl	8005e58 <_sbrk>
 8009288:	1c43      	adds	r3, r0, #1
 800928a:	d000      	beq.n	800928e <_sbrk_r+0x16>
 800928c:	bd38      	pop	{r3, r4, r5, pc}
 800928e:	6823      	ldr	r3, [r4, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d0fb      	beq.n	800928c <_sbrk_r+0x14>
 8009294:	602b      	str	r3, [r5, #0]
 8009296:	bd38      	pop	{r3, r4, r5, pc}
 8009298:	20000abc 	.word	0x20000abc

0800929c <__ssprint_r>:
 800929c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092a0:	6893      	ldr	r3, [r2, #8]
 80092a2:	f8d2 8000 	ldr.w	r8, [r2]
 80092a6:	b083      	sub	sp, #12
 80092a8:	4691      	mov	r9, r2
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d072      	beq.n	8009394 <__ssprint_r+0xf8>
 80092ae:	4607      	mov	r7, r0
 80092b0:	f04f 0b00 	mov.w	fp, #0
 80092b4:	6808      	ldr	r0, [r1, #0]
 80092b6:	688b      	ldr	r3, [r1, #8]
 80092b8:	460d      	mov	r5, r1
 80092ba:	465c      	mov	r4, fp
 80092bc:	2c00      	cmp	r4, #0
 80092be:	d045      	beq.n	800934c <__ssprint_r+0xb0>
 80092c0:	429c      	cmp	r4, r3
 80092c2:	461e      	mov	r6, r3
 80092c4:	469a      	mov	sl, r3
 80092c6:	d348      	bcc.n	800935a <__ssprint_r+0xbe>
 80092c8:	89ab      	ldrh	r3, [r5, #12]
 80092ca:	f413 6f90 	tst.w	r3, #1152	; 0x480
 80092ce:	d02d      	beq.n	800932c <__ssprint_r+0x90>
 80092d0:	696e      	ldr	r6, [r5, #20]
 80092d2:	6929      	ldr	r1, [r5, #16]
 80092d4:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80092d8:	ebc1 0a00 	rsb	sl, r1, r0
 80092dc:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 80092e0:	1c60      	adds	r0, r4, #1
 80092e2:	1076      	asrs	r6, r6, #1
 80092e4:	4450      	add	r0, sl
 80092e6:	4286      	cmp	r6, r0
 80092e8:	4632      	mov	r2, r6
 80092ea:	bf3c      	itt	cc
 80092ec:	4606      	movcc	r6, r0
 80092ee:	4632      	movcc	r2, r6
 80092f0:	055b      	lsls	r3, r3, #21
 80092f2:	d535      	bpl.n	8009360 <__ssprint_r+0xc4>
 80092f4:	4611      	mov	r1, r2
 80092f6:	4638      	mov	r0, r7
 80092f8:	f7ff f9ba 	bl	8008670 <_malloc_r>
 80092fc:	2800      	cmp	r0, #0
 80092fe:	d039      	beq.n	8009374 <__ssprint_r+0xd8>
 8009300:	4652      	mov	r2, sl
 8009302:	6929      	ldr	r1, [r5, #16]
 8009304:	9001      	str	r0, [sp, #4]
 8009306:	f7fc f993 	bl	8005630 <memcpy>
 800930a:	89aa      	ldrh	r2, [r5, #12]
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009312:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009316:	81aa      	strh	r2, [r5, #12]
 8009318:	ebca 0206 	rsb	r2, sl, r6
 800931c:	eb03 000a 	add.w	r0, r3, sl
 8009320:	616e      	str	r6, [r5, #20]
 8009322:	612b      	str	r3, [r5, #16]
 8009324:	6028      	str	r0, [r5, #0]
 8009326:	60aa      	str	r2, [r5, #8]
 8009328:	4626      	mov	r6, r4
 800932a:	46a2      	mov	sl, r4
 800932c:	4652      	mov	r2, sl
 800932e:	4659      	mov	r1, fp
 8009330:	f000 f9de 	bl	80096f0 <memmove>
 8009334:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8009338:	68ab      	ldr	r3, [r5, #8]
 800933a:	6828      	ldr	r0, [r5, #0]
 800933c:	1b9b      	subs	r3, r3, r6
 800933e:	4450      	add	r0, sl
 8009340:	1b14      	subs	r4, r2, r4
 8009342:	60ab      	str	r3, [r5, #8]
 8009344:	6028      	str	r0, [r5, #0]
 8009346:	f8c9 4008 	str.w	r4, [r9, #8]
 800934a:	b31c      	cbz	r4, 8009394 <__ssprint_r+0xf8>
 800934c:	f8d8 b000 	ldr.w	fp, [r8]
 8009350:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009354:	f108 0808 	add.w	r8, r8, #8
 8009358:	e7b0      	b.n	80092bc <__ssprint_r+0x20>
 800935a:	4626      	mov	r6, r4
 800935c:	46a2      	mov	sl, r4
 800935e:	e7e5      	b.n	800932c <__ssprint_r+0x90>
 8009360:	4638      	mov	r0, r7
 8009362:	f000 fa29 	bl	80097b8 <_realloc_r>
 8009366:	4603      	mov	r3, r0
 8009368:	2800      	cmp	r0, #0
 800936a:	d1d5      	bne.n	8009318 <__ssprint_r+0x7c>
 800936c:	4638      	mov	r0, r7
 800936e:	6929      	ldr	r1, [r5, #16]
 8009370:	f000 f8e6 	bl	8009540 <_free_r>
 8009374:	230c      	movs	r3, #12
 8009376:	603b      	str	r3, [r7, #0]
 8009378:	89ab      	ldrh	r3, [r5, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009380:	f04f 30ff 	mov.w	r0, #4294967295
 8009384:	81ab      	strh	r3, [r5, #12]
 8009386:	f8c9 2008 	str.w	r2, [r9, #8]
 800938a:	f8c9 2004 	str.w	r2, [r9, #4]
 800938e:	b003      	add	sp, #12
 8009390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009394:	2000      	movs	r0, #0
 8009396:	f8c9 0004 	str.w	r0, [r9, #4]
 800939a:	b003      	add	sp, #12
 800939c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093a0 <__register_exitproc>:
 80093a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093a4:	4c25      	ldr	r4, [pc, #148]	; (800943c <__register_exitproc+0x9c>)
 80093a6:	6825      	ldr	r5, [r4, #0]
 80093a8:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
 80093ac:	4606      	mov	r6, r0
 80093ae:	4688      	mov	r8, r1
 80093b0:	4692      	mov	sl, r2
 80093b2:	4699      	mov	r9, r3
 80093b4:	b3cc      	cbz	r4, 800942a <__register_exitproc+0x8a>
 80093b6:	6860      	ldr	r0, [r4, #4]
 80093b8:	281f      	cmp	r0, #31
 80093ba:	dc18      	bgt.n	80093ee <__register_exitproc+0x4e>
 80093bc:	1c43      	adds	r3, r0, #1
 80093be:	b17e      	cbz	r6, 80093e0 <__register_exitproc+0x40>
 80093c0:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80093c4:	2101      	movs	r1, #1
 80093c6:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
 80093ca:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
 80093ce:	fa01 f200 	lsl.w	r2, r1, r0
 80093d2:	4317      	orrs	r7, r2
 80093d4:	2e02      	cmp	r6, #2
 80093d6:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 80093da:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
 80093de:	d01e      	beq.n	800941e <__register_exitproc+0x7e>
 80093e0:	3002      	adds	r0, #2
 80093e2:	6063      	str	r3, [r4, #4]
 80093e4:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
 80093e8:	2000      	movs	r0, #0
 80093ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093ee:	4b14      	ldr	r3, [pc, #80]	; (8009440 <__register_exitproc+0xa0>)
 80093f0:	b303      	cbz	r3, 8009434 <__register_exitproc+0x94>
 80093f2:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80093f6:	f3af 8000 	nop.w
 80093fa:	4604      	mov	r4, r0
 80093fc:	b1d0      	cbz	r0, 8009434 <__register_exitproc+0x94>
 80093fe:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 8009402:	2700      	movs	r7, #0
 8009404:	e880 0088 	stmia.w	r0, {r3, r7}
 8009408:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 800940c:	4638      	mov	r0, r7
 800940e:	2301      	movs	r3, #1
 8009410:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
 8009414:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
 8009418:	2e00      	cmp	r6, #0
 800941a:	d0e1      	beq.n	80093e0 <__register_exitproc+0x40>
 800941c:	e7d0      	b.n	80093c0 <__register_exitproc+0x20>
 800941e:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
 8009422:	430a      	orrs	r2, r1
 8009424:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
 8009428:	e7da      	b.n	80093e0 <__register_exitproc+0x40>
 800942a:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
 800942e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
 8009432:	e7c0      	b.n	80093b6 <__register_exitproc+0x16>
 8009434:	f04f 30ff 	mov.w	r0, #4294967295
 8009438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800943c:	08009f30 	.word	0x08009f30
 8009440:	00000000 	.word	0x00000000

08009444 <_calloc_r>:
 8009444:	b510      	push	{r4, lr}
 8009446:	fb02 f101 	mul.w	r1, r2, r1
 800944a:	f7ff f911 	bl	8008670 <_malloc_r>
 800944e:	4604      	mov	r4, r0
 8009450:	b168      	cbz	r0, 800946e <_calloc_r+0x2a>
 8009452:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009456:	f022 0203 	bic.w	r2, r2, #3
 800945a:	3a04      	subs	r2, #4
 800945c:	2a24      	cmp	r2, #36	; 0x24
 800945e:	d818      	bhi.n	8009492 <_calloc_r+0x4e>
 8009460:	2a13      	cmp	r2, #19
 8009462:	d806      	bhi.n	8009472 <_calloc_r+0x2e>
 8009464:	4603      	mov	r3, r0
 8009466:	2200      	movs	r2, #0
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	605a      	str	r2, [r3, #4]
 800946c:	609a      	str	r2, [r3, #8]
 800946e:	4620      	mov	r0, r4
 8009470:	bd10      	pop	{r4, pc}
 8009472:	2300      	movs	r3, #0
 8009474:	2a1b      	cmp	r2, #27
 8009476:	6003      	str	r3, [r0, #0]
 8009478:	6043      	str	r3, [r0, #4]
 800947a:	d90f      	bls.n	800949c <_calloc_r+0x58>
 800947c:	2a24      	cmp	r2, #36	; 0x24
 800947e:	6083      	str	r3, [r0, #8]
 8009480:	60c3      	str	r3, [r0, #12]
 8009482:	bf05      	ittet	eq
 8009484:	6103      	streq	r3, [r0, #16]
 8009486:	6143      	streq	r3, [r0, #20]
 8009488:	f100 0310 	addne.w	r3, r0, #16
 800948c:	f100 0318 	addeq.w	r3, r0, #24
 8009490:	e7e9      	b.n	8009466 <_calloc_r+0x22>
 8009492:	2100      	movs	r1, #0
 8009494:	f7fc fdd0 	bl	8006038 <memset>
 8009498:	4620      	mov	r0, r4
 800949a:	bd10      	pop	{r4, pc}
 800949c:	f100 0308 	add.w	r3, r0, #8
 80094a0:	e7e1      	b.n	8009466 <_calloc_r+0x22>
 80094a2:	bf00      	nop

080094a4 <_malloc_trim_r>:
 80094a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094a6:	4f23      	ldr	r7, [pc, #140]	; (8009534 <_malloc_trim_r+0x90>)
 80094a8:	460c      	mov	r4, r1
 80094aa:	4606      	mov	r6, r0
 80094ac:	f7ff fbbc 	bl	8008c28 <__malloc_lock>
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	685d      	ldr	r5, [r3, #4]
 80094b4:	f025 0503 	bic.w	r5, r5, #3
 80094b8:	1b29      	subs	r1, r5, r4
 80094ba:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
 80094be:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 80094c2:	f021 010f 	bic.w	r1, r1, #15
 80094c6:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 80094ca:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 80094ce:	db07      	blt.n	80094e0 <_malloc_trim_r+0x3c>
 80094d0:	4630      	mov	r0, r6
 80094d2:	2100      	movs	r1, #0
 80094d4:	f7ff fed0 	bl	8009278 <_sbrk_r>
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	442b      	add	r3, r5
 80094dc:	4298      	cmp	r0, r3
 80094de:	d004      	beq.n	80094ea <_malloc_trim_r+0x46>
 80094e0:	4630      	mov	r0, r6
 80094e2:	f7ff fba3 	bl	8008c2c <__malloc_unlock>
 80094e6:	2000      	movs	r0, #0
 80094e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094ea:	4630      	mov	r0, r6
 80094ec:	4261      	negs	r1, r4
 80094ee:	f7ff fec3 	bl	8009278 <_sbrk_r>
 80094f2:	3001      	adds	r0, #1
 80094f4:	d00d      	beq.n	8009512 <_malloc_trim_r+0x6e>
 80094f6:	4b10      	ldr	r3, [pc, #64]	; (8009538 <_malloc_trim_r+0x94>)
 80094f8:	68ba      	ldr	r2, [r7, #8]
 80094fa:	6819      	ldr	r1, [r3, #0]
 80094fc:	1b2d      	subs	r5, r5, r4
 80094fe:	f045 0501 	orr.w	r5, r5, #1
 8009502:	4630      	mov	r0, r6
 8009504:	1b09      	subs	r1, r1, r4
 8009506:	6055      	str	r5, [r2, #4]
 8009508:	6019      	str	r1, [r3, #0]
 800950a:	f7ff fb8f 	bl	8008c2c <__malloc_unlock>
 800950e:	2001      	movs	r0, #1
 8009510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009512:	4630      	mov	r0, r6
 8009514:	2100      	movs	r1, #0
 8009516:	f7ff feaf 	bl	8009278 <_sbrk_r>
 800951a:	68ba      	ldr	r2, [r7, #8]
 800951c:	1a83      	subs	r3, r0, r2
 800951e:	2b0f      	cmp	r3, #15
 8009520:	ddde      	ble.n	80094e0 <_malloc_trim_r+0x3c>
 8009522:	4c06      	ldr	r4, [pc, #24]	; (800953c <_malloc_trim_r+0x98>)
 8009524:	4904      	ldr	r1, [pc, #16]	; (8009538 <_malloc_trim_r+0x94>)
 8009526:	6824      	ldr	r4, [r4, #0]
 8009528:	f043 0301 	orr.w	r3, r3, #1
 800952c:	1b00      	subs	r0, r0, r4
 800952e:	6053      	str	r3, [r2, #4]
 8009530:	6008      	str	r0, [r1, #0]
 8009532:	e7d5      	b.n	80094e0 <_malloc_trim_r+0x3c>
 8009534:	20000634 	.word	0x20000634
 8009538:	20000a94 	.word	0x20000a94
 800953c:	20000a40 	.word	0x20000a40

08009540 <_free_r>:
 8009540:	2900      	cmp	r1, #0
 8009542:	d04e      	beq.n	80095e2 <_free_r+0xa2>
 8009544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009548:	460c      	mov	r4, r1
 800954a:	4680      	mov	r8, r0
 800954c:	f7ff fb6c 	bl	8008c28 <__malloc_lock>
 8009550:	f854 7c04 	ldr.w	r7, [r4, #-4]
 8009554:	4962      	ldr	r1, [pc, #392]	; (80096e0 <_free_r+0x1a0>)
 8009556:	f027 0201 	bic.w	r2, r7, #1
 800955a:	f1a4 0508 	sub.w	r5, r4, #8
 800955e:	18ab      	adds	r3, r5, r2
 8009560:	688e      	ldr	r6, [r1, #8]
 8009562:	6858      	ldr	r0, [r3, #4]
 8009564:	429e      	cmp	r6, r3
 8009566:	f020 0003 	bic.w	r0, r0, #3
 800956a:	d05a      	beq.n	8009622 <_free_r+0xe2>
 800956c:	07fe      	lsls	r6, r7, #31
 800956e:	6058      	str	r0, [r3, #4]
 8009570:	d40b      	bmi.n	800958a <_free_r+0x4a>
 8009572:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8009576:	1bed      	subs	r5, r5, r7
 8009578:	f101 0e08 	add.w	lr, r1, #8
 800957c:	68ac      	ldr	r4, [r5, #8]
 800957e:	4574      	cmp	r4, lr
 8009580:	443a      	add	r2, r7
 8009582:	d067      	beq.n	8009654 <_free_r+0x114>
 8009584:	68ef      	ldr	r7, [r5, #12]
 8009586:	60e7      	str	r7, [r4, #12]
 8009588:	60bc      	str	r4, [r7, #8]
 800958a:	181c      	adds	r4, r3, r0
 800958c:	6864      	ldr	r4, [r4, #4]
 800958e:	07e4      	lsls	r4, r4, #31
 8009590:	d40c      	bmi.n	80095ac <_free_r+0x6c>
 8009592:	4f54      	ldr	r7, [pc, #336]	; (80096e4 <_free_r+0x1a4>)
 8009594:	689c      	ldr	r4, [r3, #8]
 8009596:	42bc      	cmp	r4, r7
 8009598:	4402      	add	r2, r0
 800959a:	d07c      	beq.n	8009696 <_free_r+0x156>
 800959c:	68d8      	ldr	r0, [r3, #12]
 800959e:	60e0      	str	r0, [r4, #12]
 80095a0:	f042 0301 	orr.w	r3, r2, #1
 80095a4:	6084      	str	r4, [r0, #8]
 80095a6:	606b      	str	r3, [r5, #4]
 80095a8:	50aa      	str	r2, [r5, r2]
 80095aa:	e003      	b.n	80095b4 <_free_r+0x74>
 80095ac:	f042 0301 	orr.w	r3, r2, #1
 80095b0:	606b      	str	r3, [r5, #4]
 80095b2:	50aa      	str	r2, [r5, r2]
 80095b4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80095b8:	d214      	bcs.n	80095e4 <_free_r+0xa4>
 80095ba:	08d2      	lsrs	r2, r2, #3
 80095bc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
 80095c0:	6848      	ldr	r0, [r1, #4]
 80095c2:	689f      	ldr	r7, [r3, #8]
 80095c4:	60af      	str	r7, [r5, #8]
 80095c6:	1092      	asrs	r2, r2, #2
 80095c8:	2401      	movs	r4, #1
 80095ca:	fa04 f202 	lsl.w	r2, r4, r2
 80095ce:	4310      	orrs	r0, r2
 80095d0:	60eb      	str	r3, [r5, #12]
 80095d2:	6048      	str	r0, [r1, #4]
 80095d4:	609d      	str	r5, [r3, #8]
 80095d6:	60fd      	str	r5, [r7, #12]
 80095d8:	4640      	mov	r0, r8
 80095da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095de:	f7ff bb25 	b.w	8008c2c <__malloc_unlock>
 80095e2:	4770      	bx	lr
 80095e4:	0a53      	lsrs	r3, r2, #9
 80095e6:	2b04      	cmp	r3, #4
 80095e8:	d847      	bhi.n	800967a <_free_r+0x13a>
 80095ea:	0993      	lsrs	r3, r2, #6
 80095ec:	f103 0438 	add.w	r4, r3, #56	; 0x38
 80095f0:	0060      	lsls	r0, r4, #1
 80095f2:	eb01 0080 	add.w	r0, r1, r0, lsl #2
 80095f6:	493a      	ldr	r1, [pc, #232]	; (80096e0 <_free_r+0x1a0>)
 80095f8:	6883      	ldr	r3, [r0, #8]
 80095fa:	4283      	cmp	r3, r0
 80095fc:	d043      	beq.n	8009686 <_free_r+0x146>
 80095fe:	6859      	ldr	r1, [r3, #4]
 8009600:	f021 0103 	bic.w	r1, r1, #3
 8009604:	4291      	cmp	r1, r2
 8009606:	d902      	bls.n	800960e <_free_r+0xce>
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	4298      	cmp	r0, r3
 800960c:	d1f7      	bne.n	80095fe <_free_r+0xbe>
 800960e:	68da      	ldr	r2, [r3, #12]
 8009610:	60ea      	str	r2, [r5, #12]
 8009612:	60ab      	str	r3, [r5, #8]
 8009614:	4640      	mov	r0, r8
 8009616:	6095      	str	r5, [r2, #8]
 8009618:	60dd      	str	r5, [r3, #12]
 800961a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800961e:	f7ff bb05 	b.w	8008c2c <__malloc_unlock>
 8009622:	07ff      	lsls	r7, r7, #31
 8009624:	4402      	add	r2, r0
 8009626:	d407      	bmi.n	8009638 <_free_r+0xf8>
 8009628:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800962c:	1aed      	subs	r5, r5, r3
 800962e:	441a      	add	r2, r3
 8009630:	68a8      	ldr	r0, [r5, #8]
 8009632:	68eb      	ldr	r3, [r5, #12]
 8009634:	60c3      	str	r3, [r0, #12]
 8009636:	6098      	str	r0, [r3, #8]
 8009638:	4b2b      	ldr	r3, [pc, #172]	; (80096e8 <_free_r+0x1a8>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f042 0001 	orr.w	r0, r2, #1
 8009640:	429a      	cmp	r2, r3
 8009642:	6068      	str	r0, [r5, #4]
 8009644:	608d      	str	r5, [r1, #8]
 8009646:	d3c7      	bcc.n	80095d8 <_free_r+0x98>
 8009648:	4b28      	ldr	r3, [pc, #160]	; (80096ec <_free_r+0x1ac>)
 800964a:	4640      	mov	r0, r8
 800964c:	6819      	ldr	r1, [r3, #0]
 800964e:	f7ff ff29 	bl	80094a4 <_malloc_trim_r>
 8009652:	e7c1      	b.n	80095d8 <_free_r+0x98>
 8009654:	1819      	adds	r1, r3, r0
 8009656:	6849      	ldr	r1, [r1, #4]
 8009658:	07c9      	lsls	r1, r1, #31
 800965a:	d409      	bmi.n	8009670 <_free_r+0x130>
 800965c:	68d9      	ldr	r1, [r3, #12]
 800965e:	689b      	ldr	r3, [r3, #8]
 8009660:	4402      	add	r2, r0
 8009662:	f042 0001 	orr.w	r0, r2, #1
 8009666:	60d9      	str	r1, [r3, #12]
 8009668:	608b      	str	r3, [r1, #8]
 800966a:	6068      	str	r0, [r5, #4]
 800966c:	50aa      	str	r2, [r5, r2]
 800966e:	e7b3      	b.n	80095d8 <_free_r+0x98>
 8009670:	f042 0301 	orr.w	r3, r2, #1
 8009674:	606b      	str	r3, [r5, #4]
 8009676:	50aa      	str	r2, [r5, r2]
 8009678:	e7ae      	b.n	80095d8 <_free_r+0x98>
 800967a:	2b14      	cmp	r3, #20
 800967c:	d814      	bhi.n	80096a8 <_free_r+0x168>
 800967e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
 8009682:	0060      	lsls	r0, r4, #1
 8009684:	e7b5      	b.n	80095f2 <_free_r+0xb2>
 8009686:	684a      	ldr	r2, [r1, #4]
 8009688:	10a4      	asrs	r4, r4, #2
 800968a:	2001      	movs	r0, #1
 800968c:	40a0      	lsls	r0, r4
 800968e:	4302      	orrs	r2, r0
 8009690:	604a      	str	r2, [r1, #4]
 8009692:	461a      	mov	r2, r3
 8009694:	e7bc      	b.n	8009610 <_free_r+0xd0>
 8009696:	f042 0301 	orr.w	r3, r2, #1
 800969a:	614d      	str	r5, [r1, #20]
 800969c:	610d      	str	r5, [r1, #16]
 800969e:	60ec      	str	r4, [r5, #12]
 80096a0:	60ac      	str	r4, [r5, #8]
 80096a2:	606b      	str	r3, [r5, #4]
 80096a4:	50aa      	str	r2, [r5, r2]
 80096a6:	e797      	b.n	80095d8 <_free_r+0x98>
 80096a8:	2b54      	cmp	r3, #84	; 0x54
 80096aa:	d804      	bhi.n	80096b6 <_free_r+0x176>
 80096ac:	0b13      	lsrs	r3, r2, #12
 80096ae:	f103 046e 	add.w	r4, r3, #110	; 0x6e
 80096b2:	0060      	lsls	r0, r4, #1
 80096b4:	e79d      	b.n	80095f2 <_free_r+0xb2>
 80096b6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80096ba:	d804      	bhi.n	80096c6 <_free_r+0x186>
 80096bc:	0bd3      	lsrs	r3, r2, #15
 80096be:	f103 0477 	add.w	r4, r3, #119	; 0x77
 80096c2:	0060      	lsls	r0, r4, #1
 80096c4:	e795      	b.n	80095f2 <_free_r+0xb2>
 80096c6:	f240 5054 	movw	r0, #1364	; 0x554
 80096ca:	4283      	cmp	r3, r0
 80096cc:	d804      	bhi.n	80096d8 <_free_r+0x198>
 80096ce:	0c93      	lsrs	r3, r2, #18
 80096d0:	f103 047c 	add.w	r4, r3, #124	; 0x7c
 80096d4:	0060      	lsls	r0, r4, #1
 80096d6:	e78c      	b.n	80095f2 <_free_r+0xb2>
 80096d8:	20fc      	movs	r0, #252	; 0xfc
 80096da:	247e      	movs	r4, #126	; 0x7e
 80096dc:	e789      	b.n	80095f2 <_free_r+0xb2>
 80096de:	bf00      	nop
 80096e0:	20000634 	.word	0x20000634
 80096e4:	2000063c 	.word	0x2000063c
 80096e8:	20000a3c 	.word	0x20000a3c
 80096ec:	20000a90 	.word	0x20000a90

080096f0 <memmove>:
 80096f0:	4288      	cmp	r0, r1
 80096f2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096f4:	d90d      	bls.n	8009712 <memmove+0x22>
 80096f6:	188b      	adds	r3, r1, r2
 80096f8:	4298      	cmp	r0, r3
 80096fa:	d20a      	bcs.n	8009712 <memmove+0x22>
 80096fc:	1881      	adds	r1, r0, r2
 80096fe:	2a00      	cmp	r2, #0
 8009700:	d054      	beq.n	80097ac <memmove+0xbc>
 8009702:	1a9a      	subs	r2, r3, r2
 8009704:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009708:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800970c:	4293      	cmp	r3, r2
 800970e:	d1f9      	bne.n	8009704 <memmove+0x14>
 8009710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009712:	2a0f      	cmp	r2, #15
 8009714:	d948      	bls.n	80097a8 <memmove+0xb8>
 8009716:	ea40 0301 	orr.w	r3, r0, r1
 800971a:	079b      	lsls	r3, r3, #30
 800971c:	d147      	bne.n	80097ae <memmove+0xbe>
 800971e:	f100 0410 	add.w	r4, r0, #16
 8009722:	f101 0310 	add.w	r3, r1, #16
 8009726:	4615      	mov	r5, r2
 8009728:	f853 6c10 	ldr.w	r6, [r3, #-16]
 800972c:	f844 6c10 	str.w	r6, [r4, #-16]
 8009730:	f853 6c0c 	ldr.w	r6, [r3, #-12]
 8009734:	f844 6c0c 	str.w	r6, [r4, #-12]
 8009738:	f853 6c08 	ldr.w	r6, [r3, #-8]
 800973c:	f844 6c08 	str.w	r6, [r4, #-8]
 8009740:	3d10      	subs	r5, #16
 8009742:	f853 6c04 	ldr.w	r6, [r3, #-4]
 8009746:	f844 6c04 	str.w	r6, [r4, #-4]
 800974a:	2d0f      	cmp	r5, #15
 800974c:	f103 0310 	add.w	r3, r3, #16
 8009750:	f104 0410 	add.w	r4, r4, #16
 8009754:	d8e8      	bhi.n	8009728 <memmove+0x38>
 8009756:	f1a2 0310 	sub.w	r3, r2, #16
 800975a:	f023 030f 	bic.w	r3, r3, #15
 800975e:	f002 0e0f 	and.w	lr, r2, #15
 8009762:	3310      	adds	r3, #16
 8009764:	f1be 0f03 	cmp.w	lr, #3
 8009768:	4419      	add	r1, r3
 800976a:	4403      	add	r3, r0
 800976c:	d921      	bls.n	80097b2 <memmove+0xc2>
 800976e:	1f1e      	subs	r6, r3, #4
 8009770:	460d      	mov	r5, r1
 8009772:	4674      	mov	r4, lr
 8009774:	3c04      	subs	r4, #4
 8009776:	f855 7b04 	ldr.w	r7, [r5], #4
 800977a:	f846 7f04 	str.w	r7, [r6, #4]!
 800977e:	2c03      	cmp	r4, #3
 8009780:	d8f8      	bhi.n	8009774 <memmove+0x84>
 8009782:	f1ae 0404 	sub.w	r4, lr, #4
 8009786:	f024 0403 	bic.w	r4, r4, #3
 800978a:	3404      	adds	r4, #4
 800978c:	4423      	add	r3, r4
 800978e:	4421      	add	r1, r4
 8009790:	f002 0203 	and.w	r2, r2, #3
 8009794:	b152      	cbz	r2, 80097ac <memmove+0xbc>
 8009796:	3b01      	subs	r3, #1
 8009798:	440a      	add	r2, r1
 800979a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800979e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097a2:	4291      	cmp	r1, r2
 80097a4:	d1f9      	bne.n	800979a <memmove+0xaa>
 80097a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097a8:	4603      	mov	r3, r0
 80097aa:	e7f3      	b.n	8009794 <memmove+0xa4>
 80097ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ae:	4603      	mov	r3, r0
 80097b0:	e7f1      	b.n	8009796 <memmove+0xa6>
 80097b2:	4672      	mov	r2, lr
 80097b4:	e7ee      	b.n	8009794 <memmove+0xa4>
 80097b6:	bf00      	nop

080097b8 <_realloc_r>:
 80097b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097bc:	4617      	mov	r7, r2
 80097be:	b083      	sub	sp, #12
 80097c0:	460e      	mov	r6, r1
 80097c2:	2900      	cmp	r1, #0
 80097c4:	f000 80e7 	beq.w	8009996 <_realloc_r+0x1de>
 80097c8:	4681      	mov	r9, r0
 80097ca:	f107 050b 	add.w	r5, r7, #11
 80097ce:	f7ff fa2b 	bl	8008c28 <__malloc_lock>
 80097d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80097d6:	2d16      	cmp	r5, #22
 80097d8:	f023 0403 	bic.w	r4, r3, #3
 80097dc:	f1a6 0808 	sub.w	r8, r6, #8
 80097e0:	d84c      	bhi.n	800987c <_realloc_r+0xc4>
 80097e2:	2210      	movs	r2, #16
 80097e4:	4615      	mov	r5, r2
 80097e6:	42af      	cmp	r7, r5
 80097e8:	d84d      	bhi.n	8009886 <_realloc_r+0xce>
 80097ea:	4294      	cmp	r4, r2
 80097ec:	f280 8084 	bge.w	80098f8 <_realloc_r+0x140>
 80097f0:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 8009ba0 <_realloc_r+0x3e8>
 80097f4:	f8db 0008 	ldr.w	r0, [fp, #8]
 80097f8:	eb08 0104 	add.w	r1, r8, r4
 80097fc:	4288      	cmp	r0, r1
 80097fe:	f000 80d6 	beq.w	80099ae <_realloc_r+0x1f6>
 8009802:	6848      	ldr	r0, [r1, #4]
 8009804:	f020 0e01 	bic.w	lr, r0, #1
 8009808:	448e      	add	lr, r1
 800980a:	f8de e004 	ldr.w	lr, [lr, #4]
 800980e:	f01e 0f01 	tst.w	lr, #1
 8009812:	d13f      	bne.n	8009894 <_realloc_r+0xdc>
 8009814:	f020 0003 	bic.w	r0, r0, #3
 8009818:	4420      	add	r0, r4
 800981a:	4290      	cmp	r0, r2
 800981c:	f280 80c1 	bge.w	80099a2 <_realloc_r+0x1ea>
 8009820:	07db      	lsls	r3, r3, #31
 8009822:	f100 808f 	bmi.w	8009944 <_realloc_r+0x18c>
 8009826:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800982a:	ebc3 0a08 	rsb	sl, r3, r8
 800982e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009832:	f023 0303 	bic.w	r3, r3, #3
 8009836:	eb00 0e03 	add.w	lr, r0, r3
 800983a:	4596      	cmp	lr, r2
 800983c:	db34      	blt.n	80098a8 <_realloc_r+0xf0>
 800983e:	68cb      	ldr	r3, [r1, #12]
 8009840:	688a      	ldr	r2, [r1, #8]
 8009842:	4657      	mov	r7, sl
 8009844:	60d3      	str	r3, [r2, #12]
 8009846:	609a      	str	r2, [r3, #8]
 8009848:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800984c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009850:	60cb      	str	r3, [r1, #12]
 8009852:	1f22      	subs	r2, r4, #4
 8009854:	2a24      	cmp	r2, #36	; 0x24
 8009856:	6099      	str	r1, [r3, #8]
 8009858:	f200 8136 	bhi.w	8009ac8 <_realloc_r+0x310>
 800985c:	2a13      	cmp	r2, #19
 800985e:	f240 80fd 	bls.w	8009a5c <_realloc_r+0x2a4>
 8009862:	6833      	ldr	r3, [r6, #0]
 8009864:	f8ca 3008 	str.w	r3, [sl, #8]
 8009868:	6873      	ldr	r3, [r6, #4]
 800986a:	f8ca 300c 	str.w	r3, [sl, #12]
 800986e:	2a1b      	cmp	r2, #27
 8009870:	f200 8140 	bhi.w	8009af4 <_realloc_r+0x33c>
 8009874:	3608      	adds	r6, #8
 8009876:	f10a 0310 	add.w	r3, sl, #16
 800987a:	e0f0      	b.n	8009a5e <_realloc_r+0x2a6>
 800987c:	f025 0507 	bic.w	r5, r5, #7
 8009880:	2d00      	cmp	r5, #0
 8009882:	462a      	mov	r2, r5
 8009884:	daaf      	bge.n	80097e6 <_realloc_r+0x2e>
 8009886:	230c      	movs	r3, #12
 8009888:	2000      	movs	r0, #0
 800988a:	f8c9 3000 	str.w	r3, [r9]
 800988e:	b003      	add	sp, #12
 8009890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009894:	07d9      	lsls	r1, r3, #31
 8009896:	d455      	bmi.n	8009944 <_realloc_r+0x18c>
 8009898:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800989c:	ebc3 0a08 	rsb	sl, r3, r8
 80098a0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80098a4:	f023 0303 	bic.w	r3, r3, #3
 80098a8:	4423      	add	r3, r4
 80098aa:	4293      	cmp	r3, r2
 80098ac:	db4a      	blt.n	8009944 <_realloc_r+0x18c>
 80098ae:	4657      	mov	r7, sl
 80098b0:	f8da 100c 	ldr.w	r1, [sl, #12]
 80098b4:	f857 0f08 	ldr.w	r0, [r7, #8]!
 80098b8:	1f22      	subs	r2, r4, #4
 80098ba:	2a24      	cmp	r2, #36	; 0x24
 80098bc:	60c1      	str	r1, [r0, #12]
 80098be:	6088      	str	r0, [r1, #8]
 80098c0:	f200 810e 	bhi.w	8009ae0 <_realloc_r+0x328>
 80098c4:	2a13      	cmp	r2, #19
 80098c6:	f240 8109 	bls.w	8009adc <_realloc_r+0x324>
 80098ca:	6831      	ldr	r1, [r6, #0]
 80098cc:	f8ca 1008 	str.w	r1, [sl, #8]
 80098d0:	6871      	ldr	r1, [r6, #4]
 80098d2:	f8ca 100c 	str.w	r1, [sl, #12]
 80098d6:	2a1b      	cmp	r2, #27
 80098d8:	f200 8121 	bhi.w	8009b1e <_realloc_r+0x366>
 80098dc:	3608      	adds	r6, #8
 80098de:	f10a 0210 	add.w	r2, sl, #16
 80098e2:	6831      	ldr	r1, [r6, #0]
 80098e4:	6011      	str	r1, [r2, #0]
 80098e6:	6871      	ldr	r1, [r6, #4]
 80098e8:	6051      	str	r1, [r2, #4]
 80098ea:	68b1      	ldr	r1, [r6, #8]
 80098ec:	6091      	str	r1, [r2, #8]
 80098ee:	461c      	mov	r4, r3
 80098f0:	f8da 3004 	ldr.w	r3, [sl, #4]
 80098f4:	463e      	mov	r6, r7
 80098f6:	46d0      	mov	r8, sl
 80098f8:	1b62      	subs	r2, r4, r5
 80098fa:	2a0f      	cmp	r2, #15
 80098fc:	f003 0301 	and.w	r3, r3, #1
 8009900:	d80e      	bhi.n	8009920 <_realloc_r+0x168>
 8009902:	4323      	orrs	r3, r4
 8009904:	4444      	add	r4, r8
 8009906:	f8c8 3004 	str.w	r3, [r8, #4]
 800990a:	6863      	ldr	r3, [r4, #4]
 800990c:	f043 0301 	orr.w	r3, r3, #1
 8009910:	6063      	str	r3, [r4, #4]
 8009912:	4648      	mov	r0, r9
 8009914:	f7ff f98a 	bl	8008c2c <__malloc_unlock>
 8009918:	4630      	mov	r0, r6
 800991a:	b003      	add	sp, #12
 800991c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009920:	eb08 0105 	add.w	r1, r8, r5
 8009924:	431d      	orrs	r5, r3
 8009926:	f042 0301 	orr.w	r3, r2, #1
 800992a:	440a      	add	r2, r1
 800992c:	f8c8 5004 	str.w	r5, [r8, #4]
 8009930:	604b      	str	r3, [r1, #4]
 8009932:	6853      	ldr	r3, [r2, #4]
 8009934:	f043 0301 	orr.w	r3, r3, #1
 8009938:	3108      	adds	r1, #8
 800993a:	6053      	str	r3, [r2, #4]
 800993c:	4648      	mov	r0, r9
 800993e:	f7ff fdff 	bl	8009540 <_free_r>
 8009942:	e7e6      	b.n	8009912 <_realloc_r+0x15a>
 8009944:	4639      	mov	r1, r7
 8009946:	4648      	mov	r0, r9
 8009948:	f7fe fe92 	bl	8008670 <_malloc_r>
 800994c:	4607      	mov	r7, r0
 800994e:	b1d8      	cbz	r0, 8009988 <_realloc_r+0x1d0>
 8009950:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009954:	f023 0201 	bic.w	r2, r3, #1
 8009958:	4442      	add	r2, r8
 800995a:	f1a0 0108 	sub.w	r1, r0, #8
 800995e:	4291      	cmp	r1, r2
 8009960:	f000 80ac 	beq.w	8009abc <_realloc_r+0x304>
 8009964:	1f22      	subs	r2, r4, #4
 8009966:	2a24      	cmp	r2, #36	; 0x24
 8009968:	f200 8099 	bhi.w	8009a9e <_realloc_r+0x2e6>
 800996c:	2a13      	cmp	r2, #19
 800996e:	d86a      	bhi.n	8009a46 <_realloc_r+0x28e>
 8009970:	4603      	mov	r3, r0
 8009972:	4632      	mov	r2, r6
 8009974:	6811      	ldr	r1, [r2, #0]
 8009976:	6019      	str	r1, [r3, #0]
 8009978:	6851      	ldr	r1, [r2, #4]
 800997a:	6059      	str	r1, [r3, #4]
 800997c:	6892      	ldr	r2, [r2, #8]
 800997e:	609a      	str	r2, [r3, #8]
 8009980:	4631      	mov	r1, r6
 8009982:	4648      	mov	r0, r9
 8009984:	f7ff fddc 	bl	8009540 <_free_r>
 8009988:	4648      	mov	r0, r9
 800998a:	f7ff f94f 	bl	8008c2c <__malloc_unlock>
 800998e:	4638      	mov	r0, r7
 8009990:	b003      	add	sp, #12
 8009992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009996:	4611      	mov	r1, r2
 8009998:	b003      	add	sp, #12
 800999a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999e:	f7fe be67 	b.w	8008670 <_malloc_r>
 80099a2:	68ca      	ldr	r2, [r1, #12]
 80099a4:	6889      	ldr	r1, [r1, #8]
 80099a6:	4604      	mov	r4, r0
 80099a8:	60ca      	str	r2, [r1, #12]
 80099aa:	6091      	str	r1, [r2, #8]
 80099ac:	e7a4      	b.n	80098f8 <_realloc_r+0x140>
 80099ae:	6841      	ldr	r1, [r0, #4]
 80099b0:	f021 0103 	bic.w	r1, r1, #3
 80099b4:	4421      	add	r1, r4
 80099b6:	f105 0010 	add.w	r0, r5, #16
 80099ba:	4281      	cmp	r1, r0
 80099bc:	da5b      	bge.n	8009a76 <_realloc_r+0x2be>
 80099be:	07db      	lsls	r3, r3, #31
 80099c0:	d4c0      	bmi.n	8009944 <_realloc_r+0x18c>
 80099c2:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80099c6:	ebc3 0a08 	rsb	sl, r3, r8
 80099ca:	f8da 3004 	ldr.w	r3, [sl, #4]
 80099ce:	f023 0303 	bic.w	r3, r3, #3
 80099d2:	eb01 0c03 	add.w	ip, r1, r3
 80099d6:	4560      	cmp	r0, ip
 80099d8:	f73f af66 	bgt.w	80098a8 <_realloc_r+0xf0>
 80099dc:	4657      	mov	r7, sl
 80099de:	f8da 300c 	ldr.w	r3, [sl, #12]
 80099e2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80099e6:	1f22      	subs	r2, r4, #4
 80099e8:	2a24      	cmp	r2, #36	; 0x24
 80099ea:	60cb      	str	r3, [r1, #12]
 80099ec:	6099      	str	r1, [r3, #8]
 80099ee:	f200 80b8 	bhi.w	8009b62 <_realloc_r+0x3aa>
 80099f2:	2a13      	cmp	r2, #19
 80099f4:	f240 80a9 	bls.w	8009b4a <_realloc_r+0x392>
 80099f8:	6833      	ldr	r3, [r6, #0]
 80099fa:	f8ca 3008 	str.w	r3, [sl, #8]
 80099fe:	6873      	ldr	r3, [r6, #4]
 8009a00:	f8ca 300c 	str.w	r3, [sl, #12]
 8009a04:	2a1b      	cmp	r2, #27
 8009a06:	f200 80b5 	bhi.w	8009b74 <_realloc_r+0x3bc>
 8009a0a:	3608      	adds	r6, #8
 8009a0c:	f10a 0310 	add.w	r3, sl, #16
 8009a10:	6832      	ldr	r2, [r6, #0]
 8009a12:	601a      	str	r2, [r3, #0]
 8009a14:	6872      	ldr	r2, [r6, #4]
 8009a16:	605a      	str	r2, [r3, #4]
 8009a18:	68b2      	ldr	r2, [r6, #8]
 8009a1a:	609a      	str	r2, [r3, #8]
 8009a1c:	eb0a 0205 	add.w	r2, sl, r5
 8009a20:	ebc5 030c 	rsb	r3, r5, ip
 8009a24:	f043 0301 	orr.w	r3, r3, #1
 8009a28:	f8cb 2008 	str.w	r2, [fp, #8]
 8009a2c:	6053      	str	r3, [r2, #4]
 8009a2e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	431d      	orrs	r5, r3
 8009a38:	4648      	mov	r0, r9
 8009a3a:	f8ca 5004 	str.w	r5, [sl, #4]
 8009a3e:	f7ff f8f5 	bl	8008c2c <__malloc_unlock>
 8009a42:	4638      	mov	r0, r7
 8009a44:	e769      	b.n	800991a <_realloc_r+0x162>
 8009a46:	6833      	ldr	r3, [r6, #0]
 8009a48:	6003      	str	r3, [r0, #0]
 8009a4a:	6873      	ldr	r3, [r6, #4]
 8009a4c:	6043      	str	r3, [r0, #4]
 8009a4e:	2a1b      	cmp	r2, #27
 8009a50:	d829      	bhi.n	8009aa6 <_realloc_r+0x2ee>
 8009a52:	f100 0308 	add.w	r3, r0, #8
 8009a56:	f106 0208 	add.w	r2, r6, #8
 8009a5a:	e78b      	b.n	8009974 <_realloc_r+0x1bc>
 8009a5c:	463b      	mov	r3, r7
 8009a5e:	6832      	ldr	r2, [r6, #0]
 8009a60:	601a      	str	r2, [r3, #0]
 8009a62:	6872      	ldr	r2, [r6, #4]
 8009a64:	605a      	str	r2, [r3, #4]
 8009a66:	68b2      	ldr	r2, [r6, #8]
 8009a68:	609a      	str	r2, [r3, #8]
 8009a6a:	463e      	mov	r6, r7
 8009a6c:	4674      	mov	r4, lr
 8009a6e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009a72:	46d0      	mov	r8, sl
 8009a74:	e740      	b.n	80098f8 <_realloc_r+0x140>
 8009a76:	eb08 0205 	add.w	r2, r8, r5
 8009a7a:	1b4b      	subs	r3, r1, r5
 8009a7c:	f043 0301 	orr.w	r3, r3, #1
 8009a80:	f8cb 2008 	str.w	r2, [fp, #8]
 8009a84:	6053      	str	r3, [r2, #4]
 8009a86:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a8a:	f003 0301 	and.w	r3, r3, #1
 8009a8e:	431d      	orrs	r5, r3
 8009a90:	4648      	mov	r0, r9
 8009a92:	f846 5c04 	str.w	r5, [r6, #-4]
 8009a96:	f7ff f8c9 	bl	8008c2c <__malloc_unlock>
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	e73d      	b.n	800991a <_realloc_r+0x162>
 8009a9e:	4631      	mov	r1, r6
 8009aa0:	f7ff fe26 	bl	80096f0 <memmove>
 8009aa4:	e76c      	b.n	8009980 <_realloc_r+0x1c8>
 8009aa6:	68b3      	ldr	r3, [r6, #8]
 8009aa8:	6083      	str	r3, [r0, #8]
 8009aaa:	68f3      	ldr	r3, [r6, #12]
 8009aac:	60c3      	str	r3, [r0, #12]
 8009aae:	2a24      	cmp	r2, #36	; 0x24
 8009ab0:	d02c      	beq.n	8009b0c <_realloc_r+0x354>
 8009ab2:	f100 0310 	add.w	r3, r0, #16
 8009ab6:	f106 0210 	add.w	r2, r6, #16
 8009aba:	e75b      	b.n	8009974 <_realloc_r+0x1bc>
 8009abc:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009ac0:	f022 0203 	bic.w	r2, r2, #3
 8009ac4:	4414      	add	r4, r2
 8009ac6:	e717      	b.n	80098f8 <_realloc_r+0x140>
 8009ac8:	4631      	mov	r1, r6
 8009aca:	4638      	mov	r0, r7
 8009acc:	4674      	mov	r4, lr
 8009ace:	463e      	mov	r6, r7
 8009ad0:	f7ff fe0e 	bl	80096f0 <memmove>
 8009ad4:	46d0      	mov	r8, sl
 8009ad6:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009ada:	e70d      	b.n	80098f8 <_realloc_r+0x140>
 8009adc:	463a      	mov	r2, r7
 8009ade:	e700      	b.n	80098e2 <_realloc_r+0x12a>
 8009ae0:	4631      	mov	r1, r6
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	461c      	mov	r4, r3
 8009ae6:	463e      	mov	r6, r7
 8009ae8:	f7ff fe02 	bl	80096f0 <memmove>
 8009aec:	46d0      	mov	r8, sl
 8009aee:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009af2:	e701      	b.n	80098f8 <_realloc_r+0x140>
 8009af4:	68b3      	ldr	r3, [r6, #8]
 8009af6:	f8ca 3010 	str.w	r3, [sl, #16]
 8009afa:	68f3      	ldr	r3, [r6, #12]
 8009afc:	f8ca 3014 	str.w	r3, [sl, #20]
 8009b00:	2a24      	cmp	r2, #36	; 0x24
 8009b02:	d018      	beq.n	8009b36 <_realloc_r+0x37e>
 8009b04:	3610      	adds	r6, #16
 8009b06:	f10a 0318 	add.w	r3, sl, #24
 8009b0a:	e7a8      	b.n	8009a5e <_realloc_r+0x2a6>
 8009b0c:	6933      	ldr	r3, [r6, #16]
 8009b0e:	6103      	str	r3, [r0, #16]
 8009b10:	6973      	ldr	r3, [r6, #20]
 8009b12:	6143      	str	r3, [r0, #20]
 8009b14:	f106 0218 	add.w	r2, r6, #24
 8009b18:	f100 0318 	add.w	r3, r0, #24
 8009b1c:	e72a      	b.n	8009974 <_realloc_r+0x1bc>
 8009b1e:	68b1      	ldr	r1, [r6, #8]
 8009b20:	f8ca 1010 	str.w	r1, [sl, #16]
 8009b24:	68f1      	ldr	r1, [r6, #12]
 8009b26:	f8ca 1014 	str.w	r1, [sl, #20]
 8009b2a:	2a24      	cmp	r2, #36	; 0x24
 8009b2c:	d00f      	beq.n	8009b4e <_realloc_r+0x396>
 8009b2e:	3610      	adds	r6, #16
 8009b30:	f10a 0218 	add.w	r2, sl, #24
 8009b34:	e6d5      	b.n	80098e2 <_realloc_r+0x12a>
 8009b36:	6933      	ldr	r3, [r6, #16]
 8009b38:	f8ca 3018 	str.w	r3, [sl, #24]
 8009b3c:	6973      	ldr	r3, [r6, #20]
 8009b3e:	f8ca 301c 	str.w	r3, [sl, #28]
 8009b42:	3618      	adds	r6, #24
 8009b44:	f10a 0320 	add.w	r3, sl, #32
 8009b48:	e789      	b.n	8009a5e <_realloc_r+0x2a6>
 8009b4a:	463b      	mov	r3, r7
 8009b4c:	e760      	b.n	8009a10 <_realloc_r+0x258>
 8009b4e:	6932      	ldr	r2, [r6, #16]
 8009b50:	f8ca 2018 	str.w	r2, [sl, #24]
 8009b54:	6972      	ldr	r2, [r6, #20]
 8009b56:	f8ca 201c 	str.w	r2, [sl, #28]
 8009b5a:	3618      	adds	r6, #24
 8009b5c:	f10a 0220 	add.w	r2, sl, #32
 8009b60:	e6bf      	b.n	80098e2 <_realloc_r+0x12a>
 8009b62:	4631      	mov	r1, r6
 8009b64:	4638      	mov	r0, r7
 8009b66:	f8cd c004 	str.w	ip, [sp, #4]
 8009b6a:	f7ff fdc1 	bl	80096f0 <memmove>
 8009b6e:	f8dd c004 	ldr.w	ip, [sp, #4]
 8009b72:	e753      	b.n	8009a1c <_realloc_r+0x264>
 8009b74:	68b3      	ldr	r3, [r6, #8]
 8009b76:	f8ca 3010 	str.w	r3, [sl, #16]
 8009b7a:	68f3      	ldr	r3, [r6, #12]
 8009b7c:	f8ca 3014 	str.w	r3, [sl, #20]
 8009b80:	2a24      	cmp	r2, #36	; 0x24
 8009b82:	d003      	beq.n	8009b8c <_realloc_r+0x3d4>
 8009b84:	3610      	adds	r6, #16
 8009b86:	f10a 0318 	add.w	r3, sl, #24
 8009b8a:	e741      	b.n	8009a10 <_realloc_r+0x258>
 8009b8c:	6933      	ldr	r3, [r6, #16]
 8009b8e:	f8ca 3018 	str.w	r3, [sl, #24]
 8009b92:	6973      	ldr	r3, [r6, #20]
 8009b94:	f8ca 301c 	str.w	r3, [sl, #28]
 8009b98:	3618      	adds	r6, #24
 8009b9a:	f10a 0320 	add.w	r3, sl, #32
 8009b9e:	e737      	b.n	8009a10 <_realloc_r+0x258>
 8009ba0:	20000634 	.word	0x20000634

08009ba4 <_ge_pin_num>:
 8009ba4:	00020001 00080004 00200010 00800040     .......... .@...
 8009bb4:	02000100 08000400 20001000 80004000     ........... .@..
 8009bc4:	00020001 00080004 00200010 00800040     .......... .@...
 8009bd4:	02000100 08000400 20001000 80004000     ........... .@..
 8009be4:	00020001 00080004 00200010 00800040     .......... .@...
 8009bf4:	02000100 08000400 20001000 80004000     ........... .@..
 8009c04:	00020001 00080004 00200010 00800040     .......... .@...
 8009c14:	02000100 08000400 20001000 80004000     ........... .@..
 8009c24:	00020001 00080004 00200010 00800040     .......... .@...
 8009c34:	02000100 08000400 20001000 80004000     ........... .@..
 8009c44:	00020001 00100004 02000040 00000400     ........@.......

08009c54 <_ge_pin_port>:
 8009c54:	48000000 48000000 48000000 48000000     ...H...H...H...H
 8009c64:	48000000 48000000 48000000 48000000     ...H...H...H...H
 8009c74:	48000000 48000000 48000000 48000000     ...H...H...H...H
 8009c84:	48000000 48000000 48000000 48000000     ...H...H...H...H
 8009c94:	48000400 48000400 48000400 48000400     ...H...H...H...H
 8009ca4:	48000400 48000400 48000400 48000400     ...H...H...H...H
 8009cb4:	48000400 48000400 48000400 48000400     ...H...H...H...H
 8009cc4:	48000400 48000400 48000400 48000400     ...H...H...H...H
 8009cd4:	48000800 48000800 48000800 48000800     ...H...H...H...H
 8009ce4:	48000800 48000800 48000800 48000800     ...H...H...H...H
 8009cf4:	48000800 48000800 48000800 48000800     ...H...H...H...H
 8009d04:	48000800 48000800 48000800 48000800     ...H...H...H...H
 8009d14:	48000c00 48000c00 48000c00 48000c00     ...H...H...H...H
 8009d24:	48000c00 48000c00 48000c00 48000c00     ...H...H...H...H
 8009d34:	48000c00 48000c00 48000c00 48000c00     ...H...H...H...H
 8009d44:	48000c00 48000c00 48000c00 48000c00     ...H...H...H...H
 8009d54:	48001000 48001000 48001000 48001000     ...H...H...H...H
 8009d64:	48001000 48001000 48001000 48001000     ...H...H...H...H
 8009d74:	48001000 48001000 48001000 48001000     ...H...H...H...H
 8009d84:	48001000 48001000 48001000 48001000     ...H...H...H...H
 8009d94:	48001400 48001400 48001400 48001400     ...H...H...H...H
 8009da4:	48001400 48001400 48001400              ...H...H...H

08009db0 <CSWTCH.14>:
 8009db0:	d494c080                                ....

08009db4 <Virtual_Com_Port_StringProduct>:
 8009db4:	00530332 004d0054 00320033 00560020     2.S.T.M.3.2. .V.
 8009dc4:	00720069 00750074 006c0061 00430020     i.r.t.u.a.l. .C.
 8009dd4:	004d004f 00500020 0072006f 00200074     O.M. .P.o.r.t. .
 8009de4:	00000020                                 ...

08009de8 <Virtual_Com_Port_StringVendor>:
 8009de8:	00530326 004d0054 00630069 006f0072     &.S.T.M.i.c.r.o.
 8009df8:	006c0065 00630065 00720074 006e006f     e.l.e.c.t.r.o.n.
 8009e08:	00630069 00000073                       i.c.s...

08009e10 <Virtual_Com_Port_StringLangID>:
 8009e10:	04090304                                ....

08009e14 <Virtual_Com_Port_ConfigDescriptor>:
 8009e14:	00430209 c0000102 00040932 02020100     ..C.....2.......
 8009e24:	24050001 05011000 01000124 02022404     ...$....$....$..
 8009e34:	00062405 82050701 ff000803 00010409     .$..............
 8009e44:	00000a02 03050700 00004002 02810507     .........@......
 8009e54:	00000040                                @...

08009e58 <Virtual_Com_Port_DeviceDescriptor>:
 8009e58:	02000112 40000002 57400483 02010200     .......@..@W....
 8009e68:	6f560103 6761746c 25203a65 2066332e     ..Voltage: %.3f 
 8009e78:	75430056 6e657272 25203a74 2066332e     V.Current: %.3f 
 8009e88:	6f500041 3a726577 332e2520 00572066     A.Power: %.3f W.
 8009e98:	696c6143 74617262 3a6e6f69 66666f20     Calibration: off
 8009ea8:	73746573 70704100 3020796c 6e612056     sets.Apply 0V an
 8009eb8:	41302064 2d203200 004b4f20 726f7453     d 0A.2 - OK.Stor
 8009ec8:	43006465 62696c61 69746172 203a6e6f     ed.Calibration: 
 8009ed8:	746c6f76 00656761 6c707041 30312079     voltage.Apply 10
 8009ee8:	0056302e 696c6143 74617262 3a6e6f69     .0V.Calibration:
 8009ef8:	72756320 746e6572 70704100 3320796c      current.Apply 3
 8009f08:	0041302e 74697865 61654800 6e612070     .0A.exit.Heap an
 8009f18:	74732064 206b6361 6c6c6f63 6f697369     d stack collisio
 8009f28:	00000a6e 00000043                       n...C...

08009f30 <_global_impure_ptr>:
 8009f30:	200001d0                                ... 

08009f34 <zeroes.6911>:
 8009f34:	30303030 30303030 30303030 30303030     0000000000000000

08009f44 <blanks.6910>:
 8009f44:	20202020 20202020 20202020 20202020                     
 8009f54:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 8009f64:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8009f74:	00000000 33323130 37363534 62613938     ....0123456789ab
 8009f84:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
 8009f94:	00000030 69666e49 7974696e 00000000     0...Infinity....
 8009fa4:	004e614e 49534f50 00000058 0000002e     NaN.POSIX.......
 8009fb4:	00000000                                ....

08009fb8 <__mprec_tens>:
 8009fb8:	00000000 3ff00000 00000000 40240000     .......?......$@
 8009fc8:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 8009fd8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 8009fe8:	00000000 412e8480 00000000 416312d0     .......A......cA
 8009ff8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 800a008:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 800a018:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 800a028:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 800a038:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 800a048:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 800a058:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 800a068:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 800a078:	79d99db4 44ea7843                       ...yCx.D

0800a080 <p05.5302>:
 800a080:	00000005 00000019 0000007d 00000000     ........}.......

0800a090 <__mprec_bigtens>:
 800a090:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 800a0a0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 800a0b0:	7f73bf3c 75154fdd                       <.s..O.u

0800a0b8 <_init>:
 800a0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ba:	bf00      	nop
 800a0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0be:	bc08      	pop	{r3}
 800a0c0:	469e      	mov	lr, r3
 800a0c2:	4770      	bx	lr

0800a0c4 <_fini>:
 800a0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0c6:	bf00      	nop
 800a0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ca:	bc08      	pop	{r3}
 800a0cc:	469e      	mov	lr, r3
 800a0ce:	4770      	bx	lr
