0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sim_1/new/Register_mem_Tb.sv,1695772202,systemVerilog,,,,Register_Memory_Tb,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/ALU_Module.sv,1695839741,systemVerilog,,,,ALU_Module,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/Control_memory.sv,1695964647,systemVerilog,,,,Control_memory,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/Instruction_memory.sv,1695961695,systemVerilog,,,,Instruction_memory,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/Register_memory.sv,1695860605,systemVerilog,,C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sim_1/new/Register_mem_Tb.sv,,Register_memory,,uvm,,,,,,
C:/Users/venur/OneDrive/Documents/GitHub/Single-Cycle-RISC-V-processor/RICS_V_Single_Cycle_Processor/RICS_V_Single_Cycle_Processor.srcs/sources_1/new/program_counter.sv,1695961873,systemVerilog,,,,program_counter,,uvm,,,,,,
