<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `dma1` mod in crate `stm32f4xx_hal`."><meta name="keywords" content="rust, rustlang, rust-lang, dma1"><title>stm32f4xx_hal::stm32::dma1 - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../stm32f4xx_hal/index.html'><img src='../../../rust-logo.png' alt='logo' width='100'></a><p class='location'>Module dma1</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li></ul></div><p class='location'><a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a></p><script>window.sidebarCurrent = {name: 'dma1', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form js-only"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../src/stm32f4/stm32f413/mod.rs.html#853' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../index.html'>stm32f4xx_hal</a>::<wbr><a href='../index.html'>stm32</a>::<wbr><a class="mod" href=''>dma1</a></span></h1><div class='docblock'><p>DMA controller</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="hifcr/index.html" title='stm32f4xx_hal::stm32::dma1::hifcr mod'>hifcr</a></td><td class='docblock-short'><p>high interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="hisr/index.html" title='stm32f4xx_hal::stm32::dma1::hisr mod'>hisr</a></td><td class='docblock-short'><p>high interrupt status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="lifcr/index.html" title='stm32f4xx_hal::stm32::dma1::lifcr mod'>lifcr</a></td><td class='docblock-short'><p>low interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="lisr/index.html" title='stm32f4xx_hal::stm32::dma1::lisr mod'>lisr</a></td><td class='docblock-short'><p>low interrupt status register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0cr/index.html" title='stm32f4xx_hal::stm32::dma1::s0cr mod'>s0cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0par/index.html" title='stm32f4xx_hal::stm32::dma1::s0par mod'>s0par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s0fcr mod'>s0fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s0ndtr mod'>s0ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1cr/index.html" title='stm32f4xx_hal::stm32::dma1::s1cr mod'>s1cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s1ndtr mod'>s1ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1par/index.html" title='stm32f4xx_hal::stm32::dma1::s1par mod'>s1par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s1fcr mod'>s1fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2cr/index.html" title='stm32f4xx_hal::stm32::dma1::s2cr mod'>s2cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s2ndtr mod'>s2ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2par/index.html" title='stm32f4xx_hal::stm32::dma1::s2par mod'>s2par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s2fcr mod'>s2fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3cr/index.html" title='stm32f4xx_hal::stm32::dma1::s3cr mod'>s3cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s3ndtr mod'>s3ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3par/index.html" title='stm32f4xx_hal::stm32::dma1::s3par mod'>s3par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s3fcr mod'>s3fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4cr/index.html" title='stm32f4xx_hal::stm32::dma1::s4cr mod'>s4cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s4ndtr mod'>s4ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4par/index.html" title='stm32f4xx_hal::stm32::dma1::s4par mod'>s4par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s4fcr mod'>s4fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5cr/index.html" title='stm32f4xx_hal::stm32::dma1::s5cr mod'>s5cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s5ndtr mod'>s5ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5par/index.html" title='stm32f4xx_hal::stm32::dma1::s5par mod'>s5par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s5fcr mod'>s5fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6cr/index.html" title='stm32f4xx_hal::stm32::dma1::s6cr mod'>s6cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s6ndtr mod'>s6ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6par/index.html" title='stm32f4xx_hal::stm32::dma1::s6par mod'>s6par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s6fcr mod'>s6fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7cr/index.html" title='stm32f4xx_hal::stm32::dma1::s7cr mod'>s7cr</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7ndtr/index.html" title='stm32f4xx_hal::stm32::dma1::s7ndtr mod'>s7ndtr</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7par/index.html" title='stm32f4xx_hal::stm32::dma1::s7par mod'>s7par</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7fcr/index.html" title='stm32f4xx_hal::stm32::dma1::s7fcr mod'>s7fcr</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s0m0ar mod'>s0m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s0m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s0m1ar mod'>s0m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s1m0ar mod'>s1m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s1m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s1m1ar mod'>s1m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s2m0ar mod'>s2m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s2m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s2m1ar mod'>s2m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s3m0ar mod'>s3m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s3m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s3m1ar mod'>s3m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s4m0ar mod'>s4m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s4m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s4m1ar mod'>s4m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s5m0ar mod'>s5m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s5m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s5m1ar mod'>s5m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s6m0ar mod'>s6m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s6m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s6m1ar mod'>s6m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7m0ar/index.html" title='stm32f4xx_hal::stm32::dma1::s7m0ar mod'>s7m0ar</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="mod" href="s7m1ar/index.html" title='stm32f4xx_hal::stm32::dma1::s7m1ar mod'>s7m1ar</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.HIFCR.html" title='stm32f4xx_hal::stm32::dma1::HIFCR struct'>HIFCR</a></td><td class='docblock-short'><p>high interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.HISR.html" title='stm32f4xx_hal::stm32::dma1::HISR struct'>HISR</a></td><td class='docblock-short'><p>high interrupt status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.LIFCR.html" title='stm32f4xx_hal::stm32::dma1::LIFCR struct'>LIFCR</a></td><td class='docblock-short'><p>low interrupt flag clear register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.LISR.html" title='stm32f4xx_hal::stm32::dma1::LISR struct'>LISR</a></td><td class='docblock-short'><p>low interrupt status register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.RegisterBlock.html" title='stm32f4xx_hal::stm32::dma1::RegisterBlock struct'>RegisterBlock</a></td><td class='docblock-short'><p>Register block</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0CR.html" title='stm32f4xx_hal::stm32::dma1::S0CR struct'>S0CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0PAR.html" title='stm32f4xx_hal::stm32::dma1::S0PAR struct'>S0PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0FCR.html" title='stm32f4xx_hal::stm32::dma1::S0FCR struct'>S0FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0NDTR.html" title='stm32f4xx_hal::stm32::dma1::S0NDTR struct'>S0NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1CR.html" title='stm32f4xx_hal::stm32::dma1::S1CR struct'>S1CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1NDTR.html" title='stm32f4xx_hal::stm32::dma1::S1NDTR struct'>S1NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1PAR.html" title='stm32f4xx_hal::stm32::dma1::S1PAR struct'>S1PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1FCR.html" title='stm32f4xx_hal::stm32::dma1::S1FCR struct'>S1FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2CR.html" title='stm32f4xx_hal::stm32::dma1::S2CR struct'>S2CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2NDTR.html" title='stm32f4xx_hal::stm32::dma1::S2NDTR struct'>S2NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2PAR.html" title='stm32f4xx_hal::stm32::dma1::S2PAR struct'>S2PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2FCR.html" title='stm32f4xx_hal::stm32::dma1::S2FCR struct'>S2FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3CR.html" title='stm32f4xx_hal::stm32::dma1::S3CR struct'>S3CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3NDTR.html" title='stm32f4xx_hal::stm32::dma1::S3NDTR struct'>S3NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3PAR.html" title='stm32f4xx_hal::stm32::dma1::S3PAR struct'>S3PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3FCR.html" title='stm32f4xx_hal::stm32::dma1::S3FCR struct'>S3FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4CR.html" title='stm32f4xx_hal::stm32::dma1::S4CR struct'>S4CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4NDTR.html" title='stm32f4xx_hal::stm32::dma1::S4NDTR struct'>S4NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4PAR.html" title='stm32f4xx_hal::stm32::dma1::S4PAR struct'>S4PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4FCR.html" title='stm32f4xx_hal::stm32::dma1::S4FCR struct'>S4FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5CR.html" title='stm32f4xx_hal::stm32::dma1::S5CR struct'>S5CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5NDTR.html" title='stm32f4xx_hal::stm32::dma1::S5NDTR struct'>S5NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5PAR.html" title='stm32f4xx_hal::stm32::dma1::S5PAR struct'>S5PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5FCR.html" title='stm32f4xx_hal::stm32::dma1::S5FCR struct'>S5FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6CR.html" title='stm32f4xx_hal::stm32::dma1::S6CR struct'>S6CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6NDTR.html" title='stm32f4xx_hal::stm32::dma1::S6NDTR struct'>S6NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6PAR.html" title='stm32f4xx_hal::stm32::dma1::S6PAR struct'>S6PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6FCR.html" title='stm32f4xx_hal::stm32::dma1::S6FCR struct'>S6FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7CR.html" title='stm32f4xx_hal::stm32::dma1::S7CR struct'>S7CR</a></td><td class='docblock-short'><p>stream x configuration register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7NDTR.html" title='stm32f4xx_hal::stm32::dma1::S7NDTR struct'>S7NDTR</a></td><td class='docblock-short'><p>stream x number of data register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7PAR.html" title='stm32f4xx_hal::stm32::dma1::S7PAR struct'>S7PAR</a></td><td class='docblock-short'><p>stream x peripheral address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7FCR.html" title='stm32f4xx_hal::stm32::dma1::S7FCR struct'>S7FCR</a></td><td class='docblock-short'><p>stream x FIFO control register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0M0AR.html" title='stm32f4xx_hal::stm32::dma1::S0M0AR struct'>S0M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S0M1AR.html" title='stm32f4xx_hal::stm32::dma1::S0M1AR struct'>S0M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1M0AR.html" title='stm32f4xx_hal::stm32::dma1::S1M0AR struct'>S1M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S1M1AR.html" title='stm32f4xx_hal::stm32::dma1::S1M1AR struct'>S1M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2M0AR.html" title='stm32f4xx_hal::stm32::dma1::S2M0AR struct'>S2M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S2M1AR.html" title='stm32f4xx_hal::stm32::dma1::S2M1AR struct'>S2M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3M0AR.html" title='stm32f4xx_hal::stm32::dma1::S3M0AR struct'>S3M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S3M1AR.html" title='stm32f4xx_hal::stm32::dma1::S3M1AR struct'>S3M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4M0AR.html" title='stm32f4xx_hal::stm32::dma1::S4M0AR struct'>S4M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S4M1AR.html" title='stm32f4xx_hal::stm32::dma1::S4M1AR struct'>S4M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5M0AR.html" title='stm32f4xx_hal::stm32::dma1::S5M0AR struct'>S5M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S5M1AR.html" title='stm32f4xx_hal::stm32::dma1::S5M1AR struct'>S5M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6M0AR.html" title='stm32f4xx_hal::stm32::dma1::S6M0AR struct'>S6M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S6M1AR.html" title='stm32f4xx_hal::stm32::dma1::S6M1AR struct'>S6M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7M0AR.html" title='stm32f4xx_hal::stm32::dma1::S7M0AR struct'>S7M0AR</a></td><td class='docblock-short'><p>stream x memory 0 address register</p>
</td></tr><tr class='module-item'><td><a class="struct" href="struct.S7M1AR.html" title='stm32f4xx_hal::stm32::dma1::S7M1AR struct'>S7M1AR</a></td><td class='docblock-short'><p>stream x memory 1 address register</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><aside id="help" class="hidden"><div><h1 class="hidden">Help</h1><div class="shortcuts"><h2>Keyboard Shortcuts</h2><dl><dt><kbd>?</kbd></dt><dd>Show this help dialog</dd><dt><kbd>S</kbd></dt><dd>Focus the search field</dd><dt><kbd>↑</kbd></dt><dd>Move up in search results</dd><dt><kbd>↓</kbd></dt><dd>Move down in search results</dd><dt><kbd>↹</kbd></dt><dd>Switch tab</dd><dt><kbd>&#9166;</kbd></dt><dd>Go to active search result</dd><dt><kbd>+</kbd></dt><dd>Expand all sections</dd><dt><kbd>-</kbd></dt><dd>Collapse all sections</dd></dl></div><div class="infos"><h2>Search Tricks</h2><p>Prefix searches with a type followed by a colon (e.g., <code>fn:</code>) to restrict the search to a given type.</p><p>Accepted types are: <code>fn</code>, <code>mod</code>, <code>struct</code>, <code>enum</code>, <code>trait</code>, <code>type</code>, <code>macro</code>, and <code>const</code>.</p><p>Search functions by type signature (e.g., <code>vec -> usize</code> or <code>* -> vec</code>)</p><p>Search multiple things at once by splitting your query with comma (e.g., <code>str,u8</code> or <code>String,struct:Vec,test</code>)</p></div></div></aside><script>window.rootPath = "../../../";window.currentCrate = "stm32f4xx_hal";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>