// Seed: 3090211791
module module_0 ();
  for (id_1 = 1'h0; 1; id_1 = id_1) begin : LABEL_0
    wire id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4 = id_3;
  module_0 modCall_1 ();
  always @(*) id_3.id_6 = id_2;
endmodule
