\doxysection{SPIx\+\_\+\+Config\+\_\+t Struct Reference}
\hypertarget{struct_s_p_ix___config__t}{}\label{struct_s_p_ix___config__t}\index{SPIx\_Config\_t@{SPIx\_Config\_t}}


{\ttfamily \#include $<$stm32f407xx\+\_\+spi.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a58ec8a46f301546f865e2e7477bf3d8f}{SPI\+\_\+\+DEVICE\+\_\+\+MODE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a0d54bb16c7b59c8894f9c27f2061c232}{SPI\+\_\+\+BUS\+\_\+\+MODE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a192d86623e71d56bbbbf99b8efffd298}{SPI\+\_\+\+CLOCK\+\_\+\+SPEED}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a908cc1f30a9b3d2603b9c904fa16087b}{SPI\+\_\+\+CPOL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_aa1c544b092454a095481cce8672dd4d5}{SPI\+\_\+\+CPHA}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a649f465ce3b2a3c787a6f5495770e1fa}{SPI\+\_\+\+FRAME\+\_\+\+SIZE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a9d287666eb349733ac55fd6317aa7cc3}{SPI\+\_\+\+SSM\+\_\+\+SETTING}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a36304b6c78174800ccd32eb837da0754}{SPI\+\_\+\+BIT\+\_\+\+ORDER}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a57dd078d1351d4a0a54b79ea5a2e08cb}{SPI\+\_\+\+SSOE}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_s_p_ix___config__t_a207736f784d8a45e51344760a1e2163f}{SPI\+\_\+\+CRC\+\_\+\+EN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00141}{141}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_s_p_ix___config__t_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_s_p_ix___config__t_a36304b6c78174800ccd32eb837da0754}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_BIT\_ORDER@{SPI\_BIT\_ORDER}}
\index{SPI\_BIT\_ORDER@{SPI\_BIT\_ORDER}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_BIT\_ORDER}{SPI\_BIT\_ORDER}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a36304b6c78174800ccd32eb837da0754} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+BIT\+\_\+\+ORDER}

MSB-\/first or LSB-\/first transmission. Refer \doxylink{group___s_p_i___b_i_t___o_r_d_e_r___m_a_c_r_o_s}{SPI Bit Order Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00150}{150}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a0d54bb16c7b59c8894f9c27f2061c232}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_BUS\_MODE@{SPI\_BUS\_MODE}}
\index{SPI\_BUS\_MODE@{SPI\_BUS\_MODE}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_BUS\_MODE}{SPI\_BUS\_MODE}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a0d54bb16c7b59c8894f9c27f2061c232} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+BUS\+\_\+\+MODE}

Full-\/duplex / Half-\/duplex / Rx-\/only mode. Refer \doxylink{group___s_p_i___d_e_v_i_c_e___b_u_s___m_o_d_e___m_a_c_r_o_s}{SPI Device Bus Mode Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00144}{144}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a192d86623e71d56bbbbf99b8efffd298}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_CLOCK\_SPEED@{SPI\_CLOCK\_SPEED}}
\index{SPI\_CLOCK\_SPEED@{SPI\_CLOCK\_SPEED}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_CLOCK\_SPEED}{SPI\_CLOCK\_SPEED}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a192d86623e71d56bbbbf99b8efffd298} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+CLOCK\+\_\+\+SPEED}

Baud rate configuration (BR\mbox{[}2\+:0\mbox{]} bits). Refer \doxylink{group___s_p_i___c_l_o_c_k___s_p_e_e_d___m_a_c_r_o_s}{SPI Clock Speed Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00145}{145}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_aa1c544b092454a095481cce8672dd4d5}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_CPHA@{SPI\_CPHA}}
\index{SPI\_CPHA@{SPI\_CPHA}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_CPHA}{SPI\_CPHA}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_aa1c544b092454a095481cce8672dd4d5} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+CPHA}

Clock phase selection. Refer \doxylink{group___s_p_i___c_p_h_a___m_a_c_r_o_s}{SPI CPHA Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00147}{147}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a908cc1f30a9b3d2603b9c904fa16087b}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_CPOL@{SPI\_CPOL}}
\index{SPI\_CPOL@{SPI\_CPOL}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_CPOL}{SPI\_CPOL}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a908cc1f30a9b3d2603b9c904fa16087b} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+CPOL}

Clock polarity selection. Refer \doxylink{group___s_p_i___c_p_o_l___m_a_c_r_o_s}{SPI CPOL Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00146}{146}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a207736f784d8a45e51344760a1e2163f}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_CRC\_EN@{SPI\_CRC\_EN}}
\index{SPI\_CRC\_EN@{SPI\_CRC\_EN}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_CRC\_EN}{SPI\_CRC\_EN}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a207736f784d8a45e51344760a1e2163f} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+CRC\+\_\+\+EN}

CRC calculation enable/disable. Refer \doxylink{group___s_p_i___c_r_c___m_a_c_r_o_s}{SPI CRC Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00152}{152}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a58ec8a46f301546f865e2e7477bf3d8f}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_DEVICE\_MODE@{SPI\_DEVICE\_MODE}}
\index{SPI\_DEVICE\_MODE@{SPI\_DEVICE\_MODE}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_DEVICE\_MODE}{SPI\_DEVICE\_MODE}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a58ec8a46f301546f865e2e7477bf3d8f} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+DEVICE\+\_\+\+MODE}

Master or Slave mode selection. Refer \doxylink{group___s_p_i___d_e_v_i_c_e___m_o_d_e___m_a_c_r_o_s}{SPI Device Mode Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00143}{143}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a649f465ce3b2a3c787a6f5495770e1fa}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_FRAME\_SIZE@{SPI\_FRAME\_SIZE}}
\index{SPI\_FRAME\_SIZE@{SPI\_FRAME\_SIZE}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_FRAME\_SIZE}{SPI\_FRAME\_SIZE}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a649f465ce3b2a3c787a6f5495770e1fa} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+FRAME\+\_\+\+SIZE}

8-\/bit or 16-\/bit data frame format. Refer \doxylink{group___s_p_i___f_r_a_m_e___s_i_z_e___m_a_c_r_o_s}{SPI Frame Size Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00148}{148}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a9d287666eb349733ac55fd6317aa7cc3}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_SSM\_SETTING@{SPI\_SSM\_SETTING}}
\index{SPI\_SSM\_SETTING@{SPI\_SSM\_SETTING}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_SSM\_SETTING}{SPI\_SSM\_SETTING}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a9d287666eb349733ac55fd6317aa7cc3} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+SSM\+\_\+\+SETTING}

Software slave management enable/disable. Refer \doxylink{group___s_p_i___s_s_m___m_a_c_r_o_s}{SPI SSM Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00149}{149}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.

\Hypertarget{struct_s_p_ix___config__t_a57dd078d1351d4a0a54b79ea5a2e08cb}\index{SPIx\_Config\_t@{SPIx\_Config\_t}!SPI\_SSOE@{SPI\_SSOE}}
\index{SPI\_SSOE@{SPI\_SSOE}!SPIx\_Config\_t@{SPIx\_Config\_t}}
\doxysubsubsection{\texorpdfstring{SPI\_SSOE}{SPI\_SSOE}}
{\footnotesize\ttfamily \label{struct_s_p_ix___config__t_a57dd078d1351d4a0a54b79ea5a2e08cb} 
uint8\+\_\+t SPIx\+\_\+\+Config\+\_\+t\+::\+SPI\+\_\+\+SSOE}

SSO output enable (Master mode only). Refer \doxylink{group___s_p_i___s_s_o_e___m_a_c_r_o_s}{SPI SSOE Configuration Macros} 

Definition at line \mbox{\hyperlink{stm32f407xx__spi_8h_source_l00151}{151}} of file \mbox{\hyperlink{stm32f407xx__spi_8h_source}{stm32f407xx\+\_\+spi.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
STM32\+F4xx\+\_\+\+DRIVERS/\+Inc/\mbox{\hyperlink{stm32f407xx__spi_8h}{stm32f407xx\+\_\+spi.\+h}}\end{DoxyCompactItemize}
