
---------- Begin Simulation Statistics ----------
host_inst_rate                                 208168                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323144                       # Number of bytes of host memory used
host_seconds                                    96.08                       # Real time elapsed on the host
host_tick_rate                              352259590                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.033844                       # Number of seconds simulated
sim_ticks                                 33843968500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5527532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 34957.396713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 30229.809483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5077332                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    15737820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081447                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               450200                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            124874                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9834543000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058856                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 62617.830154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 61945.945942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1256403                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   13639102675                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.147750                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              217815                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            77853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   8670078486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094940                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139962                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs         9250                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 46204.679178                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.752549                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           16732                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        18500                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    773096692                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7001750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 43976.441659                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39770.253017                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6333735                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     29376922675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.095407                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                668015                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             202727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  18504621486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465288                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996642                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001264                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.561788                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.294527                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7001750                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 43976.441659                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39770.253017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6333735                       # number of overall hits
system.cpu.dcache.overall_miss_latency    29376922675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.095407                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               668015                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            202727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  18504621486                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465288                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384466                       # number of replacements
system.cpu.dcache.sampled_refs                 385490                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.924422                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6457940                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501858165000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145160                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13305534                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14353.215195                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11402.589853                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13263888                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41646                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1218                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    460972500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003038                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40427                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 328.086673                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13305534                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14353.215195                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11402.589853                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13263888                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003130                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41646                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1218                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    460972500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003038                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40427                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435660                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.057872                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13305534                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14353.215195                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11402.589853                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13263888                       # number of overall hits
system.cpu.icache.overall_miss_latency      597754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003130                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41646                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1218                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    460972500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003038                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40197                       # number of replacements
system.cpu.icache.sampled_refs                  40428                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.057872                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13263888                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 34725.438995                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       145152335                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  4180                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    62955                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     59123.644528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 43456.686519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          154                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3713024000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.997554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      62801                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2728993000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.997506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 62798                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58944.571433                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43149.880842                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239155                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7297809500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.341104                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       123808                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5341308000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.341040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  123785                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59162.463070                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43466.690076                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          4886109500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82588                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     3589827000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82588                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145160                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145160                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.368766                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425918                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59004.836316                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43253.142033                       # average overall mshr miss latency
system.l2.demand_hits                          239309                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11010833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.438134                       # miss rate for demand accesses
system.l2.demand_misses                        186609                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8070301000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.438073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   186583                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.341202                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.289108                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5590.249814                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4736.750532                       # Average occupied blocks per context
system.l2.overall_accesses                     425918                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59004.836316                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  43066.282953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         239309                       # number of overall hits
system.l2.overall_miss_latency            11010833500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.438134                       # miss rate for overall accesses
system.l2.overall_misses                       186609                       # number of overall misses
system.l2.overall_mshr_hits                        25                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        8215453335                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.447887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  190763                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.443541                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          1854                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          714                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         5862                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             4186                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          962                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         136146                       # number of replacements
system.l2.sampled_refs                         146784                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10327.000347                       # Cycle average of tags in use
system.l2.total_refs                           347697                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            62251                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 44682520                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2494871                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3311750                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       298804                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3310618                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3898304                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         173398                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       331463                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17157225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.620204                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.519850                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     12903888     75.21%     75.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2095927     12.22%     87.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       807590      4.71%     92.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       419798      2.45%     94.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       255751      1.49%     96.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137266      0.80%     96.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129346      0.75%     97.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        76196      0.44%     98.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       331463      1.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17157225                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       298612                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13281763                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.300541                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.300541                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4514337                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          197                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       403806                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28321620                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7315028                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5230401                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2009127                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          590                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        97458                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4774365                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4614155                       # DTB hits
system.switch_cpus_1.dtb.data_misses           160210                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3868277                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3712659                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           155618                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        906088                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            901496                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4592                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3898304                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3252930                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             8828347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29847176                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        551116                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.169452                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3252930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2668269                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.297398                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19166352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.557270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.759612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       13590999     70.91%     70.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         479787      2.50%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         293998      1.53%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         475195      2.48%     77.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1366114      7.13%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         260607      1.36%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         260442      1.36%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         490015      2.56%     89.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1949195     10.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19166352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3839065                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2084205                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1519491                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.675209                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4775362                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           906088                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        13000147                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14857711                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.733908                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9540916                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.645835                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15081691                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       347796                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2725695                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5755183                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       419352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1817817                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24690578                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3869274                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       420418                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15533459                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       118636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         5515                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2009127                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       154567                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       294217                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       106167                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          224                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19218                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3395946                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1056483                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19218                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62482                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       285314                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.434680                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.434680                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10453119     65.52%     65.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        47409      0.30%     65.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       229287      1.44%     67.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7158      0.04%     67.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       202247      1.27%     68.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19459      0.12%     68.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64765      0.41%     69.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4005905     25.11%     94.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       924529      5.80%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15953878                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149161                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009350                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        23293     15.62%     15.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           67      0.04%     15.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            6      0.00%     15.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           11      0.01%     15.67% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        74316     49.82%     65.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     65.50% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        45576     30.55%     96.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5892      3.95%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19166352                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.832390                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.364636                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12005483     62.64%     62.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2947803     15.38%     78.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1733727      9.05%     87.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1146177      5.98%     93.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       799026      4.17%     97.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       329629      1.72%     98.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       181683      0.95%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16849      0.09%     99.97% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         5975      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19166352                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.693484                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23171087                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15953878                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     12898738                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        27662                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11251013                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3252994                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3252930                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2437295                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       864432                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5755183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1817817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23005417                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3756739                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       310017                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7629253                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       412596                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17130                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35204166                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27344513                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20295018                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5009320                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2009127                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       761912                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12290411                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1895033                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 91459                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
