// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_convolution (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img_address0,
        pad_img_ce0,
        pad_img_q0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_q1,
        filter,
        conv_to_pool_streams_0_din,
        conv_to_pool_streams_0_full_n,
        conv_to_pool_streams_0_write
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img_address0;
output   pad_img_ce0;
input  [31:0] pad_img_q0;
output  [10:0] pad_img_address1;
output   pad_img_ce1;
input  [31:0] pad_img_q1;
input  [1:0] filter;
output  [31:0] conv_to_pool_streams_0_din;
input   conv_to_pool_streams_0_full_n;
output   conv_to_pool_streams_0_write;

reg ap_idle;
reg[10:0] pad_img_address0;
reg pad_img_ce0;
reg[10:0] pad_img_address1;
reg pad_img_ce1;
reg conv_to_pool_streams_0_write;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
reg   [0:0] icmp_ln19_reg_3044;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv_to_pool_streams_0_blk_n;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
reg   [31:0] reg_866;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
reg   [31:0] reg_871;
reg   [31:0] reg_876;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] reg_881;
reg   [31:0] reg_886;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_891;
reg   [31:0] reg_896;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg    ap_block_state265_pp0_stage14_iter10;
reg    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_902;
wire   [31:0] grp_fu_844_p2;
reg   [31:0] reg_908;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_849_p2;
reg   [31:0] reg_914;
reg   [31:0] reg_919;
reg   [31:0] reg_925;
reg   [31:0] reg_931;
reg   [31:0] reg_937;
reg   [31:0] reg_943;
reg   [31:0] reg_949;
reg   [31:0] reg_955;
reg   [31:0] reg_961;
reg   [31:0] reg_967;
wire   [31:0] tmp_fu_973_p6;
reg   [31:0] tmp_reg_2794;
wire   [31:0] w_fu_987_p6;
reg   [31:0] w_reg_2799;
wire   [31:0] w_1_fu_1001_p6;
reg   [31:0] w_1_reg_2804;
wire   [31:0] w_2_fu_1015_p6;
reg   [31:0] w_2_reg_2809;
wire   [31:0] w_3_fu_1029_p6;
reg   [31:0] w_3_reg_2814;
wire   [31:0] w_4_fu_1043_p6;
reg   [31:0] w_4_reg_2819;
wire   [31:0] w_5_fu_1057_p6;
reg   [31:0] w_5_reg_2824;
wire   [31:0] w_6_fu_1071_p6;
reg   [31:0] w_6_reg_2829;
wire   [31:0] w_7_fu_1085_p6;
reg   [31:0] w_7_reg_2834;
wire   [31:0] w_8_fu_1099_p6;
reg   [31:0] w_8_reg_2839;
wire   [31:0] w_9_fu_1113_p6;
reg   [31:0] w_9_reg_2844;
wire   [31:0] w_48_fu_1127_p6;
reg   [31:0] w_48_reg_2849;
wire   [31:0] w_10_fu_1141_p6;
reg   [31:0] w_10_reg_2854;
wire   [31:0] w_11_fu_1155_p6;
reg   [31:0] w_11_reg_2859;
wire   [31:0] w_12_fu_1169_p6;
reg   [31:0] w_12_reg_2864;
wire   [31:0] w_13_fu_1183_p6;
reg   [31:0] w_13_reg_2869;
wire   [31:0] w_14_fu_1197_p6;
reg   [31:0] w_14_reg_2874;
wire   [31:0] w_15_fu_1211_p6;
reg   [31:0] w_15_reg_2879;
wire   [31:0] w_16_fu_1225_p6;
reg   [31:0] w_16_reg_2884;
wire   [31:0] w_17_fu_1239_p6;
reg   [31:0] w_17_reg_2889;
wire   [31:0] w_18_fu_1253_p6;
reg   [31:0] w_18_reg_2894;
wire   [31:0] w_19_fu_1267_p6;
reg   [31:0] w_19_reg_2899;
wire   [31:0] w_20_fu_1281_p6;
reg   [31:0] w_20_reg_2904;
wire   [31:0] w_21_fu_1295_p6;
reg   [31:0] w_21_reg_2909;
wire   [31:0] w_22_fu_1309_p6;
reg   [31:0] w_22_reg_2914;
wire   [31:0] w_23_fu_1323_p6;
reg   [31:0] w_23_reg_2919;
wire   [31:0] w_24_fu_1337_p6;
reg   [31:0] w_24_reg_2924;
wire   [31:0] w_25_fu_1351_p6;
reg   [31:0] w_25_reg_2929;
wire   [31:0] w_26_fu_1365_p6;
reg   [31:0] w_26_reg_2934;
wire   [31:0] w_27_fu_1379_p6;
reg   [31:0] w_27_reg_2939;
wire   [31:0] w_28_fu_1393_p6;
reg   [31:0] w_28_reg_2944;
wire   [31:0] w_29_fu_1407_p6;
reg   [31:0] w_29_reg_2949;
wire   [31:0] w_30_fu_1421_p6;
reg   [31:0] w_30_reg_2954;
wire   [31:0] w_31_fu_1435_p6;
reg   [31:0] w_31_reg_2959;
wire   [31:0] w_32_fu_1449_p6;
reg   [31:0] w_32_reg_2964;
wire   [31:0] w_33_fu_1463_p6;
reg   [31:0] w_33_reg_2969;
wire   [31:0] w_34_fu_1477_p6;
reg   [31:0] w_34_reg_2974;
wire   [31:0] w_35_fu_1491_p6;
reg   [31:0] w_35_reg_2979;
wire   [31:0] w_36_fu_1505_p6;
reg   [31:0] w_36_reg_2984;
wire   [31:0] w_37_fu_1519_p6;
reg   [31:0] w_37_reg_2989;
wire   [31:0] w_38_fu_1533_p6;
reg   [31:0] w_38_reg_2994;
wire   [31:0] w_39_fu_1547_p6;
reg   [31:0] w_39_reg_2999;
wire   [31:0] w_40_fu_1561_p6;
reg   [31:0] w_40_reg_3004;
wire   [31:0] w_41_fu_1575_p6;
reg   [31:0] w_41_reg_3009;
wire   [31:0] w_42_fu_1589_p6;
reg   [31:0] w_42_reg_3014;
wire   [31:0] w_43_fu_1603_p6;
reg   [31:0] w_43_reg_3019;
wire   [31:0] w_44_fu_1617_p6;
reg   [31:0] w_44_reg_3024;
wire   [31:0] w_45_fu_1631_p6;
reg   [31:0] w_45_reg_3029;
wire   [31:0] w_46_fu_1645_p6;
reg   [31:0] w_46_reg_3034;
wire   [31:0] w_47_fu_1659_p6;
reg   [31:0] w_47_reg_3039;
wire   [0:0] icmp_ln19_fu_1711_p2;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter1_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter2_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter3_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter4_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter5_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter6_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter7_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter8_reg;
reg   [0:0] icmp_ln19_reg_3044_pp0_iter9_reg;
reg   [3:0] indvar_flatten_load_reg_3048;
reg   [6:0] indvar_flatten11_load_reg_3053;
wire   [0:0] icmp_ln22312_fu_1729_p2;
reg   [0:0] icmp_ln22312_reg_3058;
wire   [0:0] xor_ln19_fu_1735_p2;
reg   [0:0] xor_ln19_reg_3068;
wire   [0:0] icmp_ln27_fu_1741_p2;
reg   [0:0] icmp_ln27_reg_3074;
wire   [0:0] or_ln22_fu_1800_p2;
reg   [0:0] or_ln22_reg_3080;
wire   [1:0] select_ln27_fu_1859_p3;
reg   [1:0] select_ln27_reg_3085;
wire   [4:0] empty_fu_1879_p2;
reg   [4:0] empty_reg_3090;
wire   [4:0] empty_45_fu_1889_p2;
reg   [4:0] empty_45_reg_3101;
wire   [10:0] add_ln43_56_fu_1932_p2;
reg   [10:0] add_ln43_56_reg_3110;
wire   [10:0] zext_ln43_65_fu_1938_p1;
reg   [10:0] zext_ln43_65_reg_3119;
wire   [10:0] zext_ln43_67_fu_1957_p1;
reg   [10:0] zext_ln43_67_reg_3134;
wire   [10:0] zext_ln43_69_fu_1977_p1;
reg   [10:0] zext_ln43_69_reg_3149;
wire   [10:0] zext_ln43_71_fu_1996_p1;
reg   [10:0] zext_ln43_71_reg_3164;
wire   [5:0] zext_ln42_4_fu_2010_p1;
reg   [5:0] zext_ln42_4_reg_3179;
wire   [10:0] zext_ln43_73_fu_2019_p1;
reg   [10:0] zext_ln43_73_reg_3184;
wire   [10:0] zext_ln43_75_fu_2039_p1;
reg   [10:0] zext_ln43_75_reg_3199;
wire   [4:0] empty_46_fu_2053_p2;
reg   [4:0] empty_46_reg_3214;
wire   [10:0] zext_ln43_77_fu_2063_p1;
reg   [10:0] zext_ln43_77_reg_3220;
wire   [10:0] add_ln43_64_fu_2099_p2;
reg   [10:0] add_ln43_64_reg_3235;
wire   [31:0] grp_fu_853_p2;
reg   [31:0] mul_reg_3260;
wire   [31:0] grp_fu_857_p2;
reg   [31:0] mul_s_reg_3265;
reg   [31:0] mul_12_reg_3280;
reg   [31:0] mul_13_reg_3285;
wire   [4:0] empty_47_fu_2169_p2;
reg   [4:0] empty_47_reg_3300;
reg   [31:0] mul_14_reg_3306;
reg   [31:0] mul_15_reg_3311;
wire   [10:0] add_ln43_72_fu_2196_p2;
reg   [10:0] add_ln43_72_reg_3316;
reg   [31:0] mul_16_reg_3335;
reg   [31:0] mul_16_reg_3335_pp0_iter1_reg;
reg   [31:0] mul_1_reg_3340;
reg   [31:0] mul_1_reg_3340_pp0_iter1_reg;
reg   [31:0] mul_1_1_reg_3355;
reg   [31:0] mul_1_1_reg_3355_pp0_iter1_reg;
reg   [31:0] mul_1_2_reg_3360;
reg   [31:0] mul_1_2_reg_3360_pp0_iter1_reg;
wire   [4:0] empty_48_fu_2258_p2;
reg   [4:0] empty_48_reg_3375;
reg   [31:0] mul_1_3_reg_3381;
reg   [31:0] mul_1_3_reg_3381_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_3386;
reg   [31:0] mul_1_4_reg_3386_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_3386_pp0_iter2_reg;
wire   [10:0] add_ln43_80_fu_2294_p2;
reg   [10:0] add_ln43_80_reg_3396;
reg   [31:0] mul_1_5_reg_3411;
reg   [31:0] mul_1_5_reg_3411_pp0_iter1_reg;
reg   [31:0] mul_1_5_reg_3411_pp0_iter2_reg;
reg   [31:0] mul_1_6_reg_3416;
reg   [31:0] mul_1_6_reg_3416_pp0_iter1_reg;
reg   [31:0] mul_1_6_reg_3416_pp0_iter2_reg;
reg   [31:0] mul_2_reg_3431;
reg   [31:0] mul_2_reg_3431_pp0_iter1_reg;
reg   [31:0] mul_2_reg_3431_pp0_iter2_reg;
reg   [31:0] mul_2_1_reg_3436;
reg   [31:0] mul_2_1_reg_3436_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_3436_pp0_iter2_reg;
reg   [31:0] mul_2_2_reg_3451;
reg   [31:0] mul_2_2_reg_3451_pp0_iter1_reg;
reg   [31:0] mul_2_2_reg_3451_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_3456;
reg   [31:0] mul_2_3_reg_3456_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_3456_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_3456_pp0_iter3_reg;
wire   [4:0] empty_49_fu_2364_p2;
reg   [4:0] empty_49_reg_3471;
reg   [31:0] mul_2_4_reg_3477;
reg   [31:0] mul_2_4_reg_3477_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_3477_pp0_iter2_reg;
reg   [31:0] mul_2_4_reg_3477_pp0_iter3_reg;
reg   [31:0] mul_2_5_reg_3482;
reg   [31:0] mul_2_5_reg_3482_pp0_iter1_reg;
reg   [31:0] mul_2_5_reg_3482_pp0_iter2_reg;
reg   [31:0] mul_2_5_reg_3482_pp0_iter3_reg;
wire   [10:0] add_ln43_88_fu_2391_p2;
reg   [10:0] add_ln43_88_reg_3487;
reg   [31:0] mul_2_6_reg_3506;
reg   [31:0] mul_2_6_reg_3506_pp0_iter1_reg;
reg   [31:0] mul_2_6_reg_3506_pp0_iter2_reg;
reg   [31:0] mul_2_6_reg_3506_pp0_iter3_reg;
reg   [31:0] mul_3_reg_3511;
reg   [31:0] mul_3_reg_3511_pp0_iter1_reg;
reg   [31:0] mul_3_reg_3511_pp0_iter2_reg;
reg   [31:0] mul_3_reg_3511_pp0_iter3_reg;
wire   [5:0] zext_ln30_fu_2435_p1;
reg   [5:0] zext_ln30_reg_3526;
reg   [31:0] mul_3_1_reg_3531;
reg   [31:0] mul_3_1_reg_3531_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_3531_pp0_iter2_reg;
reg   [31:0] mul_3_1_reg_3531_pp0_iter3_reg;
reg   [31:0] mul_3_1_reg_3531_pp0_iter4_reg;
reg   [31:0] mul_3_2_reg_3536;
reg   [31:0] mul_3_2_reg_3536_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_3536_pp0_iter2_reg;
reg   [31:0] mul_3_2_reg_3536_pp0_iter3_reg;
reg   [31:0] mul_3_2_reg_3536_pp0_iter4_reg;
wire   [5:0] empty_50_fu_2456_p2;
reg   [5:0] empty_50_reg_3551;
reg   [31:0] mul_3_3_reg_3557;
reg   [31:0] mul_3_3_reg_3557_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_3557_pp0_iter2_reg;
reg   [31:0] mul_3_3_reg_3557_pp0_iter3_reg;
reg   [31:0] mul_3_3_reg_3557_pp0_iter4_reg;
reg   [31:0] mul_3_4_reg_3562;
reg   [31:0] mul_3_4_reg_3562_pp0_iter1_reg;
reg   [31:0] mul_3_4_reg_3562_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_3562_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_3562_pp0_iter4_reg;
wire   [10:0] add_ln43_96_fu_2489_p2;
reg   [10:0] add_ln43_96_reg_3572;
reg   [31:0] mul_3_5_reg_3587;
reg   [31:0] mul_3_5_reg_3587_pp0_iter1_reg;
reg   [31:0] mul_3_5_reg_3587_pp0_iter2_reg;
reg   [31:0] mul_3_5_reg_3587_pp0_iter3_reg;
reg   [31:0] mul_3_5_reg_3587_pp0_iter4_reg;
reg   [31:0] mul_3_6_reg_3592;
reg   [31:0] mul_3_6_reg_3592_pp0_iter1_reg;
reg   [31:0] mul_3_6_reg_3592_pp0_iter2_reg;
reg   [31:0] mul_3_6_reg_3592_pp0_iter3_reg;
reg   [31:0] mul_3_6_reg_3592_pp0_iter4_reg;
reg   [31:0] mul_4_reg_3607;
reg   [31:0] mul_4_reg_3607_pp0_iter1_reg;
reg   [31:0] mul_4_reg_3607_pp0_iter2_reg;
reg   [31:0] mul_4_reg_3607_pp0_iter3_reg;
reg   [31:0] mul_4_reg_3607_pp0_iter4_reg;
reg   [31:0] mul_4_reg_3607_pp0_iter5_reg;
reg   [31:0] mul_4_1_reg_3612;
reg   [31:0] mul_4_1_reg_3612_pp0_iter1_reg;
reg   [31:0] mul_4_1_reg_3612_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_3612_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3612_pp0_iter4_reg;
reg   [31:0] mul_4_1_reg_3612_pp0_iter5_reg;
wire   [10:0] add_ln43_102_fu_2541_p2;
reg   [10:0] add_ln43_102_reg_3627;
wire   [10:0] add_ln43_103_fu_2545_p2;
reg   [10:0] add_ln43_103_reg_3632;
wire   [10:0] add_ln43_105_fu_2580_p2;
reg   [10:0] add_ln43_105_reg_3637;
wire   [10:0] add_ln43_106_fu_2585_p2;
reg   [10:0] add_ln43_106_reg_3642;
wire   [10:0] add_ln43_107_fu_2590_p2;
reg   [10:0] add_ln43_107_reg_3647;
wire   [10:0] add_ln43_108_fu_2595_p2;
reg   [10:0] add_ln43_108_reg_3652;
wire   [10:0] add_ln43_109_fu_2600_p2;
reg   [10:0] add_ln43_109_reg_3657;
wire   [10:0] add_ln43_110_fu_2605_p2;
reg   [10:0] add_ln43_110_reg_3662;
wire   [10:0] add_ln43_111_fu_2610_p2;
reg   [10:0] add_ln43_111_reg_3667;
reg   [31:0] mul_4_2_reg_3672;
reg   [31:0] mul_4_2_reg_3672_pp0_iter1_reg;
reg   [31:0] mul_4_2_reg_3672_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_3672_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_3672_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_3672_pp0_iter5_reg;
reg   [31:0] mul_4_3_reg_3677;
reg   [31:0] mul_4_3_reg_3677_pp0_iter1_reg;
reg   [31:0] mul_4_3_reg_3677_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_3677_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_3677_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_3677_pp0_iter5_reg;
reg   [31:0] mul_4_4_reg_3692;
reg   [31:0] mul_4_4_reg_3692_pp0_iter1_reg;
reg   [31:0] mul_4_4_reg_3692_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_3692_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_3692_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_3692_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3697;
reg   [31:0] mul_4_5_reg_3697_pp0_iter1_reg;
reg   [31:0] mul_4_5_reg_3697_pp0_iter2_reg;
reg   [31:0] mul_4_5_reg_3697_pp0_iter3_reg;
reg   [31:0] mul_4_5_reg_3697_pp0_iter4_reg;
reg   [31:0] mul_4_5_reg_3697_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3697_pp0_iter6_reg;
reg   [31:0] mul_4_6_reg_3712;
reg   [31:0] mul_4_6_reg_3712_pp0_iter1_reg;
reg   [31:0] mul_4_6_reg_3712_pp0_iter2_reg;
reg   [31:0] mul_4_6_reg_3712_pp0_iter3_reg;
reg   [31:0] mul_4_6_reg_3712_pp0_iter4_reg;
reg   [31:0] mul_4_6_reg_3712_pp0_iter5_reg;
reg   [31:0] mul_4_6_reg_3712_pp0_iter6_reg;
reg   [31:0] mul_5_reg_3717;
reg   [31:0] mul_5_reg_3717_pp0_iter1_reg;
reg   [31:0] mul_5_reg_3717_pp0_iter2_reg;
reg   [31:0] mul_5_reg_3717_pp0_iter3_reg;
reg   [31:0] mul_5_reg_3717_pp0_iter4_reg;
reg   [31:0] mul_5_reg_3717_pp0_iter5_reg;
reg   [31:0] mul_5_reg_3717_pp0_iter6_reg;
reg   [31:0] mul_5_1_reg_3732;
reg   [31:0] mul_5_1_reg_3732_pp0_iter2_reg;
reg   [31:0] mul_5_1_reg_3732_pp0_iter3_reg;
reg   [31:0] mul_5_1_reg_3732_pp0_iter4_reg;
reg   [31:0] mul_5_1_reg_3732_pp0_iter5_reg;
reg   [31:0] mul_5_1_reg_3732_pp0_iter6_reg;
reg   [31:0] mul_5_1_reg_3732_pp0_iter7_reg;
reg   [31:0] mul_5_2_reg_3737;
reg   [31:0] mul_5_2_reg_3737_pp0_iter2_reg;
reg   [31:0] mul_5_2_reg_3737_pp0_iter3_reg;
reg   [31:0] mul_5_2_reg_3737_pp0_iter4_reg;
reg   [31:0] mul_5_2_reg_3737_pp0_iter5_reg;
reg   [31:0] mul_5_2_reg_3737_pp0_iter6_reg;
reg   [31:0] mul_5_2_reg_3737_pp0_iter7_reg;
reg   [31:0] mul_5_3_reg_3752;
reg   [31:0] mul_5_3_reg_3752_pp0_iter2_reg;
reg   [31:0] mul_5_3_reg_3752_pp0_iter3_reg;
reg   [31:0] mul_5_3_reg_3752_pp0_iter4_reg;
reg   [31:0] mul_5_3_reg_3752_pp0_iter5_reg;
reg   [31:0] mul_5_3_reg_3752_pp0_iter6_reg;
reg   [31:0] mul_5_3_reg_3752_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3757;
reg   [31:0] mul_5_4_reg_3757_pp0_iter2_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter3_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter4_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter5_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter6_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3757_pp0_iter8_reg;
reg   [31:0] mul_5_5_reg_3767;
reg   [31:0] mul_5_5_reg_3767_pp0_iter2_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter3_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter4_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter5_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter6_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter7_reg;
reg   [31:0] mul_5_5_reg_3767_pp0_iter8_reg;
reg   [31:0] mul_5_6_reg_3772;
reg   [31:0] mul_5_6_reg_3772_pp0_iter2_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter3_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter4_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter5_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter6_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter7_reg;
reg   [31:0] mul_5_6_reg_3772_pp0_iter8_reg;
reg   [31:0] pixel_96_reg_3777;
reg   [31:0] mul_6_reg_3782;
reg   [31:0] mul_6_reg_3782_pp0_iter2_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter3_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter4_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter5_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter6_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter7_reg;
reg   [31:0] mul_6_reg_3782_pp0_iter8_reg;
reg   [31:0] mul_6_1_reg_3787;
reg   [31:0] mul_6_1_reg_3787_pp0_iter2_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter3_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter4_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter5_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter6_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter7_reg;
reg   [31:0] mul_6_1_reg_3787_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_3792;
reg   [31:0] mul_6_2_reg_3792_pp0_iter2_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter3_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter4_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter5_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter6_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter7_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_3792_pp0_iter9_reg;
reg   [31:0] mul_6_3_reg_3797;
reg   [31:0] mul_6_3_reg_3797_pp0_iter2_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter3_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter4_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter5_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter6_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter7_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter8_reg;
reg   [31:0] mul_6_3_reg_3797_pp0_iter9_reg;
reg   [31:0] mul_6_4_reg_3802;
reg   [31:0] mul_6_4_reg_3802_pp0_iter2_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter3_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter4_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter5_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter6_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter7_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter8_reg;
reg   [31:0] mul_6_4_reg_3802_pp0_iter9_reg;
reg   [31:0] mul_6_5_reg_3807;
reg   [31:0] mul_6_5_reg_3807_pp0_iter2_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter3_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter4_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter5_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter6_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter7_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter8_reg;
reg   [31:0] mul_6_5_reg_3807_pp0_iter9_reg;
reg   [31:0] mul_6_6_reg_3812;
reg   [31:0] mul_6_6_reg_3812_pp0_iter2_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter3_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter4_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter5_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter6_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter7_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter8_reg;
reg   [31:0] mul_6_6_reg_3812_pp0_iter9_reg;
wire   [31:0] select_ln48_fu_2737_p3;
reg   [31:0] select_ln48_reg_3817;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage14_subdone;
wire   [63:0] zext_ln43_66_fu_1947_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln43_68_fu_1967_p1;
wire   [63:0] zext_ln43_70_fu_1986_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln43_72_fu_2005_p1;
wire   [63:0] zext_ln43_74_fu_2028_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln43_76_fu_2048_p1;
wire   [63:0] zext_ln43_78_fu_2072_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln43_81_fu_2110_p1;
wire   [63:0] zext_ln43_82_fu_2119_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln43_83_fu_2128_p1;
wire   [63:0] zext_ln43_84_fu_2137_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln43_85_fu_2146_p1;
wire   [63:0] zext_ln43_86_fu_2155_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln43_87_fu_2164_p1;
wire   [63:0] zext_ln43_90_fu_2207_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln43_91_fu_2217_p1;
wire   [63:0] zext_ln43_92_fu_2226_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln43_93_fu_2235_p1;
wire   [63:0] zext_ln43_94_fu_2244_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln43_95_fu_2253_p1;
wire   [63:0] zext_ln43_96_fu_2267_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln43_99_fu_2305_p1;
wire   [63:0] zext_ln43_100_fu_2314_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln43_101_fu_2323_p1;
wire   [63:0] zext_ln43_102_fu_2332_p1;
wire   [63:0] zext_ln43_103_fu_2341_p1;
wire   [63:0] zext_ln43_104_fu_2350_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln43_105_fu_2359_p1;
wire   [63:0] zext_ln43_108_fu_2402_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln43_109_fu_2412_p1;
wire   [63:0] zext_ln43_110_fu_2421_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln43_111_fu_2430_p1;
wire   [63:0] zext_ln43_112_fu_2442_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln43_113_fu_2451_p1;
wire   [63:0] zext_ln43_114_fu_2466_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln43_116_fu_2500_p1;
wire   [63:0] zext_ln43_117_fu_2509_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln43_118_fu_2518_p1;
wire   [63:0] zext_ln43_119_fu_2527_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln43_120_fu_2536_p1;
wire   [63:0] zext_ln43_121_fu_2615_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln43_122_fu_2619_p1;
wire   [63:0] zext_ln43_124_fu_2623_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln43_125_fu_2627_p1;
wire   [63:0] zext_ln43_126_fu_2631_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln43_127_fu_2635_p1;
wire   [63:0] zext_ln43_128_fu_2683_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln43_129_fu_2687_p1;
wire   [63:0] zext_ln43_130_fu_2691_p1;
wire    ap_block_pp0_stage1;
reg   [1:0] pc_fu_402;
wire   [1:0] add_ln30_fu_2639_p2;
wire    ap_loop_init;
reg   [1:0] pr_fu_406;
wire   [1:0] select_ln27_3_fu_1867_p3;
reg   [3:0] indvar_flatten_fu_410;
wire   [3:0] select_ln27_4_fu_2649_p3;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [4:0] c_fu_414;
wire   [4:0] select_ln22_3_fu_1834_p3;
reg   [6:0] indvar_flatten11_fu_418;
wire   [6:0] select_ln22_4_fu_2661_p3;
reg   [6:0] ap_sig_allocacmp_indvar_flatten11_load;
reg   [4:0] r_fu_422;
wire   [4:0] select_ln19_2_fu_1787_p3;
reg   [9:0] indvar_flatten31_fu_426;
wire   [9:0] add_ln19_2_fu_1717_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten31_load;
reg    ap_block_pp0_stage14_01001;
reg   [31:0] grp_fu_844_p0;
reg   [31:0] grp_fu_844_p1;
reg   [31:0] grp_fu_849_p0;
reg   [31:0] grp_fu_849_p1;
reg   [31:0] grp_fu_853_p0;
reg   [31:0] grp_fu_853_p1;
reg   [31:0] grp_fu_857_p0;
reg   [31:0] grp_fu_857_p1;
wire   [31:0] tmp_fu_973_p4;
wire   [31:0] w_fu_987_p4;
wire   [31:0] w_1_fu_1001_p4;
wire   [31:0] w_2_fu_1015_p4;
wire   [31:0] w_3_fu_1029_p4;
wire   [31:0] w_4_fu_1043_p4;
wire   [31:0] w_5_fu_1057_p4;
wire   [31:0] w_6_fu_1071_p4;
wire   [31:0] w_7_fu_1085_p4;
wire   [31:0] w_8_fu_1099_p4;
wire   [31:0] w_9_fu_1113_p4;
wire   [31:0] w_48_fu_1127_p4;
wire   [31:0] w_10_fu_1141_p4;
wire   [31:0] w_11_fu_1155_p4;
wire   [31:0] w_12_fu_1169_p4;
wire   [31:0] w_13_fu_1183_p4;
wire   [31:0] w_14_fu_1197_p4;
wire   [31:0] w_15_fu_1211_p4;
wire   [31:0] w_16_fu_1225_p4;
wire   [31:0] w_17_fu_1239_p4;
wire   [31:0] w_18_fu_1253_p4;
wire   [31:0] w_19_fu_1267_p4;
wire   [31:0] w_20_fu_1281_p4;
wire   [31:0] w_21_fu_1295_p4;
wire   [31:0] w_22_fu_1309_p4;
wire   [31:0] w_23_fu_1323_p4;
wire   [31:0] w_24_fu_1337_p4;
wire   [31:0] w_25_fu_1351_p4;
wire   [31:0] w_26_fu_1365_p4;
wire   [31:0] w_27_fu_1379_p4;
wire   [31:0] w_28_fu_1393_p4;
wire   [31:0] w_29_fu_1407_p4;
wire   [31:0] w_30_fu_1421_p4;
wire   [31:0] w_31_fu_1435_p4;
wire   [31:0] w_32_fu_1449_p4;
wire   [31:0] w_33_fu_1463_p4;
wire   [31:0] w_34_fu_1477_p4;
wire   [31:0] w_35_fu_1491_p4;
wire   [31:0] w_36_fu_1505_p4;
wire   [31:0] w_37_fu_1519_p4;
wire   [31:0] w_38_fu_1533_p4;
wire   [31:0] w_39_fu_1547_p4;
wire   [31:0] w_40_fu_1561_p4;
wire   [31:0] w_41_fu_1575_p4;
wire   [31:0] w_42_fu_1589_p4;
wire   [31:0] w_43_fu_1603_p4;
wire   [31:0] w_44_fu_1617_p4;
wire   [31:0] w_45_fu_1631_p4;
wire   [31:0] w_46_fu_1645_p4;
wire   [31:0] w_47_fu_1659_p4;
wire   [4:0] add_ln19_fu_1764_p2;
wire   [4:0] select_ln19_fu_1770_p3;
wire   [0:0] and_ln19_2_fu_1783_p2;
wire   [0:0] xor_ln22_fu_1813_p2;
wire   [0:0] or_ln22_8_fu_1818_p2;
wire   [0:0] and_ln19_fu_1823_p2;
wire   [0:0] icmp_ln30_fu_1777_p2;
wire   [4:0] add_ln22_fu_1794_p2;
wire   [1:0] select_ln22_fu_1805_p3;
wire   [0:0] and_ln22_fu_1828_p2;
wire   [0:0] or_ln27_fu_1848_p2;
wire   [0:0] or_ln27_2_fu_1854_p2;
wire   [1:0] add_ln27_fu_1842_p2;
wire   [4:0] zext_ln27_fu_1875_p1;
wire   [4:0] zext_ln30_1_fu_1885_p1;
wire   [9:0] tmp_358_fu_1910_p3;
wire   [5:0] tmp_359_fu_1921_p3;
wire   [10:0] zext_ln43_fu_1917_p1;
wire   [10:0] zext_ln43_64_fu_1928_p1;
wire   [10:0] add_ln43_57_fu_1941_p2;
wire   [4:0] add_ln43_fu_1952_p2;
wire   [10:0] add_ln43_58_fu_1961_p2;
wire   [4:0] add_ln43_1_fu_1972_p2;
wire   [10:0] add_ln43_59_fu_1981_p2;
wire   [4:0] add_ln43_2_fu_1991_p2;
wire   [10:0] add_ln43_60_fu_2000_p2;
wire   [5:0] add_ln43_3_fu_2013_p2;
wire   [10:0] add_ln43_61_fu_2023_p2;
wire   [5:0] add_ln43_4_fu_2033_p2;
wire   [10:0] add_ln43_62_fu_2043_p2;
wire   [5:0] add_ln43_5_fu_2058_p2;
wire   [10:0] add_ln43_63_fu_2067_p2;
wire   [9:0] tmp_360_fu_2077_p3;
wire   [5:0] tmp_361_fu_2088_p3;
wire   [10:0] zext_ln43_79_fu_2084_p1;
wire   [10:0] zext_ln43_80_fu_2095_p1;
wire   [10:0] add_ln43_65_fu_2105_p2;
wire   [10:0] add_ln43_66_fu_2115_p2;
wire   [10:0] add_ln43_67_fu_2124_p2;
wire   [10:0] add_ln43_68_fu_2133_p2;
wire   [10:0] add_ln43_69_fu_2142_p2;
wire   [10:0] add_ln43_70_fu_2151_p2;
wire   [10:0] add_ln43_71_fu_2160_p2;
wire   [9:0] tmp_362_fu_2174_p3;
wire   [5:0] tmp_363_fu_2185_p3;
wire   [10:0] zext_ln43_88_fu_2181_p1;
wire   [10:0] zext_ln43_89_fu_2192_p1;
wire   [10:0] add_ln43_73_fu_2202_p2;
wire   [10:0] add_ln43_74_fu_2212_p2;
wire   [10:0] add_ln43_75_fu_2222_p2;
wire   [10:0] add_ln43_76_fu_2231_p2;
wire   [10:0] add_ln43_77_fu_2240_p2;
wire   [10:0] add_ln43_78_fu_2249_p2;
wire   [10:0] add_ln43_79_fu_2263_p2;
wire   [9:0] tmp_364_fu_2272_p3;
wire   [5:0] tmp_365_fu_2283_p3;
wire   [10:0] zext_ln43_97_fu_2279_p1;
wire   [10:0] zext_ln43_98_fu_2290_p1;
wire   [10:0] add_ln43_81_fu_2300_p2;
wire   [10:0] add_ln43_82_fu_2310_p2;
wire   [10:0] add_ln43_83_fu_2319_p2;
wire   [10:0] add_ln43_84_fu_2328_p2;
wire   [10:0] add_ln43_85_fu_2337_p2;
wire   [10:0] add_ln43_86_fu_2346_p2;
wire   [10:0] add_ln43_87_fu_2355_p2;
wire   [9:0] tmp_366_fu_2369_p3;
wire   [5:0] tmp_367_fu_2380_p3;
wire   [10:0] zext_ln43_106_fu_2376_p1;
wire   [10:0] zext_ln43_107_fu_2387_p1;
wire   [10:0] add_ln43_89_fu_2397_p2;
wire   [10:0] add_ln43_90_fu_2407_p2;
wire   [10:0] add_ln43_91_fu_2417_p2;
wire   [10:0] add_ln43_92_fu_2426_p2;
wire   [10:0] add_ln43_93_fu_2438_p2;
wire   [10:0] add_ln43_94_fu_2447_p2;
wire   [10:0] add_ln43_95_fu_2462_p2;
wire   [6:0] tmp_369_fu_2478_p3;
wire   [10:0] tmp_368_fu_2471_p3;
wire   [10:0] zext_ln43_115_fu_2485_p1;
wire   [10:0] add_ln43_97_fu_2495_p2;
wire   [10:0] add_ln43_98_fu_2505_p2;
wire   [10:0] add_ln43_99_fu_2514_p2;
wire   [10:0] add_ln43_100_fu_2523_p2;
wire   [10:0] add_ln43_101_fu_2532_p2;
wire   [5:0] empty_51_fu_2549_p2;
wire   [6:0] tmp_371_fu_2562_p3;
wire   [10:0] tmp_370_fu_2554_p3;
wire   [10:0] zext_ln43_123_fu_2570_p1;
wire   [10:0] add_ln43_104_fu_2574_p2;
wire   [3:0] add_ln27_2_fu_2644_p2;
wire   [6:0] add_ln22_2_fu_2656_p2;
wire   [31:0] bitcast_ln7_fu_2695_p1;
wire   [7:0] tmp_s_fu_2699_p4;
wire   [22:0] trunc_ln7_fu_2709_p1;
wire   [0:0] icmp_ln7_2_fu_2719_p2;
wire   [0:0] icmp_ln7_fu_2713_p2;
wire   [0:0] or_ln7_fu_2725_p2;
wire   [0:0] grp_fu_861_p2;
wire   [0:0] and_ln7_fu_2731_p2;
reg    grp_fu_844_ce;
reg    grp_fu_849_ce;
reg    grp_fu_853_ce;
reg    grp_fu_857_ce;
reg    grp_fu_861_ce;
wire    ap_block_pp0_stage12_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter9_stage14;
reg    ap_idle_pp0_0to8;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to10;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 pc_fu_402 = 2'd0;
#0 pr_fu_406 = 2'd0;
#0 indvar_flatten_fu_410 = 4'd0;
#0 c_fu_414 = 5'd0;
#0 indvar_flatten11_fu_418 = 7'd0;
#0 r_fu_422 = 5'd0;
#0 indvar_flatten31_fu_426 = 10'd0;
#0 ap_done_reg = 1'b0;
end

cnn_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_844_p0),
    .din1(grp_fu_844_p1),
    .ce(grp_fu_844_ce),
    .dout(grp_fu_844_p2)
);

cnn_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_849_p0),
    .din1(grp_fu_849_p1),
    .ce(grp_fu_849_ce),
    .dout(grp_fu_849_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_853_p0),
    .din1(grp_fu_853_p1),
    .ce(grp_fu_853_ce),
    .dout(grp_fu_853_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_857_p0),
    .din1(grp_fu_857_p1),
    .ce(grp_fu_857_ce),
    .dout(grp_fu_857_p2)
);

cnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_967),
    .din1(32'd0),
    .ce(grp_fu_861_ce),
    .opcode(5'd2),
    .dout(grp_fu_861_p2)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U68(
    .din0(32'd3191248030),
    .din1(32'd3187332850),
    .din2(32'd3143101082),
    .din3(tmp_fu_973_p4),
    .din4(filter),
    .dout(tmp_fu_973_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U69(
    .din0(32'd1031753313),
    .din1(32'd1053165495),
    .din2(32'd1047384123),
    .din3(w_fu_987_p4),
    .din4(filter),
    .dout(w_fu_987_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U70(
    .din0(32'd1040697602),
    .din1(32'd1050949391),
    .din2(32'd1057404070),
    .din3(w_1_fu_1001_p4),
    .din4(filter),
    .dout(w_1_fu_1001_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U71(
    .din0(32'd1027147021),
    .din1(32'd1034739712),
    .din2(32'd1063096870),
    .din3(w_2_fu_1015_p4),
    .din4(filter),
    .dout(w_2_fu_1015_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U72(
    .din0(32'd3176227798),
    .din1(32'd1049161869),
    .din2(32'd1059679507),
    .din3(w_3_fu_1029_p4),
    .din4(filter),
    .dout(w_3_fu_1029_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U73(
    .din0(32'd1041439420),
    .din1(32'd3201774733),
    .din2(32'd1058961011),
    .din3(w_4_fu_1043_p4),
    .din4(filter),
    .dout(w_4_fu_1043_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U74(
    .din0(32'd1049449062),
    .din1(32'd3186389002),
    .din2(32'd1053130990),
    .din3(w_5_fu_1057_p4),
    .din4(filter),
    .dout(w_5_fu_1057_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U75(
    .din0(32'd3196581675),
    .din1(32'd3206565531),
    .din2(32'd1029719315),
    .din3(w_6_fu_1071_p4),
    .din4(filter),
    .dout(w_6_fu_1071_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U76(
    .din0(32'd1048939160),
    .din1(32'd3190791882),
    .din2(32'd3200064283),
    .din3(w_7_fu_1085_p4),
    .din4(filter),
    .dout(w_7_fu_1085_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U77(
    .din0(32'd1049621226),
    .din1(32'd1042945206),
    .din2(32'd3164161367),
    .din3(w_8_fu_1099_p4),
    .din4(filter),
    .dout(w_8_fu_1099_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U78(
    .din0(32'd1047120304),
    .din1(32'd1056941392),
    .din2(32'd1049089942),
    .din3(w_9_fu_1113_p4),
    .din4(filter),
    .dout(w_9_fu_1113_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U79(
    .din0(32'd3195413322),
    .din1(32'd1034705109),
    .din2(32'd1030590128),
    .din3(w_48_fu_1127_p4),
    .din4(filter),
    .dout(w_48_fu_1127_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U80(
    .din0(32'd3194434022),
    .din1(32'd3204977218),
    .din2(32'd3189800712),
    .din3(w_10_fu_1141_p4),
    .din4(filter),
    .dout(w_10_fu_1141_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U81(
    .din0(32'd1011785449),
    .din1(32'd3206291755),
    .din2(32'd1026574673),
    .din3(w_11_fu_1155_p4),
    .din4(filter),
    .dout(w_11_fu_1155_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U82(
    .din0(32'd1052174783),
    .din1(32'd3207163712),
    .din2(32'd1044984221),
    .din3(w_12_fu_1169_p4),
    .din4(filter),
    .dout(w_12_fu_1169_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U83(
    .din0(32'd1029386288),
    .din1(32'd3200931169),
    .din2(32'd3214165352),
    .din3(w_13_fu_1183_p4),
    .din4(filter),
    .dout(w_13_fu_1183_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U84(
    .din0(32'd3181677135),
    .din1(32'd1054520542),
    .din2(32'd3209904057),
    .din3(w_14_fu_1197_p4),
    .din4(filter),
    .dout(w_14_fu_1197_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U85(
    .din0(32'd3199552694),
    .din1(32'd1056263535),
    .din2(32'd3206272129),
    .din3(w_15_fu_1211_p4),
    .din4(filter),
    .dout(w_15_fu_1211_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U86(
    .din0(32'd1036409105),
    .din1(32'd1055930030),
    .din2(32'd3193242848),
    .din3(w_16_fu_1225_p4),
    .din4(filter),
    .dout(w_16_fu_1225_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U87(
    .din0(32'd1052078277),
    .din1(32'd1033772065),
    .din2(32'd3193881727),
    .din3(w_17_fu_1239_p4),
    .din4(filter),
    .dout(w_17_fu_1239_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U88(
    .din0(32'd1047375089),
    .din1(32'd3208177066),
    .din2(32'd3205074470),
    .din3(w_18_fu_1253_p4),
    .din4(filter),
    .dout(w_18_fu_1253_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U89(
    .din0(32'd1041336589),
    .din1(32'd3209906306),
    .din2(32'd3197799714),
    .din3(w_19_fu_1267_p4),
    .din4(filter),
    .dout(w_19_fu_1267_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U90(
    .din0(32'd3202565607),
    .din1(32'd1032979992),
    .din2(32'd3204492743),
    .din3(w_20_fu_1281_p4),
    .din4(filter),
    .dout(w_20_fu_1281_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U91(
    .din0(32'd3192192524),
    .din1(32'd1040165196),
    .din2(32'd3210725445),
    .din3(w_21_fu_1295_p4),
    .din4(filter),
    .dout(w_21_fu_1295_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U92(
    .din0(32'd1052857621),
    .din1(32'd1059414125),
    .din2(32'd3210429983),
    .din3(w_22_fu_1309_p4),
    .din4(filter),
    .dout(w_22_fu_1309_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U93(
    .din0(32'd1047904077),
    .din1(32'd1043885535),
    .din2(32'd3213265322),
    .din3(w_23_fu_1323_p4),
    .din4(filter),
    .dout(w_23_fu_1323_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U94(
    .din0(32'd3142442425),
    .din1(32'd1056945239),
    .din2(32'd3203292301),
    .din3(w_24_fu_1337_p4),
    .din4(filter),
    .dout(w_24_fu_1337_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U95(
    .din0(32'd1044353045),
    .din1(32'd3204043007),
    .din2(32'd3191704571),
    .din3(w_25_fu_1351_p4),
    .din4(filter),
    .dout(w_25_fu_1351_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U96(
    .din0(32'd3189412495),
    .din1(32'd3208885437),
    .din2(32'd1037540460),
    .din3(w_26_fu_1365_p4),
    .din4(filter),
    .dout(w_26_fu_1365_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U97(
    .din0(32'd3199822922),
    .din1(32'd3208486729),
    .din2(32'd3200421862),
    .din3(w_27_fu_1379_p4),
    .din4(filter),
    .dout(w_27_fu_1379_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U98(
    .din0(32'd3168266406),
    .din1(32'd3196062054),
    .din2(32'd3197777651),
    .din3(w_28_fu_1393_p4),
    .din4(filter),
    .dout(w_28_fu_1393_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U99(
    .din0(32'd1050463295),
    .din1(32'd1054336520),
    .din2(32'd3205455091),
    .din3(w_29_fu_1407_p4),
    .din4(filter),
    .dout(w_29_fu_1407_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U100(
    .din0(32'd1040742903),
    .din1(32'd1058059244),
    .din2(32'd3207705809),
    .din3(w_30_fu_1421_p4),
    .din4(filter),
    .dout(w_30_fu_1421_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U101(
    .din0(32'd1051171515),
    .din1(32'd1059770822),
    .din2(32'd3201251063),
    .din3(w_31_fu_1435_p4),
    .din4(filter),
    .dout(w_31_fu_1435_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U102(
    .din0(32'd1050068824),
    .din1(32'd3182580378),
    .din2(32'd3186057961),
    .din3(w_32_fu_1449_p4),
    .din4(filter),
    .dout(w_32_fu_1449_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U103(
    .din0(32'd3164203929),
    .din1(32'd3209256178),
    .din2(32'd1033328589),
    .din3(w_33_fu_1463_p4),
    .din4(filter),
    .dout(w_33_fu_1463_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U104(
    .din0(32'd3198611103),
    .din1(32'd3210124797),
    .din2(32'd1052400056),
    .din3(w_34_fu_1477_p4),
    .din4(filter),
    .dout(w_34_fu_1477_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U105(
    .din0(32'd3185574531),
    .din1(32'd3198228053),
    .din2(32'd1022908093),
    .din3(w_35_fu_1491_p4),
    .din4(filter),
    .dout(w_35_fu_1491_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U106(
    .din0(32'd1057678097),
    .din1(32'd1052147461),
    .din2(32'd3204362717),
    .din3(w_36_fu_1505_p4),
    .din4(filter),
    .dout(w_36_fu_1505_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U107(
    .din0(32'd1044057391),
    .din1(32'd1051667817),
    .din2(32'd3193500020),
    .din3(w_37_fu_1519_p4),
    .din4(filter),
    .dout(w_37_fu_1519_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U108(
    .din0(32'd1053576911),
    .din1(32'd1053066355),
    .din2(32'd3193104856),
    .din3(w_38_fu_1533_p4),
    .din4(filter),
    .dout(w_38_fu_1533_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U109(
    .din0(32'd3198116315),
    .din1(32'd1048300827),
    .din2(32'd1044478077),
    .din3(w_39_fu_1547_p4),
    .din4(filter),
    .dout(w_39_fu_1547_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U110(
    .din0(32'd3196765400),
    .din1(32'd3201619710),
    .din2(32'd1059423798),
    .din3(w_40_fu_1561_p4),
    .din4(filter),
    .dout(w_40_fu_1561_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U111(
    .din0(32'd3197707494),
    .din1(32'd3205279610),
    .din2(32'd3182517246),
    .din3(w_41_fu_1575_p4),
    .din4(filter),
    .dout(w_41_fu_1575_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U112(
    .din0(32'd1053261265),
    .din1(32'd3197106791),
    .din2(32'd3150658794),
    .din3(w_42_fu_1589_p4),
    .din4(filter),
    .dout(w_42_fu_1589_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U113(
    .din0(32'd1055522101),
    .din1(32'd3198744525),
    .din2(32'd3193734575),
    .din3(w_43_fu_1603_p4),
    .din4(filter),
    .dout(w_43_fu_1603_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U114(
    .din0(32'd3191054431),
    .din1(32'd1051377230),
    .din2(32'd3171936501),
    .din3(w_44_fu_1617_p4),
    .din4(filter),
    .dout(w_44_fu_1617_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U115(
    .din0(32'd3195164148),
    .din1(32'd1049394019),
    .din2(32'd1057527218),
    .din3(w_45_fu_1631_p4),
    .din4(filter),
    .dout(w_45_fu_1631_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U116(
    .din0(32'd3209798297),
    .din1(32'd1044996101),
    .din2(32'd1061046776),
    .din3(w_46_fu_1645_p4),
    .din4(filter),
    .dout(w_46_fu_1645_p6)
);

cnn_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U117(
    .din0(32'd3203689990),
    .din1(32'd3203218887),
    .din2(32'd1056362794),
    .din3(w_47_fu_1659_p4),
    .din4(filter),
    .dout(w_47_fu_1659_p6)
);

cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_414 <= 5'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_414 <= select_ln22_3_fu_1834_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten11_fu_418 <= 7'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten11_fu_418 <= select_ln22_4_fu_2661_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln19_fu_1711_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten31_fu_426 <= add_ln19_2_fu_1717_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten31_fu_426 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_410 <= 4'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten_fu_410 <= select_ln27_4_fu_2649_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pc_fu_402 <= 2'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pc_fu_402 <= add_ln30_fu_2639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pr_fu_406 <= 2'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pr_fu_406 <= select_ln27_3_fu_1867_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_422 <= 5'd0;
    end else if (((icmp_ln19_reg_3044 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_422 <= select_ln19_2_fu_1787_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_896 <= pad_img_q1;
    end else if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_896 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_902 <= pad_img_q0;
    end else if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_902 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln43_102_reg_3627 <= add_ln43_102_fu_2541_p2;
        add_ln43_103_reg_3632 <= add_ln43_103_fu_2545_p2;
        add_ln43_105_reg_3637 <= add_ln43_105_fu_2580_p2;
        add_ln43_106_reg_3642 <= add_ln43_106_fu_2585_p2;
        add_ln43_107_reg_3647 <= add_ln43_107_fu_2590_p2;
        add_ln43_108_reg_3652 <= add_ln43_108_fu_2595_p2;
        add_ln43_109_reg_3657 <= add_ln43_109_fu_2600_p2;
        add_ln43_110_reg_3662 <= add_ln43_110_fu_2605_p2;
        add_ln43_111_reg_3667 <= add_ln43_111_fu_2610_p2;
        mul_4_1_reg_3612_pp0_iter1_reg <= mul_4_1_reg_3612;
        mul_4_1_reg_3612_pp0_iter2_reg <= mul_4_1_reg_3612_pp0_iter1_reg;
        mul_4_1_reg_3612_pp0_iter3_reg <= mul_4_1_reg_3612_pp0_iter2_reg;
        mul_4_1_reg_3612_pp0_iter4_reg <= mul_4_1_reg_3612_pp0_iter3_reg;
        mul_4_1_reg_3612_pp0_iter5_reg <= mul_4_1_reg_3612_pp0_iter4_reg;
        mul_4_reg_3607_pp0_iter1_reg <= mul_4_reg_3607;
        mul_4_reg_3607_pp0_iter2_reg <= mul_4_reg_3607_pp0_iter1_reg;
        mul_4_reg_3607_pp0_iter3_reg <= mul_4_reg_3607_pp0_iter2_reg;
        mul_4_reg_3607_pp0_iter4_reg <= mul_4_reg_3607_pp0_iter3_reg;
        mul_4_reg_3607_pp0_iter5_reg <= mul_4_reg_3607_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln43_56_reg_3110[10 : 1] <= add_ln43_56_fu_1932_p2[10 : 1];
        mul_5_5_reg_3767_pp0_iter2_reg <= mul_5_5_reg_3767;
        mul_5_5_reg_3767_pp0_iter3_reg <= mul_5_5_reg_3767_pp0_iter2_reg;
        mul_5_5_reg_3767_pp0_iter4_reg <= mul_5_5_reg_3767_pp0_iter3_reg;
        mul_5_5_reg_3767_pp0_iter5_reg <= mul_5_5_reg_3767_pp0_iter4_reg;
        mul_5_5_reg_3767_pp0_iter6_reg <= mul_5_5_reg_3767_pp0_iter5_reg;
        mul_5_5_reg_3767_pp0_iter7_reg <= mul_5_5_reg_3767_pp0_iter6_reg;
        mul_5_5_reg_3767_pp0_iter8_reg <= mul_5_5_reg_3767_pp0_iter7_reg;
        mul_5_6_reg_3772_pp0_iter2_reg <= mul_5_6_reg_3772;
        mul_5_6_reg_3772_pp0_iter3_reg <= mul_5_6_reg_3772_pp0_iter2_reg;
        mul_5_6_reg_3772_pp0_iter4_reg <= mul_5_6_reg_3772_pp0_iter3_reg;
        mul_5_6_reg_3772_pp0_iter5_reg <= mul_5_6_reg_3772_pp0_iter4_reg;
        mul_5_6_reg_3772_pp0_iter6_reg <= mul_5_6_reg_3772_pp0_iter5_reg;
        mul_5_6_reg_3772_pp0_iter7_reg <= mul_5_6_reg_3772_pp0_iter6_reg;
        mul_5_6_reg_3772_pp0_iter8_reg <= mul_5_6_reg_3772_pp0_iter7_reg;
        zext_ln43_65_reg_3119[4 : 0] <= zext_ln43_65_fu_1938_p1[4 : 0];
        zext_ln43_67_reg_3134[4 : 0] <= zext_ln43_67_fu_1957_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln43_64_reg_3235[10 : 1] <= add_ln43_64_fu_2099_p2[10 : 1];
        mul_6_4_reg_3802_pp0_iter2_reg <= mul_6_4_reg_3802;
        mul_6_4_reg_3802_pp0_iter3_reg <= mul_6_4_reg_3802_pp0_iter2_reg;
        mul_6_4_reg_3802_pp0_iter4_reg <= mul_6_4_reg_3802_pp0_iter3_reg;
        mul_6_4_reg_3802_pp0_iter5_reg <= mul_6_4_reg_3802_pp0_iter4_reg;
        mul_6_4_reg_3802_pp0_iter6_reg <= mul_6_4_reg_3802_pp0_iter5_reg;
        mul_6_4_reg_3802_pp0_iter7_reg <= mul_6_4_reg_3802_pp0_iter6_reg;
        mul_6_4_reg_3802_pp0_iter8_reg <= mul_6_4_reg_3802_pp0_iter7_reg;
        mul_6_4_reg_3802_pp0_iter9_reg <= mul_6_4_reg_3802_pp0_iter8_reg;
        mul_6_5_reg_3807_pp0_iter2_reg <= mul_6_5_reg_3807;
        mul_6_5_reg_3807_pp0_iter3_reg <= mul_6_5_reg_3807_pp0_iter2_reg;
        mul_6_5_reg_3807_pp0_iter4_reg <= mul_6_5_reg_3807_pp0_iter3_reg;
        mul_6_5_reg_3807_pp0_iter5_reg <= mul_6_5_reg_3807_pp0_iter4_reg;
        mul_6_5_reg_3807_pp0_iter6_reg <= mul_6_5_reg_3807_pp0_iter5_reg;
        mul_6_5_reg_3807_pp0_iter7_reg <= mul_6_5_reg_3807_pp0_iter6_reg;
        mul_6_5_reg_3807_pp0_iter8_reg <= mul_6_5_reg_3807_pp0_iter7_reg;
        mul_6_5_reg_3807_pp0_iter9_reg <= mul_6_5_reg_3807_pp0_iter8_reg;
        zext_ln43_77_reg_3220[5 : 0] <= zext_ln43_77_fu_2063_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln43_72_reg_3316[10 : 1] <= add_ln43_72_fu_2196_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln43_80_reg_3396[10 : 1] <= add_ln43_80_fu_2294_p2[10 : 1];
        mul_1_3_reg_3381_pp0_iter1_reg <= mul_1_3_reg_3381;
        mul_1_4_reg_3386_pp0_iter1_reg <= mul_1_4_reg_3386;
        mul_1_4_reg_3386_pp0_iter2_reg <= mul_1_4_reg_3386_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln43_88_reg_3487[10 : 1] <= add_ln43_88_fu_2391_p2[10 : 1];
        mul_2_4_reg_3477_pp0_iter1_reg <= mul_2_4_reg_3477;
        mul_2_4_reg_3477_pp0_iter2_reg <= mul_2_4_reg_3477_pp0_iter1_reg;
        mul_2_4_reg_3477_pp0_iter3_reg <= mul_2_4_reg_3477_pp0_iter2_reg;
        mul_2_5_reg_3482_pp0_iter1_reg <= mul_2_5_reg_3482;
        mul_2_5_reg_3482_pp0_iter2_reg <= mul_2_5_reg_3482_pp0_iter1_reg;
        mul_2_5_reg_3482_pp0_iter3_reg <= mul_2_5_reg_3482_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln43_96_reg_3572[10 : 1] <= add_ln43_96_fu_2489_p2[10 : 1];
        mul_3_3_reg_3557_pp0_iter1_reg <= mul_3_3_reg_3557;
        mul_3_3_reg_3557_pp0_iter2_reg <= mul_3_3_reg_3557_pp0_iter1_reg;
        mul_3_3_reg_3557_pp0_iter3_reg <= mul_3_3_reg_3557_pp0_iter2_reg;
        mul_3_3_reg_3557_pp0_iter4_reg <= mul_3_3_reg_3557_pp0_iter3_reg;
        mul_3_4_reg_3562_pp0_iter1_reg <= mul_3_4_reg_3562;
        mul_3_4_reg_3562_pp0_iter2_reg <= mul_3_4_reg_3562_pp0_iter1_reg;
        mul_3_4_reg_3562_pp0_iter3_reg <= mul_3_4_reg_3562_pp0_iter2_reg;
        mul_3_4_reg_3562_pp0_iter4_reg <= mul_3_4_reg_3562_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_45_reg_3101 <= empty_45_fu_1889_p2;
        empty_reg_3090 <= empty_fu_1879_p2;
        mul_5_3_reg_3752_pp0_iter2_reg <= mul_5_3_reg_3752;
        mul_5_3_reg_3752_pp0_iter3_reg <= mul_5_3_reg_3752_pp0_iter2_reg;
        mul_5_3_reg_3752_pp0_iter4_reg <= mul_5_3_reg_3752_pp0_iter3_reg;
        mul_5_3_reg_3752_pp0_iter5_reg <= mul_5_3_reg_3752_pp0_iter4_reg;
        mul_5_3_reg_3752_pp0_iter6_reg <= mul_5_3_reg_3752_pp0_iter5_reg;
        mul_5_3_reg_3752_pp0_iter7_reg <= mul_5_3_reg_3752_pp0_iter6_reg;
        mul_5_4_reg_3757_pp0_iter2_reg <= mul_5_4_reg_3757;
        mul_5_4_reg_3757_pp0_iter3_reg <= mul_5_4_reg_3757_pp0_iter2_reg;
        mul_5_4_reg_3757_pp0_iter4_reg <= mul_5_4_reg_3757_pp0_iter3_reg;
        mul_5_4_reg_3757_pp0_iter5_reg <= mul_5_4_reg_3757_pp0_iter4_reg;
        mul_5_4_reg_3757_pp0_iter6_reg <= mul_5_4_reg_3757_pp0_iter5_reg;
        mul_5_4_reg_3757_pp0_iter7_reg <= mul_5_4_reg_3757_pp0_iter6_reg;
        mul_5_4_reg_3757_pp0_iter8_reg <= mul_5_4_reg_3757_pp0_iter7_reg;
        or_ln22_reg_3080 <= or_ln22_fu_1800_p2;
        select_ln27_reg_3085 <= select_ln27_fu_1859_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_46_reg_3214 <= empty_46_fu_2053_p2;
        mul_6_2_reg_3792_pp0_iter2_reg <= mul_6_2_reg_3792;
        mul_6_2_reg_3792_pp0_iter3_reg <= mul_6_2_reg_3792_pp0_iter2_reg;
        mul_6_2_reg_3792_pp0_iter4_reg <= mul_6_2_reg_3792_pp0_iter3_reg;
        mul_6_2_reg_3792_pp0_iter5_reg <= mul_6_2_reg_3792_pp0_iter4_reg;
        mul_6_2_reg_3792_pp0_iter6_reg <= mul_6_2_reg_3792_pp0_iter5_reg;
        mul_6_2_reg_3792_pp0_iter7_reg <= mul_6_2_reg_3792_pp0_iter6_reg;
        mul_6_2_reg_3792_pp0_iter8_reg <= mul_6_2_reg_3792_pp0_iter7_reg;
        mul_6_2_reg_3792_pp0_iter9_reg <= mul_6_2_reg_3792_pp0_iter8_reg;
        mul_6_3_reg_3797_pp0_iter2_reg <= mul_6_3_reg_3797;
        mul_6_3_reg_3797_pp0_iter3_reg <= mul_6_3_reg_3797_pp0_iter2_reg;
        mul_6_3_reg_3797_pp0_iter4_reg <= mul_6_3_reg_3797_pp0_iter3_reg;
        mul_6_3_reg_3797_pp0_iter5_reg <= mul_6_3_reg_3797_pp0_iter4_reg;
        mul_6_3_reg_3797_pp0_iter6_reg <= mul_6_3_reg_3797_pp0_iter5_reg;
        mul_6_3_reg_3797_pp0_iter7_reg <= mul_6_3_reg_3797_pp0_iter6_reg;
        mul_6_3_reg_3797_pp0_iter8_reg <= mul_6_3_reg_3797_pp0_iter7_reg;
        mul_6_3_reg_3797_pp0_iter9_reg <= mul_6_3_reg_3797_pp0_iter8_reg;
        zext_ln42_4_reg_3179[4 : 0] <= zext_ln42_4_fu_2010_p1[4 : 0];
        zext_ln43_73_reg_3184[5 : 0] <= zext_ln43_73_fu_2019_p1[5 : 0];
        zext_ln43_75_reg_3199[5 : 0] <= zext_ln43_75_fu_2039_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        empty_47_reg_3300 <= empty_47_fu_2169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        empty_48_reg_3375 <= empty_48_fu_2258_p2;
        mul_1_1_reg_3355_pp0_iter1_reg <= mul_1_1_reg_3355;
        mul_1_2_reg_3360_pp0_iter1_reg <= mul_1_2_reg_3360;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        empty_49_reg_3471 <= empty_49_fu_2364_p2;
        mul_2_2_reg_3451_pp0_iter1_reg <= mul_2_2_reg_3451;
        mul_2_2_reg_3451_pp0_iter2_reg <= mul_2_2_reg_3451_pp0_iter1_reg;
        mul_2_3_reg_3456_pp0_iter1_reg <= mul_2_3_reg_3456;
        mul_2_3_reg_3456_pp0_iter2_reg <= mul_2_3_reg_3456_pp0_iter1_reg;
        mul_2_3_reg_3456_pp0_iter3_reg <= mul_2_3_reg_3456_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        empty_50_reg_3551 <= empty_50_fu_2456_p2;
        mul_3_1_reg_3531_pp0_iter1_reg <= mul_3_1_reg_3531;
        mul_3_1_reg_3531_pp0_iter2_reg <= mul_3_1_reg_3531_pp0_iter1_reg;
        mul_3_1_reg_3531_pp0_iter3_reg <= mul_3_1_reg_3531_pp0_iter2_reg;
        mul_3_1_reg_3531_pp0_iter4_reg <= mul_3_1_reg_3531_pp0_iter3_reg;
        mul_3_2_reg_3536_pp0_iter1_reg <= mul_3_2_reg_3536;
        mul_3_2_reg_3536_pp0_iter2_reg <= mul_3_2_reg_3536_pp0_iter1_reg;
        mul_3_2_reg_3536_pp0_iter3_reg <= mul_3_2_reg_3536_pp0_iter2_reg;
        mul_3_2_reg_3536_pp0_iter4_reg <= mul_3_2_reg_3536_pp0_iter3_reg;
        zext_ln30_reg_3526[4 : 0] <= zext_ln30_fu_2435_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln19_reg_3044 <= icmp_ln19_fu_1711_p2;
        icmp_ln19_reg_3044_pp0_iter1_reg <= icmp_ln19_reg_3044;
        icmp_ln19_reg_3044_pp0_iter2_reg <= icmp_ln19_reg_3044_pp0_iter1_reg;
        icmp_ln19_reg_3044_pp0_iter3_reg <= icmp_ln19_reg_3044_pp0_iter2_reg;
        icmp_ln19_reg_3044_pp0_iter4_reg <= icmp_ln19_reg_3044_pp0_iter3_reg;
        icmp_ln19_reg_3044_pp0_iter5_reg <= icmp_ln19_reg_3044_pp0_iter4_reg;
        icmp_ln19_reg_3044_pp0_iter6_reg <= icmp_ln19_reg_3044_pp0_iter5_reg;
        icmp_ln19_reg_3044_pp0_iter7_reg <= icmp_ln19_reg_3044_pp0_iter6_reg;
        icmp_ln19_reg_3044_pp0_iter8_reg <= icmp_ln19_reg_3044_pp0_iter7_reg;
        icmp_ln19_reg_3044_pp0_iter9_reg <= icmp_ln19_reg_3044_pp0_iter8_reg;
        icmp_ln22312_reg_3058 <= icmp_ln22312_fu_1729_p2;
        icmp_ln27_reg_3074 <= icmp_ln27_fu_1741_p2;
        indvar_flatten11_load_reg_3053 <= ap_sig_allocacmp_indvar_flatten11_load;
        indvar_flatten_load_reg_3048 <= ap_sig_allocacmp_indvar_flatten_load;
        mul_5_1_reg_3732_pp0_iter2_reg <= mul_5_1_reg_3732;
        mul_5_1_reg_3732_pp0_iter3_reg <= mul_5_1_reg_3732_pp0_iter2_reg;
        mul_5_1_reg_3732_pp0_iter4_reg <= mul_5_1_reg_3732_pp0_iter3_reg;
        mul_5_1_reg_3732_pp0_iter5_reg <= mul_5_1_reg_3732_pp0_iter4_reg;
        mul_5_1_reg_3732_pp0_iter6_reg <= mul_5_1_reg_3732_pp0_iter5_reg;
        mul_5_1_reg_3732_pp0_iter7_reg <= mul_5_1_reg_3732_pp0_iter6_reg;
        mul_5_2_reg_3737_pp0_iter2_reg <= mul_5_2_reg_3737;
        mul_5_2_reg_3737_pp0_iter3_reg <= mul_5_2_reg_3737_pp0_iter2_reg;
        mul_5_2_reg_3737_pp0_iter4_reg <= mul_5_2_reg_3737_pp0_iter3_reg;
        mul_5_2_reg_3737_pp0_iter5_reg <= mul_5_2_reg_3737_pp0_iter4_reg;
        mul_5_2_reg_3737_pp0_iter6_reg <= mul_5_2_reg_3737_pp0_iter5_reg;
        mul_5_2_reg_3737_pp0_iter7_reg <= mul_5_2_reg_3737_pp0_iter6_reg;
        tmp_reg_2794 <= tmp_fu_973_p6;
        w_10_reg_2854 <= w_10_fu_1141_p6;
        w_11_reg_2859 <= w_11_fu_1155_p6;
        w_12_reg_2864 <= w_12_fu_1169_p6;
        w_13_reg_2869 <= w_13_fu_1183_p6;
        w_14_reg_2874 <= w_14_fu_1197_p6;
        w_15_reg_2879 <= w_15_fu_1211_p6;
        w_16_reg_2884 <= w_16_fu_1225_p6;
        w_17_reg_2889 <= w_17_fu_1239_p6;
        w_18_reg_2894 <= w_18_fu_1253_p6;
        w_19_reg_2899 <= w_19_fu_1267_p6;
        w_1_reg_2804 <= w_1_fu_1001_p6;
        w_20_reg_2904 <= w_20_fu_1281_p6;
        w_21_reg_2909 <= w_21_fu_1295_p6;
        w_22_reg_2914 <= w_22_fu_1309_p6;
        w_23_reg_2919 <= w_23_fu_1323_p6;
        w_24_reg_2924 <= w_24_fu_1337_p6;
        w_25_reg_2929 <= w_25_fu_1351_p6;
        w_26_reg_2934 <= w_26_fu_1365_p6;
        w_27_reg_2939 <= w_27_fu_1379_p6;
        w_28_reg_2944 <= w_28_fu_1393_p6;
        w_29_reg_2949 <= w_29_fu_1407_p6;
        w_2_reg_2809 <= w_2_fu_1015_p6;
        w_30_reg_2954 <= w_30_fu_1421_p6;
        w_31_reg_2959 <= w_31_fu_1435_p6;
        w_32_reg_2964 <= w_32_fu_1449_p6;
        w_33_reg_2969 <= w_33_fu_1463_p6;
        w_34_reg_2974 <= w_34_fu_1477_p6;
        w_35_reg_2979 <= w_35_fu_1491_p6;
        w_36_reg_2984 <= w_36_fu_1505_p6;
        w_37_reg_2989 <= w_37_fu_1519_p6;
        w_38_reg_2994 <= w_38_fu_1533_p6;
        w_39_reg_2999 <= w_39_fu_1547_p6;
        w_3_reg_2814 <= w_3_fu_1029_p6;
        w_40_reg_3004 <= w_40_fu_1561_p6;
        w_41_reg_3009 <= w_41_fu_1575_p6;
        w_42_reg_3014 <= w_42_fu_1589_p6;
        w_43_reg_3019 <= w_43_fu_1603_p6;
        w_44_reg_3024 <= w_44_fu_1617_p6;
        w_45_reg_3029 <= w_45_fu_1631_p6;
        w_46_reg_3034 <= w_46_fu_1645_p6;
        w_47_reg_3039 <= w_47_fu_1659_p6;
        w_48_reg_2849 <= w_48_fu_1127_p6;
        w_4_reg_2819 <= w_4_fu_1043_p6;
        w_5_reg_2824 <= w_5_fu_1057_p6;
        w_6_reg_2829 <= w_6_fu_1071_p6;
        w_7_reg_2834 <= w_7_fu_1085_p6;
        w_8_reg_2839 <= w_8_fu_1099_p6;
        w_9_reg_2844 <= w_9_fu_1113_p6;
        w_reg_2799 <= w_fu_987_p6;
        xor_ln19_reg_3068 <= xor_ln19_fu_1735_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_12_reg_3280 <= grp_fu_853_p2;
        mul_13_reg_3285 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_14_reg_3306 <= grp_fu_853_p2;
        mul_15_reg_3311 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_16_reg_3335 <= grp_fu_853_p2;
        mul_1_reg_3340 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_16_reg_3335_pp0_iter1_reg <= mul_16_reg_3335;
        mul_1_reg_3340_pp0_iter1_reg <= mul_1_reg_3340;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_1_reg_3355 <= grp_fu_853_p2;
        mul_1_2_reg_3360 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_3_reg_3381 <= grp_fu_853_p2;
        mul_1_4_reg_3386 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_5_reg_3411 <= grp_fu_853_p2;
        mul_1_6_reg_3416 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_5_reg_3411_pp0_iter1_reg <= mul_1_5_reg_3411;
        mul_1_5_reg_3411_pp0_iter2_reg <= mul_1_5_reg_3411_pp0_iter1_reg;
        mul_1_6_reg_3416_pp0_iter1_reg <= mul_1_6_reg_3416;
        mul_1_6_reg_3416_pp0_iter2_reg <= mul_1_6_reg_3416_pp0_iter1_reg;
        select_ln48_reg_3817 <= select_ln48_fu_2737_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_1_reg_3436 <= grp_fu_857_p2;
        mul_2_reg_3431 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_1_reg_3436_pp0_iter1_reg <= mul_2_1_reg_3436;
        mul_2_1_reg_3436_pp0_iter2_reg <= mul_2_1_reg_3436_pp0_iter1_reg;
        mul_2_reg_3431_pp0_iter1_reg <= mul_2_reg_3431;
        mul_2_reg_3431_pp0_iter2_reg <= mul_2_reg_3431_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_2_2_reg_3451 <= grp_fu_853_p2;
        mul_2_3_reg_3456 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_4_reg_3477 <= grp_fu_853_p2;
        mul_2_5_reg_3482 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_6_reg_3506 <= grp_fu_853_p2;
        mul_3_reg_3511 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_6_reg_3506_pp0_iter1_reg <= mul_2_6_reg_3506;
        mul_2_6_reg_3506_pp0_iter2_reg <= mul_2_6_reg_3506_pp0_iter1_reg;
        mul_2_6_reg_3506_pp0_iter3_reg <= mul_2_6_reg_3506_pp0_iter2_reg;
        mul_3_reg_3511_pp0_iter1_reg <= mul_3_reg_3511;
        mul_3_reg_3511_pp0_iter2_reg <= mul_3_reg_3511_pp0_iter1_reg;
        mul_3_reg_3511_pp0_iter3_reg <= mul_3_reg_3511_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_3_1_reg_3531 <= grp_fu_853_p2;
        mul_3_2_reg_3536 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_3_3_reg_3557 <= grp_fu_853_p2;
        mul_3_4_reg_3562 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_3_5_reg_3587 <= grp_fu_853_p2;
        mul_3_6_reg_3592 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_3_5_reg_3587_pp0_iter1_reg <= mul_3_5_reg_3587;
        mul_3_5_reg_3587_pp0_iter2_reg <= mul_3_5_reg_3587_pp0_iter1_reg;
        mul_3_5_reg_3587_pp0_iter3_reg <= mul_3_5_reg_3587_pp0_iter2_reg;
        mul_3_5_reg_3587_pp0_iter4_reg <= mul_3_5_reg_3587_pp0_iter3_reg;
        mul_3_6_reg_3592_pp0_iter1_reg <= mul_3_6_reg_3592;
        mul_3_6_reg_3592_pp0_iter2_reg <= mul_3_6_reg_3592_pp0_iter1_reg;
        mul_3_6_reg_3592_pp0_iter3_reg <= mul_3_6_reg_3592_pp0_iter2_reg;
        mul_3_6_reg_3592_pp0_iter4_reg <= mul_3_6_reg_3592_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_4_1_reg_3612 <= grp_fu_857_p2;
        mul_4_reg_3607 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_2_reg_3672 <= grp_fu_853_p2;
        mul_4_3_reg_3677 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_2_reg_3672_pp0_iter1_reg <= mul_4_2_reg_3672;
        mul_4_2_reg_3672_pp0_iter2_reg <= mul_4_2_reg_3672_pp0_iter1_reg;
        mul_4_2_reg_3672_pp0_iter3_reg <= mul_4_2_reg_3672_pp0_iter2_reg;
        mul_4_2_reg_3672_pp0_iter4_reg <= mul_4_2_reg_3672_pp0_iter3_reg;
        mul_4_2_reg_3672_pp0_iter5_reg <= mul_4_2_reg_3672_pp0_iter4_reg;
        mul_4_3_reg_3677_pp0_iter1_reg <= mul_4_3_reg_3677;
        mul_4_3_reg_3677_pp0_iter2_reg <= mul_4_3_reg_3677_pp0_iter1_reg;
        mul_4_3_reg_3677_pp0_iter3_reg <= mul_4_3_reg_3677_pp0_iter2_reg;
        mul_4_3_reg_3677_pp0_iter4_reg <= mul_4_3_reg_3677_pp0_iter3_reg;
        mul_4_3_reg_3677_pp0_iter5_reg <= mul_4_3_reg_3677_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_4_reg_3692 <= grp_fu_853_p2;
        mul_4_5_reg_3697 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_4_reg_3692_pp0_iter1_reg <= mul_4_4_reg_3692;
        mul_4_4_reg_3692_pp0_iter2_reg <= mul_4_4_reg_3692_pp0_iter1_reg;
        mul_4_4_reg_3692_pp0_iter3_reg <= mul_4_4_reg_3692_pp0_iter2_reg;
        mul_4_4_reg_3692_pp0_iter4_reg <= mul_4_4_reg_3692_pp0_iter3_reg;
        mul_4_4_reg_3692_pp0_iter5_reg <= mul_4_4_reg_3692_pp0_iter4_reg;
        mul_4_5_reg_3697_pp0_iter1_reg <= mul_4_5_reg_3697;
        mul_4_5_reg_3697_pp0_iter2_reg <= mul_4_5_reg_3697_pp0_iter1_reg;
        mul_4_5_reg_3697_pp0_iter3_reg <= mul_4_5_reg_3697_pp0_iter2_reg;
        mul_4_5_reg_3697_pp0_iter4_reg <= mul_4_5_reg_3697_pp0_iter3_reg;
        mul_4_5_reg_3697_pp0_iter5_reg <= mul_4_5_reg_3697_pp0_iter4_reg;
        mul_4_5_reg_3697_pp0_iter6_reg <= mul_4_5_reg_3697_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_4_6_reg_3712 <= grp_fu_853_p2;
        mul_5_reg_3717 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_4_6_reg_3712_pp0_iter1_reg <= mul_4_6_reg_3712;
        mul_4_6_reg_3712_pp0_iter2_reg <= mul_4_6_reg_3712_pp0_iter1_reg;
        mul_4_6_reg_3712_pp0_iter3_reg <= mul_4_6_reg_3712_pp0_iter2_reg;
        mul_4_6_reg_3712_pp0_iter4_reg <= mul_4_6_reg_3712_pp0_iter3_reg;
        mul_4_6_reg_3712_pp0_iter5_reg <= mul_4_6_reg_3712_pp0_iter4_reg;
        mul_4_6_reg_3712_pp0_iter6_reg <= mul_4_6_reg_3712_pp0_iter5_reg;
        mul_5_reg_3717_pp0_iter1_reg <= mul_5_reg_3717;
        mul_5_reg_3717_pp0_iter2_reg <= mul_5_reg_3717_pp0_iter1_reg;
        mul_5_reg_3717_pp0_iter3_reg <= mul_5_reg_3717_pp0_iter2_reg;
        mul_5_reg_3717_pp0_iter4_reg <= mul_5_reg_3717_pp0_iter3_reg;
        mul_5_reg_3717_pp0_iter5_reg <= mul_5_reg_3717_pp0_iter4_reg;
        mul_5_reg_3717_pp0_iter6_reg <= mul_5_reg_3717_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_5_1_reg_3732 <= grp_fu_853_p2;
        mul_5_2_reg_3737 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_5_3_reg_3752 <= grp_fu_853_p2;
        mul_5_4_reg_3757 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_5_5_reg_3767 <= grp_fu_853_p2;
        mul_5_6_reg_3772 <= grp_fu_857_p2;
        pixel_96_reg_3777 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_3787 <= grp_fu_857_p2;
        mul_6_reg_3782 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_3787_pp0_iter2_reg <= mul_6_1_reg_3787;
        mul_6_1_reg_3787_pp0_iter3_reg <= mul_6_1_reg_3787_pp0_iter2_reg;
        mul_6_1_reg_3787_pp0_iter4_reg <= mul_6_1_reg_3787_pp0_iter3_reg;
        mul_6_1_reg_3787_pp0_iter5_reg <= mul_6_1_reg_3787_pp0_iter4_reg;
        mul_6_1_reg_3787_pp0_iter6_reg <= mul_6_1_reg_3787_pp0_iter5_reg;
        mul_6_1_reg_3787_pp0_iter7_reg <= mul_6_1_reg_3787_pp0_iter6_reg;
        mul_6_1_reg_3787_pp0_iter8_reg <= mul_6_1_reg_3787_pp0_iter7_reg;
        mul_6_reg_3782_pp0_iter2_reg <= mul_6_reg_3782;
        mul_6_reg_3782_pp0_iter3_reg <= mul_6_reg_3782_pp0_iter2_reg;
        mul_6_reg_3782_pp0_iter4_reg <= mul_6_reg_3782_pp0_iter3_reg;
        mul_6_reg_3782_pp0_iter5_reg <= mul_6_reg_3782_pp0_iter4_reg;
        mul_6_reg_3782_pp0_iter6_reg <= mul_6_reg_3782_pp0_iter5_reg;
        mul_6_reg_3782_pp0_iter7_reg <= mul_6_reg_3782_pp0_iter6_reg;
        mul_6_reg_3782_pp0_iter8_reg <= mul_6_reg_3782_pp0_iter7_reg;
        zext_ln43_69_reg_3149[4 : 0] <= zext_ln43_69_fu_1977_p1[4 : 0];
        zext_ln43_71_reg_3164[4 : 0] <= zext_ln43_71_fu_1996_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_6_2_reg_3792 <= grp_fu_853_p2;
        mul_6_3_reg_3797 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_4_reg_3802 <= grp_fu_853_p2;
        mul_6_5_reg_3807 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_3812 <= grp_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_3812_pp0_iter2_reg <= mul_6_6_reg_3812;
        mul_6_6_reg_3812_pp0_iter3_reg <= mul_6_6_reg_3812_pp0_iter2_reg;
        mul_6_6_reg_3812_pp0_iter4_reg <= mul_6_6_reg_3812_pp0_iter3_reg;
        mul_6_6_reg_3812_pp0_iter5_reg <= mul_6_6_reg_3812_pp0_iter4_reg;
        mul_6_6_reg_3812_pp0_iter6_reg <= mul_6_6_reg_3812_pp0_iter5_reg;
        mul_6_6_reg_3812_pp0_iter7_reg <= mul_6_6_reg_3812_pp0_iter6_reg;
        mul_6_6_reg_3812_pp0_iter8_reg <= mul_6_6_reg_3812_pp0_iter7_reg;
        mul_6_6_reg_3812_pp0_iter9_reg <= mul_6_6_reg_3812_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_reg_3260 <= grp_fu_853_p2;
        mul_s_reg_3265 <= grp_fu_857_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_866 <= pad_img_q0;
        reg_871 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_876 <= pad_img_q0;
        reg_881 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_886 <= pad_img_q0;
        reg_891 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_908 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_914 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_919 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_925 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_931 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        reg_937 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_943 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_949 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_955 <= grp_fu_849_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_961 <= grp_fu_844_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_967 <= grp_fu_849_p2;
    end
end

always @ (*) begin
    if (((icmp_ln19_reg_3044 == 1'd1) & (1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1) & (icmp_ln19_reg_3044_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_condition_exit_pp0_iter9_stage14 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter9_stage14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to10 = 1'b1;
    end else begin
        ap_idle_pp0_1to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten11_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten11_load = indvar_flatten11_fu_418;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten31_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten31_load = indvar_flatten31_fu_426;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_410;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_streams_0_blk_n = conv_to_pool_streams_0_full_n;
    end else begin
        conv_to_pool_streams_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_streams_0_write = 1'b1;
    end else begin
        conv_to_pool_streams_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_844_ce = 1'b1;
    end else begin
        grp_fu_844_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_844_p0 = reg_961;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_844_p0 = reg_955;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_844_p0 = reg_949;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_844_p0 = reg_943;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_844_p0 = reg_937;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_844_p0 = reg_931;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_844_p0 = reg_925;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_844_p0 = reg_919;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_844_p0 = reg_908;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_844_p0 = mul_reg_3260;
    end else begin
        grp_fu_844_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_844_p1 = mul_6_2_reg_3792_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_844_p1 = mul_6_1_reg_3787_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_844_p1 = mul_6_reg_3782_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_844_p1 = mul_5_6_reg_3772_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_844_p1 = mul_5_5_reg_3767_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_844_p1 = mul_4_6_reg_3712_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_844_p1 = mul_4_5_reg_3697_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_844_p1 = mul_4_4_reg_3692_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_844_p1 = mul_4_3_reg_3677_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_844_p1 = mul_4_2_reg_3672_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_844_p1 = mul_3_3_reg_3557_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_844_p1 = mul_3_2_reg_3536_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_844_p1 = mul_3_1_reg_3531_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_844_p1 = mul_3_reg_3511_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_844_p1 = mul_2_6_reg_3506_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_844_p1 = mul_2_reg_3431_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_844_p1 = mul_1_6_reg_3416_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_844_p1 = mul_1_5_reg_3411_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_844_p1 = mul_1_4_reg_3386_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_844_p1 = mul_1_3_reg_3381_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_844_p1 = mul_14_reg_3306;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_844_p1 = mul_13_reg_3285;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_844_p1 = mul_12_reg_3280;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_844_p1 = mul_s_reg_3265;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_844_p1 = 32'd0;
    end else begin
        grp_fu_844_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_849_ce = 1'b1;
    end else begin
        grp_fu_849_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_849_p0 = reg_967;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_849_p0 = reg_961;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_849_p0 = reg_955;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_849_p0 = reg_949;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_849_p0 = reg_943;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_849_p0 = reg_937;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_849_p0 = reg_931;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_849_p0 = reg_919;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_849_p0 = reg_925;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_849_p0 = reg_914;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_849_p0 = reg_908;
    end else begin
        grp_fu_849_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_849_p1 = tmp_reg_2794;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_849_p1 = mul_6_6_reg_3812_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_849_p1 = mul_6_5_reg_3807_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_849_p1 = mul_6_4_reg_3802_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_849_p1 = mul_6_3_reg_3797_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_849_p1 = mul_5_4_reg_3757_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_849_p1 = mul_5_3_reg_3752_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_849_p1 = mul_5_2_reg_3737_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_849_p1 = mul_5_1_reg_3732_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_849_p1 = mul_5_reg_3717_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_849_p1 = mul_4_1_reg_3612_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_849_p1 = mul_4_reg_3607_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_849_p1 = mul_3_6_reg_3592_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_849_p1 = mul_3_5_reg_3587_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_849_p1 = mul_3_4_reg_3562_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_849_p1 = mul_2_5_reg_3482_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_849_p1 = mul_2_4_reg_3477_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_849_p1 = mul_2_3_reg_3456_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_849_p1 = mul_2_2_reg_3451_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_849_p1 = mul_2_1_reg_3436_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_849_p1 = mul_1_2_reg_3360_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_849_p1 = mul_1_1_reg_3355_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_849_p1 = mul_1_reg_3340_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_849_p1 = mul_16_reg_3335_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_849_p1 = mul_15_reg_3311;
    end else begin
        grp_fu_849_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_853_ce = 1'b1;
    end else begin
        grp_fu_853_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_853_p0 = w_47_reg_3039;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_853_p0 = w_45_reg_3029;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_853_p0 = w_43_reg_3019;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_853_p0 = w_41_reg_3009;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_853_p0 = w_39_reg_2999;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_853_p0 = w_37_reg_2989;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_853_p0 = w_35_reg_2979;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_853_p0 = w_33_reg_2969;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_853_p0 = w_31_reg_2959;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_853_p0 = w_29_reg_2949;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_853_p0 = w_27_reg_2939;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_853_p0 = w_25_reg_2929;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_853_p0 = w_23_reg_2919;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_853_p0 = w_21_reg_2909;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_853_p0 = w_19_reg_2899;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_853_p0 = w_17_reg_2889;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_853_p0 = w_15_reg_2879;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_853_p0 = w_13_reg_2869;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_853_p0 = w_11_reg_2859;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_853_p0 = w_48_reg_2849;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_853_p0 = w_8_reg_2839;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_853_p0 = w_6_reg_2829;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_853_p0 = w_4_reg_2819;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_853_p0 = w_2_reg_2809;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_853_p0 = w_reg_2799;
    end else begin
        grp_fu_853_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_853_p1 = pixel_96_reg_3777;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_853_p1 = reg_896;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_853_p1 = reg_886;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_853_p1 = reg_876;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_853_p1 = reg_866;
    end else begin
        grp_fu_853_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_857_ce = 1'b1;
    end else begin
        grp_fu_857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_857_p0 = w_46_reg_3034;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_857_p0 = w_44_reg_3024;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_857_p0 = w_42_reg_3014;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_857_p0 = w_40_reg_3004;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_857_p0 = w_38_reg_2994;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_857_p0 = w_36_reg_2984;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_857_p0 = w_34_reg_2974;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_857_p0 = w_32_reg_2964;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_857_p0 = w_30_reg_2954;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_857_p0 = w_28_reg_2944;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_857_p0 = w_26_reg_2934;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_857_p0 = w_24_reg_2924;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_857_p0 = w_22_reg_2914;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_857_p0 = w_20_reg_2904;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_857_p0 = w_18_reg_2894;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_857_p0 = w_16_reg_2884;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_857_p0 = w_14_reg_2874;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_857_p0 = w_12_reg_2864;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_857_p0 = w_10_reg_2854;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_857_p0 = w_9_reg_2844;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_857_p0 = w_7_reg_2834;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_857_p0 = w_5_reg_2824;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_857_p0 = w_3_reg_2814;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_857_p0 = w_1_reg_2804;
    end else begin
        grp_fu_857_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_857_p1 = reg_902;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_857_p1 = reg_891;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_857_p1 = reg_881;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_857_p1 = reg_871;
    end else begin
        grp_fu_857_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_861_ce = 1'b1;
    end else begin
        grp_fu_861_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_img_address0 = zext_ln43_130_fu_2691_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address0 = zext_ln43_129_fu_2687_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address0 = zext_ln43_126_fu_2631_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address0 = zext_ln43_124_fu_2623_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address0 = zext_ln43_121_fu_2615_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address0 = zext_ln43_119_fu_2527_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address0 = zext_ln43_117_fu_2509_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address0 = zext_ln43_114_fu_2466_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address0 = zext_ln43_112_fu_2442_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address0 = zext_ln43_110_fu_2421_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address0 = zext_ln43_108_fu_2402_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address0 = zext_ln43_104_fu_2350_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address0 = zext_ln43_102_fu_2332_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address0 = zext_ln43_100_fu_2314_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address0 = zext_ln43_96_fu_2267_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address0 = zext_ln43_94_fu_2244_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address0 = zext_ln43_92_fu_2226_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address0 = zext_ln43_90_fu_2207_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address0 = zext_ln43_86_fu_2155_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address0 = zext_ln43_84_fu_2137_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address0 = zext_ln43_82_fu_2119_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address0 = zext_ln43_78_fu_2072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address0 = zext_ln43_74_fu_2028_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address0 = zext_ln43_70_fu_1986_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address0 = zext_ln43_66_fu_1947_p1;
    end else begin
        pad_img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address1 = zext_ln43_128_fu_2683_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address1 = zext_ln43_127_fu_2635_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address1 = zext_ln43_125_fu_2627_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address1 = zext_ln43_122_fu_2619_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address1 = zext_ln43_120_fu_2536_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address1 = zext_ln43_118_fu_2518_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address1 = zext_ln43_116_fu_2500_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address1 = zext_ln43_113_fu_2451_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address1 = zext_ln43_111_fu_2430_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address1 = zext_ln43_109_fu_2412_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address1 = zext_ln43_105_fu_2359_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address1 = zext_ln43_103_fu_2341_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address1 = zext_ln43_101_fu_2323_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address1 = zext_ln43_99_fu_2305_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address1 = zext_ln43_95_fu_2253_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address1 = zext_ln43_93_fu_2235_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address1 = zext_ln43_91_fu_2217_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address1 = zext_ln43_87_fu_2164_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address1 = zext_ln43_85_fu_2146_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address1 = zext_ln43_83_fu_2128_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address1 = zext_ln43_81_fu_2110_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address1 = zext_ln43_76_fu_2048_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address1 = zext_ln43_72_fu_2005_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address1 = zext_ln43_68_fu_1967_p1;
    end else begin
        pad_img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce0 = 1'b1;
    end else begin
        pad_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce1 = 1'b1;
    end else begin
        pad_img_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to10 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln19_2_fu_1717_p2 = (ap_sig_allocacmp_indvar_flatten31_load + 10'd1);

assign add_ln19_fu_1764_p2 = (r_fu_422 + 5'd2);

assign add_ln22_2_fu_2656_p2 = (indvar_flatten11_load_reg_3053 + 7'd1);

assign add_ln22_fu_1794_p2 = (select_ln19_fu_1770_p3 + 5'd2);

assign add_ln27_2_fu_2644_p2 = (indvar_flatten_load_reg_3048 + 4'd1);

assign add_ln27_fu_1842_p2 = (select_ln22_fu_1805_p3 + 2'd1);

assign add_ln30_fu_2639_p2 = (select_ln27_reg_3085 + 2'd1);

assign add_ln43_100_fu_2523_p2 = (add_ln43_96_reg_3572 + zext_ln43_71_reg_3164);

assign add_ln43_101_fu_2532_p2 = (add_ln43_96_reg_3572 + zext_ln43_73_reg_3184);

assign add_ln43_102_fu_2541_p2 = (add_ln43_96_reg_3572 + zext_ln43_75_reg_3199);

assign add_ln43_103_fu_2545_p2 = (add_ln43_96_reg_3572 + zext_ln43_77_reg_3220);

assign add_ln43_104_fu_2574_p2 = (tmp_370_fu_2554_p3 + zext_ln43_123_fu_2570_p1);

assign add_ln43_105_fu_2580_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_65_reg_3119);

assign add_ln43_106_fu_2585_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_67_reg_3134);

assign add_ln43_107_fu_2590_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_69_reg_3149);

assign add_ln43_108_fu_2595_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_71_reg_3164);

assign add_ln43_109_fu_2600_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_73_reg_3184);

assign add_ln43_110_fu_2605_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_75_reg_3199);

assign add_ln43_111_fu_2610_p2 = (add_ln43_104_fu_2574_p2 + zext_ln43_77_reg_3220);

assign add_ln43_1_fu_1972_p2 = (empty_45_reg_3101 + 5'd2);

assign add_ln43_2_fu_1991_p2 = (empty_45_reg_3101 + 5'd3);

assign add_ln43_3_fu_2013_p2 = (zext_ln42_4_fu_2010_p1 + 6'd4);

assign add_ln43_4_fu_2033_p2 = (zext_ln42_4_fu_2010_p1 + 6'd5);

assign add_ln43_56_fu_1932_p2 = (zext_ln43_fu_1917_p1 + zext_ln43_64_fu_1928_p1);

assign add_ln43_57_fu_1941_p2 = (add_ln43_56_fu_1932_p2 + zext_ln43_65_fu_1938_p1);

assign add_ln43_58_fu_1961_p2 = (add_ln43_56_fu_1932_p2 + zext_ln43_67_fu_1957_p1);

assign add_ln43_59_fu_1981_p2 = (add_ln43_56_reg_3110 + zext_ln43_69_fu_1977_p1);

assign add_ln43_5_fu_2058_p2 = (zext_ln42_4_reg_3179 + 6'd6);

assign add_ln43_60_fu_2000_p2 = (add_ln43_56_reg_3110 + zext_ln43_71_fu_1996_p1);

assign add_ln43_61_fu_2023_p2 = (add_ln43_56_reg_3110 + zext_ln43_73_fu_2019_p1);

assign add_ln43_62_fu_2043_p2 = (add_ln43_56_reg_3110 + zext_ln43_75_fu_2039_p1);

assign add_ln43_63_fu_2067_p2 = (add_ln43_56_reg_3110 + zext_ln43_77_fu_2063_p1);

assign add_ln43_64_fu_2099_p2 = (zext_ln43_79_fu_2084_p1 + zext_ln43_80_fu_2095_p1);

assign add_ln43_65_fu_2105_p2 = (add_ln43_64_fu_2099_p2 + zext_ln43_65_reg_3119);

assign add_ln43_66_fu_2115_p2 = (add_ln43_64_reg_3235 + zext_ln43_67_reg_3134);

assign add_ln43_67_fu_2124_p2 = (add_ln43_64_reg_3235 + zext_ln43_69_reg_3149);

assign add_ln43_68_fu_2133_p2 = (add_ln43_64_reg_3235 + zext_ln43_71_reg_3164);

assign add_ln43_69_fu_2142_p2 = (add_ln43_64_reg_3235 + zext_ln43_73_reg_3184);

assign add_ln43_70_fu_2151_p2 = (add_ln43_64_reg_3235 + zext_ln43_75_reg_3199);

assign add_ln43_71_fu_2160_p2 = (add_ln43_64_reg_3235 + zext_ln43_77_reg_3220);

assign add_ln43_72_fu_2196_p2 = (zext_ln43_88_fu_2181_p1 + zext_ln43_89_fu_2192_p1);

assign add_ln43_73_fu_2202_p2 = (add_ln43_72_fu_2196_p2 + zext_ln43_65_reg_3119);

assign add_ln43_74_fu_2212_p2 = (add_ln43_72_fu_2196_p2 + zext_ln43_67_reg_3134);

assign add_ln43_75_fu_2222_p2 = (add_ln43_72_reg_3316 + zext_ln43_69_reg_3149);

assign add_ln43_76_fu_2231_p2 = (add_ln43_72_reg_3316 + zext_ln43_71_reg_3164);

assign add_ln43_77_fu_2240_p2 = (add_ln43_72_reg_3316 + zext_ln43_73_reg_3184);

assign add_ln43_78_fu_2249_p2 = (add_ln43_72_reg_3316 + zext_ln43_75_reg_3199);

assign add_ln43_79_fu_2263_p2 = (add_ln43_72_reg_3316 + zext_ln43_77_reg_3220);

assign add_ln43_80_fu_2294_p2 = (zext_ln43_97_fu_2279_p1 + zext_ln43_98_fu_2290_p1);

assign add_ln43_81_fu_2300_p2 = (add_ln43_80_fu_2294_p2 + zext_ln43_65_reg_3119);

assign add_ln43_82_fu_2310_p2 = (add_ln43_80_reg_3396 + zext_ln43_67_reg_3134);

assign add_ln43_83_fu_2319_p2 = (add_ln43_80_reg_3396 + zext_ln43_69_reg_3149);

assign add_ln43_84_fu_2328_p2 = (add_ln43_80_reg_3396 + zext_ln43_71_reg_3164);

assign add_ln43_85_fu_2337_p2 = (add_ln43_80_reg_3396 + zext_ln43_73_reg_3184);

assign add_ln43_86_fu_2346_p2 = (add_ln43_80_reg_3396 + zext_ln43_75_reg_3199);

assign add_ln43_87_fu_2355_p2 = (add_ln43_80_reg_3396 + zext_ln43_77_reg_3220);

assign add_ln43_88_fu_2391_p2 = (zext_ln43_106_fu_2376_p1 + zext_ln43_107_fu_2387_p1);

assign add_ln43_89_fu_2397_p2 = (add_ln43_88_fu_2391_p2 + zext_ln43_65_reg_3119);

assign add_ln43_90_fu_2407_p2 = (add_ln43_88_fu_2391_p2 + zext_ln43_67_reg_3134);

assign add_ln43_91_fu_2417_p2 = (add_ln43_88_reg_3487 + zext_ln43_69_reg_3149);

assign add_ln43_92_fu_2426_p2 = (add_ln43_88_reg_3487 + zext_ln43_71_reg_3164);

assign add_ln43_93_fu_2438_p2 = (add_ln43_88_reg_3487 + zext_ln43_73_reg_3184);

assign add_ln43_94_fu_2447_p2 = (add_ln43_88_reg_3487 + zext_ln43_75_reg_3199);

assign add_ln43_95_fu_2462_p2 = (add_ln43_88_reg_3487 + zext_ln43_77_reg_3220);

assign add_ln43_96_fu_2489_p2 = (tmp_368_fu_2471_p3 + zext_ln43_115_fu_2485_p1);

assign add_ln43_97_fu_2495_p2 = (add_ln43_96_fu_2489_p2 + zext_ln43_65_reg_3119);

assign add_ln43_98_fu_2505_p2 = (add_ln43_96_reg_3572 + zext_ln43_67_reg_3134);

assign add_ln43_99_fu_2514_p2 = (add_ln43_96_reg_3572 + zext_ln43_69_reg_3149);

assign add_ln43_fu_1952_p2 = (empty_45_reg_3101 + 5'd1);

assign and_ln19_2_fu_1783_p2 = (xor_ln19_reg_3068 & icmp_ln27_reg_3074);

assign and_ln19_fu_1823_p2 = (xor_ln19_reg_3068 & or_ln22_8_fu_1818_p2);

assign and_ln22_fu_1828_p2 = (icmp_ln30_fu_1777_p2 & and_ln19_fu_1823_p2);

assign and_ln7_fu_2731_p2 = (or_ln7_fu_2725_p2 & grp_fu_861_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state265_pp0_stage14_iter10 = (conv_to_pool_streams_0_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln7_fu_2695_p1 = reg_967;

assign conv_to_pool_streams_0_din = select_ln48_reg_3817;

assign empty_45_fu_1889_p2 = (zext_ln30_1_fu_1885_p1 + select_ln22_3_fu_1834_p3);

assign empty_46_fu_2053_p2 = (empty_reg_3090 + 5'd1);

assign empty_47_fu_2169_p2 = (empty_reg_3090 + 5'd2);

assign empty_48_fu_2258_p2 = (empty_reg_3090 + 5'd3);

assign empty_49_fu_2364_p2 = (empty_reg_3090 + 5'd4);

assign empty_50_fu_2456_p2 = (zext_ln30_fu_2435_p1 + 6'd5);

assign empty_51_fu_2549_p2 = (zext_ln30_reg_3526 + 6'd6);

assign empty_fu_1879_p2 = (zext_ln27_fu_1875_p1 + select_ln19_2_fu_1787_p3);

assign icmp_ln19_fu_1711_p2 = ((ap_sig_allocacmp_indvar_flatten31_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln22312_fu_1729_p2 = ((ap_sig_allocacmp_indvar_flatten11_load == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_1741_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_1777_p2 = ((pc_fu_402 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_2_fu_2719_p2 = ((trunc_ln7_fu_2709_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_2713_p2 = ((tmp_s_fu_2699_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln22_8_fu_1818_p2 = (xor_ln22_fu_1813_p2 | icmp_ln22312_reg_3058);

assign or_ln22_fu_1800_p2 = (icmp_ln22312_reg_3058 | and_ln19_2_fu_1783_p2);

assign or_ln27_2_fu_1854_p2 = (or_ln27_fu_1848_p2 | icmp_ln22312_reg_3058);

assign or_ln27_fu_1848_p2 = (and_ln22_fu_1828_p2 | and_ln19_2_fu_1783_p2);

assign or_ln7_fu_2725_p2 = (icmp_ln7_fu_2713_p2 | icmp_ln7_2_fu_2719_p2);

assign select_ln19_2_fu_1787_p3 = ((icmp_ln22312_reg_3058[0:0] == 1'b1) ? add_ln19_fu_1764_p2 : r_fu_422);

assign select_ln19_fu_1770_p3 = ((icmp_ln22312_reg_3058[0:0] == 1'b1) ? 5'd0 : c_fu_414);

assign select_ln22_3_fu_1834_p3 = ((and_ln19_2_fu_1783_p2[0:0] == 1'b1) ? add_ln22_fu_1794_p2 : select_ln19_fu_1770_p3);

assign select_ln22_4_fu_2661_p3 = ((icmp_ln22312_reg_3058[0:0] == 1'b1) ? 7'd1 : add_ln22_2_fu_2656_p2);

assign select_ln22_fu_1805_p3 = ((or_ln22_fu_1800_p2[0:0] == 1'b1) ? 2'd0 : pr_fu_406);

assign select_ln27_3_fu_1867_p3 = ((and_ln22_fu_1828_p2[0:0] == 1'b1) ? add_ln27_fu_1842_p2 : select_ln22_fu_1805_p3);

assign select_ln27_4_fu_2649_p3 = ((or_ln22_reg_3080[0:0] == 1'b1) ? 4'd1 : add_ln27_2_fu_2644_p2);

assign select_ln27_fu_1859_p3 = ((or_ln27_2_fu_1854_p2[0:0] == 1'b1) ? 2'd0 : pc_fu_402);

assign select_ln48_fu_2737_p3 = ((and_ln7_fu_2731_p2[0:0] == 1'b1) ? bitcast_ln7_fu_2695_p1 : 32'd0);

assign tmp_358_fu_1910_p3 = {{empty_reg_3090}, {5'd0}};

assign tmp_359_fu_1921_p3 = {{empty_reg_3090}, {1'd0}};

assign tmp_360_fu_2077_p3 = {{empty_46_reg_3214}, {5'd0}};

assign tmp_361_fu_2088_p3 = {{empty_46_reg_3214}, {1'd0}};

assign tmp_362_fu_2174_p3 = {{empty_47_reg_3300}, {5'd0}};

assign tmp_363_fu_2185_p3 = {{empty_47_reg_3300}, {1'd0}};

assign tmp_364_fu_2272_p3 = {{empty_48_reg_3375}, {5'd0}};

assign tmp_365_fu_2283_p3 = {{empty_48_reg_3375}, {1'd0}};

assign tmp_366_fu_2369_p3 = {{empty_49_reg_3471}, {5'd0}};

assign tmp_367_fu_2380_p3 = {{empty_49_reg_3471}, {1'd0}};

assign tmp_368_fu_2471_p3 = {{empty_50_reg_3551}, {5'd0}};

assign tmp_369_fu_2478_p3 = {{empty_50_reg_3551}, {1'd0}};

assign tmp_370_fu_2554_p3 = {{empty_51_fu_2549_p2}, {5'd0}};

assign tmp_371_fu_2562_p3 = {{empty_51_fu_2549_p2}, {1'd0}};

assign tmp_fu_973_p4 = 'bx;

assign tmp_s_fu_2699_p4 = {{bitcast_ln7_fu_2695_p1[30:23]}};

assign trunc_ln7_fu_2709_p1 = bitcast_ln7_fu_2695_p1[22:0];

assign w_10_fu_1141_p4 = 'bx;

assign w_11_fu_1155_p4 = 'bx;

assign w_12_fu_1169_p4 = 'bx;

assign w_13_fu_1183_p4 = 'bx;

assign w_14_fu_1197_p4 = 'bx;

assign w_15_fu_1211_p4 = 'bx;

assign w_16_fu_1225_p4 = 'bx;

assign w_17_fu_1239_p4 = 'bx;

assign w_18_fu_1253_p4 = 'bx;

assign w_19_fu_1267_p4 = 'bx;

assign w_1_fu_1001_p4 = 'bx;

assign w_20_fu_1281_p4 = 'bx;

assign w_21_fu_1295_p4 = 'bx;

assign w_22_fu_1309_p4 = 'bx;

assign w_23_fu_1323_p4 = 'bx;

assign w_24_fu_1337_p4 = 'bx;

assign w_25_fu_1351_p4 = 'bx;

assign w_26_fu_1365_p4 = 'bx;

assign w_27_fu_1379_p4 = 'bx;

assign w_28_fu_1393_p4 = 'bx;

assign w_29_fu_1407_p4 = 'bx;

assign w_2_fu_1015_p4 = 'bx;

assign w_30_fu_1421_p4 = 'bx;

assign w_31_fu_1435_p4 = 'bx;

assign w_32_fu_1449_p4 = 'bx;

assign w_33_fu_1463_p4 = 'bx;

assign w_34_fu_1477_p4 = 'bx;

assign w_35_fu_1491_p4 = 'bx;

assign w_36_fu_1505_p4 = 'bx;

assign w_37_fu_1519_p4 = 'bx;

assign w_38_fu_1533_p4 = 'bx;

assign w_39_fu_1547_p4 = 'bx;

assign w_3_fu_1029_p4 = 'bx;

assign w_40_fu_1561_p4 = 'bx;

assign w_41_fu_1575_p4 = 'bx;

assign w_42_fu_1589_p4 = 'bx;

assign w_43_fu_1603_p4 = 'bx;

assign w_44_fu_1617_p4 = 'bx;

assign w_45_fu_1631_p4 = 'bx;

assign w_46_fu_1645_p4 = 'bx;

assign w_47_fu_1659_p4 = 'bx;

assign w_48_fu_1127_p4 = 'bx;

assign w_4_fu_1043_p4 = 'bx;

assign w_5_fu_1057_p4 = 'bx;

assign w_6_fu_1071_p4 = 'bx;

assign w_7_fu_1085_p4 = 'bx;

assign w_8_fu_1099_p4 = 'bx;

assign w_9_fu_1113_p4 = 'bx;

assign w_fu_987_p4 = 'bx;

assign xor_ln19_fu_1735_p2 = (icmp_ln22312_fu_1729_p2 ^ 1'd1);

assign xor_ln22_fu_1813_p2 = (icmp_ln27_reg_3074 ^ 1'd1);

assign zext_ln27_fu_1875_p1 = select_ln27_3_fu_1867_p3;

assign zext_ln30_1_fu_1885_p1 = select_ln27_fu_1859_p3;

assign zext_ln30_fu_2435_p1 = empty_reg_3090;

assign zext_ln42_4_fu_2010_p1 = empty_45_reg_3101;

assign zext_ln43_100_fu_2314_p1 = add_ln43_82_fu_2310_p2;

assign zext_ln43_101_fu_2323_p1 = add_ln43_83_fu_2319_p2;

assign zext_ln43_102_fu_2332_p1 = add_ln43_84_fu_2328_p2;

assign zext_ln43_103_fu_2341_p1 = add_ln43_85_fu_2337_p2;

assign zext_ln43_104_fu_2350_p1 = add_ln43_86_fu_2346_p2;

assign zext_ln43_105_fu_2359_p1 = add_ln43_87_fu_2355_p2;

assign zext_ln43_106_fu_2376_p1 = tmp_366_fu_2369_p3;

assign zext_ln43_107_fu_2387_p1 = tmp_367_fu_2380_p3;

assign zext_ln43_108_fu_2402_p1 = add_ln43_89_fu_2397_p2;

assign zext_ln43_109_fu_2412_p1 = add_ln43_90_fu_2407_p2;

assign zext_ln43_110_fu_2421_p1 = add_ln43_91_fu_2417_p2;

assign zext_ln43_111_fu_2430_p1 = add_ln43_92_fu_2426_p2;

assign zext_ln43_112_fu_2442_p1 = add_ln43_93_fu_2438_p2;

assign zext_ln43_113_fu_2451_p1 = add_ln43_94_fu_2447_p2;

assign zext_ln43_114_fu_2466_p1 = add_ln43_95_fu_2462_p2;

assign zext_ln43_115_fu_2485_p1 = tmp_369_fu_2478_p3;

assign zext_ln43_116_fu_2500_p1 = add_ln43_97_fu_2495_p2;

assign zext_ln43_117_fu_2509_p1 = add_ln43_98_fu_2505_p2;

assign zext_ln43_118_fu_2518_p1 = add_ln43_99_fu_2514_p2;

assign zext_ln43_119_fu_2527_p1 = add_ln43_100_fu_2523_p2;

assign zext_ln43_120_fu_2536_p1 = add_ln43_101_fu_2532_p2;

assign zext_ln43_121_fu_2615_p1 = add_ln43_102_reg_3627;

assign zext_ln43_122_fu_2619_p1 = add_ln43_103_reg_3632;

assign zext_ln43_123_fu_2570_p1 = tmp_371_fu_2562_p3;

assign zext_ln43_124_fu_2623_p1 = add_ln43_105_reg_3637;

assign zext_ln43_125_fu_2627_p1 = add_ln43_106_reg_3642;

assign zext_ln43_126_fu_2631_p1 = add_ln43_107_reg_3647;

assign zext_ln43_127_fu_2635_p1 = add_ln43_108_reg_3652;

assign zext_ln43_128_fu_2683_p1 = add_ln43_109_reg_3657;

assign zext_ln43_129_fu_2687_p1 = add_ln43_110_reg_3662;

assign zext_ln43_130_fu_2691_p1 = add_ln43_111_reg_3667;

assign zext_ln43_64_fu_1928_p1 = tmp_359_fu_1921_p3;

assign zext_ln43_65_fu_1938_p1 = empty_45_reg_3101;

assign zext_ln43_66_fu_1947_p1 = add_ln43_57_fu_1941_p2;

assign zext_ln43_67_fu_1957_p1 = add_ln43_fu_1952_p2;

assign zext_ln43_68_fu_1967_p1 = add_ln43_58_fu_1961_p2;

assign zext_ln43_69_fu_1977_p1 = add_ln43_1_fu_1972_p2;

assign zext_ln43_70_fu_1986_p1 = add_ln43_59_fu_1981_p2;

assign zext_ln43_71_fu_1996_p1 = add_ln43_2_fu_1991_p2;

assign zext_ln43_72_fu_2005_p1 = add_ln43_60_fu_2000_p2;

assign zext_ln43_73_fu_2019_p1 = add_ln43_3_fu_2013_p2;

assign zext_ln43_74_fu_2028_p1 = add_ln43_61_fu_2023_p2;

assign zext_ln43_75_fu_2039_p1 = add_ln43_4_fu_2033_p2;

assign zext_ln43_76_fu_2048_p1 = add_ln43_62_fu_2043_p2;

assign zext_ln43_77_fu_2063_p1 = add_ln43_5_fu_2058_p2;

assign zext_ln43_78_fu_2072_p1 = add_ln43_63_fu_2067_p2;

assign zext_ln43_79_fu_2084_p1 = tmp_360_fu_2077_p3;

assign zext_ln43_80_fu_2095_p1 = tmp_361_fu_2088_p3;

assign zext_ln43_81_fu_2110_p1 = add_ln43_65_fu_2105_p2;

assign zext_ln43_82_fu_2119_p1 = add_ln43_66_fu_2115_p2;

assign zext_ln43_83_fu_2128_p1 = add_ln43_67_fu_2124_p2;

assign zext_ln43_84_fu_2137_p1 = add_ln43_68_fu_2133_p2;

assign zext_ln43_85_fu_2146_p1 = add_ln43_69_fu_2142_p2;

assign zext_ln43_86_fu_2155_p1 = add_ln43_70_fu_2151_p2;

assign zext_ln43_87_fu_2164_p1 = add_ln43_71_fu_2160_p2;

assign zext_ln43_88_fu_2181_p1 = tmp_362_fu_2174_p3;

assign zext_ln43_89_fu_2192_p1 = tmp_363_fu_2185_p3;

assign zext_ln43_90_fu_2207_p1 = add_ln43_73_fu_2202_p2;

assign zext_ln43_91_fu_2217_p1 = add_ln43_74_fu_2212_p2;

assign zext_ln43_92_fu_2226_p1 = add_ln43_75_fu_2222_p2;

assign zext_ln43_93_fu_2235_p1 = add_ln43_76_fu_2231_p2;

assign zext_ln43_94_fu_2244_p1 = add_ln43_77_fu_2240_p2;

assign zext_ln43_95_fu_2253_p1 = add_ln43_78_fu_2249_p2;

assign zext_ln43_96_fu_2267_p1 = add_ln43_79_fu_2263_p2;

assign zext_ln43_97_fu_2279_p1 = tmp_364_fu_2272_p3;

assign zext_ln43_98_fu_2290_p1 = tmp_365_fu_2283_p3;

assign zext_ln43_99_fu_2305_p1 = add_ln43_81_fu_2300_p2;

assign zext_ln43_fu_1917_p1 = tmp_358_fu_1910_p3;

always @ (posedge ap_clk) begin
    add_ln43_56_reg_3110[0] <= 1'b0;
    zext_ln43_65_reg_3119[10:5] <= 6'b000000;
    zext_ln43_67_reg_3134[10:5] <= 6'b000000;
    zext_ln43_69_reg_3149[10:5] <= 6'b000000;
    zext_ln43_71_reg_3164[10:5] <= 6'b000000;
    zext_ln42_4_reg_3179[5] <= 1'b0;
    zext_ln43_73_reg_3184[10:6] <= 5'b00000;
    zext_ln43_75_reg_3199[10:6] <= 5'b00000;
    zext_ln43_77_reg_3220[10:6] <= 5'b00000;
    add_ln43_64_reg_3235[0] <= 1'b0;
    add_ln43_72_reg_3316[0] <= 1'b0;
    add_ln43_80_reg_3396[0] <= 1'b0;
    add_ln43_88_reg_3487[0] <= 1'b0;
    zext_ln30_reg_3526[5] <= 1'b0;
    add_ln43_96_reg_3572[0] <= 1'b0;
end

endmodule //cnn_convolution
