// Seed: 4238074153
module module_0;
  tri1 id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  module_0();
endmodule
module module_2 ();
  module_0();
  assign id_1 = 1;
endmodule
module module_3 (
    input  uwire id_0,
    input  logic id_1,
    input  uwire id_2,
    output logic id_3,
    input  uwire id_4
);
  always @(id_4)
    if (1) id_3 = (id_1);
    else begin
      @(negedge id_0 or posedge 1'b0) begin
        id_3 <= 1'b0;
      end
    end
  module_0();
endmodule
