

================================================================
== Vivado HLS Report for 'alveo_hls4ml'
================================================================
* Date:           Fri May 19 03:39:33 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.100 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  30340090|  30705090| 0.121 sec | 0.123 sec |  30340090|  30705090|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+----------+
        |                     |                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
        |       Instance      |      Module      |   min   |   max   |    min    |    max    |  min |  max |   Type   |
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+----------+
        |dataflow_in_loop_U0  |dataflow_in_loop  |     6156|     6229| 24.624 us | 24.916 us |  6068|  6141| dataflow |
        +---------------------+------------------+---------+---------+-----------+-----------+------+------+----------+

        * Loop: 
        +----------+----------+----------+-------------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  |  Iteration  |  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+-------------+-----------+-----------+------+----------+
        |- Loop 1  |  30340089|  30705089| 6158 ~ 6231 |          -|          -|  5000|    no    |
        +----------+----------+----------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      39|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |     1137|    265|   101662|  209490|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      18|    -|
|Register             |        -|      -|       29|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |     1137|    265|   101691|  209547|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |       84|      8|       11|      48|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |       42|      4|        5|      24|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-------+--------+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +------------------------------+----------------------------+---------+-------+-------+--------+-----+
    |alveo_hls4ml_control_s_axi_U  |alveo_hls4ml_control_s_axi  |        0|      0|    246|     424|    0|
    |alveo_hls4ml_gmem0_m_axi_U    |alveo_hls4ml_gmem0_m_axi    |       58|      0|   2493|    2663|    0|
    |alveo_hls4ml_gmem1_m_axi_U    |alveo_hls4ml_gmem1_m_axi    |       58|      0|   2493|    2663|    0|
    |alveo_hls4ml_gmem2_m_axi_U    |alveo_hls4ml_gmem2_m_axi    |       58|      0|   2493|    2663|    0|
    |dataflow_in_loop_U0           |dataflow_in_loop            |      963|    265|  93937|  201077|    0|
    +------------------------------+----------------------------+---------+-------+-------+--------+-----+
    |Total                         |                            |     1137|    265| 101662|  209490|    0|
    +------------------------------+----------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  13|          13|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  13|          13|           1|
    |bound_minus_1               |     -    |      0|  0|  13|          13|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  39|          39|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   13|         26|
    |loop_dataflow_output_count  |   9|          2|   13|         26|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   26|         52|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_rst_n_inv                |   1|   0|    1|          0|
    |ap_rst_reg_1                |   1|   0|    1|          0|
    |ap_rst_reg_2                |   1|   0|    1|          0|
    |loop_dataflow_input_count   |  13|   0|   13|          0|
    |loop_dataflow_output_count  |  13|   0|   13|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  29|   0|   29|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------------+-----+------+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |     6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |     4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |     6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |    32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |     2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |     1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |     2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |     1| ap_ctrl_hs | alveo_hls4ml | return value |
|ap_rst_n               |  in |     1| ap_ctrl_hs | alveo_hls4ml | return value |
|interrupt              | out |     1| ap_ctrl_hs | alveo_hls4ml | return value |
|m_axi_gmem0_AWVALID    | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREADY    |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWADDR     | out |    64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWID       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLEN      | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWSIZE     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWBURST    | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWLOCK     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWCACHE    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWPROT     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWQOS      | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWREGION   | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_AWUSER     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WVALID     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WREADY     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WDATA      | out |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WSTRB      | out |   128|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WLAST      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WID        | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_WUSER      | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARVALID    | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREADY    |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARADDR     | out |    64|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARID       | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLEN      | out |     8|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARSIZE     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARBURST    | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARLOCK     | out |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARCACHE    | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARPROT     | out |     3|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARQOS      | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARREGION   | out |     4|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_ARUSER     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RVALID     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RREADY     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RDATA      |  in |  1024|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RLAST      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RID        |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RUSER      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_RRESP      |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BVALID     |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BREADY     | out |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BRESP      |  in |     2|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BID        |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem0_BUSER      |  in |     1|    m_axi   |     gmem0    |    pointer   |
|m_axi_gmem1_AWVALID    | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREADY    |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWADDR     | out |    64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWID       | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLEN      | out |     8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWSIZE     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWBURST    | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWLOCK     | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWCACHE    | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWPROT     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWQOS      | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWREGION   | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_AWUSER     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WVALID     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WREADY     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WDATA      | out |  1024|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WSTRB      | out |   128|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WLAST      | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WID        | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_WUSER      | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARVALID    | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREADY    |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARADDR     | out |    64|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARID       | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLEN      | out |     8|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARSIZE     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARBURST    | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARLOCK     | out |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARCACHE    | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARPROT     | out |     3|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARQOS      | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARREGION   | out |     4|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_ARUSER     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RVALID     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RREADY     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RDATA      |  in |  1024|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RLAST      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RID        |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RUSER      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_RRESP      |  in |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BVALID     |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BREADY     | out |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BRESP      |  in |     2|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BID        |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem1_BUSER      |  in |     1|    m_axi   |     gmem1    |    pointer   |
|m_axi_gmem2_AWVALID    | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREADY    |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWADDR     | out |    64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWID       | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLEN      | out |     8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWSIZE     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWBURST    | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWLOCK     | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWCACHE    | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWPROT     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWQOS      | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWREGION   | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_AWUSER     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WVALID     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WREADY     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WDATA      | out |  1024|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WSTRB      | out |   128|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WLAST      | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WID        | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_WUSER      | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARVALID    | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREADY    |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARADDR     | out |    64|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARID       | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLEN      | out |     8|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARSIZE     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARBURST    | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARLOCK     | out |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARCACHE    | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARPROT     | out |     3|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARQOS      | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARREGION   | out |     4|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_ARUSER     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RVALID     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RREADY     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RDATA      |  in |  1024|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RLAST      |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RID        |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RUSER      |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_RRESP      |  in |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BVALID     |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BREADY     | out |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BRESP      |  in |     2|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BID        |  in |     1|    m_axi   |     gmem2    |    pointer   |
|m_axi_gmem2_BUSER      |  in |     1|    m_axi   |     gmem2    |    pointer   |
+-----------------------+-----+------+------------+--------------+--------------+

