Vivado Simulator 2020.2
Time resolution is 1 ps
=== Starting JK2 Self-Checking Testbench ===
Test 1 PASSED
Test 2 PASSED
Test 3 PASSED (Toggled Correctly)
Test 3 PASSED (Toggled Correctly)
Test 3 PASSED (Toggled Correctly)
Test 3 PASSED (Toggled Correctly)
=== JK2 Self-Checking Testbench Completed ===
$finish called at time : 66 ns : File "C:/Users/nages/verilog_projects/Sequential Circuits/JK flip flop/JK flip flop.srcs/sources_1/new/JK_2_tb.v" Line 55
