{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573813389536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573813389548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:23:08 2019 " "Processing started: Fri Nov 15 18:23:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573813389548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573813389548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab05-2 -c lab05-2 " "Command: quartus_sta lab05-2 -c lab05-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573813389548 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573813390808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573813391426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573813391426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813391517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813391517 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573813392143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05-2.sdc " "Synopsys Design Constraints File file not found: 'lab05-2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573813392268 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392268 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573813392269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inst55 inst55 " "create_clock -period 1.000 -name inst55 inst55" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573813392269 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freq_div_1KHz:inst99\|clk_out freq_div_1KHz:inst99\|clk_out " "create_clock -period 1.000 -name freq_div_1KHz:inst99\|clk_out freq_div_1KHz:inst99\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573813392269 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573813392269 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst166~2\|combout " "Node \"inst166~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|datac " "Node \"inst152~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|combout " "Node \"inst152~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datad " "Node \"inst166~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst167\|datad " "Node \"inst167\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst167\|combout " "Node \"inst167\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst152~0\|dataa " "Node \"inst152~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|dataa " "Node \"inst154~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|combout " "Node \"inst154~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst166~2\|datab " "Node \"inst166~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst167\|datab " "Node \"inst167\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""} { "Warning" "WSTA_SCC_NODE" "inst154~2\|datac " "Node \"inst154~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392272 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4312 1744 1808 4392 "inst166" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3840 1584 1648 3920 "inst152" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4432 1744 1808 4512 "inst167" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 4232 1584 1648 4312 "inst154" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573813392272 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst137\|combout " "Node \"inst137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datab " "Node \"inst116~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|combout " "Node \"inst116~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|dataa " "Node \"inst140~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst140~0\|combout " "Node \"inst140~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|datad " "Node \"inst140\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|combout " "Node \"inst140\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst116~2\|datac " "Node \"inst116~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datac " "Node \"inst119~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|combout " "Node \"inst119~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst140\|datac " "Node \"inst140\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|datac " "Node \"inst137\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|dataa " "Node \"inst137~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst137~0\|combout " "Node \"inst137~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst137\|datad " "Node \"inst137\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""} { "Warning" "WSTA_SCC_NODE" "inst119~0\|datad " "Node \"inst119~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392273 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 1872 1936 3592 "inst137" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2848 1624 1688 2928 "inst116" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3544 2176 2240 3592 "inst140" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 3424 1624 1688 3504 "inst119" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573813392273 ""}
{ "Warning" "WSTA_SCC_LOOP" "12 " "Found combinational loop of 12 nodes" { { "Warning" "WSTA_SCC_NODE" "inst108~2\|combout " "Node \"inst108~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datab " "Node \"inst93~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|combout " "Node \"inst93~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datac " "Node \"inst108~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datac " "Node \"inst110\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|combout " "Node \"inst110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst93~2\|datac " "Node \"inst93~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datac " "Node \"inst106~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|combout " "Node \"inst106~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst108~2\|datab " "Node \"inst108~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst110\|datab " "Node \"inst110\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst106~0\|datab " "Node \"inst106~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2472 1888 1952 2552 "inst108" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1984 1624 1688 2064 "inst93" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2584 1888 1952 2664 "inst110" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 2392 1624 1688 2472 "inst106" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573813392274 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "inst78~0\|combout " "Node \"inst78~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|datab " "Node \"inst78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|combout " "Node \"inst78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|datab " "Node \"inst56~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|combout " "Node \"inst56~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst83~0\|dataa " "Node \"inst83~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst83~0\|combout " "Node \"inst83~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|datac " "Node \"inst83\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|combout " "Node \"inst83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst56~2\|datac " "Node \"inst56~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|datac " "Node \"inst59~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|combout " "Node \"inst59~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst78~0\|dataa " "Node \"inst78~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst83\|datad " "Node \"inst83\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst78\|datad " "Node \"inst78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""} { "Warning" "WSTA_SCC_NODE" "inst59~0\|dataa " "Node \"inst59~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573813392274 ""}  } { { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1696 1832 1896 1744 "inst78" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 944 1616 1680 1024 "inst56" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1800 1856 1920 1848 "inst83" "" } } } } { "lab05-2.bdf" "" { Schematic "C:/intelFPGA_lite/18.1/lab05-2/lab05-2.bdf" { { 1544 1616 1680 1624 "inst59" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1573813392274 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573813392278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573813392278 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573813392279 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573813392332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573813392382 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573813392382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.241 " "Worst-case setup slack is -6.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.241             -76.448 inst55  " "   -6.241             -76.448 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.879             -53.374 Clk  " "   -2.879             -53.374 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271             -10.046 freq_div_1KHz:inst99\|clk_out  " "   -1.271             -10.046 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 inst55  " "    0.388               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.403               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 Clk  " "    0.640               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.694 " "Worst-case recovery slack is -5.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.694             -60.446 inst55  " "   -5.694             -60.446 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.149             -13.396 freq_div_1KHz:inst99\|clk_out  " "   -1.149             -13.396 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.314 " "Worst-case removal slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 freq_div_1KHz:inst99\|clk_out  " "    1.314               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.691               0.000 inst55  " "    1.691               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 Clk  " "   -3.000             -40.265 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 inst55  " "   -1.285             -17.990 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out  " "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813392787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813392787 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573813393610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573813393635 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573813394049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573813394110 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573813394125 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573813394125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.599 " "Worst-case setup slack is -5.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.599             -68.197 inst55  " "   -5.599             -68.197 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.552             -45.134 Clk  " "   -2.552             -45.134 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074              -8.077 freq_div_1KHz:inst99\|clk_out  " "   -1.074              -8.077 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 inst55  " "    0.338               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.354               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 Clk  " "    0.586               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.024 " "Worst-case recovery slack is -5.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.024             -53.103 inst55  " "   -5.024             -53.103 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934             -10.868 freq_div_1KHz:inst99\|clk_out  " "   -0.934             -10.868 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394164 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 freq_div_1KHz:inst99\|clk_out  " "    1.192               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.542               0.000 inst55  " "    1.542               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 Clk  " "   -3.000             -40.265 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -17.990 inst55  " "   -1.285             -17.990 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out  " "   -1.285             -16.705 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394204 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573813394410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573813394512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573813394514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573813394514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.472 " "Worst-case setup slack is -2.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.472             -29.750 inst55  " "   -2.472             -29.750 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861             -12.115 Clk  " "   -0.861             -12.115 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.207 freq_div_1KHz:inst99\|clk_out  " "   -0.078              -0.207 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 inst55  " "    0.174               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.181               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 Clk  " "    0.292               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.273 " "Worst-case recovery slack is -2.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273             -22.375 inst55  " "   -2.273             -22.375 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.516 freq_div_1KHz:inst99\|clk_out  " "   -0.057              -0.516 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.626 " "Worst-case removal slack is 0.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 freq_div_1KHz:inst99\|clk_out  " "    0.626               0.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 inst55  " "    0.794               0.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -33.811 Clk  " "   -3.000             -33.811 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 inst55  " "   -1.000             -14.000 inst55 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 freq_div_1KHz:inst99\|clk_out  " "   -1.000             -13.000 freq_div_1KHz:inst99\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573813394646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573813394646 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573813395786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573813395787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 66 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573813396079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 18:23:16 2019 " "Processing ended: Fri Nov 15 18:23:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573813396079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573813396079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573813396079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573813396079 ""}
