{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1446019719558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1446019719605 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446019719704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1446019719704 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:comb_3\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"PLL:comb_3\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:comb_3\|altpll:altpll_component\|_clk0 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:comb_3\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1446019719815 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1446019719815 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1446019719892 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446019720328 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446019720328 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1446019720328 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1446019720328 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2537 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446019720336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2539 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446019720336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2541 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446019720336 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2543 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1446019720336 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1446019720336 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1446019720340 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1446019720343 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 40 " "No exact pin location assignment(s) for 1 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AR9331_DATA\[0\] " "Pin AR9331_DATA\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_DATA[0] } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 30 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1446019720949 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1446019720949 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1446019721665 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_anf1 " "Entity dcfifo_anf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_i09:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446019721675 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_h09:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1446019721675 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1446019721675 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1446019721675 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_EP2C.sdc " "Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1446019721700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446019721702 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1446019721704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1446019721737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1446019721743 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1446019721746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:comb_3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:comb_3\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721875 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL:comb_3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYS_CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node SYS_CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721875 ""}  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 14 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2522 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:comb_543\|Div_c:comb_3\|clk_div  " "Automatically promoted node ADC:comb_543\|Div_c:comb_3\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|Div_c:comb_3\|clk_div~0 " "Destination node ADC:comb_543\|Div_c:comb_3\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 20 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|Div_c:comb_3|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AD_CLKA~output " "Destination node AD_CLKA~output" {  } { { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 45 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_CLKA~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721875 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 20 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|Div_c:comb_3|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:comb_6\|UART2REG:comb_7\|ready  " "Automatically promoted node UART:comb_6\|UART2REG:comb_7\|ready " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721876 ""}  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 251 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART2REG:comb_7|ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 676 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721876 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:comb_543\|Div:comb_4\|clk_div  " "Automatically promoted node ADC:comb_543\|Div:comb_4\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|Div:comb_4\|clk_div~0 " "Destination node ADC:comb_543\|Div:comb_4\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|Div:comb_4|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2039 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721877 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|Div:comb_4|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FPGA2AR9331:comb_544\|r_clk  " "Automatically promoted node FPGA2AR9331:comb_544\|r_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA2AR9331:comb_544\|r_clk~0 " "Destination node FPGA2AR9331:comb_544\|r_clk~0" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_544|r_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1885 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721877 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FPGA2AR9331:comb_544\|r_clk~1 " "Destination node FPGA2AR9331:comb_544\|r_clk~1" {  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_544|r_clk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1886 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721877 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721877 ""}  } { { "FPGA2AR9331.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/FPGA2AR9331.sv" 18 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FPGA2AR9331:comb_544|r_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount  " "Automatically promoted node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[10\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[10\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[2\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[2\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[18\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[18\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[10\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[10\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 270 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|test_count_hide[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[2\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[2\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 270 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|test_count_hide[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[18\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[18\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 270 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|test_count_hide[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[8\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|test_count_hide\[8\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 270 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|test_count_hide[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[9\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[9\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[1\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[1\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 546 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[17\] " "Destination node ADC:comb_543\|GET_FREQ:comb_6\|GET_FREQ_EQUAL:comb_4\|base_count_hide\[17\]" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 261 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|base_count_hide[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721878 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1446019721878 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721878 ""}  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 251 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|GET_FREQ:comb_6|GET_FREQ_EQUAL:comb_4|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div:comb_4\|clk_div  " "Automatically promoted node Div:comb_4\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div:comb_4\|clk_div~0 " "Destination node Div:comb_4\|clk_div~0" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_4|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721880 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721880 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/Divs.v" 4 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Div:comb_4|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:comb_6\|UART_RXD:comb_5\|rdy  " "Automatically promoted node UART:comb_6\|UART_RXD:comb_5\|rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721881 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:comb_6\|UART_RXD:comb_5\|rdy~0 " "Destination node UART:comb_6\|UART_RXD:comb_5\|rdy~0" {  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 170 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART_RXD:comb_5|rdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 1782 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721881 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721881 ""}  } { { "UART.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/UART.sv" 170 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:comb_6|UART_RXD:comb_5|rdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721881 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger  " "Automatically promoted node ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector2~0 " "Destination node ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector2~0" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 150 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_FIFO_CONTROL:comb_8|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2009 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger~0 " "Destination node ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger~0" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 71 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER:comb_5|trigger~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2048 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger~1 " "Destination node ADC:comb_543\|ADC_TRIGGER:comb_5\|trigger~1" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 71 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER:comb_5|trigger~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector1~0 " "Destination node ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector1~0" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 150 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_FIFO_CONTROL:comb_8|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2052 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_TRIGGER_I:comb_7\|trigger_save " "Destination node ADC:comb_543\|ADC_TRIGGER_I:comb_7\|trigger_save" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 86 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER_I:comb_7|trigger_save } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_TRIGGER_I:comb_7\|is_ingore~4 " "Destination node ADC:comb_543\|ADC_TRIGGER_I:comb_7\|is_ingore~4" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 84 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER_I:comb_7|is_ingore~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2062 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector0~2 " "Destination node ADC:comb_543\|ADC_FIFO_CONTROL:comb_8\|Selector0~2" {  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 150 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_FIFO_CONTROL:comb_8|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2064 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC:comb_543\|ADC_TRIGGER_I:comb_7\|always0~0 " "Destination node ADC:comb_543\|ADC_TRIGGER_I:comb_7\|always0~0" {  } { { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER_I:comb_7|always0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 2211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1446019721882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1446019721882 ""}  } { { "ADC.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/ADC.sv" 71 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC:comb_543|ADC_TRIGGER:comb_5|trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 598 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1446019721882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1446019722886 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446019722891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1446019722892 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446019722898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1446019722905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1446019722910 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1446019722911 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1446019722916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1446019723761 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1446019723766 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1446019723766 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1446019723780 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1446019723780 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1446019723780 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 9 2 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 7 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 3 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 4 9 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 8 4 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1446019723781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1446019723781 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1446019723781 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446019723859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1446019725470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446019726289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1446019726325 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1446019729369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446019729369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1446019730326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1446019733257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1446019733257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446019738135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1446019738138 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1446019738138 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.61 " "Total time spent on timing analysis during the Fitter is 3.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1446019738213 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446019738330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446019739015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1446019739139 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1446019739889 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1446019741083 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "20 Cyclone IV E " "20 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AR9331_EN 3.3-V LVTTL 100 " "Pin AR9331_EN uses I/O standard 3.3-V LVTTL at 100" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_EN } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AR9331_EN" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 29 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[0\] 3.3-V LVTTL 143 " "Pin TEST_IO\[0\] uses I/O standard 3.3-V LVTTL at 143" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[0] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[0\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[1\] 3.3-V LVTTL 142 " "Pin TEST_IO\[1\] uses I/O standard 3.3-V LVTTL at 142" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[1] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[1\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[2\] 3.3-V LVTTL 141 " "Pin TEST_IO\[2\] uses I/O standard 3.3-V LVTTL at 141" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[2] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[2\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[3\] 3.3-V LVTTL 138 " "Pin TEST_IO\[3\] uses I/O standard 3.3-V LVTTL at 138" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[3] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[3\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[4\] 3.3-V LVTTL 137 " "Pin TEST_IO\[4\] uses I/O standard 3.3-V LVTTL at 137" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[4] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[4\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[5\] 3.3-V LVTTL 136 " "Pin TEST_IO\[5\] uses I/O standard 3.3-V LVTTL at 136" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[5] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[5\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[6\] 3.3-V LVTTL 135 " "Pin TEST_IO\[6\] uses I/O standard 3.3-V LVTTL at 135" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[6\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TEST_IO\[7\] 3.3-V LVTTL 133 " "Pin TEST_IO\[7\] uses I/O standard 3.3-V LVTTL at 133" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { TEST_IO[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TEST_IO\[7\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 40 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TEST_IO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK 3.3-V LVTTL 24 " "Pin SYS_CLK uses I/O standard 3.3-V LVTTL at 24" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SYS_CLK } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SYS_CLK" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 14 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SYS_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AR9331_NEXT 3.3-V LVTTL 103 " "Pin AR9331_NEXT uses I/O standard 3.3-V LVTTL at 103" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AR9331_NEXT } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AR9331_NEXT" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 28 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AR9331_NEXT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL 88 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at 88" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 54 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[0\] 3.3-V LVTTL 58 " "Pin AD_DATA_A\[0\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[0] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[0\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[1\] 3.3-V LVTTL 55 " "Pin AD_DATA_A\[1\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[1] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[1\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[2\] 3.3-V LVTTL 54 " "Pin AD_DATA_A\[2\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[2] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[2\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[3\] 3.3-V LVTTL 53 " "Pin AD_DATA_A\[3\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[3] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[3\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[4\] 3.3-V LVTTL 52 " "Pin AD_DATA_A\[4\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[4] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[4\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[5\] 3.3-V LVTTL 51 " "Pin AD_DATA_A\[5\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[5] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[5\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[6\] 3.3-V LVTTL 50 " "Pin AD_DATA_A\[6\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[6\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_DATA_A\[7\] 3.3-V LVTTL 49 " "Pin AD_DATA_A\[7\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_DATA_A[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_DATA_A\[7\]" } } } } { "main.sv" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/main.sv" 44 0 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_DATA_A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1446019741714 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1446019741714 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/WIFI_OSC/FPGA/SPI_TEST_2/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1446019742077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1028 " "Peak virtual memory: 1028 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446019743312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 16:09:03 2015 " "Processing ended: Wed Oct 28 16:09:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446019743312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446019743312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446019743312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1446019743312 ""}
