
*** Running vivado
    with args -log design_1_util_ds_buf_2_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_util_ds_buf_2_1.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_util_ds_buf_2_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/fpgaProject/hdl_2022_r2/hdl/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/fpgaProject/DMA_AXIS_LTC2324_16'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_util_ds_buf_2_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 238bb2b59559b991 to dir: /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.cache/ip/2022.2/2/3/238bb2b59559b991/design_1_util_ds_buf_2_2_sim_netlist.vhdl to /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1/design_1_util_ds_buf_2_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.cache/ip/2022.2/2/3/238bb2b59559b991/design_1_util_ds_buf_2_2_sim_netlist.v to /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1/design_1_util_ds_buf_2_1_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.cache/ip/2022.2/2/3/238bb2b59559b991/design_1_util_ds_buf_2_2_stub.vhdl to /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1/design_1_util_ds_buf_2_1_stub.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.cache/ip/2022.2/2/3/238bb2b59559b991/design_1_util_ds_buf_2_2.dcp to /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1/design_1_util_ds_buf_2_1.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.cache/ip/2022.2/2/3/238bb2b59559b991/design_1_util_ds_buf_2_2_stub.v to /home/ubuntu/fpgaProject/MyIR7020/Vivado2022.2/HispeedADC4CH/HispeedADC4CH.runs/design_1_util_ds_buf_2_1_synth_1/design_1_util_ds_buf_2_1_stub.v.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_util_ds_buf_2_1, cache-ID = 238bb2b59559b991.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 16:05:30 2024...
