// Seed: 1160168501
`define pp_2 0
module module_0 (
    input id_0,
    input id_1
);
  tri0  id_2;
  logic id_3;
  genvar id_4;
  assign id_2[1] = 1;
endmodule
