#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b4cfd74c5b0 .scope module, "tb" "tb" 2 7;
 .timescale -9 -12;
v0x5b4cfd799580_0 .var "clk", 0 0;
v0x5b4cfd799640_0 .var "ena", 0 0;
v0x5b4cfd799700_0 .var "rst_n", 0 0;
v0x5b4cfd7997a0_0 .var "ui_in", 7 0;
v0x5b4cfd799840_0 .var "uio_in", 7 0;
L_0x72a5a8a0c018 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5b4cfd7998e0_0 .net "uio_oe", 7 0, L_0x72a5a8a0c018;  1 drivers
v0x5b4cfd799980_0 .net "uio_out", 7 0, L_0x5b4cfd799e70;  1 drivers
v0x5b4cfd799a20_0 .net "uo_out", 7 0, L_0x5b4cfd799f60;  1 drivers
S_0x5b4cfd778910 .scope module, "user_project" "tt_um_uwasic_onboarding_GitWorkingTime" 2 31, 3 8 0, S_0x5b4cfd74c5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
v0x5b4cfd7984a0_0 .net *"_ivl_12", 4 0, L_0x5b4cfd79a7e0;  1 drivers
L_0x72a5a8a0c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5b4cfd7985a0_0 .net/2u *"_ivl_13", 0 0, L_0x72a5a8a0c0f0;  1 drivers
v0x5b4cfd798680_0 .net *"_ivl_15", 14 0, L_0x5b4cfd79a8f0;  1 drivers
v0x5b4cfd798770_0 .net "_unused", 0 0, L_0x5b4cfd79aae0;  1 drivers
v0x5b4cfd798830_0 .net "clk", 0 0, v0x5b4cfd799580_0;  1 drivers
v0x5b4cfd798920_0 .net "en_reg_out_15_8", 7 0, L_0x5b4cfd776de0;  1 drivers
v0x5b4cfd798a30_0 .net "en_reg_out_7_0", 7 0, L_0x5b4cfd774e40;  1 drivers
v0x5b4cfd798b40_0 .net "en_reg_pwm_15_8", 7 0, L_0x5b4cfd79a1d0;  1 drivers
v0x5b4cfd798c50_0 .net "en_reg_pwm_7_0", 7 0, L_0x5b4cfd79a130;  1 drivers
v0x5b4cfd798d10_0 .net "ena", 0 0, v0x5b4cfd799640_0;  1 drivers
v0x5b4cfd798dd0_0 .net "pwm_duty_cycle", 7 0, v0x5b4cfd797e60_0;  1 drivers
v0x5b4cfd798ee0_0 .net "rst_n", 0 0, v0x5b4cfd799700_0;  1 drivers
v0x5b4cfd798fd0_0 .net "ui_in", 7 0, v0x5b4cfd7997a0_0;  1 drivers
v0x5b4cfd7990b0_0 .net "uio_in", 7 0, v0x5b4cfd799840_0;  1 drivers
v0x5b4cfd799190_0 .net "uio_oe", 7 0, L_0x72a5a8a0c018;  alias, 1 drivers
v0x5b4cfd799270_0 .net "uio_out", 7 0, L_0x5b4cfd799e70;  alias, 1 drivers
v0x5b4cfd799350_0 .net "uo_out", 7 0, L_0x5b4cfd799f60;  alias, 1 drivers
L_0x5b4cfd799e70 .part v0x5b4cfd7962b0_0, 8, 8;
L_0x5b4cfd799f60 .part v0x5b4cfd7962b0_0, 0, 8;
L_0x5b4cfd79a490 .part v0x5b4cfd7997a0_0, 2, 1;
L_0x5b4cfd79a5b0 .part v0x5b4cfd7997a0_0, 0, 1;
L_0x5b4cfd79a680 .part v0x5b4cfd7997a0_0, 1, 1;
L_0x5b4cfd79a7e0 .part v0x5b4cfd7997a0_0, 3, 5;
L_0x5b4cfd79a8f0 .concat [ 1 8 5 1], L_0x72a5a8a0c0f0, v0x5b4cfd799840_0, L_0x5b4cfd79a7e0, v0x5b4cfd799640_0;
L_0x5b4cfd79aae0 .reduce/and L_0x5b4cfd79a8f0;
S_0x5b4cfd7609a0 .scope module, "pwm_peripheral_inst" "pwm_peripheral" 3 31, 4 8 0, S_0x5b4cfd778910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "en_reg_out_7_0";
    .port_info 3 /INPUT 8 "en_reg_out_15_8";
    .port_info 4 /INPUT 8 "en_reg_pwm_7_0";
    .port_info 5 /INPUT 8 "en_reg_pwm_15_8";
    .port_info 6 /INPUT 8 "pwm_duty_cycle";
    .port_info 7 /OUTPUT 16 "out";
P_0x5b4cfd760b30 .param/l "clk_div_trig" 1 4 19, +C4<00000000000000000000000000001100>;
L_0x72a5a8a0c060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x5b4cfd773a50_0 .net/2u *"_ivl_0", 7 0, L_0x72a5a8a0c060;  1 drivers
v0x5b4cfd773b20_0 .net *"_ivl_2", 0 0, L_0x5b4cfd799b10;  1 drivers
L_0x72a5a8a0c0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5b4cfd774fa0_0 .net/2u *"_ivl_4", 0 0, L_0x72a5a8a0c0a8;  1 drivers
v0x5b4cfd775040_0 .net *"_ivl_6", 0 0, L_0x5b4cfd799c00;  1 drivers
v0x5b4cfd776f40_0 .net "clk", 0 0, v0x5b4cfd799580_0;  alias, 1 drivers
v0x5b4cfd776fe0_0 .var "clk_counter", 10 0;
v0x5b4cfd795f30_0 .net "en_reg_out_15_8", 7 0, L_0x5b4cfd776de0;  alias, 1 drivers
v0x5b4cfd796010_0 .net "en_reg_out_7_0", 7 0, L_0x5b4cfd774e40;  alias, 1 drivers
v0x5b4cfd7960f0_0 .net "en_reg_pwm_15_8", 7 0, L_0x5b4cfd79a1d0;  alias, 1 drivers
v0x5b4cfd7961d0_0 .net "en_reg_pwm_7_0", 7 0, L_0x5b4cfd79a130;  alias, 1 drivers
v0x5b4cfd7962b0_0 .var "out", 15 0;
v0x5b4cfd796390_0 .var "pwm_counter", 7 0;
v0x5b4cfd796470_0 .net "pwm_duty_cycle", 7 0, v0x5b4cfd797e60_0;  alias, 1 drivers
v0x5b4cfd796550_0 .net "pwm_signal", 0 0, L_0x5b4cfd799d00;  1 drivers
v0x5b4cfd796610_0 .net "rst_n", 0 0, v0x5b4cfd799700_0;  alias, 1 drivers
E_0x5b4cfd756920/0 .event negedge, v0x5b4cfd796610_0;
E_0x5b4cfd756920/1 .event posedge, v0x5b4cfd776f40_0;
E_0x5b4cfd756920 .event/or E_0x5b4cfd756920/0, E_0x5b4cfd756920/1;
L_0x5b4cfd799b10 .cmp/eq 8, v0x5b4cfd797e60_0, L_0x72a5a8a0c060;
L_0x5b4cfd799c00 .cmp/gt 8, v0x5b4cfd797e60_0, v0x5b4cfd796390_0;
L_0x5b4cfd799d00 .functor MUXZ 1, L_0x5b4cfd799c00, L_0x72a5a8a0c0a8, L_0x5b4cfd799b10, C4<>;
S_0x5b4cfd7967d0 .scope module, "spi_peripheral_inst" "spi_peripheral" 3 42, 5 14 0, S_0x5b4cfd778910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "nCS";
    .port_info 3 /INPUT 1 "SCLK";
    .port_info 4 /INPUT 1 "COPI";
    .port_info 5 /OUTPUT 8 "en_reg_out_7_0_out";
    .port_info 6 /OUTPUT 8 "en_reg_out_15_8_out";
    .port_info 7 /OUTPUT 8 "en_reg_pwm_7_0_out";
    .port_info 8 /OUTPUT 8 "en_reg_pwm_15_8_out";
    .port_info 9 /OUTPUT 8 "pwm_duty_cycle_out";
L_0x5b4cfd7738f0 .functor BUFZ 1, v0x5b4cfd799580_0, C4<0>, C4<0>, C4<0>;
L_0x5b4cfd774e40 .functor BUFZ 8, v0x5b4cfd7976d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b4cfd776de0 .functor BUFZ 8, v0x5b4cfd797530_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b4cfd79a130 .functor BUFZ 8, v0x5b4cfd7979d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b4cfd79a1d0 .functor BUFZ 8, v0x5b4cfd797850_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5b4cfd79a3f0 .functor AND 1, L_0x5b4cfd79a320, v0x5b4cfd797190_0, C4<1>, C4<1>;
v0x5b4cfd796a80_0 .net "COPI", 0 0, L_0x5b4cfd79a680;  1 drivers
v0x5b4cfd796b40_0 .var "COPI_sync1", 0 0;
v0x5b4cfd796c00_0 .var "COPI_sync2", 0 0;
v0x5b4cfd796ca0_0 .var "COPI_sync3", 0 0;
v0x5b4cfd796d60_0 .net "SCLK", 0 0, L_0x5b4cfd79a5b0;  1 drivers
v0x5b4cfd796e70_0 .var/i "SCLK_count", 31 0;
v0x5b4cfd796f50_0 .net "SCLK_posedge", 0 0, L_0x5b4cfd79a3f0;  1 drivers
v0x5b4cfd797010_0 .var "SCLK_sync1", 0 0;
v0x5b4cfd7970d0_0 .var "SCLK_sync2", 0 0;
v0x5b4cfd797190_0 .var "SCLK_sync3", 0 0;
v0x5b4cfd797250_0 .net *"_ivl_13", 0 0, L_0x5b4cfd79a320;  1 drivers
v0x5b4cfd797310_0 .net "clk", 0 0, v0x5b4cfd799580_0;  alias, 1 drivers
v0x5b4cfd7973b0_0 .net "clk_sig", 0 0, L_0x5b4cfd7738f0;  1 drivers
v0x5b4cfd797450_0 .var "data_received", 14 0;
v0x5b4cfd797530_0 .var "en_reg_out_15_8", 7 0;
v0x5b4cfd797610_0 .net "en_reg_out_15_8_out", 7 0, L_0x5b4cfd776de0;  alias, 1 drivers
v0x5b4cfd7976d0_0 .var "en_reg_out_7_0", 7 0;
v0x5b4cfd797790_0 .net "en_reg_out_7_0_out", 7 0, L_0x5b4cfd774e40;  alias, 1 drivers
v0x5b4cfd797850_0 .var "en_reg_pwm_15_8", 7 0;
v0x5b4cfd797910_0 .net "en_reg_pwm_15_8_out", 7 0, L_0x5b4cfd79a1d0;  alias, 1 drivers
v0x5b4cfd7979d0_0 .var "en_reg_pwm_7_0", 7 0;
v0x5b4cfd797a90_0 .net "en_reg_pwm_7_0_out", 7 0, L_0x5b4cfd79a130;  alias, 1 drivers
v0x5b4cfd797b80_0 .net "nCS", 0 0, L_0x5b4cfd79a490;  1 drivers
v0x5b4cfd797c20_0 .var "nCS_sync1", 0 0;
v0x5b4cfd797ce0_0 .var "nCS_sync2", 0 0;
v0x5b4cfd797da0_0 .var "nCS_sync3", 0 0;
v0x5b4cfd797e60_0 .var "pwm_duty_cycle", 7 0;
v0x5b4cfd797f40_0 .net "pwm_duty_cycle_out", 7 0, v0x5b4cfd797e60_0;  alias, 1 drivers
v0x5b4cfd798030_0 .net "rst_n", 0 0, v0x5b4cfd799700_0;  alias, 1 drivers
v0x5b4cfd798100_0 .var "transaction_processed", 0 0;
v0x5b4cfd7981a0_0 .var "transaction_ready", 0 0;
v0x5b4cfd798240_0 .var "transaction_start", 0 0;
L_0x5b4cfd79a320 .reduce/nor v0x5b4cfd7970d0_0;
    .scope S_0x5b4cfd7609a0;
T_0 ;
    %wait E_0x5b4cfd756920;
    %load/vec4 v0x5b4cfd796610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b4cfd7962b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd796390_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5b4cfd776fe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b4cfd776fe0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5b4cfd776fe0_0, 0;
    %load/vec4 v0x5b4cfd776fe0_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5b4cfd796390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5b4cfd796390_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5b4cfd776fe0_0, 0;
T_0.2 ;
    %load/vec4 v0x5b4cfd796010_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
    %load/vec4 v0x5b4cfd795f30_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.4 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.8 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 2, 3;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.12 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.18, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 3, 3;
    %jmp/1 T_0.19, 8;
T_0.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.19, 8;
 ; End of false expr.
    %blend;
T_0.19;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.16 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.20, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.22, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 4, 4;
    %jmp/1 T_0.23, 8;
T_0.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.23, 8;
 ; End of false expr.
    %blend;
T_0.23;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.20 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.26, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_0.27, 8;
T_0.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.27, 8;
 ; End of false expr.
    %blend;
T_0.27;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.24 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.28, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.30, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 6, 4;
    %jmp/1 T_0.31, 8;
T_0.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.31, 8;
 ; End of false expr.
    %blend;
T_0.31;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.28 ;
    %load/vec4 v0x5b4cfd7961d0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.32, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.34, 8;
    %load/vec4 v0x5b4cfd796010_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_0.35, 8;
T_0.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.35, 8;
 ; End of false expr.
    %blend;
T_0.35;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.32 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.36, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.38, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_0.39, 8;
T_0.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.39, 8;
 ; End of false expr.
    %blend;
T_0.39;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.36 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.42, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_0.43, 8;
T_0.42 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.43, 8;
 ; End of false expr.
    %blend;
T_0.43;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.40 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.44, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.46, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 2, 3;
    %jmp/1 T_0.47, 8;
T_0.46 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.47, 8;
 ; End of false expr.
    %blend;
T_0.47;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.44 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.48, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.50, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 3, 3;
    %jmp/1 T_0.51, 8;
T_0.50 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.51, 8;
 ; End of false expr.
    %blend;
T_0.51;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.48 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.52, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.54, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 4, 4;
    %jmp/1 T_0.55, 8;
T_0.54 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.55, 8;
 ; End of false expr.
    %blend;
T_0.55;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.52 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.56, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.58, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 5, 4;
    %jmp/1 T_0.59, 8;
T_0.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.59, 8;
 ; End of false expr.
    %blend;
T_0.59;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.56 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.60, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.62, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 6, 4;
    %jmp/1 T_0.63, 8;
T_0.62 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.63, 8;
 ; End of false expr.
    %blend;
T_0.63;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.60 ;
    %load/vec4 v0x5b4cfd7960f0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.64, 8;
    %load/vec4 v0x5b4cfd796550_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.66, 8;
    %load/vec4 v0x5b4cfd795f30_0;
    %parti/s 1, 7, 4;
    %jmp/1 T_0.67, 8;
T_0.66 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.67, 8;
 ; End of false expr.
    %blend;
T_0.67;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5b4cfd7962b0_0, 4, 5;
T_0.64 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b4cfd7967d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b4cfd796e70_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x5b4cfd7967d0;
T_2 ;
    %wait E_0x5b4cfd756920;
    %load/vec4 v0x5b4cfd798030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd797c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd797ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd797da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd796b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd796c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd796ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd797010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd7970d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd797190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b4cfd797b80_0;
    %assign/vec4 v0x5b4cfd797c20_0, 0;
    %load/vec4 v0x5b4cfd797c20_0;
    %assign/vec4 v0x5b4cfd797ce0_0, 0;
    %load/vec4 v0x5b4cfd797ce0_0;
    %assign/vec4 v0x5b4cfd797da0_0, 0;
    %load/vec4 v0x5b4cfd796a80_0;
    %assign/vec4 v0x5b4cfd796b40_0, 0;
    %load/vec4 v0x5b4cfd796b40_0;
    %assign/vec4 v0x5b4cfd796c00_0, 0;
    %load/vec4 v0x5b4cfd796c00_0;
    %assign/vec4 v0x5b4cfd796ca0_0, 0;
    %load/vec4 v0x5b4cfd796d60_0;
    %assign/vec4 v0x5b4cfd797010_0, 0;
    %load/vec4 v0x5b4cfd797010_0;
    %assign/vec4 v0x5b4cfd7970d0_0, 0;
    %load/vec4 v0x5b4cfd7970d0_0;
    %assign/vec4 v0x5b4cfd797190_0, 0;
    %load/vec4 v0x5b4cfd797da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b4cfd798240_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd798240_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b4cfd7967d0;
T_3 ;
    %wait E_0x5b4cfd756920;
    %load/vec4 v0x5b4cfd798030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd798240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd7981a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b4cfd796e70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b4cfd796f50_0;
    %load/vec4 v0x5b4cfd798240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5b4cfd796ca0_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 14, 0, 32;
    %load/vec4 v0x5b4cfd796e70_0;
    %sub;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5b4cfd797450_0, 4, 5;
    %load/vec4 v0x5b4cfd796e70_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0x5b4cfd796e70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5b4cfd796e70_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5b4cfd796e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd798240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b4cfd7981a0_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b4cfd7967d0;
T_4 ;
    %wait E_0x5b4cfd756920;
    %load/vec4 v0x5b4cfd798030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd797530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd7976d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd797850_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd7979d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5b4cfd797e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd798100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b4cfd7981a0_0;
    %load/vec4 v0x5b4cfd798100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 7, 8, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %jmp T_4.10;
T_4.4 ;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5b4cfd7976d0_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5b4cfd797530_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5b4cfd7979d0_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5b4cfd797850_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x5b4cfd797450_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5b4cfd797e60_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5b4cfd798100_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5b4cfd798100_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd7981a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5b4cfd798100_0, 0;
T_4.11 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b4cfd74c5b0;
T_5 ;
    %vpi_call 2 11 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b4cfd74c5b0 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/workspaces/uwasic-onboarding/test/tb.v";
    "/workspaces/uwasic-onboarding/src/project.v";
    "/workspaces/uwasic-onboarding/src/pwm_peripheral.v";
    "/workspaces/uwasic-onboarding/src/spi_peripheral.v";
