{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 19:50:05 2020 " "Info: Processing started: Wed Dec 16 19:50:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_Final -c Verilog_Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Verilog_Final.v(114) " "Warning (10229): Verilog HDL Expression warning at Verilog_Final.v(114): truncated literal to match 16 bits" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog_Final.v(30) " "Warning (10268): Verilog HDL information at Verilog_Final.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endcase\", or an identifier, or a number, or a system task, or \"(\", or \"\{\", or unary operator Verilog_Final.v(812) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(812) near text \";\";  expecting \"endcase\", or an identifier, or a number, or a system task, or \"(\", or \"\{\", or unary operator" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 812 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(817) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(817) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 817 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(821) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(821) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 821 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(825) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(825) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 825 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(829) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(829) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 829 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(833) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(833) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 833 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(837) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(837) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 837 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(841) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(841) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 841 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(845) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(845) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 845 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(849) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(849) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 849 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(853) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(853) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 853 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(857) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(857) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 857 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(861) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(861) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 861 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(865) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(865) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 865 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \":\", or \",\" Verilog_Final.v(869) " "Error (10170): Verilog HDL syntax error at Verilog_Final.v(869) near text \"\}\";  expecting \":\", or \",\"" {  } { { "Verilog_Final.v" "" { Text "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.v" 869 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog_Final.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file Verilog_Final.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.map.smsg " "Info: Generated suppressed messages file C:/Users/User/Documents/Verilog_Fianl_Project/Verilog_Final.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Error: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 16 19:50:06 2020 " "Error: Processing ended: Wed Dec 16 19:50:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
