Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Aug 19 13:05:34 2020
| Host         : QC109-3 running 64-bit major release  (build 9200)
| Command      : report_drc -file main_without_capture_waveform_data_drc_opted.rpt -pb main_without_capture_waveform_data_drc_opted.pb -rpx main_without_capture_waveform_data_drc_opted.rpx
| Design       : main_without_capture_waveform_data
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 4          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP comp/COMP_output_buf1 input comp/COMP_output_buf1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP comp/COMP_output_buf2 input comp/COMP_output_buf2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP comp/COMP_output_buf3 input comp/COMP_output_buf3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP comp/COMP_output_buf3 input comp/COMP_output_buf3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


