#TYPES OF VERILOG MODELLING
















![half_adder](https://user-images.githubusercontent.com/123290522/229304180-0906f308-f8ef-47ed-afbb-0cf2b8341e71.jpeg)


