v 4
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux5x8.vhdl" "13a44eb72089a52c6b3c3d3d5ed8550f75cd8fac" "20220715174454.453":
  entity mux5x8 at 1( 0) + 0 on 1149;
  architecture jorge of mux5x8 at 16( 392) + 0 on 1150;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/NOTmod.vhdl" "e90d8f1bedac989c857754d6b6cf47cd97ae954a" "20220715174454.442":
  entity notmod at 1( 0) + 0 on 1129;
  architecture comuta of notmod at 11( 177) + 0 on 1130;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ANDmod.vhdl" "e50dff938cba3e69e3a00915144299af87868432" "20220715174454.435":
  entity andmod at 1( 0) + 0 on 1113;
  architecture comuta of andmod at 12( 222) + 0 on 1114;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ulaalu.vhdl" "9e2250c9748faeb908863fc85ab4b210905281c0" "20220715174454.469":
  entity ulaalu at 2( 15) + 0 on 1183;
  architecture super_calculator of ulaalu at 16( 337) + 0 on 1184;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_ula.vhdl" "21a3cf587b4817a54f429b74c483e711390276f8" "20220715174454.466":
  entity tb_ula at 1( 0) + 0 on 1175;
  architecture rogerio of tb_ula at 7( 74) + 0 on 1176;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/decoder.vhdl" "56cd534e6aeb58b948d09605fefe5c4aa73f627d" "20220715174454.449":
  entity decoder at 1( 0) + 0 on 1139;
  architecture minipizzas of decoder at 9( 55) + 0 on 1140;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/STA.vhdl" "1904cf6984750af72c719efa95684d17f978de56" "20220715174454.444":
  entity sta at 1( 0) + 0 on 1133;
  architecture comute of sta at 12( 198) + 0 on 1134;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/JMP.vhdl" "19cb4b1b78665ec26fa77b394425563764ced3f7" "20220715174454.438":
  entity jmp at 1( 0) + 0 on 1121;
  architecture comute of jmp at 12( 251) + 0 on 1122;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/HLT.vhdl" "0ebf1222d52bb3a53923aa928681d0e0e4299161" "20220715174454.438":
  entity hlt at 1( 0) + 0 on 1119;
  architecture comute of hlt at 11( 197) + 0 on 1120;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/uc_control.vhdl" "76937f6daedc481481439727e0baf5adbe697d46" "20220715174454.467":
  entity uc_control at 1( 0) + 0 on 1179;
  architecture varusap of uc_control at 24( 634) + 0 on 1180;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_pc.vhdl" "6462e7ac0fa00f1ec6ba7d188d453a5862a01f41" "20220715174454.464":
  entity tb_pc at 1( 0) + 0 on 1173;
  architecture chalaranja of tb_pc at 7( 73) + 0 on 1174;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_neander.vhdl" "46ed75e3959e86f93c101b36c623e783dcfc6c93" "20220715174454.464":
  entity tb_neander at 1( 0) + 0 on 1171;
  architecture monark of tb_neander at 7( 78) + 0 on 1172;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_memory.vhdl" "30f603b2399d2a3e238df06bf415e65bf3968128" "20220715174454.463":
  entity tb_memory at 1( 0) + 0 on 1169;
  architecture zaz of tb_memory at 7( 77) + 0 on 1170;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_mem2ula.vhdl" "d97497c8463edf14d3dfd1b5cae159e5b333246b" "20220715174454.462":
  entity tb_mem2ula at 1( 0) + 0 on 1167;
  architecture nomesseriosporfavor of tb_mem2ula at 7( 78) + 0 on 1168;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_counter.vhdl" "398741d55a2b880d8daf47c0e43c1d85ec86bd40" "20220715174454.460":
  entity tb_counter at 1( 0) + 0 on 1165;
  architecture test of tb_counter at 7( 82) + 0 on 1166;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20220715174454.460":
  entity tb_as_ram at 1( 0) + 0 on 1163;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 1164;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_allpc.vhdl" "b36c30935f692c7920668ccdce4cf1bcf0aff0e4" "20220715174454.459":
  entity tb_allpc at 1( 0) + 0 on 1161;
  architecture nomeschads of tb_allpc at 7( 76) + 0 on 1162;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga8bit.vhdl" "a9e011fd5fe316356aeff805ca20253bafa2a683" "20220715174454.457":
  entity regcarga8bit at 1( 0) + 0 on 1159;
  architecture reg1bit of regcarga8bit at 14( 270) + 0 on 1160;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga1bit.vhdl" "c2b1467db0f8cb86075d80342d85badd65e03e92" "20220715174454.456":
  entity regcarga1bit at 1( 0) + 0 on 1155;
  architecture reg1bit of regcarga1bit at 14( 223) + 0 on 1156;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/pc.vhdl" "86809beecb400dd757ab1ebe9392c40df53e4183" "20220715174454.455":
  entity pc at 1( 0) + 0 on 1153;
  architecture brigadeiros of pc at 16( 372) + 0 on 1154;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/neander.vhdl" "eeb95c55e044b57fb9c7da44b9711989d1a16633" "20220715174454.454":
  entity neander at 1( 0) + 0 on 1151;
  architecture cha_mate of neander at 23( 361) + 0 on 1152;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux2x8.vhdl" "67d3fc69d4d70eb0db45124d106e36f84ea6afe3" "20220715174454.452":
  entity mux2x8 at 1( 0) + 0 on 1147;
  architecture roger of mux2x8 at 13( 260) + 0 on 1148;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/mux2x1.vhdl" "18ee76e5afaea3914efbafad72a1450274ce37bc" "20220715174454.451":
  entity mux2x1 at 1( 0) + 0 on 1145;
  architecture bhvr of mux2x1 at 13( 186) + 0 on 1146;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/memory.vhdl" "a5ffc531a3668b665c34c8682ec2e416f53c9460" "20220715174454.451":
  entity memory at 1( 0) + 0 on 1143;
  architecture george of memory at 18( 414) + 0 on 1144;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20220715174454.448":
  entity as_ram at 2( 42) + 0 on 1135;
  architecture behavior of as_ram at 16( 325) + 0 on 1136;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/FFJK.vhdl" "b4e2ee27ba6a26c2b6e660fb77b1ec0e373b3531" "20220715174454.437":
  entity ffjk at 2( 70) + 0 on 1117;
  architecture latch of ffjk at 14( 318) + 0 on 1118;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/FFD.vhdl" "23bf764b8c32ff789a871977b3736a22df8387d5" "20220715174454.436":
  entity ffd at 1( 0) + 0 on 1115;
  architecture ff of ffd at 13( 182) + 0 on 1116;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/counter.vhdl" "97dfda6a64b7761e41524c65c05f69c662189f89" "20220715174454.449":
  entity counter at 1( 0) + 0 on 1137;
  architecture cont of counter at 12( 196) + 0 on 1138;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/NOTT.vhdl" "b6d1f94a2313933662ef630bf8f3812a56046ea9" "20220715174454.441":
  entity nott at 1( 0) + 0 on 1127;
  architecture comute of nott at 11( 198) + 0 on 1128;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/NOP.vhdl" "4de434b652ed1c1b01214674a4d9e081f1f25108" "20220715174454.440":
  entity nop at 1( 0) + 0 on 1125;
  architecture comute of nop at 12( 198) + 0 on 1126;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/LAAO.vhdl" "14377d120486e74e75983fe6405bcb947756b7f5" "20220715174454.440":
  entity laao at 1( 0) + 0 on 1123;
  architecture comute of laao at 13( 254) + 0 on 1124;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ula.vhdl" "8851cb1c57a7de078aea2df809dad94b29bc518b" "20220715174454.468":
  entity ula at 2( 15) + 0 on 1181;
  architecture calculator of ula at 20( 395) + 0 on 1182;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/regCarga2bit.vhdl" "49b76756429ac8314fd90cd747c93dbbf24063ff" "20220715174454.457":
  entity regcarga2bit at 1( 0) + 0 on 1157;
  architecture reg2bit of regcarga2bit at 14( 270) + 0 on 1158;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/tb_ulaalu.vhdl" "9a537afce6981300879cc2e1762dcd782082f937" "20220715174454.466":
  entity tb_ulaalu at 1( 0) + 0 on 1177;
  architecture banana of tb_ulaalu at 7( 77) + 0 on 1178;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/f_ADDER.vhdl" "d91313bfb7270e44cee463604ea3b271f67f3723" "20220715174454.450":
  entity f_adder at 1( 0) + 0 on 1141;
  architecture comuta of f_adder at 14( 185) + 0 on 1142;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ADDmod.vhdl" "fe5770b4715730b8c16d6c7668e9437eb220a1bf" "20220715174454.435":
  entity addmod at 1( 0) + 0 on 1111;
  architecture comuta of addmod at 14( 256) + 0 on 1112;
file / "/home/luizfelipefonsecarosa/github/neander/src/sim/ORmod.vhdl" "b8283a5f2e50fed4c5cd0b4f693e238bfdcdea6c" "20220715174454.443":
  entity ormod at 1( 0) + 0 on 1131;
  architecture comuta of ormod at 12( 220) + 0 on 1132;
