Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Nov  7 16:13:33 2018
| Host         : DESKTOP-NPCV5OK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/seg_0/inst/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.943        0.000                      0                 4104        0.046        0.000                      0                 4104        3.000        0.000                       0                  2016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
clk_fpga_0                                              {0.000 5.000}      10.000          100.000         
clk_fpga_1                                              {0.000 50.000}     100.000         10.000          
design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                                    {0.000 6.734}      13.468          74.250          
  clkfbout_clk_wiz_0                                    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                    2.943        0.000                      0                 3912        0.046        0.000                      0                 3912        4.020        0.000                       0                  1944  
design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                          9.486        0.000                      0                  120        0.220        0.000                      0                  120        6.234        0.000                       0                    68  
  clkfbout_clk_wiz_0                                                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.466        0.000                      0                   72        0.557        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 1.502ns (25.725%)  route 4.337ns (74.275%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.651     2.945    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ACLK
    SLICE_X39Y91         FDRE                                         r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=7, routed)           0.952     4.353    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_R_reg[0]_2
    SLICE_X39Y92         LUT5 (Prop_lut5_I2_O)        0.124     4.477 r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1/O
                         net (fo=5, routed)           0.564     5.042    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_ARREADY_INST_0_i_1_n_0
    SLICE_X39Y91         LUT3 (Prop_lut3_I1_O)        0.120     5.162 r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/S_AXI_AWREADY_INST_0/O
                         net (fo=2, routed)           0.736     5.898    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X40Y90         LUT5 (Prop_lut5_I0_O)        0.353     6.251 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           0.456     6.706    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc_reg[1]_0
    SLICE_X38Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.038 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.718     7.757    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X34Y89         LUT2 (Prop_lut2_I1_O)        0.117     7.874 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.910     8.784    design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.562    12.742    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.090    11.727    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.727    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/Q
                         net (fo=14, routed)          0.996     4.458    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d
    SLICE_X34Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.582 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=33, routed)          3.944     8.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.581    12.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    12.292    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/Q
                         net (fo=14, routed)          0.996     4.458    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d
    SLICE_X34Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.582 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=33, routed)          3.944     8.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.581    12.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    12.292    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 0.642ns (11.501%)  route 4.940ns (88.499%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 12.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.650     2.944    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X38Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d_reg/Q
                         net (fo=14, routed)          0.996     4.458    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d
    SLICE_X34Y88         LUT1 (Prop_lut1_I0_O)        0.124     4.582 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_1/O
                         net (fo=33, routed)          3.944     8.526    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.581    12.760    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism              0.115    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.429    12.292    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -8.526    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.980ns (16.912%)  route 4.815ns (83.088%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.757     3.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/Q
                         net (fo=1, routed)           0.972     4.479    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arprot[2][31]
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.124     4.603 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_4/O
                         net (fo=7, routed)           2.197     6.801    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_4_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.925 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_2/O
                         net (fo=2, routed)           0.585     7.509    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_2_n_0
    SLICE_X31Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.633 f  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_2/O
                         net (fo=3, routed)           1.060     8.694    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_2_n_0
    SLICE_X35Y88         LUT2 (Prop_lut2_I1_O)        0.152     8.846 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[5]_i_1/O
                         net (fo=1, routed)           0.000     8.846    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot0[5]
    SLICE_X35Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.477    12.656    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X35Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]/C
                         clock pessimism              0.115    12.771    
                         clock uncertainty           -0.154    12.617    
    SLICE_X35Y88         FDRE (Setup_fdre_C_D)        0.075    12.692    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[5]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.145ns (19.893%)  route 4.611ns (80.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.758     3.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X12Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.478     3.530 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/Q
                         net (fo=7, routed)           2.542     6.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[2]
    SLICE_X28Y80         LUT6 (Prop_lut6_I3_O)        0.295     6.367 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0/O
                         net (fo=1, routed)           0.671     7.037    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[3]
    SLICE_X33Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0/O
                         net (fo=9, routed)           0.716     7.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r_reg[0][0]
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.124     8.002 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_1__0/O
                         net (fo=2, routed)           0.682     8.684    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3][1]
    SLICE_X32Y80         LUT4 (Prop_lut4_I0_O)        0.124     8.808 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.808    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[2]
    SLICE_X32Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.468    12.647    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y80         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.115    12.762    
                         clock uncertainty           -0.154    12.608    
    SLICE_X32Y80         FDRE (Setup_fdre_C_D)        0.081    12.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.706ns (30.422%)  route 3.902ns (69.578%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.389     5.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.877 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.603     6.480    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.604 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=16, routed)          1.391     7.995    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.119 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     8.639    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.526    12.705    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.575    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.706ns (30.422%)  route 3.902ns (69.578%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.389     5.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.877 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.603     6.480    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.604 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=16, routed)          1.391     7.995    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.119 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     8.639    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.526    12.705    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.575    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.706ns (30.422%)  route 3.902ns (69.578%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.389     5.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.877 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.603     6.480    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.604 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=16, routed)          1.391     7.995    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.119 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     8.639    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.526    12.705    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.575    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 1.706ns (30.422%)  route 3.902ns (69.578%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.389     5.753    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X38Y90         LUT5 (Prop_lut5_I4_O)        0.124     5.877 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=7, routed)           0.603     6.480    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X41Y92         LUT4 (Prop_lut4_I3_O)        0.124     6.604 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=16, routed)          1.391     7.995    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y99         LUT4 (Prop_lut4_I0_O)        0.124     8.119 r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.519     8.639    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.526    12.705    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y99         FDRE (Setup_fdre_C_CE)      -0.205    12.575    design_1_i/ees_dac0832_0/inst/ees_dac0832_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  3.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.686%)  route 0.220ns (57.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.551     0.887    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.220     1.271    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[3]
    SLICE_X44Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.070     1.225    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.143%)  route 0.216ns (56.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.551     0.887    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.216     1.267    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[9]
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.063     1.218    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.084%)  route 0.217ns (56.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.550     0.886    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.217     1.266    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][6]
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.064     1.217    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.939%)  route 0.218ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.552     0.888    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.218     1.270    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[8]
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.063     1.218    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (59.117%)  route 0.145ns (40.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.641     0.977    design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/S_AXI_ACLK
    SLICE_X32Y100        FDRE                                         r  design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/DataTx_L_reg[28]/Q
                         net (fo=1, routed)           0.145     1.286    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DataTx_L_reg[31][28]
    SLICE_X32Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.331 r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[28]
    SLICE_X32Y99         FDRE                                         r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.826     1.192    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X32Y99         FDRE                                         r  design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.161%)  route 0.216ns (56.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.552     0.888    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[30]/Q
                         net (fo=1, routed)           0.216     1.268    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[1]
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.059     1.214    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/flow_led_0/inst/cnt1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.636     0.972    design_1_i/flow_led_0/inst/clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  design_1_i/flow_led_0/inst/cnt1_reg[26]/Q
                         net (fo=2, routed)           0.127     1.262    design_1_i/flow_led_0/inst/cnt1_reg[26]
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.418 r  design_1_i/flow_led_0/inst/cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    design_1_i/flow_led_0/inst/cnt1_reg[24]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.458 r  design_1_i/flow_led_0/inst/cnt1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.459    design_1_i/flow_led_0/inst/cnt1_reg[28]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.512 r  design_1_i/flow_led_0/inst/cnt1_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.512    design_1_i/flow_led_0/inst/cnt1_reg[32]_i_1_n_7
    SLICE_X108Y100       FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.992     1.358    design_1_i/flow_led_0/inst/clk
    SLICE_X108Y100       FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[32]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134     1.457    design_1_i/flow_led_0/inst/cnt1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.916%)  route 0.237ns (59.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.550     0.886    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X50Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.237     1.286    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0][2]
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.822     1.188    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.076     1.229    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.398%)  route 0.242ns (59.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.551     0.887    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X50Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.242     1.293    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[0]_0[5]
    SLICE_X44Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.824     1.190    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.072     1.227    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/flow_led_0/inst/cnt1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.636     0.972    design_1_i/flow_led_0/inst/clk
    SLICE_X108Y98        FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  design_1_i/flow_led_0/inst/cnt1_reg[26]/Q
                         net (fo=2, routed)           0.127     1.262    design_1_i/flow_led_0/inst/cnt1_reg[26]
    SLICE_X108Y98        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.418 r  design_1_i/flow_led_0/inst/cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    design_1_i/flow_led_0/inst/cnt1_reg[24]_i_1_n_0
    SLICE_X108Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.458 r  design_1_i/flow_led_0/inst/cnt1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.459    design_1_i/flow_led_0/inst/cnt1_reg[28]_i_1_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.525 r  design_1_i/flow_led_0/inst/cnt1_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.525    design_1_i/flow_led_0/inst/cnt1_reg[32]_i_1_n_5
    SLICE_X108Y100       FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.992     1.358    design_1_i/flow_led_0/inst/clk
    SLICE_X108Y100       FDRE                                         r  design_1_i/flow_led_0/inst/cnt1_reg[34]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134     1.457    design_1_i/flow_led_0/inst/cnt1_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y87    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y86    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y88    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y85    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
  To Clock:  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.064ns (27.569%)  route 2.795ns (72.431%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.166 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          1.264     5.615    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X110Y12        LUT3 (Prop_lut3_I1_O)        0.124     5.739 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.739    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt[0]_i_1_n_0
    SLICE_X110Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.695    15.166    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[0]/C
                         clock pessimism              0.155    15.321    
                         clock uncertainty           -0.128    15.193    
    SLICE_X110Y12        FDRE (Setup_fdre_C_D)        0.032    15.225    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.940ns (26.413%)  route 2.619ns (73.587%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.165 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          1.088     5.439    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.694    15.165    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[10]/C
                         clock pessimism              0.155    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X111Y14        FDRE (Setup_fdre_C_CE)      -0.205    14.987    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.940ns (26.413%)  route 2.619ns (73.587%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.165 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          1.088     5.439    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.694    15.165    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[11]/C
                         clock pessimism              0.155    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X111Y14        FDRE (Setup_fdre_C_CE)      -0.205    14.987    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.548ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 0.940ns (26.413%)  route 2.619ns (73.587%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.165 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          1.088     5.439    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.694    15.165    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y14        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[9]/C
                         clock pessimism              0.155    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X111Y14        FDRE (Setup_fdre_C_CE)      -0.205    14.987    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  9.548    

Slack (MET) :             9.605ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/dis_mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 1.199ns (32.416%)  route 2.500ns (67.584%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.165 - 13.468 ) 
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.874     1.877    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X113Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/dis_mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.419     2.296 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/dis_mode_reg[3]/Q
                         net (fo=15, routed)          1.077     3.373    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/mode[3]
    SLICE_X113Y11        LUT4 (Prop_lut4_I3_O)        0.324     3.697 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[7]_i_5/O
                         net (fo=4, routed)           0.989     4.687    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[7]_i_5_n_0
    SLICE_X107Y11        LUT6 (Prop_lut6_I1_O)        0.332     5.019 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[7]_i_2/O
                         net (fo=1, routed)           0.433     5.452    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[7]_i_2_n_0
    SLICE_X107Y11        LUT5 (Prop_lut5_I1_O)        0.124     5.576 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.576    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_1[7]
    SLICE_X107Y11        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.694    15.165    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X107Y11        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]/C
                         clock pessimism              0.115    15.280    
                         clock uncertainty           -0.128    15.152    
    SLICE_X107Y11        FDRE (Setup_fdre_C_D)        0.029    15.181    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -5.576    
  -------------------------------------------------------------------
                         slack                                  9.605    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.940ns (27.340%)  route 2.498ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.166 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          0.967     5.318    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.695    15.166    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[1]/C
                         clock pessimism              0.155    15.321    
                         clock uncertainty           -0.128    15.193    
    SLICE_X111Y12        FDRE (Setup_fdre_C_CE)      -0.205    14.988    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.940ns (27.340%)  route 2.498ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.166 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          0.967     5.318    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.695    15.166    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[2]/C
                         clock pessimism              0.155    15.321    
                         clock uncertainty           -0.128    15.193    
    SLICE_X111Y12        FDRE (Setup_fdre_C_CE)      -0.205    14.988    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.940ns (27.340%)  route 2.498ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.166 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          0.967     5.318    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.695    15.166    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[3]/C
                         clock pessimism              0.155    15.321    
                         clock uncertainty           -0.128    15.193    
    SLICE_X111Y12        FDRE (Setup_fdre_C_CE)      -0.205    14.988    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.670ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.438ns  (logic 0.940ns (27.340%)  route 2.498ns (72.660%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 15.166 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          0.967     5.318    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.695    15.166    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[4]/C
                         clock pessimism              0.155    15.321    
                         clock uncertainty           -0.128    15.193    
    SLICE_X111Y12        FDRE (Setup_fdre_C_CE)      -0.205    14.988    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                  9.670    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_clk_wiz_0 rise@13.468ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.940ns (27.501%)  route 2.478ns (72.499%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 15.165 - 13.468 ) 
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.806     1.806    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.877     1.880    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.456     2.336 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg[8]/Q
                         net (fo=13, routed)          1.023     3.359    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt_reg_n_0_[8]
    SLICE_X110Y8         LUT2 (Prop_lut2_I0_O)        0.152     3.511 f  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3/O
                         net (fo=1, routed)           0.508     4.019    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_3_n_0
    SLICE_X111Y8         LUT6 (Prop_lut6_I0_O)        0.332     4.351 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1/O
                         net (fo=23, routed)          0.947     5.298    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/x_cnt[11]_i_1_n_0
    SLICE_X111Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    13.468 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.612    15.080    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    11.655 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    13.380    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          1.694    15.165    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[5]/C
                         clock pessimism              0.155    15.320    
                         clock uncertainty           -0.128    15.192    
    SLICE_X111Y13        FDRE (Setup_fdre_C_CE)      -0.205    14.987    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  9.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.484%)  route 0.168ns (47.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.637     0.639    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_1_reg[7]/Q
                         net (fo=8, routed)           0.168     0.948    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_1[7]
    SLICE_X112Y13        LUT6 (Prop_lut6_I2_O)        0.045     0.993 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.993    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_2[7]
    SLICE_X112Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.906     0.908    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X112Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_reg[7]/C
                         clock pessimism             -0.255     0.653    
    SLICE_X112Y13        FDRE (Hold_fdre_C_D)         0.120     0.773    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.635%)  route 0.174ns (48.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.636     0.638    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y13        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y13        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/y_cnt_reg[8]/Q
                         net (fo=6, routed)           0.174     0.953    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/data3[7]
    SLICE_X112Y12        LUT5 (Prop_lut5_I2_O)        0.045     0.998 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.998    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_0[7]
    SLICE_X112Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.907     0.909    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X112Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]/C
                         clock pessimism             -0.255     0.654    
    SLICE_X112Y12        FDRE (Hold_fdre_C_D)         0.121     0.775    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.947%)  route 0.139ns (38.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.637     0.639    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X110Y12        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y12        FDRE (Prop_fdre_C_Q)         0.128     0.767 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_2_reg[7]/Q
                         net (fo=8, routed)           0.139     0.906    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/grid_data_2[7]
    SLICE_X111Y11        LUT5 (Prop_lut5_I2_O)        0.099     1.005 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.005    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_1[6]
    SLICE_X111Y11        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.909     0.911    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y11        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]/C
                         clock pessimism             -0.255     0.656    
    SLICE_X111Y11        FDRE (Hold_fdre_C_D)         0.092     0.748    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.633     0.635    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/Q
                         net (fo=3, routed)           0.118     0.894    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]
    SLICE_X111Y18        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.002 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.002    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]_i_1_n_4
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.902     0.904    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X111Y18        FDRE (Hold_fdre_C_D)         0.105     0.740    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.638     0.640    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y10        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/Q
                         net (fo=3, routed)           0.168     0.949    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg_n_0_[7]
    SLICE_X111Y10        LUT6 (Prop_lut6_I0_O)        0.045     0.994 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar[7]_i_1/O
                         net (fo=1, routed)           0.000     0.994    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar[7]_i_1_n_0
    SLICE_X111Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.909     0.911    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/C
                         clock pessimism             -0.271     0.640    
    SLICE_X111Y10        FDRE (Hold_fdre_C_D)         0.091     0.731    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.637     0.639    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X107Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/Q
                         net (fo=5, routed)           0.168     0.948    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg_n_0_[15]
    SLICE_X107Y10        LUT6 (Prop_lut6_I0_O)        0.045     0.993 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar[15]_i_1/O
                         net (fo=1, routed)           0.000     0.993    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar[15]_i_1_n_0
    SLICE_X107Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.908     0.910    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X107Y10        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/C
                         clock pessimism             -0.271     0.639    
    SLICE_X107Y10        FDRE (Hold_fdre_C_D)         0.091     0.730    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.635     0.637    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y16        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y16        FDRE (Prop_fdre_C_Q)         0.141     0.778 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/Q
                         net (fo=3, routed)           0.120     0.898    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]
    SLICE_X111Y16        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.006 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.006    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[4]_i_1_n_4
    SLICE_X111Y16        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.904     0.906    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y16        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]/C
                         clock pessimism             -0.269     0.637    
    SLICE_X111Y16        FDRE (Hold_fdre_C_D)         0.105     0.742    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.804%)  route 0.116ns (31.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.633     0.635    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y18        FDRE (Prop_fdre_C_Q)         0.141     0.776 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/Q
                         net (fo=3, routed)           0.116     0.892    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]
    SLICE_X111Y18        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.007 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.007    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]_i_1_n_7
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.902     0.904    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y18        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]/C
                         clock pessimism             -0.269     0.635    
    SLICE_X111Y18        FDRE (Hold_fdre_C_D)         0.105     0.740    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.634     0.636    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y17        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.893    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]
    SLICE_X111Y17        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.008 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.008    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]_i_1_n_7
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.903     0.905    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]/C
                         clock pessimism             -0.269     0.636    
    SLICE_X111Y17        FDRE (Hold_fdre_C_D)         0.105     0.741    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.597     0.597    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.634     0.636    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y17        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     0.897    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]
    SLICE_X111Y17        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.008 r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.008    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[8]_i_1_n_5
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.864     0.864    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/O
                         net (fo=66, routed)          0.903     0.905    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/clk_out1
    SLICE_X111Y17        FDRE                                         r  design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]/C
                         clock pessimism             -0.269     0.636    
    SLICE_X111Y17        FDRE (Hold_fdre_C_D)         0.105     0.741    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/key_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X112Y12    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X112Y12    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X113Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X107Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y13    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_R_reg_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y10    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X107Y10    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y10    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/color_bar_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y12    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X112Y12    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_B_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X113Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X111Y11    design_1_i/VGA_Display_Demon_0/inst/u_vga_data_gen/VGA_G_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  design_1_i/VGA_Display_Demon_0/inst/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.580ns (19.912%)  route 2.333ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.733     6.260    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y108       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y108       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[6]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X110Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/cnt_second_reg[6]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.580ns (19.912%)  route 2.333ns (80.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.733     6.260    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y108       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y108       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[9]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X110Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/cnt_second_reg[9]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.096%)  route 2.306ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.707     6.233    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y109       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.858    13.037    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y109       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[10]/C
                         clock pessimism              0.247    13.284    
                         clock uncertainty           -0.154    13.130    
    SLICE_X110Y109       FDCE (Recov_fdce_C_CLR)     -0.405    12.725    design_1_i/flow_led_0/inst/cnt_second_reg[10]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.096%)  route 2.306ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.707     6.233    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y109       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.858    13.037    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y109       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[11]/C
                         clock pessimism              0.247    13.284    
                         clock uncertainty           -0.154    13.130    
    SLICE_X110Y109       FDCE (Recov_fdce_C_CLR)     -0.405    12.725    design_1_i/flow_led_0/inst/cnt_second_reg[11]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.096%)  route 2.306ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.707     6.233    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y109       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.858    13.037    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y109       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[12]/C
                         clock pessimism              0.247    13.284    
                         clock uncertainty           -0.154    13.130    
    SLICE_X110Y109       FDCE (Recov_fdce_C_CLR)     -0.405    12.725    design_1_i/flow_led_0/inst/cnt_second_reg[12]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_second_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.096%)  route 2.306ns (79.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 13.037 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.707     6.233    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X110Y109       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_second_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.858    13.037    design_1_i/flow_led_0/inst/clk
    SLICE_X110Y109       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_second_reg[13]/C
                         clock pessimism              0.247    13.284    
                         clock uncertainty           -0.154    13.130    
    SLICE_X110Y109       FDCE (Recov_fdce_C_CLR)     -0.405    12.725    design_1_i/flow_led_0/inst/cnt_second_reg[13]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/led_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.210%)  route 2.031ns (77.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.432     5.958    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X113Y108       FDCE                                         f  design_1_i/flow_led_0/inst/led_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/flow_led_0/inst/led_r_reg[3]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X113Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/led_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/led_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.210%)  route 2.031ns (77.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.432     5.958    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X113Y108       FDCE                                         f  design_1_i/flow_led_0/inst/led_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/flow_led_0/inst/led_r_reg[4]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X113Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/led_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/led_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.210%)  route 2.031ns (77.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.432     5.958    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X113Y108       FDCE                                         f  design_1_i/flow_led_0/inst/led_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/flow_led_0/inst/led_r_reg[5]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X113Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/led_r_reg[5]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/led_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.580ns (22.210%)  route 2.031ns (77.790%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 13.038 - 10.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        2.053     3.347    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.456     3.803 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.600     4.403    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.527 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          1.432     5.958    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X113Y108       FDCE                                         f  design_1_i/flow_led_0/inst/led_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        1.859    13.038    design_1_i/flow_led_0/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/flow_led_0/inst/led_r_reg[6]/C
                         clock pessimism              0.247    13.285    
                         clock uncertainty           -0.154    13.131    
    SLICE_X113Y108       FDCE (Recov_fdce_C_CLR)     -0.405    12.726    design_1_i/flow_led_0/inst/led_r_reg[6]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  6.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.186ns (38.930%)  route 0.292ns (61.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.146     1.446    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X107Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X107Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[0]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X107Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[11]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[12]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[20]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[22]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[2]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.579%)  route 0.296ns (61.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.150     1.451    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y20        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.901     1.267    design_1_i/seg_0/inst/clk
    SLICE_X106Y20        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[32]/C
                         clock pessimism             -0.286     0.982    
    SLICE_X106Y20        FDCE (Remov_fdce_C_CLR)     -0.092     0.890    design_1_i/seg_0/inst/cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_first_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.265%)  route 0.373ns (66.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.715     1.051    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.202     1.394    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          0.172     1.610    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X111Y103       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_first_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.994     1.360    design_1_i/flow_led_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_first_reg[4]/C
                         clock pessimism             -0.268     1.092    
    SLICE_X111Y103       FDCE (Remov_fdce_C_CLR)     -0.092     1.000    design_1_i/flow_led_0/inst/cnt_first_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 design_1_i/flow_led_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/flow_led_0/inst/cnt_first_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.265%)  route 0.373ns (66.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    1.051ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.715     1.051    design_1_i/flow_led_0/inst/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/flow_led_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141     1.192 r  design_1_i/flow_led_0/inst/rst_n_r_reg/Q
                         net (fo=1, routed)           0.202     1.394    design_1_i/flow_led_0/inst/rst_n
    SLICE_X110Y109       LUT1 (Prop_lut1_I0_O)        0.045     1.439 f  design_1_i/flow_led_0/inst/led_r[7]_i_3/O
                         net (fo=36, routed)          0.172     1.610    design_1_i/flow_led_0/inst/led_r[7]_i_3_n_0
    SLICE_X111Y103       FDCE                                         f  design_1_i/flow_led_0/inst/cnt_first_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.994     1.360    design_1_i/flow_led_0/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/flow_led_0/inst/cnt_first_reg[7]/C
                         clock pessimism             -0.268     1.092    
    SLICE_X111Y103       FDCE (Remov_fdce_C_CLR)     -0.092     1.000    design_1_i/flow_led_0/inst/cnt_first_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/seg_0/inst/rst_n_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seg_0/inst/cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.055%)  route 0.345ns (64.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.633     0.969    design_1_i/seg_0/inst/clk
    SLICE_X109Y19        FDRE                                         r  design_1_i/seg_0/inst/rst_n_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y19        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_1_i/seg_0/inst/rst_n_r_reg/Q
                         net (fo=2, routed)           0.146     1.256    design_1_i/seg_0/inst/rst_n
    SLICE_X109Y20        LUT1 (Prop_lut1_I0_O)        0.045     1.301 f  design_1_i/seg_0/inst/cnt[35]_i_2/O
                         net (fo=40, routed)          0.198     1.499    design_1_i/seg_0/inst/cnt[35]_i_2_n_0
    SLICE_X106Y21        FDCE                                         f  design_1_i/seg_0/inst/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1945, routed)        0.900     1.266    design_1_i/seg_0/inst/clk
    SLICE_X106Y21        FDCE                                         r  design_1_i/seg_0/inst/cnt_reg[24]/C
                         clock pessimism             -0.286     0.981    
    SLICE_X106Y21        FDCE (Remov_fdce_C_CLR)     -0.092     0.889    design_1_i/seg_0/inst/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.611    





