--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysclk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    6.293(R)|      SLOW  |   -2.689(R)|      FAST  |clk_24MHz         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock sysclk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         5.019(R)|      SLOW  |         3.002(R)|      FAST  |clk_24MHz         |   0.000|
anodes<1>   |         4.944(R)|      SLOW  |         2.960(R)|      FAST  |clk_24MHz         |   0.000|
anodes<2>   |         4.669(R)|      SLOW  |         2.792(R)|      FAST  |clk_24MHz         |   0.000|
anodes<3>   |         4.755(R)|      SLOW  |         2.847(R)|      FAST  |clk_24MHz         |   0.000|
cam_sysclk  |         4.241(R)|      SLOW  |         2.421(R)|      FAST  |clk_24MHz         |   0.000|
            |         4.221(F)|      SLOW  |         2.427(F)|      FAST  |clk_24MHz         |   0.000|
cathodes<0> |         7.700(R)|      SLOW  |         4.408(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<1> |         7.565(R)|      SLOW  |         4.466(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<2> |         7.366(R)|      SLOW  |         4.199(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<3> |         7.743(R)|      SLOW  |         4.418(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<4> |         7.539(R)|      SLOW  |         4.419(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<5> |         7.367(R)|      SLOW  |         4.223(R)|      FAST  |clk_24MHz         |   0.000|
cathodes<6> |         7.626(R)|      SLOW  |         4.318(R)|      FAST  |clk_24MHz         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    4.661|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 13 14:13:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



