<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en" xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
    <meta http-equiv="Content-Style-Type" content="text/css" />
    <!-- MOTW-DISABLED saved from url=(0014)about:internet -->
    <title>DSP Builder Naming Conventions</title>
    <link rel="StyleSheet" href="css/hb_dspb_std_ug_design_rules.css" type="text/css" media="all" />
    <link rel="StyleSheet" href="css/webworks.css" type="text/css" media="all" />
    <script type="text/javascript" language="JavaScript1.2" src="scripts/expand.js"></script>
    <script type="text/javascript" language="JavaScript1.2">
      <!--
        var  WebWorksRootPath = "";
      // -->
    </script>
  </head>
  <body class="" style="background-image: url(&quot;banner.gif&quot;); background-position: left top; background-repeat: no-repeat;">
    <div style="text-align: right;">
      <table cellspacing="0" summary="">
        <tr>
          <td>
            <a href="hb_dspb_std_ug_design_rules.08.01.html"><img src="images/prev.gif" alt="Previous" border="0" /></a>
          </td>
          <td>
            <a href="hb_dspb_std_ug_design_rules.08.03.html"><img src="images/next.gif" alt="Next" border="0" /></a>
          </td>
          <td>
            <a href="ix.html"><img src="images/index.gif" alt="Index" border="0" /></a>
          </td>
        </tr>
      </table>
    </div>
    <br />
    <div class="WebWorks_Breadcrumbs" style="text-align: left;"></div>
    <hr align="left" />
    <blockquote>
      <div class="H1_heading"><span class="change_bars"><a name="1012562">DSP Builder Naming Conventions</a></span></div>
      <div class="Body"><a name="1024179">DSP Builder generates VHDL files for simulation and synthesis. When there are </a>blocks or ports in your model that share the same VHDL name, they are given unique names in the VHDL to avoid name clashes. However, clock and reset ports are never renamed, and an error issues if they do not have unique names. Avoid name clashes on other ports, to avoid renaming of the top-level ports in the VHDL. </div>
      <div class="Body"><a name="1139492">A</a><span class="change_bars">ll DSP Builder port names must comply with the following naming conventions:</span></div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="change_bars"><a name="1012564">VHDL is not case sensitive. For example, the input port </a></span><span class="Code">MyInput</span><span class="change_bars" style="font-family: &quot;Microsoft Sans Serif&quot;;"> and </span><span class="Code">MYINPUT</span><span class="change_bars" style="font-family: &quot;Microsoft Sans Serif&quot;;"> is </span><span class="change_bars" style="font-family: &quot;Microsoft Sans Serif&quot;;">the same VHDL entity.</span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="change_bars"><a name="1012565">Avoid using VHDL keywords for DSP Builder port names.</a></span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="change_bars"><a name="1012566">Do not use illegal characters. VHDL identifier names can contain only a</a></span><span class="change_bars">&nbsp;</span><span class="change_bars">-</span><span class="change_bars">&nbsp;</span><span class="change_bars">z, 0</span><span class="change_bars">&nbsp;</span><span class="change_bars">-</span><span class="change_bars">&nbsp;</span><span class="change_bars">9, </span><span class="change_bars">and underscore (_) characters.</span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="change_bars"><a name="1012567">Begin all port names with a letter (a - z). VHDL does not allow identifiers to begin </a></span><span class="change_bars">with non-alphabetic characters or end with an underscore.</span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="L1B_bulleted_list_outer" style="margin-left: 0pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="L1B_bulleted_list_inner" style="width: 15pt; white-space: nowrap;">
                <span class="N_007cBB_bullet_body">n	</span>
              </div>
            </td>
            <td width="100%">
              <div class="L1B_bulleted_list_inner"><span class="change_bars"><a name="1012568">Do not use two underscores in succession (__) in port names because it is illegal in </a></span><span class="change_bars">VHDL.</span></div>
            </td>
          </tr>
        </table>
      </div>
      <div class="AI_information_outer" style="margin-left: 60pt;">
        <table border="0" cellspacing="0" cellpadding="0" summary="">
          <tr style="vertical-align: baseline;">
            <td>
              <div class="AI_information_inner" style="width: 30pt; white-space: nowrap;">
                <span class="N_007cAltera_alerts">1	</span>
              </div>
            </td>
            <td width="100%">
              <div class="AI_information_inner"><a name="1012569">White spaces in the names for the blocks, components, and signals are converted to an </a>underscore when DSP Builder converts the Simulink model file (<span class="Bold">.mdl</span>) into VHDL.</div>
            </td>
          </tr>
        </table>
      </div>
    </blockquote>
    <hr align="left" />
    <table align="left" summary="">
      <tr>
        <td class="WebWorks_Company_Name_Bottom">
          <a href="http://www.altera.com/literature/lit-index.html" target="external_window">Copyright Â© 2001-2010 Altera Corporation, 101 Innovation Drive, San Jose, California 95134, USA.</a>
        </td>
      </tr>
    </table>
  </body>
</html>