/* Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os) */

/* keep =  1  */
/* top =  1  */
/* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:4" */
module main(clk, prop_neg, en);
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:14" */
  wire [3:0] _00_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */
  wire [3:0] _01_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */
  wire _02_;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */
  wire [3:0] _03_;
  /* init = 4'h1 */
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:7" */
  reg [3:0] X = 4'h1;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:6" */
  input clk;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:8" */
  input en;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:18" */
  wire prop;
  /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:19" */
  output prop_neg;
  assign _01_ = X + /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */ 4'h1;
  always @* if (1'h1) assert(prop);
  assign _02_ = X == /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */ 4'hf;
  assign prop_neg = ! /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:19" */ prop;
  assign prop = X != /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:18" */ 4'h0;
  always @(posedge clk)
      X <= _00_;
  assign _03_ = _02_ ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */ 4'h1 : _01_;
  assign _00_ = en ? /* src = "/workspaces/avr_modification/experiment/avr_output/work_counter_counter/counter.v:15" */ _03_ : X;
endmodule
