// Seed: 1920237574
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  wire  id_4;
  logic id_5;
  assign id_4[1] = 1 & 1;
endmodule
