PPA Report for clk_gate_div.v (Module: clk_gate_div)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 10
FF Count: 23
IO Count: 3
Cell Count: 47

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 628.54 MHz
Reg-to-Reg Critical Path Delay: 1.444 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
