Welcome to Xilinx CORE Generator.
Help system initialized.
Opening project file /edu/henni142/Documents/TSEA83/hardware/src/PipeCPU.prj.
Project, 'PipeCPU', initialised from file
'/edu/henni142/Documents/TSEA83/hardware/src/PipeCPU.prj'.
INTERNAL_ERROR:PersonalityModule:baspmspec.c:1751:1.79 - Could not load
   definition file <.acd> 
Wrote file for project 'PipeCPU'.
Customize and GenerateCustomizing IP...
Release 12.4 - Xilinx CORE Generator IP GUI Launcher M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Initializing IP model...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/sw/xilinx/ise_12.4i/ISE_DS/ISE/.
Finished initialising IP model.
Finished Customizing.
Generating IP...
Creating ISE instantiation template for clk_wiz_v1_8...
Skipping Verilog instantiation template for clk_wiz_v1_8...
Collating core files for clk_wiz_v1_8
Collating core files for clk_wiz_v1_8
Configuring files for clk_wiz_v1_8 root...
Initializing IP model...
Loading device for application Rf_Device from file '6slx16.nph' in environment
/sw/xilinx/ise_12.4i/ISE_DS/ISE/.
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Creating ISE instantiation template for clk_wiz_v1_8...
Skipping Verilog instantiation template for clk_wiz_v1_8...
Configuring files for clk_wiz_v1_8 root...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Launching readme viewer...
Launched readme viewer.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'PipeCPU'.
Closed project file.
