#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: E:\App\Professional\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26200
#Hostname: LAPTOP-BODHT30J
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Fri Nov 21 11:07:04 2025
License checkout: fabric_ads from E:\App\Professional\PDS_2022.2-SP6.4\new_pds_F4A80DA47D72.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Analyzing module btn_deb_fix (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Analyzing module i2c_eeprom_test (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v successfully.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0001: Analyzing file E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v
I: Verilog-0002: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/project} E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v successfully.
I: Module "i2c_eeprom_test" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.478s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 24)] Elaborating module i2c_eeprom_test
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 37)] Elaborating instance u_btn_deb
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/btn_deb_fix.v(line number: 23)] Elaborating module btn_deb_fix
I: Module instance {i2c_eeprom_test/u_btn_deb} parameter value:
    BTN_WIDTH = 4'b0011
    BTN_DELAY = 20'b01111111111111111111
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 93)] Elaborating instance iic_dri
I: Verilog-0003: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {i2c_eeprom_test/iic_dri} parameter value:
    CLK_FRE = 27'b010111110101111000010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000101
    DEVICE_ID = 8'b10100000
    ADDR_BYTE = 2'b01
    LEN_WIDTH = 8'b00001000
    DATA_BYTE = 2'b01
W: Verilog-2019: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 85)] Width mismatch between port byte_len and signal bound to it for instantiated module iic_dri
I: Verilog-0004: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 119)] Elaborating instance iobuf
Executing : rtl-elaborate successfully. Time elapsed: 0.010s wall, 0.000s user + 0.016s system = 0.016s CPU (149.1%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.009s wall, 0.016s user + 0.000s system = 0.016s CPU (168.2%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.202s wall, 0.125s user + 0.062s system = 0.188s CPU (92.9%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (208.0%)

Start FSM inference.
I: FSM state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (99.7%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N139 (bmsWIDEMUX).
C: DRC-2021: [E:/User/Files/project_self/OPHW_25H/workspace/07_i2c_eeprom_test/design/i2c_eeprom_test.v(line number: 79)] The net byteover is un-driven, tie it to 0.
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.016s user + 0.000s system = 0.016s CPU (134.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Fri Nov 21 11:07:06 2025
Action compile: Peak memory pool usage is 137 MB
