****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-VAL
Date   : Wed May 13 14:59:17 2020
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)


Scenario           'func_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              7.21
Critical Path Slack:              -0.16
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.32
No. of Violating Paths:               3
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.52
Critical Path Slack:               1.38
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      0
Critical Path Length:              1.56
Critical Path Slack:               0.04
Critical Path Clk Period:          2.40
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     41
Critical Path Length:              5.00
Critical Path Slack:              -0.59
Critical Path Clk Period:          4.80
Total Negative Slack:            -40.63
No. of Violating Paths:             135
----------------------------------------

Scenario           'func_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              3.93
Critical Path Slack:              -0.00
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.00
No. of Violating Paths:               1
----------------------------------------

Scenario           'func_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:             -0.04
Total Hold Violation:             -0.19
No. of Hold Violations:               8
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'PCI_CLK'
----------------------------------------
Levels of Logic:                     35
Critical Path Length:              7.22
Critical Path Slack:              -0.22
Critical Path Clk Period:          7.50
Total Negative Slack:             -0.50
No. of Violating Paths:               4
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              2.53
Critical Path Slack:               1.33
Critical Path Clk Period:          7.50
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.45
Critical Path Slack:              -0.22
Critical Path Clk Period:          2.40
Total Negative Slack:             -0.34
No. of Violating Paths:              13
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     41
Critical Path Length:              5.00
Critical Path Slack:              -0.64
Critical Path Clk Period:          4.80
Total Negative Slack:            -48.53
No. of Violating Paths:             160
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              3.94
Critical Path Slack:              -0.04
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.16
No. of Violating Paths:              16
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Levels of Logic:                      2
Critical Path Length:              0.62
Critical Path Slack:              -0.01
Critical Path Clk Period:          4.10
Total Negative Slack:             -0.01
No. of Violating Paths:               2
----------------------------------------

Scenario           'test_worst'
Timing Path Group  'ate_clk'
----------------------------------------
Levels of Logic:                      7
Critical Path Length:              8.83
Critical Path Slack:               2.82
Critical Path Clk Period:         30.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'v_PCI_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_2x_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SDRAM_CLK'
----------------------------------------
Worst Hold Violation:             -0.04
Total Hold Violation:             -0.19
No. of Hold Violations:               8
----------------------------------------

Scenario           'test_best'
Timing Path Group  'SD_DDR_CLK'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'test_best'
Timing Path Group  'ate_clk'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             63
Hierarchical Port Count:           3800
Leaf Cell Count:                  46647
Buf/Inv Cell Count:                8463
Buf Cell Count:                    4108
Inv Cell Count:                    4355
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         41446
Sequential Cell Count:             5201
Macro Count:                         40
----------------------------------------


Area
----------------------------------------
Combinational Area:           110074.85
Noncombinational Area:         47118.81
Buf/Inv Area:                  21013.64
Total Buffer Area:             14379.72
Total Inverter Area:            6633.92
Macro/Black Box Area:         231744.78
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                         388938.44
Cell Area (netlist and physical only):       501932.64
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             49672
Nets with Violations:               309
Max Trans Violations:               101
Max Cap Violations:                 303
----------------------------------------

1
