Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Apps/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'cpu_resetn' has no actual or default value [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:21]
ERROR: [VRFC 10-3353] formal port 'btnc' has no actual or default value [D:/DESKTOPMA/CODE/Vivado/rndgen_2/rndgen_2.srcs/sources_1/new/top.vhd:22]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top_tb in library work failed.
