Two-stage pipelined data register