#
# Synplicity Verification Interface File
# Generated using Synplify-pro
#
# Copyright (c) 1996-2005 Synplicity, Inc.
# All rights reserved
#

# Set logfile options
vif_set_result_file  ga.vlf

# Set technology for TCL script
vif_set_technology -architecture FPGA -vendor Xilinx

# RTL and technology files
vif_add_file -original -vhdl -lib work ../../../vhd/arith_pkg.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/dhga_pkg.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/delay_regs.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/control_v5.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/crossover_v2.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/fit_calc.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/fit_eval_elite3.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/fix_elite.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/mutation_v2.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/obs.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/rng.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/selection.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/spram1.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/top.vhd
vif_add_file -original -vhdl -lib work ../../../vhd/top_fit_eval.vhd
vif_set_top_module -original -top ga
 
vif_add_library -translated $XILINX/verilog/verification/unisims
vif_add_library -translated $XILINX/verilog/verification/simprims
vif_add_file -translated -verilog ga.vm
vif_set_top_module -translated -top ga 
# Read FSM encoding
vif_set_fsm -fsm fsm_0
vif_set_fsmreg -original -fsm fsm_0 U11/notify_cnt_p[3:0]
vif_set_fsmreg -translated -fsm  fsm_0 U11/notify_cnt_p[5:0]
vif_set_state_map -fsm fsm_0 -original "0000" -translated "100000"
vif_set_state_map -fsm fsm_0 -original "0001" -translated "010000"
vif_set_state_map -fsm fsm_0 -original "0010" -translated "001000"
vif_set_state_map -fsm fsm_0 -original "0101" -translated "000100"
vif_set_state_map -fsm fsm_0 -original "0110" -translated "000010"
vif_set_state_map -fsm fsm_0 -original "0111" -translated "000001"
vif_set_fsm -fsm fsm_1
vif_set_fsmreg -original -fsm fsm_1 U11/sreg[8:0]
vif_set_fsmreg -translated -fsm  fsm_1 U11/sreg[2:0]
vif_set_state_map -fsm fsm_1 -original "000000001" -translated "000"
vif_set_state_map -fsm fsm_1 -original "000000010" -translated "001"
vif_set_state_map -fsm fsm_1 -original "000001000" -translated "011"
vif_set_state_map -fsm fsm_1 -original "000010000" -translated "010"
vif_set_state_map -fsm fsm_1 -original "000100000" -translated "110"
vif_set_state_map -fsm fsm_1 -original "001000000" -translated "111"
vif_set_state_map -fsm fsm_1 -original "010000000" -translated "101"
vif_set_state_map -fsm fsm_1 -original "100000000" -translated "100"

# Memory map points

# SRL map points

# Compiler constant registers
vif_set_constant -original 0 U4/U1/nParents[0]
vif_set_constant -original 0 U4/U1/nParents[1]
vif_set_constant -original 1 U4/U1/nParents[2]
vif_set_constant -original 1 U4/U1/nParents[3]
vif_set_constant -original 0 U4/U1/nParents[4]
vif_set_constant -original 0 U4/U1/nParents[5]
vif_set_constant -original 0 U4/U1/nParents[6]
vif_set_constant -original 0 U4/U1/nParents[7]
vif_set_constant -original 0 U4/U1/nParents[8]
vif_set_constant -original 0 U4/U1/nParents[9]
vif_set_constant -original 0 U4/U1/nParents[10]
vif_set_constant -original 0 U4/U1/nParents[11]
vif_set_constant -original 0 U4/U1/nParents[12]
vif_set_constant -original 0 U4/U1/nParents[13]
vif_set_constant -original 0 U4/U1/nParents[14]
vif_set_constant -original 0 U4/U1/nParents[15]
vif_set_constant -original 0 U4/U1/nParents[16]
vif_set_constant -original 0 U4/U1/nParents[17]
vif_set_constant -original 0 U4/U1/nParents[18]
vif_set_constant -original 0 U4/U1/nParents[19]
vif_set_constant -original 0 U4/U1/nParents[20]
vif_set_constant -original 0 U4/U1/nParents[21]
vif_set_constant -original 0 U4/U1/nParents[22]
vif_set_constant -original 0 U4/U1/nParents[23]
vif_set_constant -original 0 U4/U1/nParents[24]
vif_set_constant -original 0 U4/U1/nParents[25]
vif_set_constant -original 0 U4/U1/nParents[26]
vif_set_constant -original 0 U4/U1/nParents[27]
vif_set_constant -original 0 U4/U1/nParents[28]
vif_set_constant -original 0 U4/U1/nParents[29]
vif_set_constant -original 0 U4/U1/nParents[30]
vif_set_constant -original 0 U4/U1/nParents[31]
vif_set_constant -original 0 U4/U1/counter[31]
vif_set_constant -original 0 U4/U1/counter[1]
vif_set_constant -original 0 U4/U1/counter[2]
vif_set_constant -original 0 U4/U1/counter[3]
vif_set_constant -original 0 U4/U1/counter[4]
vif_set_constant -original 0 U4/U1/counter[5]
vif_set_constant -original 0 U4/U1/counter[6]
vif_set_constant -original 0 U4/U1/counter[7]
vif_set_constant -original 0 U4/U1/counter[8]
vif_set_constant -original 0 U4/U1/counter[9]
vif_set_constant -original 0 U4/U1/counter[10]
vif_set_constant -original 0 U4/U1/counter[11]
vif_set_constant -original 0 U4/U1/counter[12]
vif_set_constant -original 0 U4/U1/counter[13]
vif_set_constant -original 0 U4/U1/counter[14]
vif_set_constant -original 0 U4/U1/counter[15]
vif_set_constant -original 0 U4/U1/counter[16]
vif_set_constant -original 0 U4/U1/counter[17]
vif_set_constant -original 0 U4/U1/counter[18]
vif_set_constant -original 0 U4/U1/counter[19]
vif_set_constant -original 0 U4/U1/counter[20]
vif_set_constant -original 0 U4/U1/counter[21]
vif_set_constant -original 0 U4/U1/counter[22]
vif_set_constant -original 0 U4/U1/counter[23]
vif_set_constant -original 0 U4/U1/counter[24]
vif_set_constant -original 0 U4/U1/counter[25]
vif_set_constant -original 0 U4/U1/counter[26]
vif_set_constant -original 0 U4/U1/counter[27]
vif_set_constant -original 0 U4/U1/counter[28]
vif_set_constant -original 0 U4/U1/counter[29]
vif_set_constant -original 0 U4/U1/counter[30]
vif_set_constant -original 0 U4/U0/gene_scr[0]
vif_set_constant -original 0 U4/U0/gene_scr[9]
vif_set_constant -original 0 U4/U0/gene_scr[10]
vif_set_constant -original 0 U4/U0/gene_scr[11]
vif_set_constant -original 0 U4/U0/gene_scr[12]
vif_set_constant -original 0 U4/U0/gene_scr[13]
vif_set_constant -original 0 U4/U0/gene_scr[14]
vif_set_constant -original 0 U4/U0/gene_scr[15]
vif_set_constant -original 0 U4/U0/fit[0]
vif_set_constant -original 0 U4/U0/fit[9]
vif_set_constant -original 0 U4/U0/fit[10]
vif_set_constant -original 0 U4/U0/fit[11]
vif_set_constant -original 0 U4/U0/fit[12]
vif_set_constant -original 0 U4/U0/fit[13]
vif_set_constant -original 0 U4/U0/fit[14]
vif_set_constant -original 0 U4/U0/fit[15]
vif_set_constant -original 0 U4/U0/gene_score[0]
vif_set_constant -original 0 U4/U0/gene_score[9]
vif_set_constant -original 0 U4/U0/gene_score[10]
vif_set_constant -original 0 U4/U0/gene_score[11]
vif_set_constant -original 0 U4/U0/gene_score[12]
vif_set_constant -original 0 U4/U0/gene_score[13]
vif_set_constant -original 0 U4/U0/gene_score[14]
vif_set_constant -original 0 U4/U0/gene_score[15]
vif_set_constant -original 0 U11/cnt_parents[5]
vif_set_constant -original 0 U11/cnt_parents[6]
vif_set_constant -original 0 U11/cnt_parents[7]
vif_set_constant -original 0 U11/cnt_parents[8]
vif_set_constant -original 0 U11/cnt_parents[9]
vif_set_constant -original 0 U11/cnt_parents[10]
vif_set_constant -original 0 U11/cnt_parents[11]
vif_set_constant -original 0 U11/cnt_parents[12]
vif_set_constant -original 0 U11/cnt_parents[13]
vif_set_constant -original 0 U11/cnt_parents[14]
vif_set_constant -original 0 U11/cnt_parents[15]
vif_set_constant -original 0 U11/cnt_parents[16]
vif_set_constant -original 0 U11/cnt_parents[17]
vif_set_constant -original 0 U11/cnt_parents[18]
vif_set_constant -original 0 U11/cnt_parents[19]
vif_set_constant -original 0 U11/cnt_parents[20]
vif_set_constant -original 0 U11/cnt_parents[21]
vif_set_constant -original 0 U11/cnt_parents[22]
vif_set_constant -original 0 U11/cnt_parents[23]
vif_set_constant -original 0 U11/cnt_parents[24]
vif_set_constant -original 0 U11/cnt_parents[25]
vif_set_constant -original 0 U11/cnt_parents[26]
vif_set_constant -original 0 U11/cnt_parents[27]
vif_set_constant -original 0 U11/cnt_parents[28]
vif_set_constant -original 0 U11/cnt_parents[29]
vif_set_constant -original 0 U11/cnt_parents[30]
vif_set_constant -original 0 U11/cnt_parents[31]
vif_set_constant -original 0 U11/ga_fin
vif_set_constant -original 0 U11/count_gen_p1[0]
vif_set_constant -original 0 U11/count_gen_p1[1]
vif_set_constant -original 0 U11/count_gen_p1[2]
vif_set_constant -original 0 U11/count_gen_p1[3]
vif_set_constant -original 0 U11/incr[0]
vif_set_constant -original 0 U11/incr[1]
vif_set_constant -original 0 U11/incr[2]
vif_set_constant -original 0 U11/incr[3]
vif_set_constant -original 0 U11/count_offs_p1[3]
vif_set_constant -original 0 U7/mask[1]
vif_set_constant -original 0 U7/mask[2]
vif_set_constant -original 0 U7/mask[3]
vif_set_constant -original 0 U7/mask[4]
vif_set_constant -original 0 U7/mask[5]
vif_set_constant -original 0 U7/mask[6]
vif_set_constant -original 0 U7/mask[7]
vif_set_constant -original 0 U3/taps_array[4][1]
vif_set_constant -original 0 U3/taps_array[4][2]
vif_set_constant -original 0 U2/taps_array[6][1]
vif_set_constant -original 0 U2/taps_array[6][2]
vif_set_constant -original 0 U2/taps_array[6][3]
vif_set_constant -original 0 U2/taps_array[6][4]
vif_set_constant -original 0 U1/taps_array[16][0]
vif_set_constant -original 0 U1/taps_array[16][3]
vif_set_constant -original 0 U1/taps_array[16][5]
vif_set_constant -original 0 U1/taps_array[16][6]
vif_set_constant -original 0 U1/taps_array[16][7]
vif_set_constant -original 0 U1/taps_array[16][8]
vif_set_constant -original 0 U1/taps_array[16][9]
vif_set_constant -original 0 U1/taps_array[16][10]
vif_set_constant -original 0 U1/taps_array[16][11]
vif_set_constant -original 0 U1/taps_array[16][12]
vif_set_constant -original 0 U1/taps_array[16][13]
vif_set_constant -original 0 U1/taps_array[16][14]
vif_set_constant -original 0 U0/taps_array[8][0]
vif_set_constant -original 0 U0/taps_array[8][4]
vif_set_constant -original 0 U0/taps_array[8][5]
vif_set_constant -original 0 U0/taps_array[8][6]

# Compiler constant latches
vif_set_transparent -original 0 U4/U0/gene_scr[0]
vif_set_transparent -original 0 U4/U0/gene_scr[9]
vif_set_transparent -original 0 U4/U0/gene_scr[10]
vif_set_transparent -original 0 U4/U0/gene_scr[11]
vif_set_transparent -original 0 U4/U0/gene_scr[12]
vif_set_transparent -original 0 U4/U0/gene_scr[13]
vif_set_transparent -original 0 U4/U0/gene_scr[14]
vif_set_transparent -original 0 U4/U0/gene_scr[15]
vif_set_transparent -original 0 U4/U0/fit[0]
vif_set_transparent -original 0 U4/U0/fit[9]
vif_set_transparent -original 0 U4/U0/fit[10]
vif_set_transparent -original 0 U4/U0/fit[11]
vif_set_transparent -original 0 U4/U0/fit[12]
vif_set_transparent -original 0 U4/U0/fit[13]
vif_set_transparent -original 0 U4/U0/fit[14]
vif_set_transparent -original 0 U4/U0/fit[15]
vif_set_transparent -original 0 U11/cnt_parents[5]
vif_set_transparent -original 0 U11/cnt_parents[6]
vif_set_transparent -original 0 U11/cnt_parents[7]
vif_set_transparent -original 0 U11/cnt_parents[8]
vif_set_transparent -original 0 U11/cnt_parents[9]
vif_set_transparent -original 0 U11/cnt_parents[10]
vif_set_transparent -original 0 U11/cnt_parents[11]
vif_set_transparent -original 0 U11/cnt_parents[12]
vif_set_transparent -original 0 U11/cnt_parents[13]
vif_set_transparent -original 0 U11/cnt_parents[14]
vif_set_transparent -original 0 U11/cnt_parents[15]
vif_set_transparent -original 0 U11/cnt_parents[16]
vif_set_transparent -original 0 U11/cnt_parents[17]
vif_set_transparent -original 0 U11/cnt_parents[18]
vif_set_transparent -original 0 U11/cnt_parents[19]
vif_set_transparent -original 0 U11/cnt_parents[20]
vif_set_transparent -original 0 U11/cnt_parents[21]
vif_set_transparent -original 0 U11/cnt_parents[22]
vif_set_transparent -original 0 U11/cnt_parents[23]
vif_set_transparent -original 0 U11/cnt_parents[24]
vif_set_transparent -original 0 U11/cnt_parents[25]
vif_set_transparent -original 0 U11/cnt_parents[26]
vif_set_transparent -original 0 U11/cnt_parents[27]
vif_set_transparent -original 0 U11/cnt_parents[28]
vif_set_transparent -original 0 U11/cnt_parents[29]
vif_set_transparent -original 0 U11/cnt_parents[30]
vif_set_transparent -original 0 U11/cnt_parents[31]
vif_set_transparent -original 0 U7/mask[1]
vif_set_transparent -original 0 U7/mask[2]
vif_set_transparent -original 0 U7/mask[3]
vif_set_transparent -original 0 U7/mask[4]
vif_set_transparent -original 0 U7/mask[5]
vif_set_transparent -original 0 U7/mask[6]
vif_set_transparent -original 0 U7/mask[7]

# Compiler RTL sequential redundancies

# RTL sequential redundancies
vif_set_merge -original  U4/U0/gene_score[8] U4/U0/gene_score[8]
vif_set_merge -original  U4/U0/gene_score[7] U4/U0/gene_score[7]
vif_set_merge -original  U4/U0/gene_score[6] U4/U0/gene_score[6]
vif_set_merge -original  U4/U0/gene_score[5] U4/U0/gene_score[5]
vif_set_merge -original  U4/U0/gene_score[4] U4/U0/gene_score[4]
vif_set_merge -original  U4/U0/gene_score[3] U4/U0/gene_score[3]
vif_set_merge -original  U4/U0/gene_score[2] U4/U0/gene_score[2]
vif_set_merge -original  U4/U0/gene_score[1] U4/U0/gene_score[1]
vif_set_merge -original  U4/U0/gene_scr[23] U4/U0/fit[23]
vif_set_merge -original  U4/U0/gene_scr[23] U4/U0/gene_scr[23]
vif_set_merge -original  U4/U0/gene_scr[22] U4/U0/fit[22]
vif_set_merge -original  U4/U0/gene_scr[22] U4/U0/gene_scr[22]
vif_set_merge -original  U4/U0/gene_scr[21] U4/U0/fit[21]
vif_set_merge -original  U4/U0/gene_scr[21] U4/U0/gene_scr[21]
vif_set_merge -original  U4/U0/gene_scr[20] U4/U0/fit[20]
vif_set_merge -original  U4/U0/gene_scr[20] U4/U0/gene_scr[20]
vif_set_merge -original  U4/U0/gene_scr[19] U4/U0/fit[19]
vif_set_merge -original  U4/U0/gene_scr[19] U4/U0/gene_scr[19]
vif_set_merge -original  U4/U0/gene_scr[18] U4/U0/fit[18]
vif_set_merge -original  U4/U0/gene_scr[18] U4/U0/gene_scr[18]
vif_set_merge -original  U4/U0/gene_scr[17] U4/U0/fit[17]
vif_set_merge -original  U4/U0/gene_scr[17] U4/U0/gene_scr[17]
vif_set_merge -original  U4/U0/gene_scr[16] U4/U0/fit[16]
vif_set_merge -original  U4/U0/gene_scr[16] U4/U0/gene_scr[16]
vif_set_merge -original  U4/U1/temp2[0][15] U4/U1/temp1[1][15]
vif_set_merge -original  U4/U1/temp2[0][14] U4/U1/temp1[1][14]
vif_set_merge -original  U4/U1/temp2[0][13] U4/U1/temp1[1][13]
vif_set_merge -original  U4/U1/temp2[0][12] U4/U1/temp1[1][12]
vif_set_merge -original  U4/U1/temp2[0][11] U4/U1/temp1[1][11]
vif_set_merge -original  U4/U1/temp2[0][10] U4/U1/temp1[1][10]
vif_set_merge -original  U4/U1/temp2[0][9] U4/U1/temp1[1][9]
vif_set_merge -original  U4/U1/temp2[0][8] U4/U1/temp1[1][8]
vif_set_merge -original  U4/U1/temp2[0][7] U4/U1/temp1[1][7]
vif_set_merge -original  U4/U1/temp2[0][6] U4/U1/temp1[1][6]
vif_set_merge -original  U4/U1/temp2[0][5] U4/U1/temp1[1][5]
vif_set_merge -original  U4/U1/temp2[0][4] U4/U1/temp1[1][4]
vif_set_merge -original  U4/U1/temp2[0][3] U4/U1/temp1[1][3]
vif_set_merge -original  U4/U1/temp2[0][2] U4/U1/temp1[1][2]
vif_set_merge -original  U4/U1/temp2[0][1] U4/U1/temp1[1][1]
vif_set_merge -original  U4/U1/temp2[0][0] U4/U1/temp1[1][0]
vif_set_merge -original  U4/U1/temp_indexs_2[0][1] U4/U1/temp_indexs_1[1][1]
vif_set_merge -original  U4/U1/temp_indexs_2[0][0] U4/U1/temp_indexs_1[1][0]
vif_set_merge -original  U9/data[0][23] U9/data[0][8]
vif_set_merge -original  U9/data[0][22] U9/data[0][7]
vif_set_merge -original  U9/data[0][21] U9/data[0][6]
vif_set_merge -original  U9/data[0][20] U9/data[0][5]
vif_set_merge -original  U9/data[0][19] U9/data[0][4]
vif_set_merge -original  U9/data[0][18] U9/data[0][3]
vif_set_merge -original  U9/data[0][17] U9/data[0][2]
vif_set_merge -original  U9/data[0][16] U9/data[0][1]
vif_set_merge -original  U9/data[1][23] U9/data[1][8]
vif_set_merge -original  U9/data[1][22] U9/data[1][7]
vif_set_merge -original  U9/data[1][21] U9/data[1][6]
vif_set_merge -original  U9/data[1][20] U9/data[1][5]
vif_set_merge -original  U9/data[1][19] U9/data[1][4]
vif_set_merge -original  U9/data[1][18] U9/data[1][3]
vif_set_merge -original  U9/data[1][17] U9/data[1][2]
vif_set_merge -original  U9/data[1][16] U9/data[1][1]
vif_set_merge -original  U9/data[2][23] U9/data[2][8]
vif_set_merge -original  U9/data[2][22] U9/data[2][7]
vif_set_merge -original  U9/data[2][21] U9/data[2][6]
vif_set_merge -original  U9/data[2][20] U9/data[2][5]
vif_set_merge -original  U9/data[2][19] U9/data[2][4]
vif_set_merge -original  U9/data[2][18] U9/data[2][3]
vif_set_merge -original  U9/data[2][17] U9/data[2][2]
vif_set_merge -original  U9/data[2][16] U9/data[2][1]
vif_set_merge -original  U9/data[3][23] U9/data[3][8]
vif_set_merge -original  U9/data[3][22] U9/data[3][7]
vif_set_merge -original  U9/data[3][21] U9/data[3][6]
vif_set_merge -original  U9/data[3][20] U9/data[3][5]
vif_set_merge -original  U9/data[3][19] U9/data[3][4]
vif_set_merge -original  U9/data[3][18] U9/data[3][3]
vif_set_merge -original  U9/data[3][17] U9/data[3][2]
vif_set_merge -original  U9/data[3][16] U9/data[3][1]

# Technology sequential redundancies
vif_set_equiv -translated U2/parallel_out_1_Z[5] U2/parallel_out_1_fast_Z[5]
vif_set_equiv -translated U2/parallel_out_1_Z[2] U2/parallel_out_1_fast_Z[2]
vif_set_equiv -translated U2/parallel_out_1_Z[1] U2/parallel_out_1_fast_Z[1]
vif_set_equiv -translated U2/parallel_out_1_Z[3] U2/parallel_out_1_fast_Z[3]
vif_set_equiv -translated U2/parallel_out_1_Z[4] U2/parallel_out_1_4_rep1_Z
vif_set_equiv -translated U2/parallel_out_1_Z[4] U2/parallel_out_1_fast_Z[4]
vif_set_equiv -translated U2/parallel_out_1_Z[0] U2/parallel_out_1_fast_Z[0]

# Inversion map points

# Port mappping and directions

# Black box mapping


# Other sequential cells, including multidimensional arrays
vif_set_map_point -register -original U12/case1/iwidth/7/ilatency/0/idin/intern[0][7] -translated U12/case1.iwidth.7.ilatency.0.idin.intern_0_Z[7]
vif_set_map_point -register -original U12/case1/iwidth/6/ilatency/0/idin/intern[0][6] -translated U12/case1.iwidth.6.ilatency.0.idin.intern_0_Z[6]
vif_set_map_point -register -original U12/case1/iwidth/5/ilatency/0/idin/intern[0][5] -translated U12/case1.iwidth.5.ilatency.0.idin.intern_0_Z[5]
vif_set_map_point -register -original U12/case1/iwidth/4/ilatency/0/idin/intern[0][4] -translated U12/case1.iwidth.4.ilatency.0.idin.intern_0_Z[4]
vif_set_map_point -register -original U12/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U12/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U12/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U12/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U12/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U12/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U12/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U12/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U13/case1/iwidth/6/ilatency/0/idin/intern[0][6] -translated U13/case1.iwidth.6.ilatency.0.idin.intern_0_Z[6]
vif_set_map_point -register -original U13/case1/iwidth/5/ilatency/0/idin/intern[0][5] -translated U13/case1.iwidth.5.ilatency.0.idin.intern_0_Z[5]
vif_set_map_point -register -original U13/case1/iwidth/4/ilatency/0/idin/intern[0][4] -translated U13/case1.iwidth.4.ilatency.0.idin.intern_0_Z[4]
vif_set_map_point -register -original U13/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U13/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U13/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U13/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U13/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U13/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U13/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U13/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U13/case1/iwidth/15/ilatency/0/idin/intern[0][15] -translated U13/case1.iwidth.15.ilatency.0.idin.intern_0_Z[15]
vif_set_map_point -register -original U13/case1/iwidth/14/ilatency/0/idin/intern[0][14] -translated U13/case1.iwidth.14.ilatency.0.idin.intern_0_Z[14]
vif_set_map_point -register -original U13/case1/iwidth/13/ilatency/0/idin/intern[0][13] -translated U13/case1.iwidth.13.ilatency.0.idin.intern_0_Z[13]
vif_set_map_point -register -original U13/case1/iwidth/12/ilatency/0/idin/intern[0][12] -translated U13/case1.iwidth.12.ilatency.0.idin.intern_0_Z[12]
vif_set_map_point -register -original U13/case1/iwidth/11/ilatency/0/idin/intern[0][11] -translated U13/case1.iwidth.11.ilatency.0.idin.intern_0_Z[11]
vif_set_map_point -register -original U13/case1/iwidth/10/ilatency/0/idin/intern[0][10] -translated U13/case1.iwidth.10.ilatency.0.idin.intern_0_Z[10]
vif_set_map_point -register -original U13/case1/iwidth/9/ilatency/0/idin/intern[0][9] -translated U13/case1.iwidth.9.ilatency.0.idin.intern_0_Z[9]
vif_set_map_point -register -original U13/case1/iwidth/8/ilatency/0/idin/intern[0][8] -translated U13/case1.iwidth.8.ilatency.0.idin.intern_0_Z[8]
vif_set_map_point -register -original U13/case1/iwidth/7/ilatency/0/idin/intern[0][7] -translated U13/case1.iwidth.7.ilatency.0.idin.intern_0_Z[7]
vif_set_map_point -register -original U14/case1/iwidth/5/ilatency/0/idin/intern[0][5] -translated U14/case1.iwidth.5.ilatency.0.idin.intern_0_Z[5]
vif_set_map_point -register -original U14/case1/iwidth/4/ilatency/0/idin/intern[0][4] -translated U14/case1.iwidth.4.ilatency.0.idin.intern_0_Z[4]
vif_set_map_point -register -original U14/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U14/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U14/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U14/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U14/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U14/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U14/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U14/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U14/case1/iwidth/7/ilatency/0/idin/intern[0][7] -translated U14/case1.iwidth.7.ilatency.0.idin.intern_0_Z[7]
vif_set_map_point -register -original U14/case1/iwidth/6/ilatency/0/idin/intern[0][6] -translated U14/case1.iwidth.6.ilatency.0.idin.intern_0_Z[6]
vif_set_map_point -register -original U15/case1/iwidth/12/ilatency/0/idin/intern[0][12] -translated U15/case1.iwidth.12.ilatency.0.idin.intern_0_Z[12]
vif_set_map_point -register -original U15/case1/iwidth/11/ilatency/0/idin/intern[0][11] -translated U15/case1.iwidth.11.ilatency.0.idin.intern_0_Z[11]
vif_set_map_point -register -original U15/case1/iwidth/10/ilatency/0/idin/intern[0][10] -translated U15/case1.iwidth.10.ilatency.0.idin.intern_0_Z[10]
vif_set_map_point -register -original U15/case1/iwidth/9/ilatency/0/idin/intern[0][9] -translated U15/case1.iwidth.9.ilatency.0.idin.intern_0_Z[9]
vif_set_map_point -register -original U15/case1/iwidth/8/ilatency/0/idin/intern[0][8] -translated U15/case1.iwidth.8.ilatency.0.idin.intern_0_Z[8]
vif_set_map_point -register -original U15/case1/iwidth/7/ilatency/0/idin/intern[0][7] -translated U15/case1.iwidth.7.ilatency.0.idin.intern_0_Z[7]
vif_set_map_point -register -original U15/case1/iwidth/6/ilatency/0/idin/intern[0][6] -translated U15/case1.iwidth.6.ilatency.0.idin.intern_0_Z[6]
vif_set_map_point -register -original U15/case1/iwidth/5/ilatency/0/idin/intern[0][5] -translated U15/case1.iwidth.5.ilatency.0.idin.intern_0_Z[5]
vif_set_map_point -register -original U15/case1/iwidth/4/ilatency/0/idin/intern[0][4] -translated U15/case1.iwidth.4.ilatency.0.idin.intern_0_Z[4]
vif_set_map_point -register -original U15/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U15/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U15/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U15/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U15/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U15/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U15/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U15/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U15/case1/iwidth/15/ilatency/0/idin/intern[0][15] -translated U15/case1.iwidth.15.ilatency.0.idin.intern_0_Z[15]
vif_set_map_point -register -original U15/case1/iwidth/14/ilatency/0/idin/intern[0][14] -translated U15/case1.iwidth.14.ilatency.0.idin.intern_0_Z[14]
vif_set_map_point -register -original U15/case1/iwidth/13/ilatency/0/idin/intern[0][13] -translated U15/case1.iwidth.13.ilatency.0.idin.intern_0_Z[13]
vif_set_map_point -register -original U16/case1/iwidth/5/ilatency/0/idin/intern[0][5] -translated U16/case1.iwidth.5.ilatency.0.idin.intern_0_Z[5]
vif_set_map_point -register -original U16/case1/iwidth/4/ilatency/0/idin/intern[0][4] -translated U16/case1.iwidth.4.ilatency.0.idin.intern_0_Z[4]
vif_set_map_point -register -original U16/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U16/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U16/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U16/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U16/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U16/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U16/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U16/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U17/case1/iwidth/3/ilatency/0/idin/intern[0][3] -translated U17/case1.iwidth.3.ilatency.0.idin.intern_0_Z[3]
vif_set_map_point -register -original U17/case1/iwidth/2/ilatency/0/idin/intern[0][2] -translated U17/case1.iwidth.2.ilatency.0.idin.intern_0_Z[2]
vif_set_map_point -register -original U17/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U17/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U17/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U17/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U18/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U18/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U18/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U18/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -register -original U19/case1/iwidth/1/ilatency/0/idin/intern[0][1] -translated U19/case1.iwidth.1.ilatency.0.idin.intern_0_Z[1]
vif_set_map_point -register -original U19/case1/iwidth/0/ilatency/0/idin/intern[0][0] -translated U19/case1.iwidth.0.ilatency.0.idin.intern_0_Z[0]
vif_set_map_point -latch -original U5/rd -translated U5/rd_1_Z
vif_set_map_point -latch -original U11/index[4] -translated U11/index_1_Z[4]
vif_set_map_point -latch -original U11/index[2] -translated U11/index_1_Z[2]
vif_set_map_point -latch -original U11/index[1] -translated U11/index_1_Z[1]
vif_set_map_point -latch -original U11/index[0] -translated U11/index_1_Z[0]

# Constant Registers
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U9/data_out_cl[23]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_constant -original -1 U10/data_out_cl[7]
vif_set_transparent -original 0 U11/index[3]
vif_set_constant -original 0 ga_fin

# Retimed Registers
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[1] -translated U0/LFSR.lfsr_reg_Z[1]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[0] -translated U0/LFSR.lfsr_reg_Z[0]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[7] -translated U0/LFSR.lfsr_reg_Z[7]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[6] -translated U0/LFSR.lfsr_reg_Z[6]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[5] -translated U0/LFSR.lfsr_reg_Z[5]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[4] -translated U0/LFSR.lfsr_reg_Z[4]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[3] -translated U0/LFSR.lfsr_reg_Z[3]
vif_set_sequential_verify -retimed -register -original U0/LFSR/lfsr_reg[2] -translated U0/LFSR.lfsr_reg_Z[2]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[1] -translated U0/parallel_out_1_Z[1]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[0] -translated U0/parallel_out_1_Z[0]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[7] -translated U0/parallel_out_1_Z[7]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[6] -translated U0/parallel_out_1_Z[6]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[5] -translated U0/parallel_out_1_Z[5]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[4] -translated U0/parallel_out_1_Z[4]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[3] -translated U0/parallel_out_1_Z[3]
vif_set_sequential_verify -retimed -register -original U0/parallel_out[2] -translated U0/parallel_out_1_Z[2]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[1] -translated U1/LFSR.lfsr_reg_Z[1]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[0] -translated U1/LFSR.lfsr_reg_Z[0]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[15] -translated U1/LFSR.lfsr_reg_Z[15]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[14] -translated U1/LFSR.lfsr_reg_Z[14]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[13] -translated U1/LFSR.lfsr_reg_Z[13]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[12] -translated U1/LFSR.lfsr_reg_Z[12]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[11] -translated U1/LFSR.lfsr_reg_Z[11]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[10] -translated U1/LFSR.lfsr_reg_Z[10]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[9] -translated U1/LFSR.lfsr_reg_Z[9]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[8] -translated U1/LFSR.lfsr_reg_Z[8]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[7] -translated U1/LFSR.lfsr_reg_Z[7]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[6] -translated U1/LFSR.lfsr_reg_Z[6]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[4] -translated U1/LFSR.lfsr_reg_Z[4]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[5] -translated U1/LFSR.lfsr_reg_Z[5]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[3] -translated U1/LFSR.lfsr_reg_Z[3]
vif_set_sequential_verify -retimed -register -original U1/LFSR/lfsr_reg[2] -translated U1/LFSR.lfsr_reg_Z[2]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[14] -translated U1/parallel_out_1_Z[14]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[13] -translated U1/parallel_out_1_Z[13]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[12] -translated U1/parallel_out_1_Z[12]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[11] -translated U1/parallel_out_1_Z[11]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[10] -translated U1/parallel_out_1_Z[10]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[9] -translated U1/parallel_out_1_Z[9]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[8] -translated U1/parallel_out_1_Z[8]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[7] -translated U1/parallel_out_1_Z[7]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[6] -translated U1/parallel_out_1_Z[6]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[4] -translated U1/parallel_out_1_Z[4]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[5] -translated U1/parallel_out_1_Z[5]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[3] -translated U1/parallel_out_1_Z[3]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[2] -translated U1/parallel_out_1_Z[2]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[1] -translated U1/parallel_out_1_Z[1]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[0] -translated U1/parallel_out_1_Z[0]
vif_set_sequential_verify -retimed -register -original U1/parallel_out[15] -translated U1/parallel_out_1_Z[15]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[0] -translated U2/LFSR.lfsr_reg_Z[0]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[5] -translated U2/LFSR.lfsr_reg_Z[5]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[4] -translated U2/LFSR.lfsr_reg_Z[4]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[3] -translated U2/LFSR.lfsr_reg_Z[3]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[2] -translated U2/LFSR.lfsr_reg_Z[2]
vif_set_sequential_verify -retimed -register -original U2/LFSR/lfsr_reg[1] -translated U2/LFSR.lfsr_reg_Z[1]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[5] -translated U2/parallel_out_1_fast_Z[5]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[2] -translated U2/parallel_out_1_fast_Z[2]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[1] -translated U2/parallel_out_1_fast_Z[1]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[3] -translated U2/parallel_out_1_fast_Z[3]
vif_set_sequential_verify -retimed -register -original U2/parallel_out -translated U2/parallel_out_1_4_rep1_Z
vif_set_sequential_verify -retimed -register -original U2/parallel_out[4] -translated U2/parallel_out_1_fast_Z[4]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[0] -translated U2/parallel_out_1_fast_Z[0]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[0] -translated U2/parallel_out_1_Z[0]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[5] -translated U2/parallel_out_1_Z[5]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[4] -translated U2/parallel_out_1_Z[4]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[3] -translated U2/parallel_out_1_Z[3]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[2] -translated U2/parallel_out_1_Z[2]
vif_set_sequential_verify -retimed -register -original U2/parallel_out[1] -translated U2/parallel_out_1_Z[1]
vif_set_sequential_verify -retimed -register -original U3/LFSR/lfsr_reg[0] -translated U3/LFSR.lfsr_reg_Z[0]
vif_set_sequential_verify -retimed -register -original U3/LFSR/lfsr_reg[3] -translated U3/LFSR.lfsr_reg_Z[3]
vif_set_sequential_verify -retimed -register -original U3/LFSR/lfsr_reg[2] -translated U3/LFSR.lfsr_reg_Z[2]
vif_set_sequential_verify -retimed -register -original U3/LFSR/lfsr_reg[1] -translated U3/LFSR.lfsr_reg_Z[1]
vif_set_sequential_verify -retimed -register -original U3/parallel_out[3] -translated U3/parallel_out_1_Z[3]
vif_set_sequential_verify -retimed -register -original U3/parallel_out[2] -translated U3/parallel_out_1_Z[2]
vif_set_sequential_verify -retimed -register -original U3/parallel_out[1] -translated U3/parallel_out_1_Z[1]
vif_set_sequential_verify -retimed -register -original U3/parallel_out[0] -translated U3/parallel_out_1_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U0/LFSR/lfsr_reg -translated U4/U0/sum_p_ret_Z
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[8] -translated U4/U0/gene_score_1_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[7] -translated U4/U0/gene_score_1_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[6] -translated U4/U0/gene_score_1_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[5] -translated U4/U0/gene_score_1_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[4] -translated U4/U0/gene_score_1_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[3] -translated U4/U0/gene_score_1_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[2] -translated U4/U0/gene_score_1_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U0/gene_score[1] -translated U4/U0/gene_score_1_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U0/done_p -translated U4/U0/done_p_Z
vif_set_sequential_verify -retimed -register -original U4/U0/ready_out -translated U4/U0/ready_out_Z
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/sum_p_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/count_parents_p1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/count_parents_p1_ret_Z
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/sum_p_ret_Z
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[18] -translated U4/U1/fit_sum_1_Z[18]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[18] -translated U4/U1/fit_sum_0_Z[18]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[18] -translated U4/U1/sum_p_1_Z[18]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[18] -translated U4/U1/sum_p_0_Z[18]
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/counter_ret_2_Z
vif_set_sequential_verify -retimed -register -original U4/U1/fix_sum/LFSR/lfsr_reg -translated U4/U1/fix_sum.cont2_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/counter_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/counter_ret_4_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/counter_ret_Z
vif_set_sequential_verify -retimed -register -original U4/U1/LFSR/lfsr_reg -translated U4/U1/notify_cnt_p_ret_Z
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[16] -translated U4/U1/fit_sum_Z[16]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[16] -translated U4/U1/sum_p_Z[16]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_1_ret_35_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_0_ret_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_1_ret_35_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_0_ret_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_1_ret_35_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_0_ret_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_1_ret_35_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_0_ret_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_1_ret_35_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_0_ret_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_1_ret_35_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_0_ret_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_1_ret_35_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_0_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_1_ret_35_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_0_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[17] -translated U4/U1/fit_sum_Z[17]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[15] -translated U4/U1/sum_p_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[14] -translated U4/U1/sum_p_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[13] -translated U4/U1/sum_p_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[12] -translated U4/U1/sum_p_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[11] -translated U4/U1/sum_p_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[10] -translated U4/U1/sum_p_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[9] -translated U4/U1/sum_p_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[8] -translated U4/U1/sum_p_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[7] -translated U4/U1/sum_p_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[6] -translated U4/U1/sum_p_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[5] -translated U4/U1/sum_p_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[4] -translated U4/U1/sum_p_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[3] -translated U4/U1/sum_p_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[2] -translated U4/U1/sum_p_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[1] -translated U4/U1/sum_p_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/sum_p[0] -translated U4/U1/sum_p_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[15] -translated U4/U1/fit_sum_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[14] -translated U4/U1/fit_sum_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[13] -translated U4/U1/fit_sum_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[12] -translated U4/U1/fit_sum_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[11] -translated U4/U1/fit_sum_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[10] -translated U4/U1/fit_sum_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[9] -translated U4/U1/fit_sum_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[8] -translated U4/U1/fit_sum_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[7] -translated U4/U1/fit_sum_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[6] -translated U4/U1/fit_sum_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[5] -translated U4/U1/fit_sum_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[4] -translated U4/U1/fit_sum_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[3] -translated U4/U1/fit_sum_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[2] -translated U4/U1/fit_sum_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[1] -translated U4/U1/fit_sum_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/fit_sum[0] -translated U4/U1/fit_sum_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/cont2_ret_3_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/cont2_ret_2_Z
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][15] -translated U4/U1/temp2_0_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][14] -translated U4/U1/temp2_0_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][13] -translated U4/U1/temp2_0_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][12] -translated U4/U1/temp2_0_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][11] -translated U4/U1/temp2_0_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][10] -translated U4/U1/temp2_0_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][9] -translated U4/U1/temp2_0_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][8] -translated U4/U1/temp2_0_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][7] -translated U4/U1/temp2_0_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][6] -translated U4/U1/temp2_0_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][5] -translated U4/U1/temp2_0_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][4] -translated U4/U1/temp2_0_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][3] -translated U4/U1/temp2_0_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][2] -translated U4/U1/temp2_0_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][1] -translated U4/U1/temp2_0_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[0][0] -translated U4/U1/temp2_0_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/temp_indexs_2[0][1] -translated U4/U1/temp_indexs_2_0_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/temp_indexs_2[0][0] -translated U4/U1/temp_indexs_2_0_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/cont -translated U4/U1/cont_Z
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][15] -translated U4/U1/best_fit_prev_gen_0_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][14] -translated U4/U1/best_fit_prev_gen_0_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][13] -translated U4/U1/best_fit_prev_gen_0_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][12] -translated U4/U1/best_fit_prev_gen_0_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][11] -translated U4/U1/best_fit_prev_gen_0_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][10] -translated U4/U1/best_fit_prev_gen_0_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][9] -translated U4/U1/best_fit_prev_gen_0_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][8] -translated U4/U1/best_fit_prev_gen_0_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][7] -translated U4/U1/best_fit_prev_gen_0_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][6] -translated U4/U1/best_fit_prev_gen_0_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][5] -translated U4/U1/best_fit_prev_gen_0_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][4] -translated U4/U1/best_fit_prev_gen_0_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][3] -translated U4/U1/best_fit_prev_gen_0_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][2] -translated U4/U1/best_fit_prev_gen_0_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][1] -translated U4/U1/best_fit_prev_gen_0_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/best_fit_prev_gen[0][0] -translated U4/U1/best_fit_prev_gen_0_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[15] -translated U4/U1/max_fit_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[14] -translated U4/U1/max_fit_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[13] -translated U4/U1/max_fit_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[12] -translated U4/U1/max_fit_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[11] -translated U4/U1/max_fit_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[10] -translated U4/U1/max_fit_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[9] -translated U4/U1/max_fit_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[8] -translated U4/U1/max_fit_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[7] -translated U4/U1/max_fit_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[6] -translated U4/U1/max_fit_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[5] -translated U4/U1/max_fit_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[4] -translated U4/U1/max_fit_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[3] -translated U4/U1/max_fit_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[2] -translated U4/U1/max_fit_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[1] -translated U4/U1/max_fit_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/max_fit[0] -translated U4/U1/max_fit_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][15] -translated U4/U1/temp2_1_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][14] -translated U4/U1/temp2_1_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][13] -translated U4/U1/temp2_1_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][12] -translated U4/U1/temp2_1_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][11] -translated U4/U1/temp2_1_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][10] -translated U4/U1/temp2_1_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][9] -translated U4/U1/temp2_1_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][8] -translated U4/U1/temp2_1_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][7] -translated U4/U1/temp2_1_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][6] -translated U4/U1/temp2_1_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][5] -translated U4/U1/temp2_1_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][4] -translated U4/U1/temp2_1_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][3] -translated U4/U1/temp2_1_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][2] -translated U4/U1/temp2_1_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][1] -translated U4/U1/temp2_1_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/temp2[1][0] -translated U4/U1/temp2_1_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[15] -translated U4/U1/best_fit_1_ret_18_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[14] -translated U4/U1/best_fit_1_ret_18_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[13] -translated U4/U1/best_fit_1_ret_18_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[12] -translated U4/U1/best_fit_1_ret_18_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[11] -translated U4/U1/best_fit_1_ret_18_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[10] -translated U4/U1/best_fit_1_ret_18_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[9] -translated U4/U1/best_fit_1_ret_18_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[8] -translated U4/U1/best_fit_1_ret_18_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_1_ret_18_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_1_ret_18_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_1_ret_18_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_1_ret_18_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_1_ret_18_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_1_ret_18_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_1_ret_18_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_1_ret_18_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[15] -translated U4/U1/best_fit_1_ret_1_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[14] -translated U4/U1/best_fit_1_ret_1_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[13] -translated U4/U1/best_fit_1_ret_1_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[12] -translated U4/U1/best_fit_1_ret_1_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[11] -translated U4/U1/best_fit_1_ret_1_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[10] -translated U4/U1/best_fit_1_ret_1_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[9] -translated U4/U1/best_fit_1_ret_1_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[8] -translated U4/U1/best_fit_1_ret_1_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_1_ret_1_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_1_ret_1_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_1_ret_1_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_1_ret_1_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_1_ret_1_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_1_ret_1_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_1_ret_1_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_1_ret_1_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/elite_offs_0_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/elite_offs_0_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_prev_gen_1_ret_16_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1[15] -translated U4/U1/best_fit_prev_gen_1_ret_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[14] -translated U4/U1/best_fit_prev_gen_1_ret_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[13] -translated U4/U1/best_fit_prev_gen_1_ret_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[12] -translated U4/U1/best_fit_prev_gen_1_ret_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[11] -translated U4/U1/best_fit_prev_gen_1_ret_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[10] -translated U4/U1/best_fit_prev_gen_1_ret_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[9] -translated U4/U1/best_fit_prev_gen_1_ret_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[8] -translated U4/U1/best_fit_prev_gen_1_ret_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_prev_gen_1_ret_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_prev_gen_1_ret_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_prev_gen_1_ret_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_prev_gen_1_ret_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_prev_gen_1_ret_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_prev_gen_1_ret_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_prev_gen_1_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_prev_gen_1_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/elite_indexs_0_ret_32_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/elite_indexs_0_ret_32_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/elite_indexs_0_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/elite_indexs_0_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_0_ret_24_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_0_ret_25_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1[15] -translated U4/U1/best_fit_0_ret_8_Z[15]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[14] -translated U4/U1/best_fit_0_ret_8_Z[14]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[13] -translated U4/U1/best_fit_0_ret_8_Z[13]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[12] -translated U4/U1/best_fit_0_ret_8_Z[12]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[11] -translated U4/U1/best_fit_0_ret_8_Z[11]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[10] -translated U4/U1/best_fit_0_ret_8_Z[10]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[9] -translated U4/U1/best_fit_0_ret_8_Z[9]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[8] -translated U4/U1/best_fit_0_ret_8_Z[8]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[7] -translated U4/U1/best_fit_0_ret_8_Z[7]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[6] -translated U4/U1/best_fit_0_ret_8_Z[6]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[5] -translated U4/U1/best_fit_0_ret_8_Z[5]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[4] -translated U4/U1/best_fit_0_ret_8_Z[4]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[3] -translated U4/U1/best_fit_0_ret_8_Z[3]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[2] -translated U4/U1/best_fit_0_ret_8_Z[2]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[1] -translated U4/U1/best_fit_0_ret_8_Z[1]
vif_set_sequential_verify -retimed -register -original U4/U1/U1[0] -translated U4/U1/best_fit_0_ret_8_Z[0]
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_12_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_13_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_14_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_15_Z
vif_set_sequential_verify -retimed -register -original U4/U1/U1 -translated U4/U1/best_fit_1_ret_16_Z
vif_set_sequential_verify -retimed -register -original U4/U1/loop1/U1 -translated U4/U1/loop1.best_fit_1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U4/U1/loop1/U1 -translated U4/U1/loop1.best_fit_1_ret_3_Z
vif_set_sequential_verify -retimed -register -original U4/LFSR/lfsr_reg -translated U4/sum_p_ret_Z
vif_set_sequential_verify -retimed -register -original U5/done_t -translated U5/done_t_Z
vif_set_sequential_verify -retimed -register -original U5/U5[13] -translated U5/cumSum_p1_ret_Z[13]
vif_set_sequential_verify -retimed -register -original U5/U5[12] -translated U5/cumSum_p1_ret_Z[12]
vif_set_sequential_verify -retimed -register -original U5/U5[11] -translated U5/cumSum_p1_ret_Z[11]
vif_set_sequential_verify -retimed -register -original U5/U5[10] -translated U5/cumSum_p1_ret_Z[10]
vif_set_sequential_verify -retimed -register -original U5/U5[9] -translated U5/cumSum_p1_ret_Z[9]
vif_set_sequential_verify -retimed -register -original U5/U5[8] -translated U5/cumSum_p1_ret_Z[8]
vif_set_sequential_verify -retimed -register -original U5/U5[7] -translated U5/cumSum_p1_ret_Z[7]
vif_set_sequential_verify -retimed -register -original U5/U5[6] -translated U5/cumSum_p1_ret_Z[6]
vif_set_sequential_verify -retimed -register -original U5/U5[5] -translated U5/cumSum_p1_ret_Z[5]
vif_set_sequential_verify -retimed -register -original U5/U5[4] -translated U5/cumSum_p1_ret_Z[4]
vif_set_sequential_verify -retimed -register -original U5/U5[3] -translated U5/cumSum_p1_ret_Z[3]
vif_set_sequential_verify -retimed -register -original U5/U5[2] -translated U5/cumSum_p1_ret_Z[2]
vif_set_sequential_verify -retimed -register -original U5/U5[1] -translated U5/cumSum_p1_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[9] -translated U5/scalFitSum_p_Z[9]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[8] -translated U5/scalFitSum_p_Z[8]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[7] -translated U5/scalFitSum_p_Z[7]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[6] -translated U5/scalFitSum_p_Z[6]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[5] -translated U5/scalFitSum_p_Z[5]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[4] -translated U5/scalFitSum_p_Z[4]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[3] -translated U5/scalFitSum_p_Z[3]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[2] -translated U5/scalFitSum_p_Z[2]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[1] -translated U5/scalFitSum_p_Z[1]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[0] -translated U5/scalFitSum_p_Z[0]
vif_set_sequential_verify -retimed -register -original U5/U5[18] -translated U5/cumSum_p1_ret_Z[18]
vif_set_sequential_verify -retimed -register -original U5/U5[17] -translated U5/cumSum_p1_ret_Z[17]
vif_set_sequential_verify -retimed -register -original U5/U5[16] -translated U5/cumSum_p1_ret_Z[16]
vif_set_sequential_verify -retimed -register -original U5/U5[15] -translated U5/cumSum_p1_ret_Z[15]
vif_set_sequential_verify -retimed -register -original U5/U5[14] -translated U5/cumSum_p1_ret_Z[14]
vif_set_sequential_verify -retimed -register -original U5/count[0] -translated U5/count_Z[0]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[22] -translated U5/scalFitSum_p_Z[22]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[21] -translated U5/scalFitSum_p_Z[21]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[20] -translated U5/scalFitSum_p_Z[20]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[19] -translated U5/scalFitSum_p_Z[19]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[18] -translated U5/scalFitSum_p_Z[18]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[17] -translated U5/scalFitSum_p_Z[17]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[16] -translated U5/scalFitSum_p_Z[16]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[15] -translated U5/scalFitSum_p_Z[15]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[14] -translated U5/scalFitSum_p_Z[14]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[13] -translated U5/scalFitSum_p_Z[13]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[12] -translated U5/scalFitSum_p_Z[12]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[11] -translated U5/scalFitSum_p_Z[11]
vif_set_sequential_verify -retimed -register -original U5/scalFitSum_p[10] -translated U5/scalFitSum_p_Z[10]
vif_set_sequential_verify -retimed -register -original U5/U5 -translated U5/cumSum_p1_ret_19_Z
vif_set_sequential_verify -retimed -register -original U6/rd -translated U6/rd_Z
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[7] -translated U6/crossOffspr1_Z[7]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[6] -translated U6/crossOffspr1_Z[6]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[5] -translated U6/crossOffspr1_Z[5]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[4] -translated U6/crossOffspr1_Z[4]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[3] -translated U6/crossOffspr1_Z[3]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[2] -translated U6/crossOffspr1_Z[2]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[1] -translated U6/crossOffspr1_Z[1]
vif_set_sequential_verify -retimed -register -original U6/crossOffspr1[0] -translated U6/crossOffspr1_Z[0]
vif_set_sequential_verify -retimed -register -original U7/done_p -translated U7/done_p_Z
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[5] -translated U7/mutout_p1_Z[5]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[4] -translated U7/mutout_p1_Z[4]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[3] -translated U7/mutout_p1_Z[3]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[2] -translated U7/mutout_p1_Z[2]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[1] -translated U7/mutout_p1_Z[1]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[0] -translated U7/mutout_p1_Z[0]
vif_set_sequential_verify -retimed -register -original U7/count[3] -translated U7/count_Z[3]
vif_set_sequential_verify -retimed -register -original U7/count[2] -translated U7/count_Z[2]
vif_set_sequential_verify -retimed -register -original U7/count[1] -translated U7/count_Z[1]
vif_set_sequential_verify -retimed -register -original U7/count[0] -translated U7/count_Z[0]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[7] -translated U7/mutout_p1_Z[7]
vif_set_sequential_verify -retimed -register -original U7/mutout_p1[6] -translated U7/mutout_p1_Z[6]
vif_set_sequential_verify -retimed -register -original U8/fitlim_rd -translated U8/fitlim_rd_Z
vif_set_sequential_verify -retimed -register -original U8/rd -translated U8/rd_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_31_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_30_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_29_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_28_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_27_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_26_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_25_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_24_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_23_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_22_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_21_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_20_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_19_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_18_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_17_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_16_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_15_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_14_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_13_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_12_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_11_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_10_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_9_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_8_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_7_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_6_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_5_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_4_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_3_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_2_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U9/LFSR/lfsr_reg -translated U9/data_out_1_ret_Z
vif_set_sequential_verify -retimed -register -original U9/data[0][23] -translated U9/data_0_Z[23]
vif_set_sequential_verify -retimed -register -original U9/data[0][22] -translated U9/data_0_Z[22]
vif_set_sequential_verify -retimed -register -original U9/data[0][21] -translated U9/data_0_Z[21]
vif_set_sequential_verify -retimed -register -original U9/data[0][20] -translated U9/data_0_Z[20]
vif_set_sequential_verify -retimed -register -original U9/data[0][19] -translated U9/data_0_Z[19]
vif_set_sequential_verify -retimed -register -original U9/data[0][18] -translated U9/data_0_Z[18]
vif_set_sequential_verify -retimed -register -original U9/data[0][17] -translated U9/data_0_Z[17]
vif_set_sequential_verify -retimed -register -original U9/data[0][16] -translated U9/data_0_Z[16]
vif_set_sequential_verify -retimed -register -original U9/data[1][23] -translated U9/data_1_Z[23]
vif_set_sequential_verify -retimed -register -original U9/data[1][22] -translated U9/data_1_Z[22]
vif_set_sequential_verify -retimed -register -original U9/data[1][21] -translated U9/data_1_Z[21]
vif_set_sequential_verify -retimed -register -original U9/data[1][20] -translated U9/data_1_Z[20]
vif_set_sequential_verify -retimed -register -original U9/data[1][19] -translated U9/data_1_Z[19]
vif_set_sequential_verify -retimed -register -original U9/data[1][18] -translated U9/data_1_Z[18]
vif_set_sequential_verify -retimed -register -original U9/data[1][17] -translated U9/data_1_Z[17]
vif_set_sequential_verify -retimed -register -original U9/data[1][16] -translated U9/data_1_Z[16]
vif_set_sequential_verify -retimed -register -original U9/data[2][23] -translated U9/data_2_Z[23]
vif_set_sequential_verify -retimed -register -original U9/data[2][22] -translated U9/data_2_Z[22]
vif_set_sequential_verify -retimed -register -original U9/data[2][21] -translated U9/data_2_Z[21]
vif_set_sequential_verify -retimed -register -original U9/data[2][20] -translated U9/data_2_Z[20]
vif_set_sequential_verify -retimed -register -original U9/data[2][19] -translated U9/data_2_Z[19]
vif_set_sequential_verify -retimed -register -original U9/data[2][18] -translated U9/data_2_Z[18]
vif_set_sequential_verify -retimed -register -original U9/data[2][17] -translated U9/data_2_Z[17]
vif_set_sequential_verify -retimed -register -original U9/data[2][16] -translated U9/data_2_Z[16]
vif_set_sequential_verify -retimed -register -original U9/data[3][23] -translated U9/data_3_Z[23]
vif_set_sequential_verify -retimed -register -original U9/data[3][22] -translated U9/data_3_Z[22]
vif_set_sequential_verify -retimed -register -original U9/data[3][21] -translated U9/data_3_Z[21]
vif_set_sequential_verify -retimed -register -original U9/data[3][20] -translated U9/data_3_Z[20]
vif_set_sequential_verify -retimed -register -original U9/data[3][19] -translated U9/data_3_Z[19]
vif_set_sequential_verify -retimed -register -original U9/data[3][18] -translated U9/data_3_Z[18]
vif_set_sequential_verify -retimed -register -original U9/data[3][17] -translated U9/data_3_Z[17]
vif_set_sequential_verify -retimed -register -original U9/data[3][16] -translated U9/data_3_Z[16]
vif_set_sequential_verify -retimed -register -original U10/data_out[0] -translated U10/data_out_1_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data_out[1] -translated U10/data_out_1_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data_out[2] -translated U10/data_out_1_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data_out[3] -translated U10/data_out_1_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data_out[4] -translated U10/data_out_1_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data_out[5] -translated U10/data_out_1_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data_out[6] -translated U10/data_out_1_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data_out[7] -translated U10/data_out_1_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[0][7] -translated U10/data_0_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[0][6] -translated U10/data_0_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[0][5] -translated U10/data_0_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[0][4] -translated U10/data_0_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[0][3] -translated U10/data_0_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[0][2] -translated U10/data_0_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[0][1] -translated U10/data_0_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[0][0] -translated U10/data_0_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[1][7] -translated U10/data_1_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[1][6] -translated U10/data_1_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[1][5] -translated U10/data_1_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[1][4] -translated U10/data_1_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[1][3] -translated U10/data_1_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[1][2] -translated U10/data_1_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[1][1] -translated U10/data_1_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[1][0] -translated U10/data_1_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[2][7] -translated U10/data_2_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[2][6] -translated U10/data_2_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[2][5] -translated U10/data_2_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[2][4] -translated U10/data_2_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[2][3] -translated U10/data_2_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[2][2] -translated U10/data_2_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[2][1] -translated U10/data_2_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[2][0] -translated U10/data_2_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[3][7] -translated U10/data_3_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[3][6] -translated U10/data_3_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[3][5] -translated U10/data_3_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[3][4] -translated U10/data_3_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[3][3] -translated U10/data_3_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[3][2] -translated U10/data_3_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[3][1] -translated U10/data_3_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[3][0] -translated U10/data_3_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[4][7] -translated U10/data_4_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[4][6] -translated U10/data_4_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[4][5] -translated U10/data_4_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[4][4] -translated U10/data_4_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[4][3] -translated U10/data_4_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[4][2] -translated U10/data_4_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[4][1] -translated U10/data_4_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[4][0] -translated U10/data_4_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[5][7] -translated U10/data_5_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[5][6] -translated U10/data_5_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[5][5] -translated U10/data_5_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[5][4] -translated U10/data_5_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[5][3] -translated U10/data_5_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[5][2] -translated U10/data_5_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[5][1] -translated U10/data_5_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[5][0] -translated U10/data_5_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[6][7] -translated U10/data_6_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[6][6] -translated U10/data_6_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[6][5] -translated U10/data_6_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[6][4] -translated U10/data_6_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[6][3] -translated U10/data_6_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[6][2] -translated U10/data_6_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[6][1] -translated U10/data_6_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[6][0] -translated U10/data_6_Z[0]
vif_set_sequential_verify -retimed -register -original U10/data[7][7] -translated U10/data_7_Z[7]
vif_set_sequential_verify -retimed -register -original U10/data[7][6] -translated U10/data_7_Z[6]
vif_set_sequential_verify -retimed -register -original U10/data[7][5] -translated U10/data_7_Z[5]
vif_set_sequential_verify -retimed -register -original U10/data[7][4] -translated U10/data_7_Z[4]
vif_set_sequential_verify -retimed -register -original U10/data[7][3] -translated U10/data_7_Z[3]
vif_set_sequential_verify -retimed -register -original U10/data[7][2] -translated U10/data_7_Z[2]
vif_set_sequential_verify -retimed -register -original U10/data[7][1] -translated U10/data_7_Z[1]
vif_set_sequential_verify -retimed -register -original U10/data[7][0] -translated U10/data_7_Z[0]
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/sum_p_ret_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_sel_rd_p1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_sel_rd_p1_ret_Z
vif_set_sequential_verify -retimed -register -original U11/U11 -translated U11/count_sel_rd_p1_ret_2_Z
vif_set_sequential_verify -retimed -register -original U11/count_parents_p1[0] -translated U11/count_parents_p1_Z[0]
vif_set_sequential_verify -retimed -register -original U11/count_parents_p1[1] -translated U11/count_parents_p1_Z[1]
vif_set_sequential_verify -retimed -register -original U11/count_parents_p1[2] -translated U11/count_parents_p1_Z[2]
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/notify_cnt_p_ret_2_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/notify_cnt_p_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_offs_p1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_offs_p1_ret_Z
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[3] -translated U11/notify_cnt_p_Z[3]
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/notify_cnt_p_ret_0_Z
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[0] -translated U11/notify_cnt_p_Z[0]
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[1] -translated U11/notify_cnt_p_Z[1]
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_cross_offs_p1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/U11[2] -translated U11/count_cross_offs_p1_ret_Z[2]
vif_set_sequential_verify -retimed -register -original U11/U11[1] -translated U11/count_cross_offs_p1_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U11/U11[0] -translated U11/count_cross_offs_p1_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U11/U11 -translated U11/count_cross_offs_p1_ret_3_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/sreg_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/notify_cnt_p_ret_Z
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/sreg[0] -translated U11/sreg_Z[0]
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/sreg[1] -translated U11/sreg_Z[1]
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/sreg[2] -translated U11/sreg_Z[2]
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_offs_p1_ret_0_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_sel_wr_p1_ret_2_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_sel_wr_p1_ret_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/count_sel_wr_p1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/sreg_ret_0_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/sreg_ret_Z
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[4] -translated U11/notify_cnt_p_Z[4]
vif_set_sequential_verify -retimed -register -original U11/U11[4] -translated U11/count_sel_wr_p1_ret_Z[4]
vif_set_sequential_verify -retimed -register -original U11/U11[3] -translated U11/count_sel_wr_p1_ret_Z[3]
vif_set_sequential_verify -retimed -register -original U11/U11[0] -translated U11/count_sel_wr_p1_ret_Z[0]
vif_set_sequential_verify -retimed -register -original U11/U11 -translated U11/count_sel_wr_p1_ret_5_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_15_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_14_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_13_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_12_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_11_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_10_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_9_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_8_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_7_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_6_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_5_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_4_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_3_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_2_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_1_Z
vif_set_sequential_verify -retimed -register -original U11/LFSR/lfsr_reg -translated U11/data_out_1_ret_Z
vif_set_sequential_verify -retimed -register -original U11/count_parents_p1[4] -translated U11/count_parents_p1_Z[4]
vif_set_sequential_verify -retimed -register -original U11/count_parents_p1[3] -translated U11/count_parents_p1_Z[3]
vif_set_sequential_verify -retimed -register -original U11/term_rd_p1 -translated U11/term_rd_p1_Z
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[5] -translated U11/notify_cnt_p_Z[5]
# Retimed registers from FSM not handled in VIF
//vif_set_sequential_verify -retimed -register -original U11/notify_cnt_p[2] -translated U11/notify_cnt_p_Z[2]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[4] -translated U11/data_out_cross1_Z[4]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[3] -translated U11/data_out_cross1_Z[3]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[2] -translated U11/data_out_cross1_Z[2]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[1] -translated U11/data_out_cross1_Z[1]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[0] -translated U11/data_out_cross1_Z[0]
vif_set_sequential_verify -retimed -register -original U11/U11[4] -translated U11/count_sel_rd_p1_ret_Z[4]
vif_set_sequential_verify -retimed -register -original U11/U11[3] -translated U11/count_sel_rd_p1_ret_Z[3]
vif_set_sequential_verify -retimed -register -original U11/U11[2] -translated U11/count_sel_rd_p1_ret_Z[2]
vif_set_sequential_verify -retimed -register -original U11/U11[1] -translated U11/count_sel_rd_p1_ret_Z[1]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[7] -translated U11/data_out_cross2_Z[7]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[6] -translated U11/data_out_cross2_Z[6]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[5] -translated U11/data_out_cross2_Z[5]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[4] -translated U11/data_out_cross2_Z[4]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[3] -translated U11/data_out_cross2_Z[3]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[2] -translated U11/data_out_cross2_Z[2]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[1] -translated U11/data_out_cross2_Z[1]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross2[0] -translated U11/data_out_cross2_Z[0]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[7] -translated U11/data_out_cross1_Z[7]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[6] -translated U11/data_out_cross1_Z[6]
vif_set_sequential_verify -retimed -register -original U11/data_out_cross1[5] -translated U11/data_out_cross1_Z[5]
vif_set_sequential_verify -retimed -register -original LFSR/lfsr_reg -translated sum_p_ret_Z

