#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 13 12:29:39 2019
# Process ID: 30876
# Current directory: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent412 C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.xpr
# Log file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/vivado.log
# Journal file: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/w63j839/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/Users/Chris Major/Documents/MSU/Classes/CSCI460/CSCI460_Final_Project_Yocto_on_Microblaze/basys_linux' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.ip_user_files', nor could it be found using path 'C:/Users/Chris Major/Documents/MSU/Classes/CSCI460/CSCI460_Final_Project_Yocto_on_Microblaze/basys_linux/basys_linux.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:56 . Memory (MB): peak = 1019.359 ; gain = 379.848
update_compile_order -fileset sources_1
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
Successfully read diagram <microblaze> from BD file <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:39 . Memory (MB): peak = 1105.645 ; gain = 58.777
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.223 ; gain = 122.254
endgroup
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {166.667} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {25} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.000} CONFIG.MMCM_CLKOUT1_DIVIDE {10} CONFIG.MMCM_CLKOUT2_DIVIDE {40} CONFIG.NUM_OUT_CLKS {3} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {118.758} CONFIG.CLKOUT2_JITTER {130.958} CONFIG.CLKOUT2_PHASE_ERROR {98.575} CONFIG.CLKOUT3_JITTER {175.402} CONFIG.CLKOUT3_PHASE_ERROR {98.575}] [get_bd_cells clk_wiz_0]
create_bd_port -dir I sys_clock
connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
set_property location {-31 -118} [get_bd_ports sys_clock]
create_bd_port -dir I clk_out3_0
delete_bd_objs [get_bd_ports clk_out3_0]
create_bd_port -dir I clk_out3_0
delete_bd_objs [get_bd_ports clk_out3_0]
create_bd_port -dir O clk_out3_0
startgroup
connect_bd_net [get_bd_ports clk_out3_0] [get_bd_pins clk_wiz_0/clk_out3]
endgroup
set_property name eth_ref_clk [get_bd_ports clk_out3_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( Reset Signal (BTNC) ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_0/resetn]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_0]
INFO: [board_rule 100-100] create_bd_port -dir I reset -type rst
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [board_rule 100-100] create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 /reset_inv_0
INFO: [board_rule 100-100] set_property -dict CONFIG.C_SIZE 1 CONFIG.C_OPERATION not /reset_inv_0
INFO: [board_rule 100-100] connect_bd_net /reset /reset_inv_0/Op1
INFO: [board_rule 100-100] connect_bd_net /reset_inv_0/Res /clk_wiz_0/resetn
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_HIGH /reset
set_property location {0.5 -275 -58} [get_bd_cells reset_inv_0]
set_property location {-503 -61} [get_bd_ports reset]
set_property location {-450 -35} [get_bd_ports sys_clock]
set_property location {1 -276 -113} [get_bd_cells reset_inv_0]
set_property location {-457 -41} [get_bd_ports sys_clock]
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {The Basys Board has Active High buttons, but the reset is Active Low.
Therefore, an inverter is needed to connect the two properly.}  [current_bd_design]
set_property location {292 -17} [get_bd_ports eth_ref_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "qspi_flash" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] set_property CONFIG.QSPI_BOARD_INTERFACE qspi_flash [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 qspi_flash
INFO: [board_interface 100-100] connect_bd_intf_net /qspi_flash /axi_quad_spi_0/SPI_0
endgroup
connect_bd_net [get_bd_pins axi_quad_spi_0/s_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_nets clk_wiz_0_clk_out1] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_intf_ports qspi_flash]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {1} axi_periph {Enabled} cache {32KB} clk {/clk_wiz_0/clk_out2 (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {64KB} preset {Application}}  [get_bd_cells microblaze_0]
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1420.164 ; gain = 46.039
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0/M_AXI_DC} Slave {/microblaze_0_axi_intc/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_DC]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (100 MHz)} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0/M_AXI_IC} Slave {/microblaze_0_axi_intc/s_axi} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins microblaze_0/M_AXI_IC]
Slave segment </microblaze_0_axi_intc/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4120_0000 [ 64K ]>
endgroup
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_ethernetlite:3.0 axi_ethernetlite_0
endgroup
set_property location {5 1417 27} [get_bd_cells axi_ethernetlite_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "qspi_flash" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] set_property CONFIG.QSPI_BOARD_INTERFACE qspi_flash [get_bd_cells -quiet /axi_quad_spi_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:spi_rtl:1.0 qspi_flash
INFO: [board_interface 100-100] connect_bd_intf_net /qspi_flash /axi_quad_spi_0/SPI_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
apply_board_connection -board_interface "led_16bits" -ip_intf "axi_gpio_0/GPIO" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE led_16bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 led_16bits
INFO: [board_interface 100-100] connect_bd_intf_net /led_16bits /axi_gpio_0/GPIO
WARNING: [board_interface 100-100] The IP interface axi_gpio_0/GPIO has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
apply_board_connection -board_interface "push_buttons_4bits" -ip_intf "axi_gpio_0/GPIO2" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.GPIO2_BOARD_INTERFACE push_buttons_4bits [get_bd_cells -quiet /axi_gpio_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 push_buttons_4bits
INFO: [board_interface 100-100] connect_bd_intf_net /push_buttons_4bits /axi_gpio_0/GPIO2
WARNING: [board_interface 100-100] The IP interface axi_gpio_0/GPIO2 has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "microblaze" 
INFO: [board_interface 100-100] current_bd_design microblaze
INFO: [board_interface 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /axi_uartlite_0]
INFO: [board_interface 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [board_interface 100-100] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
WARNING: [board_interface 100-100] The IP interface axi_uartlite_0/UART has been connected but the IP has not been configured to match your board.  Please configure this IP as necessary to meet your requirements.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_ethernetlite_0/MDIO]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mdio_rtl:1.0 mdio_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /mdio_rtl /axi_ethernetlite_0/MDIO
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /axi_ethernetlite_0/MDIO. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_ethernetlite_0/MII]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:mii_rtl:1.0 mii_rtl
INFO: [board_rule 100-100] connect_bd_intf_net /mii_rtl /axi_ethernetlite_0/MII
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /axi_ethernetlite_0/MII. Users may need to specify the location constraint manually.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_ethernetlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_ethernetlite_0/S_AXI]
Slave segment </axi_ethernetlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x40E0_0000 [ 64K ]>
Slave segment </axi_ethernetlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x40E0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4000_0000 [ 64K ]>
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4000_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_quad_spi_0/AXI_LITE} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
Slave segment </axi_quad_spi_0/AXI_LITE/Reg> is being mapped into address space </microblaze_0/Data> at <0x44A0_0000 [ 64K ]>
Slave segment </axi_quad_spi_0/AXI_LITE/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x44A0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (166 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_quad_spi_0/ext_spi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_timer_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
Slave segment </axi_timer_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x41C0_0000 [ 64K ]>
Slave segment </axi_timer_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x41C0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out2 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4060_0000 [ 64K ]>
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Instruction> at <0x4060_0000 [ 64K ]>
endgroup
save_bd_design
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
startgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells microblaze_0_xlconcat]
endgroup
set_property location {6 2377 -174} [get_bd_cells axi_ethernetlite_0]
set_property location {2467 -187} [get_bd_intf_ports mii_rtl]
set_property location {2474 -173} [get_bd_intf_ports mdio_rtl]
set_property location {2479 135} [get_bd_intf_ports led_16bits]
set_property location {2470 141} [get_bd_intf_ports led_16bits]
set_property location {2477 214} [get_bd_intf_ports push_buttons_4bits]
set_property location {2468 173} [get_bd_intf_ports push_buttons_4bits]
set_property location {2470 157} [get_bd_intf_ports push_buttons_4bits]
connect_bd_net [get_bd_pins axi_ethernetlite_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In0]
connect_bd_net [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In1]
connect_bd_net [get_bd_pins axi_quad_spi_0/ip2intc_irpt] [get_bd_pins microblaze_0_xlconcat/In2]
connect_bd_net [get_bd_pins axi_timer_0/interrupt] [get_bd_pins microblaze_0_xlconcat/In3]
save_bd_design
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
open_bd_design {C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd}
make_wrapper -files [get_files C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/microblaze.bd] -top
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ########################################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are asynchronous to each other.
                  ########################################################################################
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No D-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
CRITICAL WARNING: [xilinx.com:ip:microblaze:11.0-24] /microblaze_0: No I-cache cacheable memory was found in the address space. Please either turn off the cache, add an IP core with cacheable memory to the design, or set external port address segment usage to memory.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
make_wrapper: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1639.691 ; gain = 141.305
add_files -norecurse C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'microblaze.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\w63j839\Documents\Coursework\CSCI460\CSCI460_Final_Project\basys_linux\basys_linux.srcs\sources_1\bd\microblaze\microblaze.bd> 
Wrote  : <C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ui/bd_65fc89de.ui> 
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/sim/microblaze.v
VHDL Output written to : C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hdl/microblaze_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_inv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_xlconcat .
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernetlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_uartlite_0_0/microblaze_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_axi_timer_0_0/microblaze_axi_timer_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_0/microblaze_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/ip/microblaze_auto_pc_1/microblaze_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/s02_couplers/auto_pc .
Exporting to file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze.hwh
Generated Block Design Tcl file C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/hw_handoff/microblaze_bd.tcl
Generated Hardware Definition File C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.srcs/sources_1/bd/microblaze/synth/microblaze.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Wed Nov 13 16:46:54 2019] Launched microblaze_axi_timer_0_0_synth_1, microblaze_auto_pc_1_synth_1, microblaze_axi_quad_spi_0_1_synth_1, microblaze_axi_gpio_0_0_synth_1, microblaze_axi_ethernetlite_0_0_synth_1, microblaze_axi_uartlite_0_0_synth_1, microblaze_reset_inv_0_0_synth_1, microblaze_microblaze_0_axi_intc_0_synth_1, microblaze_rst_clk_wiz_0_100M_0_synth_1, microblaze_mdm_1_0_synth_1, microblaze_clk_wiz_0_0_synth_1, microblaze_dlmb_bram_if_cntlr_0_synth_1, microblaze_auto_pc_0_synth_1, microblaze_dlmb_v10_0_synth_1, microblaze_xbar_0_synth_1, microblaze_ilmb_bram_if_cntlr_0_synth_1, microblaze_ilmb_v10_0_synth_1, microblaze_lmb_bram_0_synth_1, microblaze_microblaze_0_0_synth_1, synth_1...
Run output will be captured here:
microblaze_axi_timer_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_axi_timer_0_0_synth_1/runme.log
microblaze_auto_pc_1_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_auto_pc_1_synth_1/runme.log
microblaze_axi_quad_spi_0_1_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_axi_quad_spi_0_1_synth_1/runme.log
microblaze_axi_gpio_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_axi_gpio_0_0_synth_1/runme.log
microblaze_axi_ethernetlite_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_axi_ethernetlite_0_0_synth_1/runme.log
microblaze_axi_uartlite_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_axi_uartlite_0_0_synth_1/runme.log
microblaze_reset_inv_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_reset_inv_0_0_synth_1/runme.log
microblaze_microblaze_0_axi_intc_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_microblaze_0_axi_intc_0_synth_1/runme.log
microblaze_rst_clk_wiz_0_100M_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_rst_clk_wiz_0_100M_0_synth_1/runme.log
microblaze_mdm_1_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_mdm_1_0_synth_1/runme.log
microblaze_clk_wiz_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_clk_wiz_0_0_synth_1/runme.log
microblaze_dlmb_bram_if_cntlr_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_dlmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_auto_pc_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_auto_pc_0_synth_1/runme.log
microblaze_dlmb_v10_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_dlmb_v10_0_synth_1/runme.log
microblaze_xbar_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_xbar_0_synth_1/runme.log
microblaze_ilmb_bram_if_cntlr_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_ilmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_ilmb_v10_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_ilmb_v10_0_synth_1/runme.log
microblaze_lmb_bram_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_lmb_bram_0_synth_1/runme.log
microblaze_microblaze_0_0_synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/microblaze_microblaze_0_0_synth_1/runme.log
synth_1: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/synth_1/runme.log
[Wed Nov 13 16:46:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/w63j839/Documents/Coursework/CSCI460/CSCI460_Final_Project/basys_linux/basys_linux.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1797.719 ; gain = 62.074
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 17:00:39 2019...
