TimeQuest Timing Analyzer report for AP9
Fri Mar 17 15:32:18 2017
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'
 12. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 15. Slow 1200mV 85C Model Setup: 'PS2_CLK'
 16. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'
 19. Slow 1200mV 85C Model Hold: 'PS2_CLK'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'
 22. Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 23. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 24. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 25. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 26. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 47. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 48. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 49. Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 50. Slow 1200mV 0C Model Setup: 'PS2_CLK'
 51. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 52. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 53. Slow 1200mV 0C Model Hold: 'PS2_CLK'
 54. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 55. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 56. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 57. Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 58. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 59. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 60. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 61. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Slow 1200mV 0C Model Metastability Report
 75. Fast 1200mV 0C Model Setup Summary
 76. Fast 1200mV 0C Model Hold Summary
 77. Fast 1200mV 0C Model Recovery Summary
 78. Fast 1200mV 0C Model Removal Summary
 79. Fast 1200mV 0C Model Minimum Pulse Width Summary
 80. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 81. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 82. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 83. Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 84. Fast 1200mV 0C Model Setup: 'PS2_CLK'
 85. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 86. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 87. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 88. Fast 1200mV 0C Model Hold: 'PS2_CLK'
 89. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 90. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 91. Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 92. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 93. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 94. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 95. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 96. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Fast 1200mV 0C Model Metastability Report
109. Multicorner Timing Analysis Summary
110. Setup Times
111. Hold Times
112. Clock to Output Times
113. Minimum Clock to Output Times
114. Board Trace Model Assignments
115. Input Transition Times
116. Signal Integrity Metrics (Slow 1200mv 0c Model)
117. Signal Integrity Metrics (Slow 1200mv 85c Model)
118. Signal Integrity Metrics (Fast 1200mv 0c Model)
119. Setup Transfers
120. Hold Transfers
121. Recovery Transfers
122. Removal Transfers
123. Report TCCS
124. Report RSKM
125. Unconstrained Paths
126. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; AP9                                                             ;
; Device Family      ; Cyclone IV E                                                    ;
; Device Name        ; EP4CE115F29C7                                                   ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; clock_divider:U5|reg1Khz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Khz }               ;
; clock_divider:U5|reg1Mhz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Mhz }               ;
; clock_divider:U5|reg25Mhz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg25Mhz }              ;
; PS2_CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|dec_keyboard:U2|f3 }     ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|ready_set }  ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|scan_ready } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 22.49 MHz  ; 22.49 MHz       ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 83.81 MHz  ; 83.81 MHz       ; CLOCK_50                           ;                                                               ;
; 164.37 MHz ; 164.37 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 304.23 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 707.21 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
; 709.22 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -43.464 ; -3749.262     ;
; clock_divider:U5|reg25Mhz          ; -21.014 ; -1035.240     ;
; CLOCK_50                           ; -9.910  ; -3957.619     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.958  ; -38.626       ;
; PS2_CLK                            ; -2.287  ; -44.647       ;
; clock_divider:U5|reg1Khz           ; -0.410  ; -0.461        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.913 ; -6.293        ;
; clock_divider:U5|reg25Mhz          ; -0.155 ; -0.685        ;
; PS2_CLK                            ; -0.152 ; -0.152        ;
; clock_divider:U5|reg1Khz           ; -0.044 ; -0.096        ;
; clock_divider:U5|reg1Mhz           ; 0.403  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.404  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.763 ; -3.763        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.151  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.040 ; -0.040        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.233  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2146.903     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                             ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -43.464 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.367     ;
; -43.449 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.352     ;
; -43.263 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 44.160     ;
; -43.248 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 44.145     ;
; -43.240 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.143     ;
; -43.207 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 44.108     ;
; -43.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.109     ;
; -43.168 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.071     ;
; -43.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 44.061     ;
; -43.128 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 44.046     ;
; -43.126 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.029     ;
; -43.123 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 44.026     ;
; -43.070 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.967     ;
; -43.055 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.952     ;
; -43.049 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.958     ;
; -43.039 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.936     ;
; -43.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.943     ;
; -43.006 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.103     ; 43.901     ;
; -43.005 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.902     ;
; -42.969 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.881     ;
; -42.967 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.864     ;
; -42.954 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.866     ;
; -42.937 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.835     ;
; -42.925 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.822     ;
; -42.922 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.819     ;
; -42.922 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.820     ;
; -42.919 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.837     ;
; -42.898 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.803     ;
; -42.886 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 43.802     ;
; -42.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.788     ;
; -42.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.803     ;
; -42.883 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.788     ;
; -42.872 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.790     ;
; -42.857 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.775     ;
; -42.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.765     ;
; -42.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.743     ;
; -42.825 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.734     ;
; -42.813 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.103     ; 43.708     ;
; -42.812 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.709     ;
; -42.805 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.723     ;
; -42.802 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.720     ;
; -42.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.704     ;
; -42.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 43.699     ;
; -42.791 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.700     ;
; -42.790 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.688     ;
; -42.777 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.689     ;
; -42.775 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.673     ;
; -42.774 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.671     ;
; -42.753 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.662     ;
; -42.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.657     ;
; -42.732 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.629     ;
; -42.729 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.626     ;
; -42.713 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.611     ;
; -42.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 43.622     ;
; -42.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.620     ;
; -42.711 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.623     ;
; -42.708 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.617     ;
; -42.684 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.581     ;
; -42.680 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.102     ; 43.576     ;
; -42.679 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.577     ;
; -42.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.577     ;
; -42.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.579     ;
; -42.673 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.585     ;
; -42.660 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.563     ;
; -42.659 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.562     ;
; -42.648 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.566     ;
; -42.641 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.544     ;
; -42.641 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.539     ;
; -42.640 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.545     ;
; -42.632 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 43.533     ;
; -42.631 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.543     ;
; -42.628 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.540     ;
; -42.615 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 43.531     ;
; -42.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.105     ; 43.507     ;
; -42.614 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.532     ;
; -42.609 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.102     ; 43.505     ;
; -42.604 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 43.505     ;
; -42.602 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.507     ;
; -42.599 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.497     ;
; -42.597 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 43.501     ;
; -42.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.494     ;
; -42.582 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 43.486     ;
; -42.576 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.494     ;
; -42.568 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.480     ;
; -42.566 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.464     ;
; -42.564 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.482     ;
; -42.560 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.465     ;
; -42.557 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 43.462     ;
; -42.543 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 43.446     ;
; -42.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 43.445     ;
; -42.534 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.452     ;
; -42.534 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.446     ;
; -42.533 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.102     ; 43.429     ;
; -42.532 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.430     ;
; -42.531 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 43.449     ;
; -42.496 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 43.408     ;
; -42.494 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.100     ; 43.392     ;
; -42.491 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.101     ; 43.388     ;
; -42.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 43.389     ;
; -42.470 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 43.379     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -21.014 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.773     ;
; -21.014 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.773     ;
; -21.014 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.773     ;
; -21.014 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.773     ;
; -20.761 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.520     ;
; -20.761 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.520     ;
; -20.761 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.520     ;
; -20.761 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.520     ;
; -20.698 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.456     ;
; -20.698 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.456     ;
; -20.698 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.456     ;
; -20.698 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.456     ;
; -20.698 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.456     ;
; -20.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.757      ; 22.449     ;
; -20.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.434     ;
; -20.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.434     ;
; -20.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.434     ;
; -20.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.434     ;
; -20.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.307     ;
; -20.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.307     ;
; -20.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.307     ;
; -20.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.761      ; 22.307     ;
; -20.499 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 22.252     ;
; -20.499 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 22.252     ;
; -20.499 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 22.252     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.234     ;
; -20.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.227     ;
; -20.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.227     ;
; -20.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 22.227     ;
; -20.445 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.203     ;
; -20.445 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.203     ;
; -20.445 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.203     ;
; -20.445 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.203     ;
; -20.445 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.203     ;
; -20.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.757      ; 22.196     ;
; -20.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.117     ;
; -20.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.117     ;
; -20.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.117     ;
; -20.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.117     ;
; -20.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 22.117     ;
; -20.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.757      ; 22.110     ;
; -20.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 22.038     ;
; -20.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 22.038     ;
; -20.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 22.038     ;
; -20.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 22.038     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.260 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.752      ; 22.010     ;
; -20.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.999     ;
; -20.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.999     ;
; -20.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.999     ;
; -20.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 21.990     ;
; -20.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 21.990     ;
; -20.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 21.990     ;
; -20.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 21.990     ;
; -20.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.760      ; 21.990     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.229 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.981     ;
; -20.228 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.757      ; 21.983     ;
; -20.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.974     ;
; -20.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.974     ;
; -20.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.974     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.913     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.913     ;
; -20.160 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.755      ; 21.913     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.143 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.895     ;
; -20.136 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.888     ;
; -20.136 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.888     ;
; -20.136 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.754      ; 21.888     ;
; -20.048 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 21.799     ;
; -20.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 21.785     ;
; -20.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 21.785     ;
; -20.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 21.785     ;
; -20.034 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.753      ; 21.785     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -9.910 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.338      ;
; -9.910 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.338      ;
; -9.908 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.342      ;
; -9.880 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.308      ;
; -9.880 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.308      ;
; -9.879 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.313      ;
; -9.859 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.280      ;
; -9.859 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.280      ;
; -9.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.279      ;
; -9.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.279      ;
; -9.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.285      ;
; -9.857 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.284      ;
; -9.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.258      ;
; -9.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.258      ;
; -9.828 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.262      ;
; -9.807 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.228      ;
; -9.807 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.228      ;
; -9.806 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.233      ;
; -9.805 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.226      ;
; -9.805 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.226      ;
; -9.804 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.231      ;
; -9.781 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.209      ;
; -9.781 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.209      ;
; -9.780 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.214      ;
; -9.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.184      ;
; -9.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.184      ;
; -9.764 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.103     ; 9.189      ;
; -9.752 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.102     ; 9.178      ;
; -9.752 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.102     ; 9.178      ;
; -9.751 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.096     ; 9.183      ;
; -9.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.163      ;
; -9.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.163      ;
; -9.741 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.168      ;
; -9.724 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.143      ;
; -9.724 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.143      ;
; -9.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.103     ; 9.148      ;
; -9.706 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.128      ;
; -9.706 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.128      ;
; -9.705 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.133      ;
; -9.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.099     ; 9.122      ;
; -9.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.099     ; 9.122      ;
; -9.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.093     ; 9.127      ;
; -9.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.110      ;
; -9.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.110      ;
; -9.688 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.115      ;
; -9.684 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.105      ;
; -9.684 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.105      ;
; -9.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.110      ;
; -9.672 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.102     ; 9.098      ;
; -9.672 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.102     ; 9.098      ;
; -9.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.096     ; 9.103      ;
; -9.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.090      ;
; -9.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 9.090      ;
; -9.670 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.103     ; 9.095      ;
; -9.666 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.094      ;
; -9.666 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.094      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.099      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.087      ;
; -9.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.087      ;
; -9.664 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.085      ;
; -9.664 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.085      ;
; -9.664 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.092      ;
; -9.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.091      ;
; -9.663 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.091      ;
; -9.662 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.089      ;
; -9.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.095      ;
; -9.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.071      ;
; -9.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.071      ;
; -9.649 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.076      ;
; -9.634 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.062      ;
; -9.634 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.062      ;
; -9.632 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.066      ;
; -9.629 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.057      ;
; -9.629 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.057      ;
; -9.627 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.061      ;
; -9.613 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.099     ; 9.042      ;
; -9.613 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.099     ; 9.042      ;
; -9.612 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.093     ; 9.047      ;
; -9.612 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.034      ;
; -9.612 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 9.034      ;
; -9.611 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.039      ;
; -9.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.021      ;
; -9.600 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 9.021      ;
; -9.599 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 9.026      ;
; -9.596 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.024      ;
; -9.596 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.100     ; 9.024      ;
; -9.594 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.094     ; 9.028      ;
; -9.576 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.137     ; 8.967      ;
; -9.576 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.137     ; 8.967      ;
; -9.574 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.131     ; 8.971      ;
; -9.570 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.153     ; 8.945      ;
; -9.570 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.153     ; 8.945      ;
; -9.569 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.147     ; 8.950      ;
; -9.568 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 8.989      ;
; -9.568 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 8.989      ;
; -9.567 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.101     ; 8.994      ;
; -9.560 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.160     ; 8.928      ;
; -9.560 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.160     ; 8.928      ;
; -9.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.154     ; 8.932      ;
; -9.558 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.109     ; 8.977      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.958 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 5.247      ;
; -4.939 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 5.228      ;
; -4.811 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 5.100      ;
; -4.773 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 5.062      ;
; -4.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.867      ;
; -4.557 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.852      ;
; -4.550 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.839      ;
; -4.530 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.819      ;
; -4.514 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.803      ;
; -4.403 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.698      ;
; -4.329 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.624      ;
; -4.278 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.573      ;
; -4.253 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.548      ;
; -4.233 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.528      ;
; -4.205 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.500      ;
; -4.203 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.498      ;
; -4.187 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.482      ;
; -4.180 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.475      ;
; -4.134 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.429      ;
; -4.121 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.416      ;
; -4.090 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.385      ;
; -4.036 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.331      ;
; -4.025 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.320      ;
; -3.989 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.284      ;
; -3.967 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.256      ;
; -3.953 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.248      ;
; -3.911 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.206      ;
; -3.831 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.126      ;
; -3.826 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.121      ;
; -3.815 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.104      ;
; -3.778 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 4.073      ;
; -3.731 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.020      ;
; -3.726 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 4.015      ;
; -3.707 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.996      ;
; -3.694 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 3.989      ;
; -3.644 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.933      ;
; -3.626 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 3.921      ;
; -3.519 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.808      ;
; -3.323 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.612      ;
; -3.309 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.598      ;
; -3.303 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.592      ;
; -3.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.560      ;
; -3.138 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.427      ;
; -3.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.421      ;
; -3.072 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 3.367      ;
; -3.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.341      ;
; -2.931 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 3.226      ;
; -2.904 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.193      ;
; -2.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.176      ;
; -2.861 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.150      ;
; -2.843 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.132      ;
; -2.837 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.126      ;
; -2.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.102      ;
; -2.786 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 3.081      ;
; -2.760 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.049      ;
; -2.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.046      ;
; -2.733 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 3.022      ;
; -2.653 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 2.948      ;
; -2.596 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.885      ;
; -2.585 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 2.880      ;
; -2.582 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 2.877      ;
; -2.405 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 2.700      ;
; -2.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.624      ;
; -2.247 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.536      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.528      ;
; -2.223 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.512      ;
; -2.183 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.472      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.268      ;
; -1.978 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.267      ;
; -1.978 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.267      ;
; -1.975 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.264      ;
; -1.939 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.228      ;
; -1.938 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.227      ;
; -1.931 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.220      ;
; -1.915 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 2.204      ;
; -1.705 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 1.994      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 1.959      ;
; -1.584 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.693     ; 1.879      ;
; -1.227 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 1.516      ;
; -1.174 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.699     ; 1.463      ;
; -0.414 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 1.339      ;
; -0.412 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 1.337      ;
; -0.410 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 1.335      ;
; -0.395 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.073     ; 1.320      ;
; -0.309 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.228      ;
; -0.309 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.228      ;
; -0.306 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.225      ;
; -0.264 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.183      ;
; -0.208 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.127      ;
; 0.128  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 0.791      ;
; 0.154  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 0.765      ;
; 0.185  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 0.734      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PS2_CLK'                                                                                                                          ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.287 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.412     ; 2.893      ;
; -2.274 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.412     ; 2.880      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.252 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.232      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.219      ;
; -2.099 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.412     ; 2.705      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -2.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 3.044      ;
; -1.982 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.412     ; 2.588      ;
; -1.981 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.953      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.947 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.038     ; 2.927      ;
; -1.938 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.910      ;
; -1.930 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.902      ;
; -1.803 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.775      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.780 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.821      ;
; -1.748 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.720      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.747 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.788      ;
; -1.704 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.676      ;
; -1.660 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 2.632      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.586 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.627      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.562 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 2.632      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.023      ; 2.498      ;
; -1.329 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.039     ; 2.308      ;
; -1.329 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.039     ; 2.308      ;
; -1.329 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.039     ; 2.308      ;
; -1.329 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.039     ; 2.308      ;
; -1.275 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.216     ; 2.077      ;
; -1.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.216     ; 2.064      ;
; -1.239 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.274     ; 1.983      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.113      ; 2.248      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.113      ; 2.248      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.113      ; 2.248      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.113      ; 2.248      ;
; -1.117 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.113      ; 2.248      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.410 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.080     ; 1.328      ;
; -0.246 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.080     ; 1.164      ;
; -0.051 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.080     ; 0.969      ;
; 0.153  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.080     ; 0.765      ;
; 0.459  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.461      ; 2.510      ;
; 0.655  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.461      ; 2.314      ;
; 0.655  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.461      ; 2.314      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.913 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.024      ; 1.559      ;
; -1.913 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.024      ; 1.559      ;
; -1.893 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.024      ; 1.579      ;
; -1.439 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.024      ; 1.533      ;
; -1.439 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.024      ; 1.533      ;
; -1.401 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.024      ; 1.571      ;
; -0.376 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.091      ;
; -0.151 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.316      ;
; -0.047 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 3.017      ; 3.418      ;
; 0.123  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.019      ; 3.090      ;
; 0.135  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.602      ;
; 0.175  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.018      ; 3.641      ;
; 0.296  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.442      ; 0.960      ;
; 0.313  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.442      ; 0.977      ;
; 0.326  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.442      ; 0.990      ;
; 0.348  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.442      ; 1.012      ;
; 0.370  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.019      ; 3.337      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.019      ; 3.848      ;
; 0.400  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.442      ; 1.064      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.406  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 3.017      ; 3.371      ;
; 0.408  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.426  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.691      ;
; 0.428  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.435  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.701      ;
; 0.437  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.438  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
; 0.440  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.705      ;
; 0.442  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.708      ;
; 0.455  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.917      ;
; 0.456  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.918      ;
; 0.456  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.918      ;
; 0.457  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.919      ;
; 0.459  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.921      ;
; 0.459  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.014      ; 3.921      ;
; 0.585  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.008      ; 4.041      ;
; 0.586  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.008      ; 4.042      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.008      ; 4.043      ;
; 0.588  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.008      ; 4.044      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.448      ; 1.260      ;
; 0.596  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.437      ; 1.255      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.008      ; 4.053      ;
; 0.600  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.081      ; 0.867      ;
; 0.618  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.883      ;
; 0.626  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.448      ; 1.296      ;
; 0.632  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.897      ;
; 0.632  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[13]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.301      ; 4.381      ;
; 0.632  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[16]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.301      ; 4.381      ;
; 0.635  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.437      ; 1.294      ;
; 0.637  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.437      ; 1.296      ;
; 0.643  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.648  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.914      ;
; 0.653  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.437      ; 1.312      ;
; 0.657  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.923      ;
; 0.658  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.659  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.661  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.926      ;
; 0.662  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.662  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663  ; clock_divider:U5|counter1Khz[13]                                                                                                                 ; clock_divider:U5|counter1Khz[13]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; clock_divider:U5|counter1Khz[15]                                                                                                                 ; clock_divider:U5|counter1Khz[15]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.155 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.062      ;
; -0.153 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.064      ;
; -0.150 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.067      ;
; -0.106 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.111      ;
; -0.106 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.111      ;
; -0.015 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.486      ; 1.187      ;
; 0.031  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.501      ; 1.248      ;
; 0.337  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.521      ;
; 0.339  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.523      ;
; 0.340  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.524      ;
; 0.341  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.525      ;
; 0.343  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.527      ;
; 0.345  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.529      ;
; 0.346  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.530      ;
; 0.347  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.468      ; 1.531      ;
; 0.348  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.547      ;
; 0.349  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.548      ;
; 0.350  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.549      ;
; 0.350  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.549      ;
; 0.351  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.550      ;
; 0.353  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.552      ;
; 0.354  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.483      ; 1.553      ;
; 0.363  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.111      ; 1.680      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.407  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 0.669      ;
; 0.411  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                             ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.674      ;
; 0.430  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 1.703      ;
; 0.436  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.108      ; 1.750      ;
; 0.455  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 1.728      ;
; 0.467  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 1.740      ;
; 0.468  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 1.741      ;
; 0.468  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.731      ;
; 0.492  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.111      ; 1.809      ;
; 0.493  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.111      ; 1.810      ;
; 0.518  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.111      ; 1.835      ;
; 0.522  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.111      ; 1.839      ;
; 0.621  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                      ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.886      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.924      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.924      ;
; 0.662  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.925      ;
; 0.667  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.931      ;
; 0.668  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.932      ;
; 0.669  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.933      ;
; 0.671  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.935      ;
; 0.672  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.936      ;
; 0.673  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.937      ;
; 0.678  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.941      ;
; 0.682  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.946      ;
; 0.682  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.946      ;
; 0.684  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.948      ;
; 0.685  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.948      ;
; 0.685  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.949      ;
; 0.687  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.951      ;
; 0.687  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.951      ;
; 0.688  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.952      ;
; 0.688  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.952      ;
; 0.691  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.955      ;
; 0.698  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.104      ; 2.008      ;
; 0.701  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.104      ; 2.011      ;
; 0.701  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.105      ; 2.012      ;
; 0.704  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.968      ;
; 0.710  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.105      ; 2.021      ;
; 0.715  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.979      ;
; 0.716  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.980      ;
; 0.744  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.007      ;
; 0.744  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.006      ;
; 0.745  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.008      ;
; 0.745  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.008      ;
; 0.747  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                          ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.009      ;
; 0.748  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                          ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.010      ;
; 0.749  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                          ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.011      ;
; 0.766  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.057      ; 2.029      ;
; 0.769  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.032      ;
; 0.774  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 2.047      ;
; 0.800  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 1.067      ; 2.073      ;
; 0.808  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.071      ;
; 0.811  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.074      ;
; 0.811  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.074      ;
; 0.811  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.074      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.152 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.411      ; 3.697      ;
; 0.331  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.411      ; 3.680      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.674      ;
; 0.462  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.696      ;
; 0.484  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.718      ;
; 0.485  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.719      ;
; 0.485  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.719      ;
; 0.607  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.841      ;
; 0.608  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.842      ;
; 0.757  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.991      ;
; 0.765  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.999      ;
; 0.884  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.116      ;
; 0.910  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.142      ;
; 0.915  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.147      ;
; 1.023  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.357      ;
; 1.032  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.264      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.269      ;
; 1.037  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.371      ;
; 1.040  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.374      ;
; 1.049  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.383      ;
; 1.081  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.415      ;
; 1.093  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.427      ;
; 1.179  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.411      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.412      ;
; 1.188  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.420      ;
; 1.293  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.525      ;
; 1.293  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.525      ;
; 1.340  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.674      ;
; 1.370  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 1.595      ;
; 1.457  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.689      ;
; 1.458  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.690      ;
; 1.473  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.705      ;
; 1.473  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.705      ;
; 1.492  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 1.717      ;
; 1.595  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.148      ; 1.929      ;
; 1.648  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 1.873      ;
; 1.680  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 1.905      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.707  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.381      ; 2.274      ;
; 1.709  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.127     ; 1.768      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.300      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.300      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.300      ;
; 1.898  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.216      ; 2.300      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.034  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.514      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.142  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.318      ; 2.646      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.146  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.626      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.315  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.795      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.326  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.294      ; 2.806      ;
; 2.402  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.166     ; 2.422      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
; 2.424  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.231      ; 2.841      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.044 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.677      ; 2.329      ;
; -0.026 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.677      ; 2.347      ;
; -0.026 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.677      ; 2.347      ;
; 0.408  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.080      ; 0.674      ;
; 0.607  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.080      ; 0.873      ;
; 0.797  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.080      ; 1.063      ;
; 0.924  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.080      ; 1.190      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.403 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.435 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.702      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.746      ;
; 0.587 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.853      ;
; 0.642 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.914      ;
; 0.651 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.918      ;
; 0.651 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.918      ;
; 0.652 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.919      ;
; 0.662 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.927      ;
; 0.665 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.930      ;
; 0.665 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.930      ;
; 0.667 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.932      ;
; 0.677 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.944      ;
; 0.679 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.946      ;
; 0.679 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.944      ;
; 0.684 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.951      ;
; 0.684 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.951      ;
; 0.688 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.953      ;
; 0.692 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.959      ;
; 0.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.979      ;
; 0.742 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[3]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.007      ;
; 0.743 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                                                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.008      ;
; 0.744 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.009      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.034      ;
; 0.809 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.073      ;
; 0.943 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.209      ;
; 0.952 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][8]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.216      ;
; 0.960 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.227      ;
; 0.962 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.229      ;
; 0.968 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.238      ;
; 0.974 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.241      ;
; 0.976 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.243      ;
; 0.978 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.246      ;
; 0.981 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.248      ;
; 0.986 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.253      ;
; 0.989 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.256      ;
; 0.997 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.264      ;
; 1.002 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.269      ;
; 1.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.278      ;
; 1.016 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.283      ;
; 1.019 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.286      ;
; 1.022 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.289      ;
; 1.023 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev                                           ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.289      ;
; 1.024 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.291      ;
; 1.027 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.294      ;
; 1.031 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.294      ;
; 1.047 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]                                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.313      ;
; 1.056 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.321      ;
; 1.058 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[10]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.559      ; 1.333      ;
; 1.060 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.085      ; 1.331      ;
; 1.060 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.559      ; 1.335      ;
; 1.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][12]                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.330      ;
; 1.063 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.329      ;
; 1.064 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.077      ; 1.327      ;
; 1.064 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[11]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.322      ;
; 1.065 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.323      ;
; 1.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.324      ;
; 1.081 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.348      ;
; 1.083 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.350      ;
; 1.086 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.353      ;
; 1.089 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.356      ;
; 1.090 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.357      ;
; 1.091 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.554      ; 1.361      ;
; 1.095 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 1.360      ;
; 1.097 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.364      ;
; 1.097 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 0.556      ; 1.369      ;
; 1.100 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.367      ;
; 1.105 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 1.372      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.404 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 0.669      ;
; 0.433 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 0.698      ;
; 0.684 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 0.949      ;
; 0.698 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 0.963      ;
; 0.836 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 1.101      ;
; 0.839 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 1.104      ;
; 0.840 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.079      ; 1.105      ;
; 0.953 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.225      ;
; 0.960 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.232      ;
; 0.960 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.232      ;
; 0.962 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.086      ; 1.234      ;
; 1.508 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.331      ;
; 1.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.361      ;
; 1.876 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 1.706      ;
; 1.940 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.763      ;
; 2.001 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.824      ;
; 2.049 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.872      ;
; 2.130 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.953      ;
; 2.156 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 1.979      ;
; 2.219 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.042      ;
; 2.224 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.047      ;
; 2.242 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.065      ;
; 2.252 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.075      ;
; 2.294 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.117      ;
; 2.301 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.124      ;
; 2.304 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.127      ;
; 2.304 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.127      ;
; 2.325 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.148      ;
; 2.356 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.186      ;
; 2.398 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.221      ;
; 2.509 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.332      ;
; 2.517 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.340      ;
; 2.518 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.341      ;
; 2.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.364      ;
; 2.543 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.366      ;
; 2.561 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.384      ;
; 2.571 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.394      ;
; 2.601 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.424      ;
; 2.680 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.503      ;
; 2.684 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.507      ;
; 2.711 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.534      ;
; 2.807 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.637      ;
; 2.817 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.640      ;
; 2.821 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.651      ;
; 2.862 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.692      ;
; 2.867 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.697      ;
; 2.891 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.714      ;
; 2.940 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.763      ;
; 2.977 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.800      ;
; 3.022 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.845      ;
; 3.027 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.857      ;
; 3.040 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.863      ;
; 3.040 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.863      ;
; 3.060 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.883      ;
; 3.068 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.898      ;
; 3.071 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.901      ;
; 3.101 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.924      ;
; 3.107 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.930      ;
; 3.112 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.935      ;
; 3.114 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.937      ;
; 3.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.955      ;
; 3.138 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 2.968      ;
; 3.146 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.969      ;
; 3.162 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 2.985      ;
; 3.213 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.043      ;
; 3.222 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 3.045      ;
; 3.246 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.076      ;
; 3.252 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.082      ;
; 3.328 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 3.151      ;
; 3.351 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 3.174      ;
; 3.448 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 3.271      ;
; 3.458 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.288      ;
; 3.469 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.299      ;
; 3.477 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.307      ;
; 3.489 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.319      ;
; 3.494 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.324      ;
; 3.562 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.392      ;
; 3.567 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.393     ; 3.390      ;
; 3.581 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.411      ;
; 3.637 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.467      ;
; 3.655 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.485      ;
; 3.695 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.525      ;
; 3.721 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.551      ;
; 3.754 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.584      ;
; 3.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.587      ;
; 3.839 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.669      ;
; 3.869 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.699      ;
; 3.877 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.707      ;
; 3.901 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.731      ;
; 3.979 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.809      ;
; 4.117 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.386     ; 3.947      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.763 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.677     ; 1.594      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.151 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 2.010      ; 2.609      ;
; 0.664 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 2.010      ; 2.596      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.040 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 2.114      ; 2.492      ;
; 0.471  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 2.114      ; 2.503      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.233 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.461     ; 1.468      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.102  ; 0.290        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.128  ; 0.316        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.128  ; 0.316        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.128  ; 0.316        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.128  ; 0.316        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.128  ; 0.316        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.134  ; 0.322        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.136  ; 0.324        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.255  ; 0.255        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.281  ; 0.281        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.281  ; 0.281        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.281  ; 0.281        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.281  ; 0.281        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.281  ; 0.281        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.289  ; 0.289        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.454  ; 0.674        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.457  ; 0.677        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.461  ; 0.681        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.462  ; 0.682        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.486  ; 0.706        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.710  ; 0.710        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.710  ; 0.710        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.710  ; 0.710        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                               ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.243  ; 0.463        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.246  ; 0.466        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.345  ; 0.533        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.345  ; 0.533        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.345  ; 0.533        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.345  ; 0.533        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.348  ; 0.536        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.501  ; 0.501        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.233  ; 0.453        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.358  ; 0.546        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.295  ; 0.483        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.872 ; 5.946 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.973 ; 4.506 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.973 ; 4.506 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.054 ; 3.543 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.834 ; -0.918 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.820 ; -2.267 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.820 ; -2.267 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.298 ; -1.790 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.182 ; -1.586 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.182 ; -1.586 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 11.517 ; 11.633 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.165 ; 10.111 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.587 ; 10.569 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.530  ; 9.611  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.517 ; 11.392 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.251  ; 9.331  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.071  ; 9.165  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.724 ; 10.613 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 8.924  ; 8.965  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.994  ; 9.023  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.505 ; 11.633 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.129  ; 9.233  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.040  ; 9.076  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.125  ; 9.212  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.228  ; 9.243  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.618  ; 9.506  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.307 ; 11.285 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.784  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.031 ; 9.956  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.413  ; 8.316  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.469  ; 8.371  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 8.861  ; 8.810  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.177  ; 8.099  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.187  ; 8.106  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.956  ; 8.813  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.420  ; 9.274  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.916  ; 8.782  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.584  ; 9.459  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 10.031 ; 9.956  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.754  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.542 ; 11.398 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 10.324 ; 10.223 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.950  ; 9.806  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 11.336 ; 11.162 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.336 ; 10.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.984  ; 9.902  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.371  ; 9.316  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 10.048 ; 9.957  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.572 ; 10.468 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.542 ; 11.398 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.924  ; 9.795  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.681 ; 10.583 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.597 ; 11.451 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.276 ; 10.160 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.968  ; 9.868  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.759  ; 9.676  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.582  ; 9.490  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.002 ; 10.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.113  ; 9.042  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.184 ; 11.075 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.077 ; 10.996 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 11.597 ; 11.451 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.351  ; 9.280  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.035 ; 9.911  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.584  ; 8.622  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.777  ; 9.724  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.180 ; 10.161 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.166  ; 9.241  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.073 ; 10.952 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 8.898  ; 8.972  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 8.725  ; 8.813  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.313 ; 10.205 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 8.584  ; 8.622  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.650  ; 8.676  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.115 ; 11.241 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.781  ; 8.878  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 8.696  ; 8.728  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.777  ; 8.859  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.875  ; 8.888  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.250  ; 9.141  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.925 ; 10.906 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.617  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 7.864  ; 7.785  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.090  ; 7.993  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.144  ; 8.046  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 8.519  ; 8.467  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 7.864  ; 7.785  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 7.873  ; 7.791  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.611  ; 8.469  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.056  ; 8.912  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.573  ; 8.439  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.214  ; 9.089  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.643  ; 9.567  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.584  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 9.011  ; 8.954  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.925  ; 9.823  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.565  ; 9.423  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 10.896 ; 10.725 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.935  ; 9.845  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.599  ; 9.517  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.011  ; 8.954  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 9.659  ; 9.567  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.163 ; 10.060 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.094 ; 10.952 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.540  ; 9.411  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.266 ; 10.167 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 8.761  ; 8.689  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.879  ; 9.763  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.583  ; 9.482  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.382  ; 9.298  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.212  ; 9.119  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.615  ; 9.640  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.761  ; 8.689  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.749 ; 10.641 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.647 ; 10.565 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 11.148 ; 11.003 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.991  ; 8.920  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.648  ; 9.525  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 24.91 MHz  ; 24.91 MHz       ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 89.51 MHz  ; 89.51 MHz       ; CLOCK_50                           ;                                                               ;
; 180.77 MHz ; 180.77 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 335.68 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 786.78 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 788.02 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -39.145 ; -3424.571     ;
; clock_divider:U5|reg25Mhz          ; -19.011 ; -930.499      ;
; CLOCK_50                           ; -8.921  ; -3525.836     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.580  ; -35.877       ;
; PS2_CLK                            ; -1.979  ; -38.807       ;
; clock_divider:U5|reg1Khz           ; -0.271  ; -0.271        ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.746 ; -5.805        ;
; PS2_CLK                            ; -0.135 ; -0.135        ;
; clock_divider:U5|reg25Mhz          ; -0.014 ; -0.035        ;
; clock_divider:U5|reg1Khz           ; 0.040  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.353  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.355  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -3.285 ; -3.285        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.253  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                            ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.046 ; -0.046        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 3.828  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2114.079     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -531.990      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -39.145 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 40.055     ;
; -39.129 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 40.039     ;
; -38.960 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.866     ;
; -38.952 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.862     ;
; -38.944 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.850     ;
; -38.921 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.829     ;
; -38.919 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.829     ;
; -38.881 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.791     ;
; -38.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.757     ;
; -38.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.772     ;
; -38.843 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.753     ;
; -38.830 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.756     ;
; -38.770 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.676     ;
; -38.767 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.673     ;
; -38.754 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.660     ;
; -38.736 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 39.640     ;
; -38.734 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.640     ;
; -38.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.632     ;
; -38.699 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.616     ;
; -38.696 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.602     ;
; -38.673 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.593     ;
; -38.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.568     ;
; -38.658 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.564     ;
; -38.657 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.577     ;
; -38.653 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.579     ;
; -38.634 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.541     ;
; -38.626 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.536     ;
; -38.622 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.546     ;
; -38.620 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.546     ;
; -38.618 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.525     ;
; -38.587 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.513     ;
; -38.582 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.508     ;
; -38.577 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.483     ;
; -38.571 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.497     ;
; -38.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.464     ;
; -38.548 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.474     ;
; -38.546 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.095     ; 39.450     ;
; -38.544 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.470     ;
; -38.544 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.450     ;
; -38.536 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.448     ;
; -38.522 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.439     ;
; -38.512 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.420     ;
; -38.506 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.412     ;
; -38.496 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.404     ;
; -38.491 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.084     ; 39.406     ;
; -38.489 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.406     ;
; -38.480 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.400     ;
; -38.478 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.397     ;
; -38.472 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.378     ;
; -38.468 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.374     ;
; -38.462 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.381     ;
; -38.451 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.368     ;
; -38.449 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.081     ; 39.367     ;
; -38.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.367     ;
; -38.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.347     ;
; -38.441 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.348     ;
; -38.421 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.331     ;
; -38.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.099     ; 39.319     ;
; -38.417 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.334     ;
; -38.413 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.330     ;
; -38.410 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.094     ; 39.315     ;
; -38.409 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.329     ;
; -38.408 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.316     ;
; -38.408 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.315     ;
; -38.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.309     ;
; -38.394 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.320     ;
; -38.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.293     ;
; -38.381 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.289     ;
; -38.377 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.096     ; 39.280     ;
; -38.375 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.295     ;
; -38.371 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.079     ; 39.291     ;
; -38.370 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.277     ;
; -38.363 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.075     ; 39.287     ;
; -38.361 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.287     ;
; -38.359 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.271     ;
; -38.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.243     ;
; -38.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.092     ; 39.239     ;
; -38.328 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.089     ; 39.238     ;
; -38.327 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.253     ;
; -38.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.238     ;
; -38.323 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.249     ;
; -38.321 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 39.232     ;
; -38.319 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.227     ;
; -38.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 39.205     ;
; -38.289 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.215     ;
; -38.288 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.194     ;
; -38.288 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.200     ;
; -38.286 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.194     ;
; -38.285 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.073     ; 39.211     ;
; -38.285 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.204     ;
; -38.278 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.088     ; 39.189     ;
; -38.254 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.166     ;
; -38.254 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.082     ; 39.171     ;
; -38.252 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.080     ; 39.171     ;
; -38.251 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.157     ;
; -38.250 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.087     ; 39.162     ;
; -38.248 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.091     ; 39.156     ;
; -38.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 39.142     ;
; -38.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.103     ; 39.130     ;
; -38.226 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.086     ; 39.139     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                   ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -19.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.696     ;
; -19.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.696     ;
; -19.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.696     ;
; -19.011 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.696     ;
; -18.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.477     ;
; -18.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.477     ;
; -18.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.477     ;
; -18.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.477     ;
; -18.718 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.403     ;
; -18.718 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.403     ;
; -18.718 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.403     ;
; -18.718 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.403     ;
; -18.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.396     ;
; -18.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.396     ;
; -18.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.396     ;
; -18.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.396     ;
; -18.712 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.396     ;
; -18.706 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.682      ; 20.387     ;
; -18.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.292     ;
; -18.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.292     ;
; -18.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.292     ;
; -18.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.686      ; 20.292     ;
; -18.524 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 20.203     ;
; -18.524 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 20.203     ;
; -18.524 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 20.203     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.188     ;
; -18.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.179     ;
; -18.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.179     ;
; -18.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 20.179     ;
; -18.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.177     ;
; -18.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.177     ;
; -18.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.177     ;
; -18.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.177     ;
; -18.493 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.177     ;
; -18.487 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.682      ; 20.168     ;
; -18.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.103     ;
; -18.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.103     ;
; -18.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.103     ;
; -18.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.103     ;
; -18.419 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 20.103     ;
; -18.413 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.682      ; 20.094     ;
; -18.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 19.992     ;
; -18.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 19.992     ;
; -18.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 19.992     ;
; -18.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 19.992     ;
; -18.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.685      ; 19.992     ;
; -18.305 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.984     ;
; -18.305 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.984     ;
; -18.305 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.984     ;
; -18.302 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.682      ; 19.983     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.676      ; 19.975     ;
; -18.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.678      ; 19.974     ;
; -18.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.678      ; 19.974     ;
; -18.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.678      ; 19.974     ;
; -18.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.678      ; 19.974     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.969     ;
; -18.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.960     ;
; -18.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.960     ;
; -18.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.960     ;
; -18.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.910     ;
; -18.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.910     ;
; -18.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.910     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.895     ;
; -18.208 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.886     ;
; -18.208 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.886     ;
; -18.208 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.886     ;
; -18.120 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.799     ;
; -18.120 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.799     ;
; -18.120 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.680      ; 19.799     ;
; -18.106 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.784     ;
; -18.106 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.679      ; 19.784     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -8.921 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.497      ;
; -8.921 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.502      ;
; -8.921 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.497      ;
; -8.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.471      ;
; -8.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.476      ;
; -8.895 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.471      ;
; -8.889 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.473      ;
; -8.889 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.473      ;
; -8.887 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.460      ;
; -8.887 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.465      ;
; -8.887 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.460      ;
; -8.887 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.476      ;
; -8.864 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.440      ;
; -8.864 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.440      ;
; -8.862 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.443      ;
; -8.853 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.437      ;
; -8.853 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.437      ;
; -8.851 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.440      ;
; -8.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.420      ;
; -8.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.425      ;
; -8.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.420      ;
; -8.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.414      ;
; -8.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.419      ;
; -8.830 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.414      ;
; -8.829 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.407      ;
; -8.829 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 8.412      ;
; -8.829 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.407      ;
; -8.814 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.387      ;
; -8.814 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.392      ;
; -8.814 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.387      ;
; -8.811 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.387      ;
; -8.811 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.387      ;
; -8.809 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.390      ;
; -8.803 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.384      ;
; -8.803 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.389      ;
; -8.803 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.384      ;
; -8.781 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.367      ;
; -8.781 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.929     ; 8.372      ;
; -8.781 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.367      ;
; -8.769 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.345      ;
; -8.769 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.345      ;
; -8.767 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.348      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.338      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.343      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.338      ;
; -8.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.334      ;
; -8.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.339      ;
; -8.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.334      ;
; -8.756 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.334      ;
; -8.756 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 8.339      ;
; -8.756 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.334      ;
; -8.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.331      ;
; -8.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.929     ; 8.336      ;
; -8.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.934     ; 8.331      ;
; -8.735 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.319      ;
; -8.735 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.324      ;
; -8.735 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.319      ;
; -8.732 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.308      ;
; -8.732 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.313      ;
; -8.732 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.308      ;
; -8.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.292      ;
; -8.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.297      ;
; -8.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.292      ;
; -8.709 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.285      ;
; -8.709 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.290      ;
; -8.709 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.285      ;
; -8.706 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.282      ;
; -8.706 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.287      ;
; -8.706 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.282      ;
; -8.703 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.281      ;
; -8.703 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 8.286      ;
; -8.703 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.281      ;
; -8.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.271      ;
; -8.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.276      ;
; -8.698 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.947     ; 8.271      ;
; -8.674 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.258      ;
; -8.674 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.258      ;
; -8.674 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.250      ;
; -8.674 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.250      ;
; -8.672 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.261      ;
; -8.672 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.253      ;
; -8.667 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a20~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.092     ; 8.095      ;
; -8.667 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.243      ;
; -8.667 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.939     ; 8.248      ;
; -8.667 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.944     ; 8.243      ;
; -8.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.239      ;
; -8.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 8.244      ;
; -8.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.239      ;
; -8.644 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.228      ;
; -8.644 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.228      ;
; -8.642 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.231      ;
; -8.640 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.218      ;
; -8.640 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.937     ; 8.223      ;
; -8.640 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.942     ; 8.218      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.988     ; 8.169      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.983     ; 8.174      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.988     ; 8.169      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.221      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.931     ; 8.226      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.936     ; 8.221      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.580 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.793      ;
; -4.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.785      ;
; -4.452 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.665      ;
; -4.400 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.613      ;
; -4.208 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.421      ;
; -4.202 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.422      ;
; -4.199 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.412      ;
; -4.198 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 4.411      ;
; -4.196 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.416      ;
; -4.088 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.308      ;
; -4.050 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.270      ;
; -3.975 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.195      ;
; -3.967 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.187      ;
; -3.927 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.147      ;
; -3.919 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.139      ;
; -3.907 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.127      ;
; -3.886 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.106      ;
; -3.875 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.095      ;
; -3.861 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.081      ;
; -3.860 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.080      ;
; -3.807 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 4.027      ;
; -3.767 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.987      ;
; -3.728 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.948      ;
; -3.712 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.932      ;
; -3.686 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.899      ;
; -3.643 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.863      ;
; -3.585 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.805      ;
; -3.577 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.797      ;
; -3.543 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.763      ;
; -3.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.749      ;
; -3.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.754      ;
; -3.471 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.684      ;
; -3.462 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.675      ;
; -3.454 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.667      ;
; -3.438 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.658      ;
; -3.386 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.599      ;
; -3.354 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.574      ;
; -3.260 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.473      ;
; -3.095 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.308      ;
; -3.068 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.281      ;
; -3.068 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.281      ;
; -3.051 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.264      ;
; -2.949 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.162      ;
; -2.943 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.156      ;
; -2.865 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 3.085      ;
; -2.827 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 3.040      ;
; -2.764 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.984      ;
; -2.706 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.919      ;
; -2.662 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.875      ;
; -2.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.869      ;
; -2.647 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.860      ;
; -2.636 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.849      ;
; -2.631 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.851      ;
; -2.605 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.818      ;
; -2.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.800      ;
; -2.582 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.795      ;
; -2.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.785      ;
; -2.450 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.670      ;
; -2.404 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.624      ;
; -2.391 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.611      ;
; -2.369 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.582      ;
; -2.250 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 2.470      ;
; -2.144 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.357      ;
; -2.112 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.325      ;
; -2.106 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.319      ;
; -2.082 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.295      ;
; -2.050 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.263      ;
; -1.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.100      ;
; -1.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.100      ;
; -1.886 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.099      ;
; -1.883 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.096      ;
; -1.825 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.038      ;
; -1.787 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 2.000      ;
; -1.779 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.992      ;
; -1.770 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.983      ;
; -1.630 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.843      ;
; -1.545 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.758      ;
; -1.459 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.769     ; 1.679      ;
; -1.141 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.354      ;
; -1.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.776     ; 1.309      ;
; -0.269 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.064     ; 1.204      ;
; -0.267 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.064     ; 1.202      ;
; -0.266 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.064     ; 1.201      ;
; -0.256 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.064     ; 1.191      ;
; -0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.110      ;
; -0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.110      ;
; -0.179 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.107      ;
; -0.138 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.066      ;
; -0.085 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.013      ;
; 0.216  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.712      ;
; 0.245  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.683      ;
; 0.269  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 0.659      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.979 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.980      ;
; -1.978 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.375     ; 2.622      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.966 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.967      ;
; -1.965 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.375     ; 2.609      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.817 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.818      ;
; -1.816 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.375     ; 2.460      ;
; -1.773 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.749      ;
; -1.722 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.698      ;
; -1.713 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.689      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.707 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.018     ; 2.708      ;
; -1.706 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.375     ; 2.350      ;
; -1.613 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.589      ;
; -1.566 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.542      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.526 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.584      ;
; -1.509 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.485      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.500 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.558      ;
; -1.478 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.043     ; 2.454      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.378 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.058      ; 2.455      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.403      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.039      ; 2.286      ;
; -1.119 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.094      ;
; -1.119 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.094      ;
; -1.119 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.094      ;
; -1.119 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.044     ; 2.094      ;
; -1.077 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.193     ; 1.903      ;
; -1.064 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.193     ; 1.890      ;
; -1.037 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.253     ; 1.803      ;
; -0.961 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.115      ; 2.095      ;
; -0.961 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.115      ; 2.095      ;
; -0.961 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.115      ; 2.095      ;
; -0.961 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.115      ; 2.095      ;
; -0.961 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.115      ; 2.095      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.271 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.198      ;
; -0.121 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.048      ;
; 0.054  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.873      ;
; 0.244  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.683      ;
; 0.358  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.166      ; 2.317      ;
; 0.527  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.166      ; 2.148      ;
; 0.527  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.166      ; 2.148      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.746 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.739      ; 1.407      ;
; -1.746 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.739      ; 1.407      ;
; -1.741 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.739      ; 1.412      ;
; -1.263 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.739      ; 1.390      ;
; -1.263 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.739      ; 1.390      ;
; -1.216 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.739      ; 1.437      ;
; -0.382 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.734      ; 2.766      ;
; -0.190 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.734      ; 2.958      ;
; 0.006  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 2.730      ; 3.150      ;
; 0.070  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.734      ; 3.218      ;
; 0.181  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 2.730      ; 3.325      ;
; 0.209  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.734      ; 2.857      ;
; 0.306  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.734      ; 3.454      ;
; 0.308  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.396      ; 0.905      ;
; 0.322  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.396      ; 0.919      ;
; 0.333  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.396      ; 0.930      ;
; 0.354  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.496      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.497      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.396      ; 0.953      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.498      ;
; 0.357  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.499      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.500      ;
; 0.358  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.728      ; 3.500      ;
; 0.361  ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 2.730      ; 3.005      ;
; 0.366  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.366  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.384  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.626      ;
; 0.393  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.734      ; 3.041      ;
; 0.394  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.635      ;
; 0.396  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.399  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.396      ; 0.996      ;
; 0.401  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.642      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.646      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.646      ;
; 0.407  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.648      ;
; 0.474  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.610      ;
; 0.475  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.611      ;
; 0.476  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.612      ;
; 0.476  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.612      ;
; 0.490  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.626      ;
; 0.543  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[13]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.980      ; 3.934      ;
; 0.543  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[16]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.980      ; 3.934      ;
; 0.548  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.073      ; 0.792      ;
; 0.561  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.802      ;
; 0.573  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.401      ; 1.175      ;
; 0.576  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.818      ;
; 0.580  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.390      ; 1.171      ;
; 0.585  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[14]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.967      ; 3.963      ;
; 0.585  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[15]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.967      ; 3.963      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.587  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.722      ; 3.723      ;
; 0.589  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.590  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.831      ;
; 0.591  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.832      ;
; 0.594  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.835      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.597  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.727      ; 3.738      ;
; 0.600  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.401      ; 1.202      ;
; 0.601  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.602  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.843      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.135 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.195      ; 3.464      ;
; 0.191  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.195      ; 3.290      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.608      ;
; 0.425  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.639      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.659      ;
; 0.446  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.660      ;
; 0.447  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.661      ;
; 0.555  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.769      ;
; 0.556  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.770      ;
; 0.704  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.918      ;
; 0.711  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.925      ;
; 0.814  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.028      ;
; 0.819  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.033      ;
; 0.824  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.038      ;
; 0.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.145      ;
; 0.936  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.150      ;
; 0.950  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.259      ;
; 0.963  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.272      ;
; 0.963  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.272      ;
; 0.978  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.287      ;
; 1.004  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.313      ;
; 1.014  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.323      ;
; 1.058  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.272      ;
; 1.058  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.272      ;
; 1.080  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.294      ;
; 1.170  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.384      ;
; 1.170  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.384      ;
; 1.219  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.434      ;
; 1.233  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.542      ;
; 1.319  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.533      ;
; 1.319  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.533      ;
; 1.331  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.546      ;
; 1.333  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.547      ;
; 1.333  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.547      ;
; 1.439  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.138      ; 1.748      ;
; 1.480  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.695      ;
; 1.506  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.044      ; 1.721      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.526  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.363      ; 2.060      ;
; 1.542  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.118     ; 1.595      ;
; 1.765  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.193      ; 2.129      ;
; 1.765  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.193      ; 2.129      ;
; 1.765  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.193      ; 2.129      ;
; 1.765  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.193      ; 2.129      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.826  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.287      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.303      ; 2.395      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 1.931  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.392      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.076  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.537      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.088  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.290      ; 2.549      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
; 2.175  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.230      ; 2.576      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.014 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.294      ; 0.981      ;
; -0.012 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.294      ; 0.983      ;
; -0.009 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.294      ; 0.986      ;
; 0.029  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.293      ; 1.023      ;
; 0.030  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.293      ; 1.024      ;
; 0.109  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.275      ; 1.085      ;
; 0.151  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.294      ; 1.146      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.357  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.998      ; 1.546      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.357  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.597      ;
; 0.368  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                             ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.608      ;
; 0.414  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.995      ; 1.600      ;
; 0.421  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.662      ;
; 0.428  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.572      ;
; 0.429  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.403      ;
; 0.432  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.406      ;
; 0.432  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.406      ;
; 0.433  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.407      ;
; 0.434  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.408      ;
; 0.436  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.580      ;
; 0.436  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.410      ;
; 0.437  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.273      ; 1.411      ;
; 0.438  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.394      ;
; 0.439  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.395      ;
; 0.441  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.397      ;
; 0.441  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.397      ;
; 0.444  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.400      ;
; 0.446  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.402      ;
; 0.447  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.403      ;
; 0.448  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.255      ; 1.404      ;
; 0.449  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.593      ;
; 0.466  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.999      ; 1.656      ;
; 0.466  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.610      ;
; 0.467  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.999      ; 1.657      ;
; 0.479  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.999      ; 1.669      ;
; 0.484  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.999      ; 1.674      ;
; 0.571  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                      ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.814      ;
; 0.603  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.844      ;
; 0.605  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.845      ;
; 0.609  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.851      ;
; 0.610  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.851      ;
; 0.610  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.852      ;
; 0.613  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.854      ;
; 0.614  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.855      ;
; 0.616  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.857      ;
; 0.620  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.862      ;
; 0.620  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.862      ;
; 0.623  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.864      ;
; 0.623  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.865      ;
; 0.624  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.865      ;
; 0.625  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.867      ;
; 0.625  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.867      ;
; 0.626  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.627  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.868      ;
; 0.631  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.872      ;
; 0.641  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.993      ; 1.825      ;
; 0.641  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.882      ;
; 0.643  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.886      ;
; 0.648  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.992      ; 1.831      ;
; 0.648  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.992      ; 1.831      ;
; 0.652  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.893      ;
; 0.653  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.894      ;
; 0.659  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.660  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.993      ; 1.844      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.900      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.660  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.661  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                          ; vga:U4|TEXT_DRAWER:U3|DATA[12]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.662  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                          ; vga:U4|TEXT_DRAWER:U3|DATA[10]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.903      ;
; 0.663  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                          ; vga:U4|TEXT_DRAWER:U3|DATA[11]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.904      ;
; 0.696  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.936      ;
; 0.709  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.943      ; 1.843      ;
; 0.731  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.875      ;
; 0.736  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.943      ; 1.870      ;
; 0.736  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.943      ; 1.870      ;
; 0.738  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.943      ; 1.872      ;
; 0.738  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.943      ; 1.872      ;
; 0.740  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.953      ; 1.884      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.040 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.361      ; 2.082      ;
; 0.084 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.361      ; 2.126      ;
; 0.084 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.361      ; 2.126      ;
; 0.365 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.608      ;
; 0.560 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.803      ;
; 0.735 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.978      ;
; 0.850 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 1.093      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.353 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.393 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.636      ;
; 0.433 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.676      ;
; 0.540 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.784      ;
; 0.588 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.831      ;
; 0.591 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.837      ;
; 0.596 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.839      ;
; 0.597 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.840      ;
; 0.604 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.851      ;
; 0.618 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.861      ;
; 0.622 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.865      ;
; 0.623 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.868      ;
; 0.627 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.870      ;
; 0.631 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.874      ;
; 0.654 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.897      ;
; 0.658 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[3]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.901      ;
; 0.658 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.902      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.715 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.958      ;
; 0.752 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.994      ;
; 0.853 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]              ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.096      ;
; 0.874 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.117      ;
; 0.876 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.119      ;
; 0.878 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.121      ;
; 0.880 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.123      ;
; 0.882 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.125      ;
; 0.883 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.126      ;
; 0.884 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.128      ;
; 0.887 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.130      ;
; 0.891 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.134      ;
; 0.894 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][8]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.135      ;
; 0.896 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.139      ;
; 0.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.152      ;
; 0.911 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.154      ;
; 0.912 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.155      ;
; 0.914 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.158      ;
; 0.919 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.162      ;
; 0.922 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.165      ;
; 0.923 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.166      ;
; 0.930 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.173      ;
; 0.933 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.176      ;
; 0.941 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][12]              ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.075      ; 1.187      ;
; 0.958 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 1.202      ;
; 0.959 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]              ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.202      ;
; 0.961 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.202      ;
; 0.973 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.216      ;
; 0.977 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.220      ;
; 0.982 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.225      ;
; 0.983 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.227      ;
; 0.984 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.234      ;
; 0.986 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.229      ;
; 0.987 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.229      ;
; 0.987 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][13]              ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.103      ; 1.261      ;
; 0.990 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.233      ;
; 0.990 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[11]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.064      ; 1.225      ;
; 0.991 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.064      ; 1.226      ;
; 0.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.064      ; 1.227      ;
; 0.994 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.237      ;
; 0.994 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.070      ; 1.235      ;
; 0.995 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.238      ;
; 1.001 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.244      ;
; 1.006 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.249      ;
; 1.008 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.251      ;
; 1.008 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.251      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.355 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.597      ;
; 0.399 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.641      ;
; 0.625 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.867      ;
; 0.640 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 0.882      ;
; 0.759 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.001      ;
; 0.762 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.004      ;
; 0.763 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.071      ; 1.005      ;
; 0.873 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.122      ;
; 0.884 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.133      ;
; 0.885 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.134      ;
; 0.887 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.078      ; 1.136      ;
; 1.523 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.227      ;
; 1.551 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.255      ;
; 1.866 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 1.577      ;
; 1.911 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.615      ;
; 1.959 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.663      ;
; 1.982 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.686      ;
; 2.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.798      ;
; 2.113 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.817      ;
; 2.184 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.888      ;
; 2.186 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.890      ;
; 2.188 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.892      ;
; 2.199 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.903      ;
; 2.203 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.907      ;
; 2.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.910      ;
; 2.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.910      ;
; 2.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.910      ;
; 2.230 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 1.934      ;
; 2.313 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.024      ;
; 2.334 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.038      ;
; 2.385 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.089      ;
; 2.395 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.099      ;
; 2.408 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.112      ;
; 2.432 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.136      ;
; 2.449 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.153      ;
; 2.457 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.161      ;
; 2.474 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.178      ;
; 2.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.238      ;
; 2.557 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.261      ;
; 2.565 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.269      ;
; 2.600 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.304      ;
; 2.666 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.377      ;
; 2.671 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.382      ;
; 2.714 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.425      ;
; 2.736 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.440      ;
; 2.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.452      ;
; 2.749 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.460      ;
; 2.831 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.535      ;
; 2.833 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.537      ;
; 2.855 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.566      ;
; 2.860 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.564      ;
; 2.877 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.581      ;
; 2.912 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.616      ;
; 2.920 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.631      ;
; 2.925 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.629      ;
; 2.939 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.650      ;
; 2.945 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.649      ;
; 2.956 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.660      ;
; 2.957 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.661      ;
; 2.962 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.666      ;
; 2.966 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.670      ;
; 2.977 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.681      ;
; 2.982 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.693      ;
; 2.985 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.689      ;
; 3.051 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.762      ;
; 3.069 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.773      ;
; 3.096 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.807      ;
; 3.119 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.830      ;
; 3.173 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.877      ;
; 3.194 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.898      ;
; 3.278 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 2.989      ;
; 3.284 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 2.988      ;
; 3.295 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.006      ;
; 3.311 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.022      ;
; 3.318 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.029      ;
; 3.327 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.038      ;
; 3.376 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.087      ;
; 3.380 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.091      ;
; 3.381 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.497     ; 3.085      ;
; 3.447 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.158      ;
; 3.454 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.165      ;
; 3.459 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.170      ;
; 3.503 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.214      ;
; 3.521 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.232      ;
; 3.524 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.235      ;
; 3.586 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.297      ;
; 3.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.334      ;
; 3.651 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.362      ;
; 3.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.367      ;
; 3.737 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.448      ;
; 3.841 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.490     ; 3.552      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -3.285 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.361     ; 1.433      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.253 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.865      ; 2.344      ;
; 0.702 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.865      ; 2.395      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.046 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.961      ; 2.299      ;
; 0.403  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.961      ; 2.248      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 3.828 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.166     ; 1.343      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.228  ; 0.414        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.228  ; 0.414        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.228  ; 0.414        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.228  ; 0.414        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.240  ; 0.426        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.253  ; 0.439        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.258  ; 0.444        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.333  ; 0.551        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.339  ; 0.557        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.353  ; 0.571        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.365  ; 0.583        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.365  ; 0.583        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.365  ; 0.583        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.365  ; 0.583        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.225  ; 0.443        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.368  ; 0.554        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.490  ; 0.490        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.299  ; 0.485        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.487  ; 0.487        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.512  ; 0.512        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.236  ; 0.454        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.358  ; 0.544        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.285  ; 0.471        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.431  ; 0.431        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.367 ; 5.566 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.485 ; 3.854 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.485 ; 3.854 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.665 ; 2.953 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 4.067 ; 4.255 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 4.067 ; 4.255 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.773 ; -0.956 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.542 ; -1.789 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.542 ; -1.789 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.022 ; -1.364 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.116 ; -1.370 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.116 ; -1.370 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 10.445 ; 10.325 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.188  ; 9.028  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.579  ; 9.451  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 8.590  ; 8.583  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.445 ; 10.179 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 8.348  ; 8.305  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 8.171  ; 8.170  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.712  ; 9.479  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 8.042  ; 7.992  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.089  ; 8.050  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 10.362 ; 10.325 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 8.217  ; 8.233  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 8.131  ; 8.102  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 8.214  ; 8.222  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 8.309  ; 8.244  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.687  ; 8.494  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.172 ; 10.022 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.372  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.036  ; 8.832  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 7.570  ; 7.435  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 7.616  ; 7.483  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 7.988  ; 7.877  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 7.336  ; 7.241  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 7.347  ; 7.247  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.062  ; 7.883  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 8.531  ; 8.283  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.028  ; 7.854  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.654  ; 8.458  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.036  ; 8.832  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.254  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.495 ; 10.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.344  ; 9.137  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.021  ; 8.749  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 10.324 ; 9.981  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.353  ; 9.162  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.036  ; 8.847  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.455  ; 8.316  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 9.104  ; 8.888  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.582  ; 9.357  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.495 ; 10.220 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.981  ; 8.768  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 9.685  ; 9.475  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 10.542 ; 10.272 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.310  ; 9.082  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.016  ; 8.822  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 8.819  ; 8.655  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 8.657  ; 8.477  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.040  ; 8.969  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.207  ; 8.080  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.162 ; 9.909  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.055 ; 9.844  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.542 ; 10.272 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.424  ; 8.227  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.078  ; 8.876  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                   ;
+-----------+---------------------------+--------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 7.717  ; 7.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 8.819  ; 8.664 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.192  ; 9.068 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 8.242  ; 8.234 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.023 ; 9.767 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 8.010  ; 7.968 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 7.840  ; 7.838 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.321  ; 9.096 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 7.717  ; 7.668 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 7.760  ; 7.723 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 9.991  ; 9.957 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 7.884  ; 7.898 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 7.802  ; 7.773 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 7.882  ; 7.889 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 7.973  ; 7.909 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 8.336  ; 8.150 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.809  ; 9.666 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.202 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 7.038  ; 6.943 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 7.263  ; 7.130 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 7.307  ; 7.175 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 7.663  ; 7.553 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 7.038  ; 6.943 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 7.049  ; 6.949 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 7.734  ; 7.558 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 8.183  ; 7.941 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 7.701  ; 7.531 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.302  ; 8.110 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.670  ; 8.470 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.085  ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 8.113  ; 7.975 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.964  ; 8.763 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 8.654  ; 8.389 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.906  ; 9.573 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.972  ; 8.785 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.670  ; 8.485 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.113  ; 7.975 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 8.734  ; 8.523 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.195  ; 8.975 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 10.070 ; 9.802 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.615  ; 8.407 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 9.291  ; 9.085 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 7.872  ; 7.746 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 8.931  ; 8.708 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 8.649  ; 8.458 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 8.460  ; 8.299 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 8.304  ; 8.127 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 8.671  ; 8.600 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 7.872  ; 7.746 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 9.749  ; 9.503 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 9.646  ; 9.439 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 10.115 ; 9.852 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.083  ; 7.889 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 8.710  ; 8.512 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+-------+------------+---------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -20.761 ; -1738.860     ;
; clock_divider:U5|reg25Mhz          ; -9.694  ; -439.189      ;
; CLOCK_50                           ; -4.970  ; -1808.241     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -1.808  ; -12.814       ;
; PS2_CLK                            ; -0.627  ; -9.816        ;
; clock_divider:U5|reg1Khz           ; 0.312   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.023 ; -3.508        ;
; clock_divider:U5|reg25Mhz          ; -0.070 ; -0.307        ;
; PS2_CLK                            ; -0.054 ; -0.054        ;
; clock_divider:U5|reg1Khz           ; -0.031 ; -0.033        ;
; clock_divider:U5|reg1Mhz           ; 0.179  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.182  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.796 ; -1.796        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.247  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                            ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -0.035 ; -0.035        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 2.495  ; 0.000         ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -1116.476     ;
; PS2_CLK                                ; -3.000 ; -40.254       ;
; clock_divider:U5|reg1Mhz               ; -1.000 ; -414.000      ;
; clock_divider:U5|reg25Mhz              ; -1.000 ; -153.000      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.000 ; -10.000       ;
; clock_divider:U5|reg1Khz               ; -1.000 ; -3.000        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.000 ; -1.000        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -20.761 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.692     ;
; -20.755 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.686     ;
; -20.663 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.594     ;
; -20.652 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.577     ;
; -20.646 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.571     ;
; -20.644 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 21.574     ;
; -20.636 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.567     ;
; -20.621 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.552     ;
; -20.617 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.548     ;
; -20.611 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.542     ;
; -20.556 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.501     ;
; -20.554 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.479     ;
; -20.550 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.495     ;
; -20.535 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 21.459     ;
; -20.527 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.452     ;
; -20.519 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.456     ;
; -20.518 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.443     ;
; -20.513 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.450     ;
; -20.512 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.437     ;
; -20.512 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.437     ;
; -20.508 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.433     ;
; -20.502 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.427     ;
; -20.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.414     ;
; -20.472 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.398     ;
; -20.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.392     ;
; -20.458 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.403     ;
; -20.453 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.386     ;
; -20.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.380     ;
; -20.439 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.383     ;
; -20.438 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.378     ;
; -20.435 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 21.359     ;
; -20.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.372     ;
; -20.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.376     ;
; -20.426 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.371     ;
; -20.421 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.358     ;
; -20.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.345     ;
; -20.420 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.365     ;
; -20.416 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.361     ;
; -20.412 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.357     ;
; -20.408 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.344     ;
; -20.406 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.351     ;
; -20.402 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.338     ;
; -20.402 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.338     ;
; -20.401 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 21.325     ;
; -20.394 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.331     ;
; -20.393 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 21.320     ;
; -20.393 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.318     ;
; -20.387 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 21.314     ;
; -20.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 21.313     ;
; -20.379 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.310     ;
; -20.379 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.316     ;
; -20.378 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.303     ;
; -20.376 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[0]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.301     ;
; -20.375 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.312     ;
; -20.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.299     ;
; -20.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.299     ;
; -20.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.300     ;
; -20.369 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.050     ; 21.306     ;
; -20.368 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.293     ;
; -20.364 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[5]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 21.294     ;
; -20.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.280     ;
; -20.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.288     ;
; -20.347 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.273     ;
; -20.340 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.280     ;
; -20.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.055     ; 21.268     ;
; -20.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.258     ;
; -20.328 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.254     ;
; -20.328 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.273     ;
; -20.328 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.261     ;
; -20.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.069     ; 21.244     ;
; -20.322 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.248     ;
; -20.321 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.048     ; 21.260     ;
; -20.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.249     ;
; -20.317 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[2]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.055     ; 21.249     ;
; -20.313 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.246     ;
; -20.313 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.253     ;
; -20.312 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.056     ; 21.243     ;
; -20.310 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.246     ;
; -20.309 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.242     ;
; -20.309 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.043     ; 21.253     ;
; -20.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[13] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.055     ; 21.235     ;
; -20.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.054     ; 21.236     ;
; -20.301 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.246     ;
; -20.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.067     ; 21.220     ;
; -20.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.238     ;
; -20.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[14] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.055     ; 21.229     ;
; -20.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[15] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 21.222     ;
; -20.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.234     ;
; -20.291 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.052     ; 21.226     ;
; -20.288 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.047     ; 21.228     ;
; -20.286 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.231     ;
; -20.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.219     ;
; -20.282 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[6]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.227     ;
; -20.278 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[10] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.223     ;
; -20.276 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[12] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.042     ; 21.221     ;
; -20.276 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[11] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.061     ; 21.202     ;
; -20.274 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[4]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 21.198     ;
; -20.270 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[7]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.062     ; 21.195     ;
; -20.268 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[9]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.051     ; 21.204     ;
; -20.268 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[8]  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.060     ; 21.195     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -9.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 11.123     ;
; -9.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 11.123     ;
; -9.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 11.123     ;
; -9.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 11.123     ;
; -9.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.981     ;
; -9.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.981     ;
; -9.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.981     ;
; -9.552 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.981     ;
; -9.532 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.437      ; 10.956     ;
; -9.525 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.954     ;
; -9.525 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.954     ;
; -9.525 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.954     ;
; -9.525 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.954     ;
; -9.525 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.954     ;
; -9.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.912     ;
; -9.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.912     ;
; -9.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.912     ;
; -9.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.912     ;
; -9.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.895     ;
; -9.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.895     ;
; -9.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.895     ;
; -9.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.895     ;
; -9.450 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.871     ;
; -9.450 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.871     ;
; -9.450 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.871     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.856     ;
; -9.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.849     ;
; -9.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.849     ;
; -9.429 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.849     ;
; -9.390 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.437      ; 10.814     ;
; -9.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.812     ;
; -9.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.812     ;
; -9.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.812     ;
; -9.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.812     ;
; -9.383 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.812     ;
; -9.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.793     ;
; -9.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.793     ;
; -9.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.793     ;
; -9.374 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.793     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.331 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.429      ; 10.747     ;
; -9.321 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.437      ; 10.745     ;
; -9.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.743     ;
; -9.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.743     ;
; -9.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.743     ;
; -9.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.743     ;
; -9.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.743     ;
; -9.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.729     ;
; -9.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.729     ;
; -9.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.729     ;
; -9.304 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.437      ; 10.728     ;
; -9.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.726     ;
; -9.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.726     ;
; -9.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.726     ;
; -9.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.726     ;
; -9.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.442      ; 10.726     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.294 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.714     ;
; -9.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.707     ;
; -9.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.707     ;
; -9.287 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.707     ;
; -9.239 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.660     ;
; -9.239 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.660     ;
; -9.239 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.660     ;
; -9.236 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.431      ; 10.654     ;
; -9.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.651     ;
; -9.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.651     ;
; -9.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.651     ;
; -9.232 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.432      ; 10.651     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.433      ; 10.645     ;
; -9.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.643     ;
; -9.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.643     ;
; -9.222 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.434      ; 10.643     ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.970 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.738      ;
; -4.970 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.738      ;
; -4.968 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.739      ;
; -4.943 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.711      ;
; -4.943 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.711      ;
; -4.941 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.712      ;
; -4.920 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.692      ;
; -4.920 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.692      ;
; -4.918 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.724     ; 4.693      ;
; -4.911 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.679      ;
; -4.911 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.679      ;
; -4.909 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.680      ;
; -4.904 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.676      ;
; -4.904 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.676      ;
; -4.902 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.724     ; 4.677      ;
; -4.892 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.659      ;
; -4.892 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.659      ;
; -4.890 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.729     ; 4.660      ;
; -4.879 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.646      ;
; -4.879 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.729     ; 4.649      ;
; -4.879 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.646      ;
; -4.878 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.643      ;
; -4.878 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.643      ;
; -4.876 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.644      ;
; -4.866 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a20~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.850     ; 4.515      ;
; -4.865 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.633      ;
; -4.865 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.633      ;
; -4.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 4.581      ;
; -4.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 4.581      ;
; -4.863 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.634      ;
; -4.862 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.630      ;
; -4.862 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.630      ;
; -4.861 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.778     ; 4.582      ;
; -4.860 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.631      ;
; -4.856 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.627      ;
; -4.856 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.725     ; 4.630      ;
; -4.856 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.627      ;
; -4.854 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.824     ; 4.529      ;
; -4.851 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.616      ;
; -4.851 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.616      ;
; -4.849 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.617      ;
; -4.847 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.614      ;
; -4.847 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.729     ; 4.617      ;
; -4.847 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.614      ;
; -4.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.615      ;
; -4.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.615      ;
; -4.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.611      ;
; -4.846 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.611      ;
; -4.844 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.836     ; 4.507      ;
; -4.844 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.616      ;
; -4.844 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.612      ;
; -4.840 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.611      ;
; -4.840 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.725     ; 4.614      ;
; -4.840 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.611      ;
; -4.838 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.606      ;
; -4.838 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.606      ;
; -4.836 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.607      ;
; -4.834 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a20~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.850     ; 4.483      ;
; -4.831 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 4.549      ;
; -4.831 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 4.549      ;
; -4.829 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.778     ; 4.550      ;
; -4.826 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.766     ; 4.559      ;
; -4.826 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.766     ; 4.559      ;
; -4.824 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.763     ; 4.560      ;
; -4.824 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 4.554      ;
; -4.824 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 4.554      ;
; -4.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.766     ; 4.556      ;
; -4.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.766     ; 4.556      ;
; -4.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.766     ; 4.555      ;
; -4.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a18~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.824     ; 4.497      ;
; -4.821 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.763     ; 4.557      ;
; -4.819 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.588      ;
; -4.819 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.588      ;
; -4.817 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.589      ;
; -4.814 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.583      ;
; -4.814 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.583      ;
; -4.813 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.585      ;
; -4.813 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.585      ;
; -4.812 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a0~portb_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.836     ; 4.475      ;
; -4.812 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.584      ;
; -4.811 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.724     ; 4.586      ;
; -4.811 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.580      ;
; -4.811 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.580      ;
; -4.810 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[5] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a11~portb_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.842     ; 4.467      ;
; -4.809 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.581      ;
; -4.802 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.574      ;
; -4.802 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.727     ; 4.574      ;
; -4.800 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.724     ; 4.575      ;
; -4.800 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.762     ; 4.537      ;
; -4.800 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.762     ; 4.537      ;
; -4.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.567      ;
; -4.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 4.567      ;
; -4.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.565      ;
; -4.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.729     ; 4.568      ;
; -4.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.732     ; 4.565      ;
; -4.798 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.759     ; 4.538      ;
; -4.797 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.568      ;
; -4.797 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.562      ;
; -4.797 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 4.562      ;
; -4.796 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.777     ; 4.518      ;
+--------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.808 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.609      ;
; -1.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.600      ;
; -1.698 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.499      ;
; -1.662 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.463      ;
; -1.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.450      ;
; -1.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.432      ;
; -1.610 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.411      ;
; -1.578 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.379      ;
; -1.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.364      ;
; -1.538 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.339      ;
; -1.502 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.311      ;
; -1.495 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.304      ;
; -1.489 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.298      ;
; -1.476 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.285      ;
; -1.461 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.270      ;
; -1.452 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.261      ;
; -1.441 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.250      ;
; -1.431 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.240      ;
; -1.426 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.235      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.225      ;
; -1.386 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.195      ;
; -1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.191      ;
; -1.360 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.169      ;
; -1.334 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.143      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.121      ;
; -1.298 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.107      ;
; -1.294 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.103      ;
; -1.285 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.094      ;
; -1.270 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.079      ;
; -1.252 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.053      ;
; -1.231 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.040      ;
; -1.209 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 2.010      ;
; -1.201 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 2.010      ;
; -1.183 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.984      ;
; -1.156 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.965      ;
; -1.148 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.949      ;
; -1.139 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.940      ;
; -1.102 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.903      ;
; -1.033 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.834      ;
; -1.015 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.816      ;
; -1.005 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.806      ;
; -0.962 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.763      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.703      ;
; -0.880 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.681      ;
; -0.866 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.675      ;
; -0.851 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.652      ;
; -0.805 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.614      ;
; -0.792 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.593      ;
; -0.778 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.579      ;
; -0.777 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.578      ;
; -0.755 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.564      ;
; -0.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.549      ;
; -0.733 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.534      ;
; -0.730 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.531      ;
; -0.716 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.517      ;
; -0.708 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.517      ;
; -0.704 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.505      ;
; -0.701 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.502      ;
; -0.678 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.479      ;
; -0.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.465      ;
; -0.640 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.449      ;
; -0.542 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.343      ;
; -0.470 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.271      ;
; -0.467 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 1.276      ;
; -0.453 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.254      ;
; -0.422 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.223      ;
; -0.420 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.221      ;
; -0.331 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.132      ;
; -0.329 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.130      ;
; -0.305 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.106      ;
; -0.305 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.106      ;
; -0.303 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.104      ;
; -0.302 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.103      ;
; -0.297 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.098      ;
; -0.286 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.087      ;
; -0.212 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 1.013      ;
; -0.161 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 0.962      ;
; -0.144 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.168     ; 0.953      ;
; 0.044  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 0.757      ;
; 0.076  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.176     ; 0.725      ;
; 0.273  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.033     ; 0.681      ;
; 0.275  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.033     ; 0.679      ;
; 0.276  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.033     ; 0.678      ;
; 0.285  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.033     ; 0.669      ;
; 0.368  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.578      ;
; 0.368  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.578      ;
; 0.371  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.575      ;
; 0.376  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.570      ;
; 0.406  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.540      ;
; 0.571  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.375      ;
; 0.587  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.359      ;
; 0.596  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.350      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.627 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.217     ; 1.417      ;
; -0.623 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.217     ; 1.413      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.564 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.539      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.551 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.526      ;
; -0.527 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.511      ;
; -0.525 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.217     ; 1.315      ;
; -0.502 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.486      ;
; -0.495 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.479      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.476 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.451      ;
; -0.474 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.217     ; 1.264      ;
; -0.438 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.422      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.418 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.032     ; 1.393      ;
; -0.402 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.386      ;
; -0.375 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.359      ;
; -0.345 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.023     ; 1.329      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.337 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.340      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.333 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.336      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.301 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.024      ; 1.332      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.235 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.238      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.184 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.004     ; 1.187      ;
; -0.145 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.009     ; 1.143      ;
; -0.145 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.009     ; 1.143      ;
; -0.145 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.009     ; 1.143      ;
; -0.145 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.009     ; 1.143      ;
; -0.125 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.137     ; 0.995      ;
; -0.098 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.119     ; 0.986      ;
; -0.085 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.119     ; 0.973      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 1.110      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 1.110      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 1.110      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 1.110      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; 0.052      ; 1.110      ;
+--------+---------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.312 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.632      ;
; 0.388 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.556      ;
; 0.483 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.461      ;
; 0.585 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.359      ;
; 0.604 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.393      ; 1.286      ;
; 0.715 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.393      ; 1.175      ;
; 0.715 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 1.393      ; 1.175      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.023 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.536      ; 0.732      ;
; -1.023 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.536      ; 0.732      ;
; -0.994 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.536      ; 0.761      ;
; -0.551 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.536      ; 0.704      ;
; -0.551 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.536      ; 0.704      ;
; -0.541 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.536      ; 0.714      ;
; -0.179 ; clock_divider:U5|reg1Khz                                                                                                                         ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 1.519      ; 1.559      ;
; -0.150 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.532      ; 1.601      ;
; -0.139 ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.532      ; 1.612      ;
; 0.050  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.532      ; 1.801      ;
; 0.065  ; clock_divider:U5|reg1Mhz                                                                                                                         ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 1.519      ; 1.803      ;
; 0.111  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.228      ; 0.443      ;
; 0.120  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.228      ; 0.452      ;
; 0.126  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[9]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.228      ; 0.458      ;
; 0.133  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.228      ; 0.465      ;
; 0.154  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.532      ; 1.905      ;
; 0.170  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a13~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.228      ; 0.502      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                   ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                             ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                           ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.188  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.190  ; clock_divider:U5|counter1Khz[0]                                                                                                                  ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.314      ;
; 0.194  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.318      ;
; 0.195  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.319      ;
; 0.196  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.197  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.321      ;
; 0.198  ; clock_divider:U5|counter1Mhz[8]                                                                                                                  ; clock_divider:U5|counter1Mhz[8]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.322      ;
; 0.200  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.324      ;
; 0.200  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_0_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.532      ; 1.451      ;
; 0.238  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.983      ;
; 0.239  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.984      ;
; 0.239  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.984      ;
; 0.240  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.985      ;
; 0.241  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.986      ;
; 0.242  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.526      ; 1.987      ;
; 0.252  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.234      ; 0.590      ;
; 0.258  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_1_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.532      ; 1.509      ;
; 0.261  ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                                                           ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]                                                                     ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.042      ; 0.387      ;
; 0.261  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.222      ; 0.587      ;
; 0.266  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a7~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.234      ; 0.604      ;
; 0.269  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.393      ;
; 0.277  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.222      ; 0.603      ;
; 0.279  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.222      ; 0.605      ;
; 0.281  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[1]                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|wrreq_delaya[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.041      ; 0.406      ;
; 0.283  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a5~porta_address_reg0  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.222      ; 0.609      ;
; 0.290  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.744      ; 2.273      ;
; 0.290  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.746      ; 2.275      ;
; 0.290  ; clock_divider:U5|reg25Mhz                                                                                                                        ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.744      ; 2.273      ;
; 0.294  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[9]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.295  ; clock_divider:U5|counter1Mhz[7]                                                                                                                  ; clock_divider:U5|counter1Mhz[7]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; clock_divider:U5|counter1Mhz[2]                                                                                                                  ; clock_divider:U5|counter1Mhz[2]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[5]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.296  ; clock_divider:U5|counter1Mhz[5]                                                                                                                  ; clock_divider:U5|counter1Mhz[5]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[6]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.300  ; clock_divider:U5|counter1Khz[16]                                                                                                                 ; clock_divider:U5|counter1Khz[16]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.301  ; clock_divider:U5|counter1Mhz[4]                                                                                                                  ; clock_divider:U5|counter1Mhz[4]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; clock_divider:U5|counter1Mhz[1]                                                                                                                  ; clock_divider:U5|counter1Mhz[1]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; clock_divider:U5|counter1Khz[12]                                                                                                                 ; clock_divider:U5|counter1Khz[12]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; clock_divider:U5|counter1Khz[14]                                                                                                                 ; clock_divider:U5|counter1Khz[14]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[5]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[1]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[10]                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302  ; clock_divider:U5|counter1Mhz[3]                                                                                                                  ; clock_divider:U5|counter1Mhz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; clock_divider:U5|counter1Khz[10]                                                                                                                 ; clock_divider:U5|counter1Khz[10]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[6]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[7]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[3]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[8]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.303  ; clock_divider:U5|counter1Mhz[6]                                                                                                                  ; clock_divider:U5|counter1Mhz[6]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; clock_divider:U5|counter1Khz[15]                                                                                                                 ; clock_divider:U5|counter1Khz[15]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; clock_divider:U5|counter1Khz[3]                                                                                                                  ; clock_divider:U5|counter1Khz[3]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; clock_divider:U5|counter1Khz[9]                                                                                                                  ; clock_divider:U5|counter1Khz[9]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[4]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[8]                       ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[2]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[4]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[7]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.304  ; clock_divider:U5|counter1Khz[13]                                                                                                                 ; clock_divider:U5|counter1Khz[13]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.304  ; clock_divider:U5|counter1Khz[11]                                                                                                                 ; clock_divider:U5|counter1Khz[11]                                                                                                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.304  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]        ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[10]                      ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.304  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_dpb:rd_ptr_msb|counter_reg_bit[0]                   ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.070 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.937      ; 0.481      ;
; -0.068 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.937      ; 0.483      ;
; -0.066 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.937      ; 0.485      ;
; -0.052 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.936      ; 0.498      ;
; -0.051 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.936      ; 0.499      ;
; 0.007  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.937      ; 0.558      ;
; 0.011  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.920      ; 0.545      ;
; 0.021  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.634      ; 0.759      ;
; 0.081  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.629      ; 0.814      ;
; 0.088  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.634      ; 0.826      ;
; 0.089  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.634      ; 0.827      ;
; 0.100  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.634      ; 0.838      ;
; 0.102  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.634      ; 0.840      ;
; 0.112  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.807      ;
; 0.116  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.811      ;
; 0.123  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[11] ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.818      ;
; 0.126  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.821      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                           ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; vga:U4|TEXT_DRAWER:U3|STATE[1]                             ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.713      ;
; 0.185  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.715      ;
; 0.185  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.715      ;
; 0.186  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.716      ;
; 0.187  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.717      ;
; 0.189  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.719      ;
; 0.189  ; vga:U4|TEXT_DRAWER:U3|STATE[0]                             ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.314      ;
; 0.190  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.916      ; 0.720      ;
; 0.203  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.717      ;
; 0.204  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.718      ;
; 0.205  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.719      ;
; 0.206  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.720      ;
; 0.208  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.722      ;
; 0.210  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.724      ;
; 0.211  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.626      ; 0.941      ;
; 0.211  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.725      ;
; 0.211  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.337      ;
; 0.212  ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0]                  ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.900      ; 0.726      ;
; 0.213  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.624      ; 0.941      ;
; 0.213  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.624      ; 0.941      ;
; 0.217  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.626      ; 0.947      ;
; 0.253  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[4]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.943      ;
; 0.264  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[8]  ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.959      ;
; 0.264  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                      ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.392      ;
; 0.267  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.621      ; 0.992      ;
; 0.268  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[10] ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.963      ;
; 0.278  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[9]  ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 0.973      ;
; 0.290  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[0]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.980      ;
; 0.292  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.982      ;
; 0.292  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[2]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.982      ;
; 0.299  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]  ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.989      ;
; 0.299  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[6]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]                                                   ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.586      ; 0.989      ;
; 0.300  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                             ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.430      ;
; 0.302  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.430      ;
; 0.303  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.430      ;
; 0.304  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.431      ;
; 0.304  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.431      ;
; 0.304  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.432      ;
; 0.306  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.432      ;
; 0.306  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.433      ;
; 0.309  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.437      ;
; 0.309  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.437      ;
; 0.310  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.438      ;
; 0.310  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.438      ;
; 0.311  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.439      ;
; 0.312  ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.438      ;
; 0.312  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.439      ;
; 0.314  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.441      ;
; 0.315  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.442      ;
; 0.322  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.449      ;
; 0.323  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[0]   ; vga:U4|TEXT_DRAWER:U3|XP[4]                                                         ; clock_divider:U5|reg1Mhz  ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.591      ; 1.018      ;
; 0.330  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.457      ;
; 0.331  ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                    ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.458      ;
; 0.332  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]                          ; vga:U4|TEXT_DRAWER:U3|DATA[15]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.458      ;
; 0.333  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                          ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.459      ;
; 0.333  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                          ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.459      ;
; 0.333  ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                          ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.459      ;
+--------+------------------------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.054 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 1.585      ; 1.740      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.207  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.314      ;
; 0.208  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.314      ;
; 0.219  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.326      ;
; 0.220  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.327      ;
; 0.220  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.327      ;
; 0.277  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.384      ;
; 0.277  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.384      ;
; 0.338  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.445      ;
; 0.342  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.449      ;
; 0.403  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.510      ;
; 0.435  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.542      ;
; 0.441  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.548      ;
; 0.467  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.622      ;
; 0.470  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.625      ;
; 0.470  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.625      ;
; 0.474  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.629      ;
; 0.485  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.640      ;
; 0.489  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.596      ;
; 0.492  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.647      ;
; 0.495  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.602      ;
; 0.557  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.664      ;
; 0.557  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.664      ;
; 0.562  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.669      ;
; 0.605  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.712      ;
; 0.605  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.712      ;
; 0.613  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.768      ;
; 0.660  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 1.585      ; 1.954      ;
; 0.692  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.009      ; 0.785      ;
; 0.699  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.806      ;
; 0.700  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.807      ;
; 0.705  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.812      ;
; 0.705  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.023      ; 0.812      ;
; 0.722  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.071      ; 0.877      ;
; 0.740  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.009      ; 0.833      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.788  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.186      ; 1.058      ;
; 0.811  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; -0.064     ; 0.831      ;
; 0.834  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.009      ; 0.927      ;
; 0.840  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.009      ; 0.933      ;
; 0.870  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.119      ; 1.073      ;
; 0.870  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.119      ; 1.073      ;
; 0.870  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.119      ; 1.073      ;
; 0.870  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.119      ; 1.073      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.979  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.195      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 0.998  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 1.239      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.029  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.245      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.106  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.322      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.132      ; 1.335      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
; 1.180  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.103      ; 1.367      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.031 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.509      ; 1.072      ;
; -0.001 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.509      ; 1.102      ;
; -0.001 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 1.509      ; 1.102      ;
; 0.187  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.314      ;
; 0.272  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.399      ;
; 0.350  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.477      ;
; 0.411  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.538      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.179 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.196 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.322      ;
; 0.219 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.345      ;
; 0.251 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.378      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.419      ;
; 0.295 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.421      ;
; 0.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.424      ;
; 0.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[7]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.427      ;
; 0.303 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[0]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.430      ;
; 0.305 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.432      ;
; 0.310 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.436      ;
; 0.311 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.439      ;
; 0.313 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.439      ;
; 0.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.441      ;
; 0.317 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.443      ;
; 0.327 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.453      ;
; 0.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[3]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.459      ;
; 0.332 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[2]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.459      ;
; 0.333 ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.460      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.336 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.463      ;
; 0.345 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.472      ;
; 0.432 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]              ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.560      ;
; 0.437 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][8]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.564      ;
; 0.442 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.568      ;
; 0.446 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.573      ;
; 0.451 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.580      ;
; 0.456 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.456 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.582      ;
; 0.457 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.583      ;
; 0.459 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.589      ;
; 0.463 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.590      ;
; 0.471 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[1]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.596      ;
; 0.474 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.601      ;
; 0.477 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][11]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.604      ;
; 0.478 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.604      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.605      ;
; 0.479 ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[5]              ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.607      ;
; 0.480 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[8]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.048      ; 0.612      ;
; 0.482 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.608      ;
; 0.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[0]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.040      ; 0.607      ;
; 0.490 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][12]              ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[12]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.619      ;
; 0.492 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.619      ;
; 0.498 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.041      ; 0.623      ;
; 0.500 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[11]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.035      ; 0.619      ;
; 0.501 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.035      ; 0.620      ;
; 0.501 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.629      ;
; 0.502 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables      ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.035      ; 0.621      ;
; 0.505 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.631      ;
; 0.508 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.634      ;
; 0.509 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.635      ;
; 0.509 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][13]              ; cpu_v32_5:U1|control_unit_v:control_v_dut|m3[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.066      ; 0.659      ;
; 0.510 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.636      ;
; 0.513 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; cpu_v32_5:U1|control_unit_v:control_v_dut|resetStage             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.640      ;
; 0.514 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[13]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.046      ; 0.644      ;
; 0.517 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[4]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.048      ; 0.650      ;
; 0.518 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[11]                 ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[5][14]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.042      ; 0.644      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.307      ;
; 0.191 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.316      ;
; 0.315 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.440      ;
; 0.320 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.445      ;
; 0.393 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.518      ;
; 0.396 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.521      ;
; 0.397 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.522      ;
; 0.428 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.049      ; 0.561      ;
; 0.435 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.049      ; 0.568      ;
; 0.436 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.049      ; 0.569      ;
; 0.438 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.049      ; 0.571      ;
; 0.510 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.605      ;
; 0.531 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.626      ;
; 0.690 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 0.793      ;
; 0.721 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.816      ;
; 0.753 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.848      ;
; 0.756 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.851      ;
; 0.796 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.891      ;
; 0.816 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.911      ;
; 0.837 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.932      ;
; 0.840 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.935      ;
; 0.842 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.937      ;
; 0.847 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.942      ;
; 0.890 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.985      ;
; 0.893 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.988      ;
; 0.894 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.989      ;
; 0.898 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 0.993      ;
; 0.911 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.014      ;
; 0.912 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.007      ;
; 0.943 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.038      ;
; 0.966 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.061      ;
; 0.972 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.067      ;
; 0.979 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.074      ;
; 0.985 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.080      ;
; 1.022 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.117      ;
; 1.028 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.123      ;
; 1.033 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.128      ;
; 1.034 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.129      ;
; 1.036 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.131      ;
; 1.043 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.138      ;
; 1.090 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.185      ;
; 1.102 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.205      ;
; 1.103 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.206      ;
; 1.128 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.231      ;
; 1.138 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.233      ;
; 1.154 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.249      ;
; 1.170 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.265      ;
; 1.178 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.281      ;
; 1.193 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.296      ;
; 1.206 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.301      ;
; 1.215 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.318      ;
; 1.253 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.348      ;
; 1.256 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.351      ;
; 1.266 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.361      ;
; 1.268 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.363      ;
; 1.268 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.363      ;
; 1.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.372      ;
; 1.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.372      ;
; 1.285 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.380      ;
; 1.290 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.393      ;
; 1.293 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.396      ;
; 1.302 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.405      ;
; 1.307 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.402      ;
; 1.315 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.410      ;
; 1.324 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.419      ;
; 1.327 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.430      ;
; 1.328 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.431      ;
; 1.337 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.432      ;
; 1.347 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.442      ;
; 1.388 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.483      ;
; 1.414 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.517      ;
; 1.417 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.520      ;
; 1.435 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.538      ;
; 1.442 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.545      ;
; 1.445 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.540      ;
; 1.447 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.550      ;
; 1.461 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.564      ;
; 1.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.019     ; 1.558      ;
; 1.484 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.587      ;
; 1.504 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.607      ;
; 1.525 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.628      ;
; 1.532 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.635      ;
; 1.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.639      ;
; 1.539 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.642      ;
; 1.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.658      ;
; 1.587 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.690      ;
; 1.607 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.710      ;
; 1.620 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.723      ;
; 1.633 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.736      ;
; 1.674 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.777      ;
; 1.708 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; -0.011     ; 1.811      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -1.796 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -1.509     ; 0.784      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.247 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 0.987      ; 1.352      ;
; 0.857 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 0.987      ; 1.242      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.035 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.038      ; 1.192      ;
; 0.566  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.038      ; 1.293      ;
+--------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 2.495 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -1.393     ; 0.696      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.399 ; -0.215       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -0.399 ; -0.215       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -0.399 ; -0.215       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -0.399 ; -0.215       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -0.396 ; -0.212       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -0.393 ; -0.209       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; -0.219 ; -0.219       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; -0.216 ; -0.216       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; -0.213 ; -0.213       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.986  ; 1.202        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.988  ; 1.204        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.989  ; 1.205        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.993  ; 1.209        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.993  ; 1.209        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.993  ; 1.209        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.993  ; 1.209        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 1.208  ; 1.208        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 1.210  ; 1.210        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 1.211  ; 1.211        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                            ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[19]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[20]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[21]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[22]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[23]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[24]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[25]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[26]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[27]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[28]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[29]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[30]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[31]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[7]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[8]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[9]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]  ;
+--------+--------------+----------------+------------+--------------------------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.254  ; 0.438        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.341  ; 0.557        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.342  ; 0.558        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.445  ; 0.445        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.184  ; 0.400        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.414  ; 0.598        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.581  ; 0.581        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.381  ; 0.381        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.391  ; 0.607        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.613  ; 0.613        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 3.051 ; 3.388 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 2.163 ; 2.879 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 2.163 ; 2.879 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 1.584 ; 2.500 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 1.973 ; 2.841 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 1.973 ; 2.841 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.444 ; -0.802 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.046 ; -1.782 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.046 ; -1.782 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.746 ; -1.597 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.422 ; -1.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.422 ; -1.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 6.252 ; 6.566 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.341 ; 5.580 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.552 ; 5.843 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 5.049 ; 5.296 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.976 ; 6.284 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 4.882 ; 5.098 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 4.810 ; 5.025 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.590 ; 5.858 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 4.728 ; 4.914 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 4.759 ; 4.953 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.252 ; 6.566 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.827 ; 5.047 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.782 ; 4.984 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 4.852 ; 5.072 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.863 ; 5.073 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.062 ; 5.241 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.123 ; 6.388 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.629 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.393 ; 5.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.632 ; 4.644 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.664 ; 4.679 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.861 ; 4.926 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.525 ; 4.525 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.528 ; 4.528 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.881 ; 4.915 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.088 ; 5.162 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.869 ; 4.898 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.184 ; 5.268 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.393 ; 5.506 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.730 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 6.196 ; 6.410 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.514 ; 5.678 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.313 ; 5.424 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 6.021 ; 6.225 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.541 ; 5.694 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.369 ; 5.505 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 5.064 ; 5.158 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.384 ; 5.517 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.662 ; 5.828 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 6.196 ; 6.410 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.358 ; 5.466 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.738 ; 5.917 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 6.229 ; 6.441 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.508 ; 5.650 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.367 ; 5.494 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.282 ; 5.398 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.166 ; 5.269 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.417 ; 5.588 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 4.949 ; 5.019 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.975 ; 6.185 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.940 ; 6.146 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 6.229 ; 6.441 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 5.070 ; 5.140 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.436 ; 5.557 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.550 ; 4.729 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.140 ; 5.370 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.341 ; 5.619 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 4.858 ; 5.095 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.747 ; 6.044 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 4.697 ; 4.904 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 4.628 ; 4.835 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.378 ; 5.635 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 4.550 ; 4.729 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 4.579 ; 4.764 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.050 ; 6.354 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.644 ; 4.856 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.602 ; 4.796 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 4.669 ; 4.881 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.679 ; 4.881 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.870 ; 5.042 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.925 ; 6.182 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.545 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.461 ; 4.470 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.492 ; 4.504 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.680 ; 4.740 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.361 ; 4.359 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.699 ; 4.729 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 4.897 ; 4.966 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.688 ; 4.713 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.068 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.193 ; 5.300 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.641 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.876 ; 4.964 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.306 ; 5.461 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.113 ; 5.218 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.793 ; 5.987 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.331 ; 5.477 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.169 ; 5.297 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.876 ; 4.964 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.181 ; 5.306 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.449 ; 5.607 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.963 ; 6.166 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.156 ; 5.257 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.520 ; 5.690 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.764 ; 4.829 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.301 ; 5.435 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.165 ; 5.285 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.084 ; 5.194 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 4.972 ; 5.068 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.213 ; 5.374 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 4.764 ; 4.829 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.749 ; 5.949 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.715 ; 5.910 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.994 ; 6.195 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.886 ; 4.950 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.233 ; 5.347 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                     ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                   ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                        ; -43.464   ; -1.913 ; -3.763   ; -0.046  ; -3.000              ;
;  CLOCK_50                               ; -9.910    ; -1.913 ; N/A      ; N/A     ; -3.000              ;
;  PS2_CLK                                ; -2.287    ; -0.152 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:U5|reg1Khz               ; -0.410    ; -0.044 ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg1Mhz               ; -43.464   ; 0.179  ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg25Mhz              ; -21.014   ; -0.155 ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -4.958    ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A    ; 0.151    ; -0.046  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A    ; -3.763   ; 2.495   ; -1.285              ;
; Design-wide TNS                         ; -8825.855 ; -7.226 ; -3.763   ; -0.046  ; -2927.328           ;
;  CLOCK_50                               ; -3957.619 ; -6.293 ; N/A      ; N/A     ; -2146.903           ;
;  PS2_CLK                                ; -44.647   ; -0.152 ; N/A      ; N/A     ; -40.254             ;
;  clock_divider:U5|reg1Khz               ; -0.461    ; -0.096 ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:U5|reg1Mhz               ; -3749.262 ; 0.000  ; N/A      ; N/A     ; -531.990            ;
;  clock_divider:U5|reg25Mhz              ; -1035.240 ; -0.685 ; N/A      ; N/A     ; -196.605            ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -38.626   ; 0.000  ; N/A      ; N/A     ; -12.850             ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A       ; N/A    ; 0.000    ; -0.046  ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A       ; N/A    ; -3.763   ; 0.000   ; -1.285              ;
+-----------------------------------------+-----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 5.872 ; 5.946 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.973 ; 4.506 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.973 ; 4.506 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 3.054 ; 3.543 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.813 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.444 ; -0.802 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.046 ; -1.782 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.046 ; -1.782 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.746 ; -1.364 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.422 ; -1.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.422 ; -1.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 11.517 ; 11.633 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 10.165 ; 10.111 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.587 ; 10.569 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 9.530  ; 9.611  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.517 ; 11.392 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.251  ; 9.331  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.071  ; 9.165  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 10.724 ; 10.613 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 8.924  ; 8.965  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.994  ; 9.023  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.505 ; 11.633 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.129  ; 9.233  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.040  ; 9.076  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.125  ; 9.212  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.228  ; 9.243  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.618  ; 9.506  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.307 ; 11.285 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.784  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.031 ; 9.956  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.413  ; 8.316  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.469  ; 8.371  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 8.861  ; 8.810  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.177  ; 8.099  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.187  ; 8.106  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.956  ; 8.813  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.420  ; 9.274  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.916  ; 8.782  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.584  ; 9.459  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 10.031 ; 9.956  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.754  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.542 ; 11.398 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 10.324 ; 10.223 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.950  ; 9.806  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 11.336 ; 11.162 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.336 ; 10.246 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.984  ; 9.902  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.371  ; 9.316  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 10.048 ; 9.957  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.572 ; 10.468 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 11.542 ; 11.398 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.924  ; 9.795  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.681 ; 10.583 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.597 ; 11.451 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.276 ; 10.160 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.968  ; 9.868  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.759  ; 9.676  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.582  ; 9.490  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 10.002 ; 10.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.113  ; 9.042  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.184 ; 11.075 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.077 ; 10.996 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 11.597 ; 11.451 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.351  ; 9.280  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 10.035 ; 9.911  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.550 ; 4.729 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.140 ; 5.370 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.341 ; 5.619 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 4.858 ; 5.095 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.747 ; 6.044 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 4.697 ; 4.904 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 4.628 ; 4.835 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.378 ; 5.635 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 4.550 ; 4.729 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 4.579 ; 4.764 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.050 ; 6.354 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 4.644 ; 4.856 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 4.602 ; 4.796 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 4.669 ; 4.881 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 4.679 ; 4.881 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 4.870 ; 5.042 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 5.925 ; 6.182 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.545 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 4.461 ; 4.470 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 4.492 ; 4.504 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 4.680 ; 4.740 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 4.358 ; 4.356 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 4.361 ; 4.359 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.699 ; 4.729 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 4.897 ; 4.966 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.688 ; 4.713 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.068 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.193 ; 5.300 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.641 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.876 ; 4.964 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.306 ; 5.461 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.113 ; 5.218 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.793 ; 5.987 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.331 ; 5.477 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.169 ; 5.297 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 4.876 ; 4.964 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.181 ; 5.306 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.449 ; 5.607 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.963 ; 6.166 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.156 ; 5.257 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.520 ; 5.690 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.764 ; 4.829 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.301 ; 5.435 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.165 ; 5.285 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.084 ; 5.194 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 4.972 ; 5.068 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.213 ; 5.374 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 4.764 ; 4.829 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 5.749 ; 5.949 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 5.715 ; 5.910 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.994 ; 6.195 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.886 ; 4.950 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.233 ; 5.347 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 16682    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 16682    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3767         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 615      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Mar 17 15:31:57 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Mhz clock_divider:U5|reg1Mhz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|dec_keyboard:U2|f3 ps2_keyboard:U3|dec_keyboard:U2|f3
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Khz clock_divider:U5|reg1Khz
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|scan_ready ps2_keyboard:U3|keyboard:U1|scan_ready
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|ready_set ps2_keyboard:U3|keyboard:U1|ready_set
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg25Mhz clock_divider:U5|reg25Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -43.464
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -43.464     -3749.262 clock_divider:U5|reg1Mhz 
    Info (332119):   -21.014     -1035.240 clock_divider:U5|reg25Mhz 
    Info (332119):    -9.910     -3957.619 CLOCK_50 
    Info (332119):    -4.958       -38.626 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -2.287       -44.647 PS2_CLK 
    Info (332119):    -0.410        -0.461 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.913        -6.293 CLOCK_50 
    Info (332119):    -0.155        -0.685 clock_divider:U5|reg25Mhz 
    Info (332119):    -0.152        -0.152 PS2_CLK 
    Info (332119):    -0.044        -0.096 clock_divider:U5|reg1Khz 
    Info (332119):     0.403         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.404         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.763        -3.763 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.151         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.040        -0.040 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.233         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2146.903 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -39.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -39.145     -3424.571 clock_divider:U5|reg1Mhz 
    Info (332119):   -19.011      -930.499 clock_divider:U5|reg25Mhz 
    Info (332119):    -8.921     -3525.836 CLOCK_50 
    Info (332119):    -4.580       -35.877 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.979       -38.807 PS2_CLK 
    Info (332119):    -0.271        -0.271 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.746        -5.805 CLOCK_50 
    Info (332119):    -0.135        -0.135 PS2_CLK 
    Info (332119):    -0.014        -0.035 clock_divider:U5|reg25Mhz 
    Info (332119):     0.040         0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.353         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.355         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -3.285
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.285        -3.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.253         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.046        -0.046 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     3.828         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -2114.079 CLOCK_50 
    Info (332119):    -3.000       -32.555 PS2_CLK 
    Info (332119):    -1.285      -531.990 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285      -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285       -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285        -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285        -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -rise_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -fall_to [get_clocks {PS2_CLK}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|ready_set}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {PS2_CLK}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg25Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Mhz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -setup 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|keyboard:U1|scan_ready}] -hold 0.010
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {ps2_keyboard:U3|dec_keyboard:U2|f3}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -rise_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {clock_divider:U5|reg1Khz}] -fall_to [get_clocks {CLOCK_50}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg25Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Mhz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -setup 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {clock_divider:U5|reg1Khz}] -hold 0.030
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info (332123): set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.761
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.761     -1738.860 clock_divider:U5|reg1Mhz 
    Info (332119):    -9.694      -439.189 clock_divider:U5|reg25Mhz 
    Info (332119):    -4.970     -1808.241 CLOCK_50 
    Info (332119):    -1.808       -12.814 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -0.627        -9.816 PS2_CLK 
    Info (332119):     0.312         0.000 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.023
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.023        -3.508 CLOCK_50 
    Info (332119):    -0.070        -0.307 clock_divider:U5|reg25Mhz 
    Info (332119):    -0.054        -0.054 PS2_CLK 
    Info (332119):    -0.031        -0.033 clock_divider:U5|reg1Khz 
    Info (332119):     0.179         0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.182         0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -1.796
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.796        -1.796 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.247         0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is -0.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.035        -0.035 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     2.495         0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -1116.476 CLOCK_50 
    Info (332119):    -3.000       -40.254 PS2_CLK 
    Info (332119):    -1.000      -414.000 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.000      -153.000 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.000       -10.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.000        -3.000 clock_divider:U5|reg1Khz 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.000        -1.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Fri Mar 17 15:32:18 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:20


