\subsection{arch Architecture Reference}
\label{classgeneral__periph__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=208pt]{d2/dc8/classgeneral__periph__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+273}{\bfseries  ( {\bfseries {\bfseries {\bf inst5\+\_\+gpio\+\_\+in}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+274}{\bfseries  ( {\bfseries {\bfseries {\bf inst5\+\_\+gpio\+\_\+in}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+275}{\bfseries  ( {\bfseries {\bfseries {\bf fan\+\_\+sens\+\_\+in}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+beat} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+board\+\_\+gpio\+\_\+ovrd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+board\+\_\+gpio\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+board\+\_\+gpio\+\_\+dir} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+board\+\_\+gpio\+\_\+val} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+gpio\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+mux\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+dir\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+dir\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+out\+\_\+val\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+out\+\_\+val\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf alive\+\_\+inst0}  {\bfseries entity alive}   
\item 
{\bf fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2}  {\bfseries entity fpga\+\_\+led1\+\_\+cntrl}   
\item 
{\bf fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3}  {\bfseries entity fpga\+\_\+led2\+\_\+ctrl}   
\item 
{\bf fx3\+\_\+led\+\_\+ctrl\+\_\+inst4}  {\bfseries entity fx3\+\_\+led\+\_\+ctrl}   
\item 
{\bf gpio\+\_\+ctrl\+\_\+top\+\_\+inst5}  {\bfseries entity gpio\+\_\+ctrl\+\_\+top}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 74} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.



\subsubsection{Member Function Documentation}
\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+273@{P\+R\+O\+C\+E\+S\+S\+\_\+273}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+273@{P\+R\+O\+C\+E\+S\+S\+\_\+273}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+273inst5\+\_\+gpio\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+273 (
\begin{DoxyParamCaption}
\item[{}]{inst5\+\_\+gpio\+\_\+in}
\end{DoxyParamCaption}
)}\label{classgeneral__periph__top_1_1arch_aee5d47449be1cf7c0b1038729e3b1804}


Definition at line {\bf 112} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+274@{P\+R\+O\+C\+E\+S\+S\+\_\+274}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+274@{P\+R\+O\+C\+E\+S\+S\+\_\+274}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+274inst5\+\_\+gpio\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+274 (
\begin{DoxyParamCaption}
\item[{}]{inst5\+\_\+gpio\+\_\+in}
\end{DoxyParamCaption}
)}\label{classgeneral__periph__top_1_1arch_ac17231839a81dfdc838dbeb3e83b4490}


Definition at line {\bf 200} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+275@{P\+R\+O\+C\+E\+S\+S\+\_\+275}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+275@{P\+R\+O\+C\+E\+S\+S\+\_\+275}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+275fan\+\_\+sens\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+275(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf fan\+\_\+sens\+\_\+in}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classgeneral__periph__top_1_1arch_a7ab65f3d5a0862b66b048d6f7a337f49}


Definition at line {\bf 206} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!alive\+\_\+inst0@{alive\+\_\+inst0}}
\index{alive\+\_\+inst0@{alive\+\_\+inst0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{alive\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf alive\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{alive}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgeneral__periph__top_1_1arch_a5777719ca034ab347e0f941cdc00a838}


Definition at line {\bf 110} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2@{fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2}}
\index{fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2@{fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fpga\+\_\+led1\+\_\+cntrl\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fpga\+\_\+led1\+\_\+cntrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgeneral__periph__top_1_1arch_a13a451a301d46ba658908141c2918891}


Definition at line {\bf 135} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3@{fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3}}
\index{fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3@{fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fpga\+\_\+led2\+\_\+ctrl\+\_\+inst3} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fpga\+\_\+led2\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgeneral__periph__top_1_1arch_ae77153eca4ab1ef6006786e70058c376}


Definition at line {\bf 152} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!fx3\+\_\+led\+\_\+ctrl\+\_\+inst4@{fx3\+\_\+led\+\_\+ctrl\+\_\+inst4}}
\index{fx3\+\_\+led\+\_\+ctrl\+\_\+inst4@{fx3\+\_\+led\+\_\+ctrl\+\_\+inst4}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{fx3\+\_\+led\+\_\+ctrl\+\_\+inst4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fx3\+\_\+led\+\_\+ctrl\+\_\+inst4} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fx3\+\_\+led\+\_\+ctrl}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgeneral__periph__top_1_1arch_a555c241dd7ea26f3f6c8c38a4f8a5ebd}


Definition at line {\bf 166} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!gpio\+\_\+ctrl\+\_\+top\+\_\+inst5@{gpio\+\_\+ctrl\+\_\+top\+\_\+inst5}}
\index{gpio\+\_\+ctrl\+\_\+top\+\_\+inst5@{gpio\+\_\+ctrl\+\_\+top\+\_\+inst5}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{gpio\+\_\+ctrl\+\_\+top\+\_\+inst5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf gpio\+\_\+ctrl\+\_\+top\+\_\+inst5} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{gpio\+\_\+ctrl\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classgeneral__periph__top_1_1arch_a57da9d93c20ce896e280fbbdb1e2c200}


Definition at line {\bf 184} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst0\+\_\+beat@{inst0\+\_\+beat}}
\index{inst0\+\_\+beat@{inst0\+\_\+beat}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst0\+\_\+beat}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+beat} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a087757050fe189537ef86e1679db2edd}


Definition at line {\bf 77} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+board\+\_\+gpio\+\_\+dir@{inst1\+\_\+board\+\_\+gpio\+\_\+dir}}
\index{inst1\+\_\+board\+\_\+gpio\+\_\+dir@{inst1\+\_\+board\+\_\+gpio\+\_\+dir}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+board\+\_\+gpio\+\_\+dir}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+board\+\_\+gpio\+\_\+dir} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a114df4826226bbeaa6bd73df07d97a8d}


Definition at line {\bf 82} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+board\+\_\+gpio\+\_\+ovrd@{inst1\+\_\+board\+\_\+gpio\+\_\+ovrd}}
\index{inst1\+\_\+board\+\_\+gpio\+\_\+ovrd@{inst1\+\_\+board\+\_\+gpio\+\_\+ovrd}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+board\+\_\+gpio\+\_\+ovrd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+board\+\_\+gpio\+\_\+ovrd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a3d1469a0c098c9fa53d9e29ce68e4e97}


Definition at line {\bf 80} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+board\+\_\+gpio\+\_\+rd@{inst1\+\_\+board\+\_\+gpio\+\_\+rd}}
\index{inst1\+\_\+board\+\_\+gpio\+\_\+rd@{inst1\+\_\+board\+\_\+gpio\+\_\+rd}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+board\+\_\+gpio\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+board\+\_\+gpio\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a4b9446accc20827cd32bbc4fcd307eef}


Definition at line {\bf 81} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+board\+\_\+gpio\+\_\+val@{inst1\+\_\+board\+\_\+gpio\+\_\+val}}
\index{inst1\+\_\+board\+\_\+gpio\+\_\+val@{inst1\+\_\+board\+\_\+gpio\+\_\+val}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+board\+\_\+gpio\+\_\+val}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+board\+\_\+gpio\+\_\+val} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_afda440df6252e4808f24707b4a383e50}


Definition at line {\bf 83} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0@{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0}}
\index{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0@{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a6910f20f8af442157f711c13a0092ae0}


Definition at line {\bf 84} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1@{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1}}
\index{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1@{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+input\+\_\+rd\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a96efa31ed6c627aac909d6b69c5a3b72}


Definition at line {\bf 85} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0@{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0}}
\index{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0@{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_ab098747423214ccc6a0353992e4c7d99}


Definition at line {\bf 86} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1@{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1}}
\index{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1@{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+output\+\_\+ovrd\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a25b6729820b57e864d7b3ec1619f007a}


Definition at line {\bf 88} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0@{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0}}
\index{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0@{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_ada0298f1dcf322a480629f64e3234a95}


Definition at line {\bf 87} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1@{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1}}
\index{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1@{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+periph\+\_\+output\+\_\+val\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a4884e9dffa10c0367c57f508c89594f6}


Definition at line {\bf 89} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+dir\+\_\+0@{inst5\+\_\+dir\+\_\+0}}
\index{inst5\+\_\+dir\+\_\+0@{inst5\+\_\+dir\+\_\+0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+dir\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+dir\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_abaf812ec8b4851af7259d1f1e7d6f631}


Definition at line {\bf 94} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+dir\+\_\+1@{inst5\+\_\+dir\+\_\+1}}
\index{inst5\+\_\+dir\+\_\+1@{inst5\+\_\+dir\+\_\+1}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+dir\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+dir\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a08065a0b5cd9d30152f69bbbaf9f1384}


Definition at line {\bf 95} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+gpio\+\_\+in@{inst5\+\_\+gpio\+\_\+in}}
\index{inst5\+\_\+gpio\+\_\+in@{inst5\+\_\+gpio\+\_\+in}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+gpio\+\_\+in}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+gpio\+\_\+in} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a2ec4027a13f4f5a70fb5c2b64d45b762}


Definition at line {\bf 92} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+mux\+\_\+sel@{inst5\+\_\+mux\+\_\+sel}}
\index{inst5\+\_\+mux\+\_\+sel@{inst5\+\_\+mux\+\_\+sel}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+mux\+\_\+sel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+mux\+\_\+sel} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_af9417a9ec2d688782d36121931a8c6b2}


Definition at line {\bf 93} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+out\+\_\+val\+\_\+0@{inst5\+\_\+out\+\_\+val\+\_\+0}}
\index{inst5\+\_\+out\+\_\+val\+\_\+0@{inst5\+\_\+out\+\_\+val\+\_\+0}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+out\+\_\+val\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+out\+\_\+val\+\_\+0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a96828faeb03c928f4f3390885d5c1c05}


Definition at line {\bf 96} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.

\index{general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}!inst5\+\_\+out\+\_\+val\+\_\+1@{inst5\+\_\+out\+\_\+val\+\_\+1}}
\index{inst5\+\_\+out\+\_\+val\+\_\+1@{inst5\+\_\+out\+\_\+val\+\_\+1}!general\+\_\+periph\+\_\+top\+::arch@{general\+\_\+periph\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+out\+\_\+val\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+out\+\_\+val\+\_\+1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf N\+\_\+\+G\+P\+IO}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classgeneral__periph__top_1_1arch_a3af1f87b8180cb118b1fe6cc90818006}


Definition at line {\bf 97} of file {\bf general\+\_\+periph\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/general\+\_\+periph/synth/{\bf general\+\_\+periph\+\_\+top.\+vhd}\end{DoxyCompactItemize}
