Checking out license 'RTL_Compiler_Ultra'... (1 second elapsed)
License 'RTL_Compiler_Ultra' checkout failed.
Checking out license 'RTL_Compiler_Physical'... (1 second elapsed)
License 'RTL_Compiler_Physical' checkout failed.
Checking out license 'RTL_Compiler_Verification'... (2 seconds elapsed)
License 'RTL_Compiler_Verification' checkout failed.
Checking out license 'RTL_Compiler_L'... (1 second elapsed)
License 'RTL_Compiler_L' checkout failed.
Checking out license 'Virtuoso_Digital_Implem'... (0 seconds elapsed)
Finished loading tool scripts (7 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
          Version RC14.13 - v14.10-s027_1 (64-bit), built Nov 17 2014


Copyright notice: Copyright 1997-2014 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 1410 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_bit_blast_threshold
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================

rc:/> source ./in/RTLCompiler.tcl 
Sourcing './in/RTLCompiler.tcl' (Thu Sep 27 14:35:25 -0700 2018)...
=================
Synthesis Started
Thu Sep 27 14:35:25 -0700 2018
=================
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/load_etc.tcl' (Thu Sep 27 14:35:25 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Sep 27 14:35:25 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/performance_statistics.tcl' (Thu Sep 27 14:35:26 -0700 2018)...
  Setting attribute of root '/': 'lib_search_path' = /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Found 'statetable' group in cell. [LBR-83]: 16
  Created nominal operating condition. [LBR-412]: 1
  *******************************************************
 
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
Error   : Cannot open file. [VLOGPT-650] [read_hdl]
        : File './in/Elec402_Project1'.
        : The specified file could not be opened.  Check the value of the hdl_search_path attribute.
1
rc:/> source ./in/RTLCompiler.tcl 
Sourcing './in/RTLCompiler.tcl' (Thu Sep 27 14:35:54 -0700 2018)...
=================
Synthesis Started
Thu Sep 27 14:35:54 -0700 2018
=================
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/load_etc.tcl' (Thu Sep 27 14:35:54 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Sep 27 14:35:54 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/performance_statistics.tcl' (Thu Sep 27 14:35:54 -0700 2018)...
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_leak_power' is already present and will be overwritten.
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_dyn_power' is already present and will be overwritten.
  Setting attribute of root '/': 'lib_search_path' = /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Found 'statetable' group in cell. [LBR-83]: 16
  Created nominal operating condition. [LBR-412]: 1
  *******************************************************
 
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
input logic clk,
               |
Error   : SystemVerilog feature. [VLOGPT-9] [read_hdl]
        : Interface port in file './in/Elec402_Project1.sv' on line 5, column 16.
        : The design must be read in with 'read_hdl -sv'.
input logic reset,
                 |
Error   : SystemVerilog feature. [VLOGPT-9] [read_hdl]
        : Interface port in file './in/Elec402_Project1.sv' on line 6, column 18.
input logic [3:0] Mode,
                     |
Error   : SystemVerilog feature. [VLOGPT-9] [read_hdl]
        : Array port in file './in/Elec402_Project1.sv' on line 7, column 22.
input logic [3:0] Mode,
                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ')', found '<identifier>' in file './in/Elec402_Project1.sv' on line 7, column 22.
        : Invalid Verilog syntax is parsed, or unsupported Verilog syntax is encountered.
input logic [3:0] Mode,
                     |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found '<identifier>' in file './in/Elec402_Project1.sv' on line 7, column 22.
typedef enum logic [3:0] {
                 |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad declaration using undeclared type 'typedef' in file './in/Elec402_Project1.sv' on line 10, column 18.
statetype state, nextstate;
               |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad declaration using undeclared type 'statetype' in file './in/Elec402_Project1.sv' on line 27, column 16.
always_ff @(posedge clk)
          |
Error   : Instance name required for module instance. [VLOGPT-58] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 32, column 11.
        : Illegal Verilog syntax is encountered.
always_ff @(posedge clk)
          |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad declaration using undeclared type 'always_ff' in file './in/Elec402_Project1.sv' on line 32, column 11.
	else state <= nextstate;
	   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 34, column 5.
	else state <= nextstate;
	   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'else' in file './in/Elec402_Project1.sv' on line 34, column 5.
	case (state)
	   |
Error   : Instance name required for module instance. [VLOGPT-58] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 38, column 5.
	case (state)
	   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Bad declaration using undeclared type 'always_comb' in file './in/Elec402_Project1.sv' on line 38, column 5.
			else if (Mode == 4'b1110) nextstate = PULSE66;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 40, column 7.
			else if (Mode == 4'b1110) nextstate = PULSE66;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'else' in file './in/Elec402_Project1.sv' on line 40, column 7.
			else if (Mode == 4'b1101) nextstate = PULSE33;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 41, column 7.
			else if (Mode == 4'b1101) nextstate = PULSE33;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'else' in file './in/Elec402_Project1.sv' on line 41, column 7.
			else if (Mode == 4'b0110) nextstate = S7;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 42, column 7.
			else if (Mode == 4'b0110) nextstate = S7;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'else' in file './in/Elec402_Project1.sv' on line 42, column 7.
			else nextstate = S1;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : in file './in/Elec402_Project1.sv' on line 43, column 7.
			else nextstate = S1;
			   |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting token ';', found 'else' in file './in/Elec402_Project1.sv' on line 43, column 7.
		S1: 	if (Mode == 4'b1111) nextstate = PULSE100;// This state is the next off state, which will output 0 and has more conditions to jump to a 'power' state
		    	 |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Expecting identifier in file './in/Elec402_Project1.sv' on line 44, column 9.
		S1: 	if (Mode == 4'b1111) nextstate = PULSE100;// This state is the next off state, which will output 0 and has more conditions to jump to a 'power' state
		    	 |
Error   : Parsing error. [VLOGPT-1] [read_hdl]
        : Mismatch between beginning label 'P1Blender' and ending label '<bad_id>' in file './in/Elec402_Project1.sv' on line 44, column 9.
1
rc:/> source ./in/RTLCompiler.tcl 
Sourcing './in/RTLCompiler.tcl' (Thu Sep 27 14:37:01 -0700 2018)...
=================
Synthesis Started
Thu Sep 27 14:37:01 -0700 2018
=================
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/load_etc.tcl' (Thu Sep 27 14:37:01 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Sep 27 14:37:01 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/performance_statistics.tcl' (Thu Sep 27 14:37:01 -0700 2018)...
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_leak_power' is already present and will be overwritten.
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_dyn_power' is already present and will be overwritten.
  Setting attribute of root '/': 'lib_search_path' = /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Found 'statetable' group in cell. [LBR-83]: 16
  Created nominal operating condition. [LBR-412]: 1
  *******************************************************
 
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL ... and others.'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'up_counter'.
        : Ensure that the design exists or the correct file was loaded.
1
rc:/> source ./in/RTLCompiler.tcl 
Sourcing './in/RTLCompiler.tcl' (Thu Sep 27 14:37:20 -0700 2018)...
=================
Synthesis Started
Thu Sep 27 14:37:20 -0700 2018
=================
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/load_etc.tcl' (Thu Sep 27 14:37:20 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/insert_io_buffers.tcl' (Thu Sep 27 14:37:20 -0700 2018)...
Sourcing '/CMC/tools/cadence/RC14.13.000_lnx86/tools/lib/etc/toolbox/performance_statistics.tcl' (Thu Sep 27 14:37:20 -0700 2018)...
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_leak_power' is already present and will be overwritten.
Info    : Specified metric name already exists. [STAT-6]
        : Metric 'Target_dyn_power' is already present and will be overwritten.
  Setting attribute of root '/': 'lib_search_path' = /CMC/kits/AMSKIT616_GPDK/tech/gsclib045_all_v4.4/gsclib045/timing
Freeing libraries in memory (slow_vdd1v0_basicCells.lib)

Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  Found 'statetable' group in cell. [LBR-83]: 16
  Created nominal operating condition. [LBR-412]: 1
  *******************************************************
 
  Setting attribute of root '/': 'library' = slow_vdd1v0_basicCells.lib
module P1Blender(
               |
Warning : Replacing previously read Verilog description. [VLOGPT-6]
        : Replacing Verilog description 'P1Blender' with Verilog module in file './in/Elec402_Project1.sv' on line 4, column 16.
        : A Verilog description is replaced when a new description of the same name and same library is read again.
    Verilog descriptions are:
       module
       macromodule
    SystemVerilog adds the following descriptions:
       interface
       program
       package.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing Verilog module 'P1Blender' in library 'default' with newly read Verilog module 'P1Blender' in the same library in file './in/Elec402_Project1.sv' on line 4.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'slow_vdd1v0_basicCells.lib', Total cells: 489, Unusable cells: 19.
	List of unusable cells: 'ANTENNA HOLDX1 TLATNSRX1 TLATNSRX2 TLATNSRX4 TLATNSRXL TLATSRX1 TLATSRX2 TLATSRX4 TLATSRXL ... and others.'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'P1Blender' from file './in/Elec402_Project1.sv'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'P1Blender'.
Runtime & Memory after 'read_hdl'
===========================================
The RUNTIME after Elaboration is 9 secs
and the MEMORY_USAGE after Elaboration is 98.00 MB
===========================================
  Checking the design.

 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'P1Blender'

No empty modules in design 'P1Blender'

  Done Checking the design.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_ports"               - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
  Synthesis succeeded.
Runtime & Memory after 'synthesize -to_generic'
===========================================
The RUNTIME after GENERIC is 9 secs
and the MEMORY_USAGE after GENERIC is 101.00 MB
===========================================
Mapping P1Blender to gates.
Multi-threaded constant propagation [1|1] ...
Multi-threaded Virtual Mapping (1 thread, 1 of 12 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  2996 ps
Target path end-point (Pin: state_reg[3]/d)

Multi-threaded Virtual Mapping (1 thread, 1 of 12 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                  135        0 
 
Global incremental target info
==============================
Cost Group 'clk' target slack:  1997 ps
Target path end-point (Pin: state_reg[1]/D (DFFQX4/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                 123        0 
Info    : 'Conformal LEC14.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'P1Blender' in file 'fv/P1Blender/rtl_to_g1.do' ...
Info    : Forcing flat compare. [WDO-212]
        : No hierarchies found in design.

  Done mapping P1Blender
  Synthesis succeeded.
Runtime & Memory after 'synthesize -to_map -no_incr'
===========================================
The RUNTIME after MAPPED is 10 secs
and the MEMORY_USAGE after MAPPED is 106.00 MB
===========================================
  Incrementally optimizing P1Blender
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                   123        0         0         0        0
 const_prop                  123        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  123        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
       plc_ba_st         0  (        0 /        0 )  0.00
     plc_ba_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    123        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                    123        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
       plc_ba_st         0  (        0 /        0 )  0.00
     plc_ba_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
       plc_ba_st         0  (        0 /        0 )  0.00
     plc_ba_star         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                   123        0         0         0        0
 io_phase                    122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         2  (        0 /        0 )  0.00
        io_phase         1  (        1 /        1 )  0.00
       gate_comp         1  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                  122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
       plc_ba_st         0  (        0 /        0 )  0.00
     plc_ba_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                    122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                   122        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         1  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         1  (        0 /        0 )  0.01
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         0  (        0 /        0 )  0.00


  Done mapping P1Blender
  Synthesis succeeded.
Runtime & Memory after incremental synthesis
===========================================
The RUNTIME after INCREMENTAL is 10 secs
and the MEMORY_USAGE after INCREMENTAL is 107.00 MB
===========================================
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'P1Blender'.
        : Use 'report timing -lint' for more information.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Final Runtime & Memory.
===========================================
The RUNTIME after FINAL is 10 secs
and the MEMORY_USAGE after FINAL is 111.00 MB
===========================================
=====================
Synthesis Finished :)
=====================
