\hypertarget{group___p_w_r___c_r__register__alias}{}\doxysection{P\+WR CR Register alias address}
\label{group___p_w_r___c_r__register__alias}\index{PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}{C\+R\+\_\+\+D\+B\+P\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}{C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos}}
\item 
\#define \mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}{C\+R\+\_\+\+V\+O\+S\+\_\+\+BB}}~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}\label{group___p_w_r___c_r__register__alias_ga799ab60bdbcfc1076cf2d7f206d09b0c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_DBP\_BB@{CR\_DBP\_BB}}
\index{CR\_DBP\_BB@{CR\_DBP\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{CR\_DBP\_BB}{CR\_DBP\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+D\+B\+P\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}{D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))}



Definition at line 361 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}\label{group___p_w_r___c_r__register__alias_ga49f51ef8285a6be76fd204d49a00709c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_PVDE\_BB@{CR\_PVDE\_BB}}
\index{CR\_PVDE\_BB@{CR\_PVDE\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{CR\_PVDE\_BB}{CR\_PVDE\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}{P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))}



Definition at line 365 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}\label{group___p_w_r___c_r__register__alias_ga98bf66513495732b9b3ee21f182e1591}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!CR\_VOS\_BB@{CR\_VOS\_BB}}
\index{CR\_VOS\_BB@{CR\_VOS\_BB}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{CR\_VOS\_BB}{CR\_VOS\_BB}}
{\footnotesize\ttfamily \#define C\+R\+\_\+\+V\+O\+S\+\_\+\+BB~(uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{P\+E\+R\+I\+P\+H\+\_\+\+B\+B\+\_\+\+B\+A\+SE}} + (\mbox{\hyperlink{group___p_w_r__register__alias__address_ga387e4e883d6bea5c2223adc42ee72daa}{P\+W\+R\+\_\+\+C\+R\+\_\+\+O\+F\+F\+S\+E\+T\+\_\+\+BB}} $\ast$ 32U) + (\mbox{\hyperlink{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}{V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER}} $\ast$ 4U))}



Definition at line 369 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}\label{group___p_w_r___c_r__register__alias_ga398aef263adbda7c1f1dc9020fde83f3}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}}
\index{DBP\_BIT\_NUMBER@{DBP\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{DBP\_BIT\_NUMBER}{DBP\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define D\+B\+P\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c90e817e3ccc0031b20014ef7d434e}{P\+W\+R\+\_\+\+C\+R\+\_\+\+D\+B\+P\+\_\+\+Pos}}}



Definition at line 360 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}\label{group___p_w_r___c_r__register__alias_gae731170c1675c5471fc06501228905b0}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}}
\index{PVDE\_BIT\_NUMBER@{PVDE\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{PVDE\_BIT\_NUMBER}{PVDE\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define P\+V\+D\+E\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4073cd8adfdba51b106072bab82fc3}{P\+W\+R\+\_\+\+C\+R\+\_\+\+P\+V\+D\+E\+\_\+\+Pos}}}



Definition at line 364 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}\label{group___p_w_r___c_r__register__alias_ga9fe65342711a2c4614ef2eadee4a751c}} 
\index{PWR CR Register alias address@{PWR CR Register alias address}!VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}}
\index{VOS\_BIT\_NUMBER@{VOS\_BIT\_NUMBER}!PWR CR Register alias address@{PWR CR Register alias address}}
\doxysubsubsection{\texorpdfstring{VOS\_BIT\_NUMBER}{VOS\_BIT\_NUMBER}}
{\footnotesize\ttfamily \#define V\+O\+S\+\_\+\+B\+I\+T\+\_\+\+N\+U\+M\+B\+ER~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4f27bd20dad692917746ce1f184d28}{P\+W\+R\+\_\+\+C\+R\+\_\+\+V\+O\+S\+\_\+\+Pos}}}



Definition at line 368 of file stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

