/*****************************************************************************
*
* Filename:
* ---------
*   bq25896.h
*
* Project:
* --------
*   Android
*
* Description:
* ------------
*   bq25896 header file
*
* Author:
* -------
*
****************************************************************************/

#ifndef _BQ25880_CHARGER_H_
#define _BQ25880_CHARGER_H_
/**********************************************************
  *
  *   [I2C Slave Setting]
  *
  *********************************************************/
#define bq25896_SLAVE_ADDR_WRITE   0xD6
#define bq25896_SLAVE_ADDR_Read    0xD7

#define BQ25896_CON0      	0x00
#define BQ25896_CON1      	0x01
#define BQ25896_CON2      	0x02
#define BQ25896_CON3      	0x03
#define BQ25896_CON4      	0x04
#define BQ25896_CON5      	0x05
#define BQ25896_CON6      	0x06
#define BQ25896_CON7      	0x07
#define BQ25896_CON8      	0x08
#define BQ25896_CON9      	0x09
#define BQ25896_CONA      	0x0A
#define BQ25896_CONB      	0x0B
#define BQ25896_CONC      	0x0C
#define BQ25896_COND      	0x0D
#define BQ25896_CONE      	0x0E
#define BQ25896_CON11     	0x11
#define BQ25896_CON12     	0x12
#define BQ25896_CON13     	0x13


#define BQ25896_REG_NUM   	21
#define CON1_RESET_MASK   	0x01
#define CON1_RESET_SHIFT  	0x07

/* CON0 */
#define CON0_EN_HIZ_MASK   	0x01
#define CON0_EN_HIZ_SHIFT  	0x07

#define CON0_EN_ILIM_MASK   0x01
#define CON0_EN_ILIM_SHIFT  0x06

#define CON0_IINLIM_MASK   	0x3F
#define CON0_IINLIM_SHIFT  	0x00

/* CON1 */
#define CON1_VINDPM_OS_MASK   0x1F
#define CON1_VINDPM_OS_SHIFT  0x00

/* CON2 */
#define CON2_CONV_START_MASK   	0x01
#define CON2_CONV_START_SHIFT  	0x07

#define CON2_CONV_RATE_MASK   	0x01
#define CON2_CONV_RATE_SHIFT  	0x06

#define CON2_BOOST_FREQ_MASK   	0x01
#define CON2_BOOST_FREQ_SHIFT  	0x05

#define CON2_ICO_EN_MASK   		0x01
#define CON2_ICO_EN_RATE_SHIFT  0x04

#define CON2_HVDCP_EN_MASK   	0x1
#define CON2_HVDCP_EN_SHIFT  	0x03

#define CON2_MAX_EN_MASK   		0x01
#define CON2_MAX_EN_SHIFT  		0x02

#define CON2_FORCE_DPDM_MASK   	0x01
#define CON2_FORCE_DPDM_SHIFT  	0x01

#define CON2_AUTO_DPDM_EN_MASK  0x01
#define CON2_AUTO_DPDM_EN_SHIFT 0x00

/* CON3 */
#define CON3_BAT_LOADEN_MASK   	0x01
#define CON3_BAT_LOADEN_SHIFT  	0x07

#define CON3_WD_MASK   			0x01
#define CON3_WD_SHIFT  			0x06

#define CON3_OTG_CONFIG_MASK   	0x01
#define CON3_OTG_CONFIG_SHIFT  	0x05

#define CON3_CHG_CONFIG_MASK   	0x01
#define CON3_CHG_CONFIG_SHIFT  	0x04

#define CON3_SYS_V_LIMIT_MASK   0x07
#define CON3_SYS_V_LIMIT_SHIFT  0x01

/* CON4 */
#define CON4_EN_PUMPX_MASK   	0x01
#define CON4_EN_PUMPX_SHIFT  	0x07

#define CON4_ICHG_MASK   		0x7F
#define CON4_ICHG_SHIFT  		0x00

/* CON5 */
#define CON5_IPRECHG_MASK   	0x0F
#define CON5_IPRECHG_SHIFT  	0x04

#define CON5_ITERM_MASK   		0x0F
#define CON5_ITERM_SHIFT  		0x00

/* CON6 */
#define CON6_2XTMR_EN_MASK   	0x3F
#define CON6_2XTMR_EN_SHIFT  	0x02

#define CON6_BATLOWV_MASK   	0x1
#define CON6_BATLOWV_SHIFT  	1

#define CON6_VRECHG_MASK   		0x1
#define CON6_VRECHG_SHIFT  		0

/* CON7 */
#define CON7_EN_TERM_CHG_MASK   0x1
#define CON7_EN_TERM_CHG_SHIFT  7

#define CON7_STAT_DIS_MASK   	0x1
#define CON7_STAT_DIS_SHIFT  	6

#define CON7_WTG_TIM_SET_MASK   0x3
#define CON7_WTG_TIM_SET_SHIFT  4

#define CON7_EN_TIMER_MASK   	0x1
#define CON7_EN_TIMER_SHIFT  	3

#define CON7_SET_CHG_TIM_MASK   0x3
#define CON7_SET_CHG_TIM_SHIFT  1

#define CON7_JEITA_ISET_MASK   	0x1
#define CON7_JEITA_ISET_SHIFT  	0

/* CON8 */
#define CON8_TREG_MASK 			0x3
#define CON8_TREG_SHIFT 		0

#define CON8_VCLAMP_MASK 		0x7
#define CON8_VCLAMP_SHIFT 		2

#define CON8_BAT_COMP_MASK 		0x7
#define CON8_BAT_COMP_SHIFT 	5

/* CON9 */
#define CON9_PUMPX_UP   		0x1
#define CON9_PUMPX_UP_SHIFT  	1

#define CON9_PUMPX_DN   		0x1
#define CON9_PUMPX_DN_SHIFT  	0

/* CONA */
#define CONA_BOOST_VLIM_MASK 	0xF
#define CONA_BOOST_VLIM_SHIFT 	4

#define CONA_BOOST_ILIM_MASK 	0x07
#define CONA_BOOST_ILIM_SHIFT 	0


/* CONB */
#define CONB_VBUS_STAT_MASK   	0x7
#define CONB_VBUS_STAT_SHIFT  	5

#define CONB_CHRG_STAT_MASK   	0x3
#define CONB_CHRG_STAT_SHIFT  	3

#define CONB_PG_STAT_MASK   	0x1
#define CONB_PG_STAT_SHIFT  	2

#define CONB_SDP_STAT_MASK   	0x1
#define CONB_SDP_STAT_SHIFT  	1

#define CONB_VSYS_STAT_MASK   	0x1
#define CONB_VSYS_STAT_SHIFT  	0

/* CONC */
#define CONB_WATG_STAT_MASK   	0x1
#define CONB_WATG_STAT_SHIFT  	7

#define CONB_BOOST_STAT_MASK   	0x1
#define CONB_BOOST_STAT_SHIFT  	6

#define CONC_CHRG_FAULT_MASK   	0x3
#define CONC_CHRG_FAULT_SHIFT  	4

#define CONB_BAT_STAT_MASK   	0x1
#define CONB_BAT_STAT_SHIFT  	3

/* COND */
#define COND_FORCE_VINDPM_MASK 	0x01
#define COND_FORCE_VINDPM_SHIFT 7

#define COND_VINDPM_MASK   		0x7F
#define COND_VINDPM_SHIFT  		0

/* CONE */
#define CONE_VBAT_MASK 			0x7F
#define CONE_VBAT_SHIFT 		0

/* CON11 */
#define CON11_VBUS_GD_MASK      0x01
#define CON11_VBUS_GD_SHIFT     7
#define CON11_VBUS_MASK 		0x7F
#define CON11_VBUS_SHIFT 		0

/* CON12 */
#define CONB_ICHG_STAT_MASK   	0x7F
#define CONB_ICHG_STAT_SHIFT  	0

/* CON13 */
#define CON13_IDPM_STAT_MASK   	0x01
#define CON13_IDPM_STAT_SHIFT  	0x06

#define CON13_VDPM_STAT_MASK   	0x01
#define CON13_VDPM_STAT_SHIFT  	0x07

/*BQ25896 REG06 VREG[5:0]*/
const unsigned int BQ25896_VREG[] =
{
    3840000, 3856000, 3872000, 3888000,
    3904000, 3920000, 3936000, 3952000,
    3968000, 3984000, 4000000, 4016000,
    4032000, 4048000, 4064000, 4080000,
    4096000, 4112000, 4128000, 4144000,
    4160000, 4176000, 4192000, 4208000,
    4224000, 4240000, 4256000, 4272000,
    4288000, 4304000, 4320000, 4336000,
    4352000, 4368000, 4384000, 4400000,
    4416000, 4432000, 4448000, 4464000,
    4480000, 4496000, 4512000, 4528000,
    4544000, 4560000, 4576000, 4592000,
    4608000
};

/*BQ25896 REG04 ICHG[6:0]*/
const unsigned int BQ25896_ICHG[] =
{
    0, 64000, 128000, 192000,
    256000, 320000, 384000, 448000,
    512000, 576000, 640000, 704000,
    768000, 832000, 896000, 960000,
    1024000, 1088000, 1152000, 1216000,
    1280000, 1344000, 1408000, 1472000,
    1536000, 1600000, 1664000, 1728000,
    1792000, 1856000, 1920000, 1984000,
    2048000, 2112000, 2176000, 2240000,
    2304000, 2368000, 2432000, 2496000,
    2560000, 2624000, 2688000, 2752000,
    2816000, 2880000, 2944000, 3008000,
    3072000, 3136000, 3200000, 3264000,
    3328000, 3392000, 3456000, 3520000,
    3584000, 3648000, 3712000, 3776000,
    3840000, 3904000, 3968000, 4032000,
    4096000, 4160000, 4224000, 4288000,
    4352000, 4416000, 4480000, 4544000,
    4608000, 4672000, 4736000, 4800000,
    4864000, 4928000, 4992000, 5056000
};

/*BQ25896 REG00 IINLIM[5:0]*/
const unsigned int BQ25896_IINLIM[] =
{
    100000, 150000, 200000, 250000,
    300000, 350000, 400000, 450000,
    500000, 550000, 600000, 650000,
    700000, 750000, 800000, 850000,
    900000, 9500000, 1000000, 1050000,
    1100000, 1150000, 1200000, 1250000,
    1300000, 1350000, 1400000, 1450000,
    1500000, 1550000, 1600000, 1650000,
    1700000, 1750000, 1800000, 1850000,
    1900000, 1950000, 2000000, 2005000,
    2100000, 2150000, 2200000, 2250000,
    2300000, 2350000, 2400000, 2450000,
    2500000, 2550000, 2600000, 2650000,
    2700000, 2750000, 2800000, 2850000,
    2900000, 2950000, 3000000, 3050000,
    3100000, 3150000, 3200000, 3250000
};
#endif