
Digital_to_Analog_Converter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a8c  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08003c58  08003c58  00013c58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e48  08003e48  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003e48  08003e48  00013e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e50  08003e50  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e50  08003e50  00013e50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e54  08003e54  00013e54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003e58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000078  2000000c  08003e64  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000084  08003e64  00020084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000892f  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001850  00000000  00000000  0002896b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0002a1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f0  00000000  00000000  0002a948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021103  00000000  00000000  0002b038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009191  00000000  00000000  0004c13b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8d66  00000000  00000000  000552cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011e032  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000216c  00000000  00000000  0011e088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08003c3c 	.word	0x08003c3c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08003c3c 	.word	0x08003c3c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_d2iz>:
 8000ab4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000abc:	d215      	bcs.n	8000aea <__aeabi_d2iz+0x36>
 8000abe:	d511      	bpl.n	8000ae4 <__aeabi_d2iz+0x30>
 8000ac0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac8:	d912      	bls.n	8000af0 <__aeabi_d2iz+0x3c>
 8000aca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ace:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ad2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	fa23 f002 	lsr.w	r0, r3, r2
 8000ade:	bf18      	it	ne
 8000ae0:	4240      	negne	r0, r0
 8000ae2:	4770      	bx	lr
 8000ae4:	f04f 0000 	mov.w	r0, #0
 8000ae8:	4770      	bx	lr
 8000aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aee:	d105      	bne.n	8000afc <__aeabi_d2iz+0x48>
 8000af0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af4:	bf08      	it	eq
 8000af6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop

08000b04 <__aeabi_uldivmod>:
 8000b04:	b953      	cbnz	r3, 8000b1c <__aeabi_uldivmod+0x18>
 8000b06:	b94a      	cbnz	r2, 8000b1c <__aeabi_uldivmod+0x18>
 8000b08:	2900      	cmp	r1, #0
 8000b0a:	bf08      	it	eq
 8000b0c:	2800      	cmpeq	r0, #0
 8000b0e:	bf1c      	itt	ne
 8000b10:	f04f 31ff 	movne.w	r1, #4294967295
 8000b14:	f04f 30ff 	movne.w	r0, #4294967295
 8000b18:	f000 b96e 	b.w	8000df8 <__aeabi_idiv0>
 8000b1c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b20:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b24:	f000 f806 	bl	8000b34 <__udivmoddi4>
 8000b28:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b30:	b004      	add	sp, #16
 8000b32:	4770      	bx	lr

08000b34 <__udivmoddi4>:
 8000b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b38:	9d08      	ldr	r5, [sp, #32]
 8000b3a:	4604      	mov	r4, r0
 8000b3c:	468c      	mov	ip, r1
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	f040 8083 	bne.w	8000c4a <__udivmoddi4+0x116>
 8000b44:	428a      	cmp	r2, r1
 8000b46:	4617      	mov	r7, r2
 8000b48:	d947      	bls.n	8000bda <__udivmoddi4+0xa6>
 8000b4a:	fab2 f282 	clz	r2, r2
 8000b4e:	b142      	cbz	r2, 8000b62 <__udivmoddi4+0x2e>
 8000b50:	f1c2 0020 	rsb	r0, r2, #32
 8000b54:	fa24 f000 	lsr.w	r0, r4, r0
 8000b58:	4091      	lsls	r1, r2
 8000b5a:	4097      	lsls	r7, r2
 8000b5c:	ea40 0c01 	orr.w	ip, r0, r1
 8000b60:	4094      	lsls	r4, r2
 8000b62:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b66:	0c23      	lsrs	r3, r4, #16
 8000b68:	fbbc f6f8 	udiv	r6, ip, r8
 8000b6c:	fa1f fe87 	uxth.w	lr, r7
 8000b70:	fb08 c116 	mls	r1, r8, r6, ip
 8000b74:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b78:	fb06 f10e 	mul.w	r1, r6, lr
 8000b7c:	4299      	cmp	r1, r3
 8000b7e:	d909      	bls.n	8000b94 <__udivmoddi4+0x60>
 8000b80:	18fb      	adds	r3, r7, r3
 8000b82:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b86:	f080 8119 	bcs.w	8000dbc <__udivmoddi4+0x288>
 8000b8a:	4299      	cmp	r1, r3
 8000b8c:	f240 8116 	bls.w	8000dbc <__udivmoddi4+0x288>
 8000b90:	3e02      	subs	r6, #2
 8000b92:	443b      	add	r3, r7
 8000b94:	1a5b      	subs	r3, r3, r1
 8000b96:	b2a4      	uxth	r4, r4
 8000b98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b9c:	fb08 3310 	mls	r3, r8, r0, r3
 8000ba0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ba8:	45a6      	cmp	lr, r4
 8000baa:	d909      	bls.n	8000bc0 <__udivmoddi4+0x8c>
 8000bac:	193c      	adds	r4, r7, r4
 8000bae:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb2:	f080 8105 	bcs.w	8000dc0 <__udivmoddi4+0x28c>
 8000bb6:	45a6      	cmp	lr, r4
 8000bb8:	f240 8102 	bls.w	8000dc0 <__udivmoddi4+0x28c>
 8000bbc:	3802      	subs	r0, #2
 8000bbe:	443c      	add	r4, r7
 8000bc0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bc4:	eba4 040e 	sub.w	r4, r4, lr
 8000bc8:	2600      	movs	r6, #0
 8000bca:	b11d      	cbz	r5, 8000bd4 <__udivmoddi4+0xa0>
 8000bcc:	40d4      	lsrs	r4, r2
 8000bce:	2300      	movs	r3, #0
 8000bd0:	e9c5 4300 	strd	r4, r3, [r5]
 8000bd4:	4631      	mov	r1, r6
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	b902      	cbnz	r2, 8000bde <__udivmoddi4+0xaa>
 8000bdc:	deff      	udf	#255	; 0xff
 8000bde:	fab2 f282 	clz	r2, r2
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d150      	bne.n	8000c88 <__udivmoddi4+0x154>
 8000be6:	1bcb      	subs	r3, r1, r7
 8000be8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bec:	fa1f f887 	uxth.w	r8, r7
 8000bf0:	2601      	movs	r6, #1
 8000bf2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000bf6:	0c21      	lsrs	r1, r4, #16
 8000bf8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000bfc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c00:	fb08 f30c 	mul.w	r3, r8, ip
 8000c04:	428b      	cmp	r3, r1
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0xe4>
 8000c08:	1879      	adds	r1, r7, r1
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0xe2>
 8000c10:	428b      	cmp	r3, r1
 8000c12:	f200 80e9 	bhi.w	8000de8 <__udivmoddi4+0x2b4>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1ac9      	subs	r1, r1, r3
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c24:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x10c>
 8000c30:	193c      	adds	r4, r7, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x10a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80d9 	bhi.w	8000df0 <__udivmoddi4+0x2bc>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e7bf      	b.n	8000bca <__udivmoddi4+0x96>
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d909      	bls.n	8000c62 <__udivmoddi4+0x12e>
 8000c4e:	2d00      	cmp	r5, #0
 8000c50:	f000 80b1 	beq.w	8000db6 <__udivmoddi4+0x282>
 8000c54:	2600      	movs	r6, #0
 8000c56:	e9c5 0100 	strd	r0, r1, [r5]
 8000c5a:	4630      	mov	r0, r6
 8000c5c:	4631      	mov	r1, r6
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	fab3 f683 	clz	r6, r3
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	d14a      	bne.n	8000d00 <__udivmoddi4+0x1cc>
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d302      	bcc.n	8000c74 <__udivmoddi4+0x140>
 8000c6e:	4282      	cmp	r2, r0
 8000c70:	f200 80b8 	bhi.w	8000de4 <__udivmoddi4+0x2b0>
 8000c74:	1a84      	subs	r4, r0, r2
 8000c76:	eb61 0103 	sbc.w	r1, r1, r3
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	d0a8      	beq.n	8000bd4 <__udivmoddi4+0xa0>
 8000c82:	e9c5 4c00 	strd	r4, ip, [r5]
 8000c86:	e7a5      	b.n	8000bd4 <__udivmoddi4+0xa0>
 8000c88:	f1c2 0320 	rsb	r3, r2, #32
 8000c8c:	fa20 f603 	lsr.w	r6, r0, r3
 8000c90:	4097      	lsls	r7, r2
 8000c92:	fa01 f002 	lsl.w	r0, r1, r2
 8000c96:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c9a:	40d9      	lsrs	r1, r3
 8000c9c:	4330      	orrs	r0, r6
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ca4:	fa1f f887 	uxth.w	r8, r7
 8000ca8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000cac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb0:	fb06 f108 	mul.w	r1, r6, r8
 8000cb4:	4299      	cmp	r1, r3
 8000cb6:	fa04 f402 	lsl.w	r4, r4, r2
 8000cba:	d909      	bls.n	8000cd0 <__udivmoddi4+0x19c>
 8000cbc:	18fb      	adds	r3, r7, r3
 8000cbe:	f106 3cff 	add.w	ip, r6, #4294967295
 8000cc2:	f080 808d 	bcs.w	8000de0 <__udivmoddi4+0x2ac>
 8000cc6:	4299      	cmp	r1, r3
 8000cc8:	f240 808a 	bls.w	8000de0 <__udivmoddi4+0x2ac>
 8000ccc:	3e02      	subs	r6, #2
 8000cce:	443b      	add	r3, r7
 8000cd0:	1a5b      	subs	r3, r3, r1
 8000cd2:	b281      	uxth	r1, r0
 8000cd4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cdc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce0:	fb00 f308 	mul.w	r3, r0, r8
 8000ce4:	428b      	cmp	r3, r1
 8000ce6:	d907      	bls.n	8000cf8 <__udivmoddi4+0x1c4>
 8000ce8:	1879      	adds	r1, r7, r1
 8000cea:	f100 3cff 	add.w	ip, r0, #4294967295
 8000cee:	d273      	bcs.n	8000dd8 <__udivmoddi4+0x2a4>
 8000cf0:	428b      	cmp	r3, r1
 8000cf2:	d971      	bls.n	8000dd8 <__udivmoddi4+0x2a4>
 8000cf4:	3802      	subs	r0, #2
 8000cf6:	4439      	add	r1, r7
 8000cf8:	1acb      	subs	r3, r1, r3
 8000cfa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000cfe:	e778      	b.n	8000bf2 <__udivmoddi4+0xbe>
 8000d00:	f1c6 0c20 	rsb	ip, r6, #32
 8000d04:	fa03 f406 	lsl.w	r4, r3, r6
 8000d08:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d0c:	431c      	orrs	r4, r3
 8000d0e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d12:	fa01 f306 	lsl.w	r3, r1, r6
 8000d16:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000d1a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000d1e:	431f      	orrs	r7, r3
 8000d20:	0c3b      	lsrs	r3, r7, #16
 8000d22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d26:	fa1f f884 	uxth.w	r8, r4
 8000d2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d2e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000d32:	fb09 fa08 	mul.w	sl, r9, r8
 8000d36:	458a      	cmp	sl, r1
 8000d38:	fa02 f206 	lsl.w	r2, r2, r6
 8000d3c:	fa00 f306 	lsl.w	r3, r0, r6
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x220>
 8000d42:	1861      	adds	r1, r4, r1
 8000d44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d48:	d248      	bcs.n	8000ddc <__udivmoddi4+0x2a8>
 8000d4a:	458a      	cmp	sl, r1
 8000d4c:	d946      	bls.n	8000ddc <__udivmoddi4+0x2a8>
 8000d4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d52:	4421      	add	r1, r4
 8000d54:	eba1 010a 	sub.w	r1, r1, sl
 8000d58:	b2bf      	uxth	r7, r7
 8000d5a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d5e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d62:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000d66:	fb00 f808 	mul.w	r8, r0, r8
 8000d6a:	45b8      	cmp	r8, r7
 8000d6c:	d907      	bls.n	8000d7e <__udivmoddi4+0x24a>
 8000d6e:	19e7      	adds	r7, r4, r7
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d22e      	bcs.n	8000dd4 <__udivmoddi4+0x2a0>
 8000d76:	45b8      	cmp	r8, r7
 8000d78:	d92c      	bls.n	8000dd4 <__udivmoddi4+0x2a0>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	4427      	add	r7, r4
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	eba7 0708 	sub.w	r7, r7, r8
 8000d86:	fba0 8902 	umull	r8, r9, r0, r2
 8000d8a:	454f      	cmp	r7, r9
 8000d8c:	46c6      	mov	lr, r8
 8000d8e:	4649      	mov	r1, r9
 8000d90:	d31a      	bcc.n	8000dc8 <__udivmoddi4+0x294>
 8000d92:	d017      	beq.n	8000dc4 <__udivmoddi4+0x290>
 8000d94:	b15d      	cbz	r5, 8000dae <__udivmoddi4+0x27a>
 8000d96:	ebb3 020e 	subs.w	r2, r3, lr
 8000d9a:	eb67 0701 	sbc.w	r7, r7, r1
 8000d9e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000da2:	40f2      	lsrs	r2, r6
 8000da4:	ea4c 0202 	orr.w	r2, ip, r2
 8000da8:	40f7      	lsrs	r7, r6
 8000daa:	e9c5 2700 	strd	r2, r7, [r5]
 8000dae:	2600      	movs	r6, #0
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	462e      	mov	r6, r5
 8000db8:	4628      	mov	r0, r5
 8000dba:	e70b      	b.n	8000bd4 <__udivmoddi4+0xa0>
 8000dbc:	4606      	mov	r6, r0
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0x60>
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	e6fd      	b.n	8000bc0 <__udivmoddi4+0x8c>
 8000dc4:	4543      	cmp	r3, r8
 8000dc6:	d2e5      	bcs.n	8000d94 <__udivmoddi4+0x260>
 8000dc8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000dcc:	eb69 0104 	sbc.w	r1, r9, r4
 8000dd0:	3801      	subs	r0, #1
 8000dd2:	e7df      	b.n	8000d94 <__udivmoddi4+0x260>
 8000dd4:	4608      	mov	r0, r1
 8000dd6:	e7d2      	b.n	8000d7e <__udivmoddi4+0x24a>
 8000dd8:	4660      	mov	r0, ip
 8000dda:	e78d      	b.n	8000cf8 <__udivmoddi4+0x1c4>
 8000ddc:	4681      	mov	r9, r0
 8000dde:	e7b9      	b.n	8000d54 <__udivmoddi4+0x220>
 8000de0:	4666      	mov	r6, ip
 8000de2:	e775      	b.n	8000cd0 <__udivmoddi4+0x19c>
 8000de4:	4630      	mov	r0, r6
 8000de6:	e74a      	b.n	8000c7e <__udivmoddi4+0x14a>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	4439      	add	r1, r7
 8000dee:	e713      	b.n	8000c18 <__udivmoddi4+0xe4>
 8000df0:	3802      	subs	r0, #2
 8000df2:	443c      	add	r4, r7
 8000df4:	e724      	b.n	8000c40 <__udivmoddi4+0x10c>
 8000df6:	bf00      	nop

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <main>:
 * @brief  The application entry point.
 * @retval int
 */
int
main (void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init ();
 8000e00:	f000 fb28 	bl	8001454 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config ();
 8000e04:	f000 f814 	bl	8000e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init ();
 8000e08:	f000 f8d4 	bl	8000fb4 <MX_GPIO_Init>
  MX_USART2_UART_Init ();
 8000e0c:	f000 f8a8 	bl	8000f60 <MX_USART2_UART_Init>
  MX_DAC_Init ();
 8000e10:	f000 f87c 	bl	8000f0c <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
  HAL_DAC_Start (&hdac, DAC_CHANNEL_1);
 8000e14:	2100      	movs	r1, #0
 8000e16:	4805      	ldr	r0, [pc, #20]	; (8000e2c <main+0x30>)
 8000e18:	f000 fcb9 	bl	800178e <HAL_DAC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
    {
      sinusoid (1650, 10, &hdac);
 8000e1c:	4a03      	ldr	r2, [pc, #12]	; (8000e2c <main+0x30>)
 8000e1e:	210a      	movs	r1, #10
 8000e20:	f240 6072 	movw	r0, #1650	; 0x672
 8000e24:	f000 f9a4 	bl	8001170 <sinusoid>
 8000e28:	e7f8      	b.n	8000e1c <main+0x20>
 8000e2a:	bf00      	nop
 8000e2c:	20000028 	.word	0x20000028

08000e30 <SystemClock_Config>:
 * @brief System Clock Configuration
 * @retval None
 */
void
SystemClock_Config (void)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b094      	sub	sp, #80	; 0x50
 8000e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct =
 8000e36:	f107 031c 	add.w	r3, r7, #28
 8000e3a:	2234      	movs	r2, #52	; 0x34
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 febe 	bl	8002bc0 <memset>
    { 0 };
  RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8000e44:	f107 0308 	add.w	r3, r7, #8
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
    { 0 };

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e54:	2300      	movs	r3, #0
 8000e56:	607b      	str	r3, [r7, #4]
 8000e58:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <SystemClock_Config+0xd4>)
 8000e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e5c:	4a29      	ldr	r2, [pc, #164]	; (8000f04 <SystemClock_Config+0xd4>)
 8000e5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e62:	6413      	str	r3, [r2, #64]	; 0x40
 8000e64:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <SystemClock_Config+0xd4>)
 8000e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	607b      	str	r3, [r7, #4]
 8000e6e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e70:	2300      	movs	r3, #0
 8000e72:	603b      	str	r3, [r7, #0]
 8000e74:	4b24      	ldr	r3, [pc, #144]	; (8000f08 <SystemClock_Config+0xd8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e7c:	4a22      	ldr	r2, [pc, #136]	; (8000f08 <SystemClock_Config+0xd8>)
 8000e7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e82:	6013      	str	r3, [r2, #0]
 8000e84:	4b20      	ldr	r3, [pc, #128]	; (8000f08 <SystemClock_Config+0xd8>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e90:	2302      	movs	r3, #2
 8000e92:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e94:	2301      	movs	r3, #1
 8000e96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e98:	2310      	movs	r3, #16
 8000e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000ea4:	2310      	movs	r3, #16
 8000ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000ea8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000eac:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig (&RCC_OscInitStruct) != HAL_OK)
 8000eba:	f107 031c 	add.w	r3, r7, #28
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f001 f9a6 	bl	8002210 <HAL_RCC_OscConfig>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <SystemClock_Config+0x9e>
    {
      Error_Handler ();
 8000eca:	f000 f8e3 	bl	8001094 <Error_Handler>
    }
  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ece:	230f      	movs	r3, #15
 8000ed0:	60bb      	str	r3, [r7, #8]
      | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ed2:	2302      	movs	r3, #2
 8000ed4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ede:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig (&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ee4:	f107 0308 	add.w	r3, r7, #8
 8000ee8:	2102      	movs	r1, #2
 8000eea:	4618      	mov	r0, r3
 8000eec:	f000 fec4 	bl	8001c78 <HAL_RCC_ClockConfig>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <SystemClock_Config+0xca>
    {
      Error_Handler ();
 8000ef6:	f000 f8cd 	bl	8001094 <Error_Handler>
    }
}
 8000efa:	bf00      	nop
 8000efc:	3750      	adds	r7, #80	; 0x50
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	40023800 	.word	0x40023800
 8000f08:	40007000 	.word	0x40007000

08000f0c <MX_DAC_Init>:
 * @param None
 * @retval None
 */
static void
MX_DAC_Init (void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig =
 8000f12:	463b      	mov	r3, r7
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
   */
  hdac.Instance = DAC;
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_DAC_Init+0x4c>)
 8000f1c:	4a0f      	ldr	r2, [pc, #60]	; (8000f5c <MX_DAC_Init+0x50>)
 8000f1e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init (&hdac) != HAL_OK)
 8000f20:	480d      	ldr	r0, [pc, #52]	; (8000f58 <MX_DAC_Init+0x4c>)
 8000f22:	f000 fc12 	bl	800174a <HAL_DAC_Init>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_DAC_Init+0x24>
    {
      Error_Handler ();
 8000f2c:	f000 f8b2 	bl	8001094 <Error_Handler>
    }
  /** DAC channel OUT1 config
   */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000f30:	2300      	movs	r3, #0
 8000f32:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel (&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000f38:	463b      	mov	r3, r7
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	4806      	ldr	r0, [pc, #24]	; (8000f58 <MX_DAC_Init+0x4c>)
 8000f40:	f000 fc9c 	bl	800187c <HAL_DAC_ConfigChannel>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_DAC_Init+0x42>
    {
      Error_Handler ();
 8000f4a:	f000 f8a3 	bl	8001094 <Error_Handler>
    }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	20000028 	.word	0x20000028
 8000f5c:	40007400 	.word	0x40007400

08000f60 <MX_USART2_UART_Init>:
 * @param None
 * @retval None
 */
static void
MX_USART2_UART_Init (void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f64:	4b11      	ldr	r3, [pc, #68]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f66:	4a12      	ldr	r2, [pc, #72]	; (8000fb0 <MX_USART2_UART_Init+0x50>)
 8000f68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f6a:	4b10      	ldr	r3, [pc, #64]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f72:	4b0e      	ldr	r3, [pc, #56]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f7e:	4b0b      	ldr	r3, [pc, #44]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f84:	4b09      	ldr	r3, [pc, #36]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f86:	220c      	movs	r2, #12
 8000f88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f90:	4b06      	ldr	r3, [pc, #24]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init (&huart2) != HAL_OK)
 8000f96:	4805      	ldr	r0, [pc, #20]	; (8000fac <MX_USART2_UART_Init+0x4c>)
 8000f98:	f001 fbd8 	bl	800274c <HAL_UART_Init>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d001      	beq.n	8000fa6 <MX_USART2_UART_Init+0x46>
    {
      Error_Handler ();
 8000fa2:	f000 f877 	bl	8001094 <Error_Handler>
    }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000fa6:	bf00      	nop
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	2000003c 	.word	0x2000003c
 8000fb0:	40004400 	.word	0x40004400

08000fb4 <MX_GPIO_Init>:
 * @param None
 * @retval None
 */
static void
MX_GPIO_Init (void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	; 0x28
 8000fb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct =
 8000fba:	f107 0314 	add.w	r3, r7, #20
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]
 8000fc4:	609a      	str	r2, [r3, #8]
 8000fc6:	60da      	str	r2, [r3, #12]
 8000fc8:	611a      	str	r2, [r3, #16]
    { 0 };

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fca:	2300      	movs	r3, #0
 8000fcc:	613b      	str	r3, [r7, #16]
 8000fce:	4b2d      	ldr	r3, [pc, #180]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	4a2c      	ldr	r2, [pc, #176]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000fd4:	f043 0304 	orr.w	r3, r3, #4
 8000fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fda:	4b2a      	ldr	r3, [pc, #168]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	f003 0304 	and.w	r3, r3, #4
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	4b26      	ldr	r3, [pc, #152]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fee:	4a25      	ldr	r2, [pc, #148]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff6:	4b23      	ldr	r3, [pc, #140]	; (8001084 <MX_GPIO_Init+0xd0>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001002:	2300      	movs	r3, #0
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	4b1f      	ldr	r3, [pc, #124]	; (8001084 <MX_GPIO_Init+0xd0>)
 8001008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800100a:	4a1e      	ldr	r2, [pc, #120]	; (8001084 <MX_GPIO_Init+0xd0>)
 800100c:	f043 0301 	orr.w	r3, r3, #1
 8001010:	6313      	str	r3, [r2, #48]	; 0x30
 8001012:	4b1c      	ldr	r3, [pc, #112]	; (8001084 <MX_GPIO_Init+0xd0>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	60bb      	str	r3, [r7, #8]
 800101c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <MX_GPIO_Init+0xd0>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a17      	ldr	r2, [pc, #92]	; (8001084 <MX_GPIO_Init+0xd0>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <MX_GPIO_Init+0xd0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin (LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800103a:	2200      	movs	r2, #0
 800103c:	2120      	movs	r1, #32
 800103e:	4812      	ldr	r0, [pc, #72]	; (8001088 <MX_GPIO_Init+0xd4>)
 8001040:	f000 fe00 	bl	8001c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001044:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800104a:	4b10      	ldr	r3, [pc, #64]	; (800108c <MX_GPIO_Init+0xd8>)
 800104c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104e:	2300      	movs	r3, #0
 8001050:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init (B1_GPIO_Port, &GPIO_InitStruct);
 8001052:	f107 0314 	add.w	r3, r7, #20
 8001056:	4619      	mov	r1, r3
 8001058:	480d      	ldr	r0, [pc, #52]	; (8001090 <MX_GPIO_Init+0xdc>)
 800105a:	f000 fc5f 	bl	800191c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800105e:	2320      	movs	r3, #32
 8001060:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001062:	2301      	movs	r3, #1
 8001064:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	2300      	movs	r3, #0
 8001068:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106a:	2300      	movs	r3, #0
 800106c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init (LD2_GPIO_Port, &GPIO_InitStruct);
 800106e:	f107 0314 	add.w	r3, r7, #20
 8001072:	4619      	mov	r1, r3
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <MX_GPIO_Init+0xd4>)
 8001076:	f000 fc51 	bl	800191c <HAL_GPIO_Init>

}
 800107a:	bf00      	nop
 800107c:	3728      	adds	r7, #40	; 0x28
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40020000 	.word	0x40020000
 800108c:	10210000 	.word	0x10210000
 8001090:	40020800 	.word	0x40020800

08001094 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void
Error_Handler (void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001098:	b672      	cpsid	i
}
 800109a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq ();
  while (1)
 800109c:	e7fe      	b.n	800109c <Error_Handler+0x8>
	...

080010a0 <voltToValueConverter>:
#define SAMPLE_TIME 1
#define PI 3.1415926

int
voltToValueConverter (int mV)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  double step = (VCC * 1.0) / ANALOG_MAX_VALUE;
 80010a8:	a310      	add	r3, pc, #64	; (adr r3, 80010ec <voltToValueConverter+0x4c>)
 80010aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ae:	e9c7 2302 	strd	r2, r3, [r7, #8]

  return (mV * 1.0 / step) - 1; // cuts the precision
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff f9fa 	bl	80004ac <__aeabi_i2d>
 80010b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80010bc:	f7ff fb8a 	bl	80007d4 <__aeabi_ddiv>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f04f 0200 	mov.w	r2, #0
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <voltToValueConverter+0x48>)
 80010ce:	f7ff f89f 	bl	8000210 <__aeabi_dsub>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4610      	mov	r0, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	f7ff fceb 	bl	8000ab4 <__aeabi_d2iz>
 80010de:	4603      	mov	r3, r0
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3710      	adds	r7, #16
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	3ff00000 	.word	0x3ff00000
 80010ec:	99c99c9a 	.word	0x99c99c9a
 80010f0:	3fe9c99c 	.word	0x3fe9c99c
 80010f4:	00000000 	.word	0x00000000

080010f8 <sinToAnalogValue>:

int
sinToAnalogValue (double val, int diapasonValue) // sin() => 0 ; ANALOG_MAX_VALUE
{
 80010f8:	b5b0      	push	{r4, r5, r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	ed87 0b02 	vstr	d0, [r7, #8]
 8001102:	6078      	str	r0, [r7, #4]
  return (sin (val) * diapasonValue) + OFFSET + 0.5;
 8001104:	ed97 0b02 	vldr	d0, [r7, #8]
 8001108:	f001 fd62 	bl	8002bd0 <sin>
 800110c:	ec55 4b10 	vmov	r4, r5, d0
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff f9cb 	bl	80004ac <__aeabi_i2d>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4620      	mov	r0, r4
 800111c:	4629      	mov	r1, r5
 800111e:	f7ff fa2f 	bl	8000580 <__aeabi_dmul>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4610      	mov	r0, r2
 8001128:	4619      	mov	r1, r3
 800112a:	a30e      	add	r3, pc, #56	; (adr r3, 8001164 <sinToAnalogValue+0x6c>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff f870 	bl	8000214 <__adddf3>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4610      	mov	r0, r2
 800113a:	4619      	mov	r1, r3
 800113c:	f04f 0200 	mov.w	r2, #0
 8001140:	4b07      	ldr	r3, [pc, #28]	; (8001160 <sinToAnalogValue+0x68>)
 8001142:	f7ff f867 	bl	8000214 <__adddf3>
 8001146:	4602      	mov	r2, r0
 8001148:	460b      	mov	r3, r1
 800114a:	4610      	mov	r0, r2
 800114c:	4619      	mov	r1, r3
 800114e:	f7ff fcb1 	bl	8000ab4 <__aeabi_d2iz>
 8001152:	4603      	mov	r3, r0
}
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bdb0      	pop	{r4, r5, r7, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	3fe00000 	.word	0x3fe00000
 8001164:	00000000 	.word	0x00000000
 8001168:	409ffc00 	.word	0x409ffc00
 800116c:	00000000 	.word	0x00000000

08001170 <sinusoid>:

void
sinusoid (int mV, int Hz, DAC_HandleTypeDef *hdac)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08c      	sub	sp, #48	; 0x30
 8001174:	af00      	add	r7, sp, #0
 8001176:	60f8      	str	r0, [r7, #12]
 8001178:	60b9      	str	r1, [r7, #8]
 800117a:	607a      	str	r2, [r7, #4]
  int T = 1000 / Hz;
 800117c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	fb92 f3f3 	sdiv	r3, r2, r3
 8001186:	627b      	str	r3, [r7, #36]	; 0x24

  double step = 2 * PI / T;
 8001188:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800118a:	f7ff f98f 	bl	80004ac <__aeabi_i2d>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	a121      	add	r1, pc, #132	; (adr r1, 8001218 <sinusoid+0xa8>)
 8001194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001198:	f7ff fb1c 	bl	80007d4 <__aeabi_ddiv>
 800119c:	4602      	mov	r2, r0
 800119e:	460b      	mov	r3, r1
 80011a0:	e9c7 2306 	strd	r2, r3, [r7, #24]

  int diapasonValue = voltToValueConverter (mV);
 80011a4:	68f8      	ldr	r0, [r7, #12]
 80011a6:	f7ff ff7b 	bl	80010a0 <voltToValueConverter>
 80011aa:	6178      	str	r0, [r7, #20]

  if (diapasonValue >= ANALOG_MAX_VALUE)
 80011ac:	697b      	ldr	r3, [r7, #20]
 80011ae:	f640 72fe 	movw	r2, #4094	; 0xffe
 80011b2:	4293      	cmp	r3, r2
 80011b4:	dc29      	bgt.n	800120a <sinusoid+0x9a>
    {
      return;
    }

  for (double i = 0; i < 2 * PI; i += step)
 80011b6:	f04f 0200 	mov.w	r2, #0
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80011c2:	e017      	b.n	80011f4 <sinusoid+0x84>
    {
      HAL_DAC_SetValue (hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
			sinToAnalogValue (i, diapasonValue));
 80011c4:	6978      	ldr	r0, [r7, #20]
 80011c6:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80011ca:	f7ff ff95 	bl	80010f8 <sinToAnalogValue>
 80011ce:	4603      	mov	r3, r0
      HAL_DAC_SetValue (hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R,
 80011d0:	2200      	movs	r2, #0
 80011d2:	2100      	movs	r1, #0
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 fb2c 	bl	8001832 <HAL_DAC_SetValue>

      HAL_Delay (SAMPLE_TIME);
 80011da:	2001      	movs	r0, #1
 80011dc:	f000 f9ac 	bl	8001538 <HAL_Delay>
  for (double i = 0; i < 2 * PI; i += step)
 80011e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011e4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011e8:	f7ff f814 	bl	8000214 <__adddf3>
 80011ec:	4602      	mov	r2, r0
 80011ee:	460b      	mov	r3, r1
 80011f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80011f4:	a308      	add	r3, pc, #32	; (adr r3, 8001218 <sinusoid+0xa8>)
 80011f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80011fe:	f7ff fc31 	bl	8000a64 <__aeabi_dcmplt>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1dd      	bne.n	80011c4 <sinusoid+0x54>
 8001208:	e000      	b.n	800120c <sinusoid+0x9c>
      return;
 800120a:	bf00      	nop
    }
}
 800120c:	3730      	adds	r7, #48	; 0x30
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	f3af 8000 	nop.w
 8001218:	4d12d84a 	.word	0x4d12d84a
 800121c:	401921fb 	.word	0x401921fb

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	; (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	; (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	; 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800125e:	2007      	movs	r0, #7
 8001260:	f000 fa40 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800

08001270 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08a      	sub	sp, #40	; 0x28
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	2200      	movs	r2, #0
 800127e:	601a      	str	r2, [r3, #0]
 8001280:	605a      	str	r2, [r3, #4]
 8001282:	609a      	str	r2, [r3, #8]
 8001284:	60da      	str	r2, [r3, #12]
 8001286:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	4a17      	ldr	r2, [pc, #92]	; (80012ec <HAL_DAC_MspInit+0x7c>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d127      	bne.n	80012e2 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001292:	2300      	movs	r3, #0
 8001294:	613b      	str	r3, [r7, #16]
 8001296:	4b16      	ldr	r3, [pc, #88]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 8001298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800129a:	4a15      	ldr	r2, [pc, #84]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 800129c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80012a0:	6413      	str	r3, [r2, #64]	; 0x40
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 80012a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	60fb      	str	r3, [r7, #12]
 80012b2:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 80012b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b6:	4a0e      	ldr	r2, [pc, #56]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 80012b8:	f043 0301 	orr.w	r3, r3, #1
 80012bc:	6313      	str	r3, [r2, #48]	; 0x30
 80012be:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <HAL_DAC_MspInit+0x80>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	60fb      	str	r3, [r7, #12]
 80012c8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80012ca:	2310      	movs	r3, #16
 80012cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012ce:	2303      	movs	r3, #3
 80012d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4805      	ldr	r0, [pc, #20]	; (80012f4 <HAL_DAC_MspInit+0x84>)
 80012de:	f000 fb1d 	bl	800191c <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80012e2:	bf00      	nop
 80012e4:	3728      	adds	r7, #40	; 0x28
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	40007400 	.word	0x40007400
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40020000 	.word	0x40020000

080012f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08a      	sub	sp, #40	; 0x28
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	4a19      	ldr	r2, [pc, #100]	; (800137c <HAL_UART_MspInit+0x84>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d12b      	bne.n	8001372 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800131a:	2300      	movs	r3, #0
 800131c:	613b      	str	r3, [r7, #16]
 800131e:	4b18      	ldr	r3, [pc, #96]	; (8001380 <HAL_UART_MspInit+0x88>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001322:	4a17      	ldr	r2, [pc, #92]	; (8001380 <HAL_UART_MspInit+0x88>)
 8001324:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	4b15      	ldr	r3, [pc, #84]	; (8001380 <HAL_UART_MspInit+0x88>)
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001332:	613b      	str	r3, [r7, #16]
 8001334:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	2300      	movs	r3, #0
 8001338:	60fb      	str	r3, [r7, #12]
 800133a:	4b11      	ldr	r3, [pc, #68]	; (8001380 <HAL_UART_MspInit+0x88>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	4a10      	ldr	r2, [pc, #64]	; (8001380 <HAL_UART_MspInit+0x88>)
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6313      	str	r3, [r2, #48]	; 0x30
 8001346:	4b0e      	ldr	r3, [pc, #56]	; (8001380 <HAL_UART_MspInit+0x88>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134a:	f003 0301 	and.w	r3, r3, #1
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001352:	230c      	movs	r3, #12
 8001354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001356:	2302      	movs	r3, #2
 8001358:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001362:	2307      	movs	r3, #7
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001366:	f107 0314 	add.w	r3, r7, #20
 800136a:	4619      	mov	r1, r3
 800136c:	4805      	ldr	r0, [pc, #20]	; (8001384 <HAL_UART_MspInit+0x8c>)
 800136e:	f000 fad5 	bl	800191c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001372:	bf00      	nop
 8001374:	3728      	adds	r7, #40	; 0x28
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40004400 	.word	0x40004400
 8001380:	40023800 	.word	0x40023800
 8001384:	40020000 	.word	0x40020000

08001388 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800138c:	e7fe      	b.n	800138c <NMI_Handler+0x4>

0800138e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001392:	e7fe      	b.n	8001392 <HardFault_Handler+0x4>

08001394 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001398:	e7fe      	b.n	8001398 <MemManage_Handler+0x4>

0800139a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800139e:	e7fe      	b.n	800139e <BusFault_Handler+0x4>

080013a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <UsageFault_Handler+0x4>

080013a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80013a6:	b480      	push	{r7}
 80013a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013aa:	bf00      	nop
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013b8:	bf00      	nop
 80013ba:	46bd      	mov	sp, r7
 80013bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c0:	4770      	bx	lr

080013c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80013c2:	b480      	push	{r7}
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr

080013d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013d4:	f000 f890 	bl	80014f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013d8:	bf00      	nop
 80013da:	bd80      	pop	{r7, pc}

080013dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013e0:	4b06      	ldr	r3, [pc, #24]	; (80013fc <SystemInit+0x20>)
 80013e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013e6:	4a05      	ldr	r2, [pc, #20]	; (80013fc <SystemInit+0x20>)
 80013e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80013ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001400:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001438 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001404:	480d      	ldr	r0, [pc, #52]	; (800143c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001406:	490e      	ldr	r1, [pc, #56]	; (8001440 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001408:	4a0e      	ldr	r2, [pc, #56]	; (8001444 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800140a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800140c:	e002      	b.n	8001414 <LoopCopyDataInit>

0800140e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800140e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001412:	3304      	adds	r3, #4

08001414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001418:	d3f9      	bcc.n	800140e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800141a:	4a0b      	ldr	r2, [pc, #44]	; (8001448 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800141c:	4c0b      	ldr	r4, [pc, #44]	; (800144c <LoopFillZerobss+0x26>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001420:	e001      	b.n	8001426 <LoopFillZerobss>

08001422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001424:	3204      	adds	r2, #4

08001426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001428:	d3fb      	bcc.n	8001422 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800142a:	f7ff ffd7 	bl	80013dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800142e:	f001 fba3 	bl	8002b78 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001432:	f7ff fce3 	bl	8000dfc <main>
  bx  lr    
 8001436:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001438:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800143c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001440:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001444:	08003e58 	.word	0x08003e58
  ldr r2, =_sbss
 8001448:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800144c:	20000084 	.word	0x20000084

08001450 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001450:	e7fe      	b.n	8001450 <ADC_IRQHandler>
	...

08001454 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001458:	4b0e      	ldr	r3, [pc, #56]	; (8001494 <HAL_Init+0x40>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0d      	ldr	r2, [pc, #52]	; (8001494 <HAL_Init+0x40>)
 800145e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001462:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001464:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <HAL_Init+0x40>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a0a      	ldr	r2, [pc, #40]	; (8001494 <HAL_Init+0x40>)
 800146a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800146e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_Init+0x40>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <HAL_Init+0x40>)
 8001476:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800147a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800147c:	2003      	movs	r0, #3
 800147e:	f000 f931 	bl	80016e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001482:	2000      	movs	r0, #0
 8001484:	f000 f808 	bl	8001498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001488:	f7ff feca 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40023c00 	.word	0x40023c00

08001498 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_InitTick+0x54>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_InitTick+0x58>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f93b 	bl	8001732 <HAL_SYSTICK_Config>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00e      	b.n	80014e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b0f      	cmp	r3, #15
 80014ca:	d80a      	bhi.n	80014e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295
 80014d4:	f000 f911 	bl	80016fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d8:	4a06      	ldr	r2, [pc, #24]	; (80014f4 <HAL_InitTick+0x5c>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000008 	.word	0x20000008
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <HAL_IncTick+0x20>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <HAL_IncTick+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <HAL_IncTick+0x24>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000008 	.word	0x20000008
 800151c:	20000080 	.word	0x20000080

08001520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <HAL_GetTick+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000080 	.word	0x20000080

08001538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b084      	sub	sp, #16
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001540:	f7ff ffee 	bl	8001520 <HAL_GetTick>
 8001544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001550:	d005      	beq.n	800155e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001552:	4b0a      	ldr	r3, [pc, #40]	; (800157c <HAL_Delay+0x44>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	461a      	mov	r2, r3
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	4413      	add	r3, r2
 800155c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800155e:	bf00      	nop
 8001560:	f7ff ffde 	bl	8001520 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	68fa      	ldr	r2, [r7, #12]
 800156c:	429a      	cmp	r2, r3
 800156e:	d8f7      	bhi.n	8001560 <HAL_Delay+0x28>
  {
  }
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3710      	adds	r7, #16
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000008 	.word	0x20000008

08001580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001596:	68ba      	ldr	r2, [r7, #8]
 8001598:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800159c:	4013      	ands	r3, r2
 800159e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a4:	68bb      	ldr	r3, [r7, #8]
 80015a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b2:	4a04      	ldr	r2, [pc, #16]	; (80015c4 <__NVIC_SetPriorityGrouping+0x44>)
 80015b4:	68bb      	ldr	r3, [r7, #8]
 80015b6:	60d3      	str	r3, [r2, #12]
}
 80015b8:	bf00      	nop
 80015ba:	3714      	adds	r7, #20
 80015bc:	46bd      	mov	sp, r7
 80015be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c2:	4770      	bx	lr
 80015c4:	e000ed00 	.word	0xe000ed00

080015c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015cc:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <__NVIC_GetPriorityGrouping+0x18>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	f003 0307 	and.w	r3, r3, #7
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	e000ed00 	.word	0xe000ed00

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	db0a      	blt.n	800160e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	490c      	ldr	r1, [pc, #48]	; (8001630 <__NVIC_SetPriority+0x4c>)
 80015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001602:	0112      	lsls	r2, r2, #4
 8001604:	b2d2      	uxtb	r2, r2
 8001606:	440b      	add	r3, r1
 8001608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800160c:	e00a      	b.n	8001624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	b2da      	uxtb	r2, r3
 8001612:	4908      	ldr	r1, [pc, #32]	; (8001634 <__NVIC_SetPriority+0x50>)
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	f003 030f 	and.w	r3, r3, #15
 800161a:	3b04      	subs	r3, #4
 800161c:	0112      	lsls	r2, r2, #4
 800161e:	b2d2      	uxtb	r2, r2
 8001620:	440b      	add	r3, r1
 8001622:	761a      	strb	r2, [r3, #24]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	e000e100 	.word	0xe000e100
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001638:	b480      	push	{r7}
 800163a:	b089      	sub	sp, #36	; 0x24
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f003 0307 	and.w	r3, r3, #7
 800164a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f1c3 0307 	rsb	r3, r3, #7
 8001652:	2b04      	cmp	r3, #4
 8001654:	bf28      	it	cs
 8001656:	2304      	movcs	r3, #4
 8001658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	3304      	adds	r3, #4
 800165e:	2b06      	cmp	r3, #6
 8001660:	d902      	bls.n	8001668 <NVIC_EncodePriority+0x30>
 8001662:	69fb      	ldr	r3, [r7, #28]
 8001664:	3b03      	subs	r3, #3
 8001666:	e000      	b.n	800166a <NVIC_EncodePriority+0x32>
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800166c:	f04f 32ff 	mov.w	r2, #4294967295
 8001670:	69bb      	ldr	r3, [r7, #24]
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	43da      	mvns	r2, r3
 8001678:	68bb      	ldr	r3, [r7, #8]
 800167a:	401a      	ands	r2, r3
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001680:	f04f 31ff 	mov.w	r1, #4294967295
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	fa01 f303 	lsl.w	r3, r1, r3
 800168a:	43d9      	mvns	r1, r3
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001690:	4313      	orrs	r3, r2
         );
}
 8001692:	4618      	mov	r0, r3
 8001694:	3724      	adds	r7, #36	; 0x24
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
	...

080016a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b0:	d301      	bcc.n	80016b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016b2:	2301      	movs	r3, #1
 80016b4:	e00f      	b.n	80016d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b6:	4a0a      	ldr	r2, [pc, #40]	; (80016e0 <SysTick_Config+0x40>)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	3b01      	subs	r3, #1
 80016bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016be:	210f      	movs	r1, #15
 80016c0:	f04f 30ff 	mov.w	r0, #4294967295
 80016c4:	f7ff ff8e 	bl	80015e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c8:	4b05      	ldr	r3, [pc, #20]	; (80016e0 <SysTick_Config+0x40>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ce:	4b04      	ldr	r3, [pc, #16]	; (80016e0 <SysTick_Config+0x40>)
 80016d0:	2207      	movs	r2, #7
 80016d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d4:	2300      	movs	r3, #0
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	3708      	adds	r7, #8
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	e000e010 	.word	0xe000e010

080016e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	f7ff ff47 	bl	8001580 <__NVIC_SetPriorityGrouping>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b086      	sub	sp, #24
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	60b9      	str	r1, [r7, #8]
 8001704:	607a      	str	r2, [r7, #4]
 8001706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001708:	2300      	movs	r3, #0
 800170a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800170c:	f7ff ff5c 	bl	80015c8 <__NVIC_GetPriorityGrouping>
 8001710:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	68b9      	ldr	r1, [r7, #8]
 8001716:	6978      	ldr	r0, [r7, #20]
 8001718:	f7ff ff8e 	bl	8001638 <NVIC_EncodePriority>
 800171c:	4602      	mov	r2, r0
 800171e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001722:	4611      	mov	r1, r2
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff ff5d 	bl	80015e4 <__NVIC_SetPriority>
}
 800172a:	bf00      	nop
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff ffb0 	bl	80016a0 <SysTick_Config>
 8001740:	4603      	mov	r3, r0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3708      	adds	r7, #8
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e014      	b.n	8001786 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	791b      	ldrb	r3, [r3, #4]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d105      	bne.n	8001772 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f7ff fd7f 	bl	8001270 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2202      	movs	r2, #2
 8001776:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2200      	movs	r2, #0
 800177c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800178e:	b480      	push	{r7}
 8001790:	b083      	sub	sp, #12
 8001792:	af00      	add	r7, sp, #0
 8001794:	6078      	str	r0, [r7, #4]
 8001796:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	795b      	ldrb	r3, [r3, #5]
 800179c:	2b01      	cmp	r3, #1
 800179e:	d101      	bne.n	80017a4 <HAL_DAC_Start+0x16>
 80017a0:	2302      	movs	r3, #2
 80017a2:	e040      	b.n	8001826 <HAL_DAC_Start+0x98>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2201      	movs	r2, #1
 80017a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2202      	movs	r2, #2
 80017ae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	6819      	ldr	r1, [r3, #0]
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	f003 0310 	and.w	r3, r3, #16
 80017bc:	2201      	movs	r2, #1
 80017be:	409a      	lsls	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d10f      	bne.n	80017ee <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80017d8:	2b3c      	cmp	r3, #60	; 0x3c
 80017da:	d11d      	bne.n	8001818 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 0201 	orr.w	r2, r2, #1
 80017ea:	605a      	str	r2, [r3, #4]
 80017ec:	e014      	b.n	8001818 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	f003 0310 	and.w	r3, r3, #16
 80017fe:	213c      	movs	r1, #60	; 0x3c
 8001800:	fa01 f303 	lsl.w	r3, r1, r3
 8001804:	429a      	cmp	r2, r3
 8001806:	d107      	bne.n	8001818 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0202 	orr.w	r2, r2, #2
 8001816:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2201      	movs	r2, #1
 800181c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2200      	movs	r2, #0
 8001822:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001824:	2300      	movs	r3, #0
}
 8001826:	4618      	mov	r0, r3
 8001828:	370c      	adds	r7, #12
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8001832:	b480      	push	{r7}
 8001834:	b087      	sub	sp, #28
 8001836:	af00      	add	r7, sp, #0
 8001838:	60f8      	str	r0, [r7, #12]
 800183a:	60b9      	str	r1, [r7, #8]
 800183c:	607a      	str	r2, [r7, #4]
 800183e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d105      	bne.n	800185c <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	3308      	adds	r3, #8
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	e004      	b.n	8001866 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800185c:	697a      	ldr	r2, [r7, #20]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	3314      	adds	r3, #20
 8001864:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	461a      	mov	r2, r3
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	371c      	adds	r7, #28
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800187c:	b480      	push	{r7}
 800187e:	b087      	sub	sp, #28
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	795b      	ldrb	r3, [r3, #5]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d101      	bne.n	8001894 <HAL_DAC_ConfigChannel+0x18>
 8001890:	2302      	movs	r3, #2
 8001892:	e03c      	b.n	800190e <HAL_DAC_ConfigChannel+0x92>
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	2201      	movs	r2, #1
 8001898:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	2202      	movs	r2, #2
 800189e:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0310 	and.w	r3, r3, #16
 80018ae:	f640 72fe 	movw	r2, #4094	; 0xffe
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43db      	mvns	r3, r3
 80018b8:	697a      	ldr	r2, [r7, #20]
 80018ba:	4013      	ands	r3, r2
 80018bc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f003 0310 	and.w	r3, r3, #16
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	fa02 f303 	lsl.w	r3, r2, r3
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	4313      	orrs	r3, r2
 80018da:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6819      	ldr	r1, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	f003 0310 	and.w	r3, r3, #16
 80018f0:	22c0      	movs	r2, #192	; 0xc0
 80018f2:	fa02 f303 	lsl.w	r3, r2, r3
 80018f6:	43da      	mvns	r2, r3
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	400a      	ands	r2, r1
 80018fe:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	2201      	movs	r2, #1
 8001904:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2200      	movs	r2, #0
 800190a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	371c      	adds	r7, #28
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
	...

0800191c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	; 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800192e:	2300      	movs	r3, #0
 8001930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001932:	2300      	movs	r3, #0
 8001934:	61fb      	str	r3, [r7, #28]
 8001936:	e165      	b.n	8001c04 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001938:	2201      	movs	r2, #1
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	4013      	ands	r3, r2
 800194a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	429a      	cmp	r2, r3
 8001952:	f040 8154 	bne.w	8001bfe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f003 0303 	and.w	r3, r3, #3
 800195e:	2b01      	cmp	r3, #1
 8001960:	d005      	beq.n	800196e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800196a:	2b02      	cmp	r3, #2
 800196c:	d130      	bne.n	80019d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	2203      	movs	r2, #3
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	68da      	ldr	r2, [r3, #12]
 800198a:	69fb      	ldr	r3, [r7, #28]
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	fa02 f303 	lsl.w	r3, r2, r3
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	4313      	orrs	r3, r2
 8001996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019a4:	2201      	movs	r2, #1
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ac:	43db      	mvns	r3, r3
 80019ae:	69ba      	ldr	r2, [r7, #24]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 0201 	and.w	r2, r3, #1
 80019be:	69fb      	ldr	r3, [r7, #28]
 80019c0:	fa02 f303 	lsl.w	r3, r2, r3
 80019c4:	69ba      	ldr	r2, [r7, #24]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	f003 0303 	and.w	r3, r3, #3
 80019d8:	2b03      	cmp	r3, #3
 80019da:	d017      	beq.n	8001a0c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	2203      	movs	r2, #3
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	69ba      	ldr	r2, [r7, #24]
 80019f0:	4013      	ands	r3, r2
 80019f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	689a      	ldr	r2, [r3, #8]
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	69ba      	ldr	r2, [r7, #24]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	f003 0303 	and.w	r3, r3, #3
 8001a14:	2b02      	cmp	r3, #2
 8001a16:	d123      	bne.n	8001a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a18:	69fb      	ldr	r3, [r7, #28]
 8001a1a:	08da      	lsrs	r2, r3, #3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	3208      	adds	r2, #8
 8001a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	f003 0307 	and.w	r3, r3, #7
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	220f      	movs	r2, #15
 8001a30:	fa02 f303 	lsl.w	r3, r2, r3
 8001a34:	43db      	mvns	r3, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	691a      	ldr	r2, [r3, #16]
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f003 0307 	and.w	r3, r3, #7
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4c:	69ba      	ldr	r2, [r7, #24]
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001a52:	69fb      	ldr	r3, [r7, #28]
 8001a54:	08da      	lsrs	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	3208      	adds	r2, #8
 8001a5a:	69b9      	ldr	r1, [r7, #24]
 8001a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	005b      	lsls	r3, r3, #1
 8001a6a:	2203      	movs	r2, #3
 8001a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a70:	43db      	mvns	r3, r3
 8001a72:	69ba      	ldr	r2, [r7, #24]
 8001a74:	4013      	ands	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0203 	and.w	r2, r3, #3
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	005b      	lsls	r3, r3, #1
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	f000 80ae 	beq.w	8001bfe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b5d      	ldr	r3, [pc, #372]	; (8001c1c <HAL_GPIO_Init+0x300>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	4a5c      	ldr	r2, [pc, #368]	; (8001c1c <HAL_GPIO_Init+0x300>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab2:	4b5a      	ldr	r3, [pc, #360]	; (8001c1c <HAL_GPIO_Init+0x300>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001abe:	4a58      	ldr	r2, [pc, #352]	; (8001c20 <HAL_GPIO_Init+0x304>)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	089b      	lsrs	r3, r3, #2
 8001ac4:	3302      	adds	r3, #2
 8001ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	220f      	movs	r2, #15
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	69ba      	ldr	r2, [r7, #24]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	4a4f      	ldr	r2, [pc, #316]	; (8001c24 <HAL_GPIO_Init+0x308>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d025      	beq.n	8001b36 <HAL_GPIO_Init+0x21a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	4a4e      	ldr	r2, [pc, #312]	; (8001c28 <HAL_GPIO_Init+0x30c>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d01f      	beq.n	8001b32 <HAL_GPIO_Init+0x216>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	4a4d      	ldr	r2, [pc, #308]	; (8001c2c <HAL_GPIO_Init+0x310>)
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d019      	beq.n	8001b2e <HAL_GPIO_Init+0x212>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a4c      	ldr	r2, [pc, #304]	; (8001c30 <HAL_GPIO_Init+0x314>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d013      	beq.n	8001b2a <HAL_GPIO_Init+0x20e>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a4b      	ldr	r2, [pc, #300]	; (8001c34 <HAL_GPIO_Init+0x318>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d00d      	beq.n	8001b26 <HAL_GPIO_Init+0x20a>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a4a      	ldr	r2, [pc, #296]	; (8001c38 <HAL_GPIO_Init+0x31c>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d007      	beq.n	8001b22 <HAL_GPIO_Init+0x206>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a49      	ldr	r2, [pc, #292]	; (8001c3c <HAL_GPIO_Init+0x320>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d101      	bne.n	8001b1e <HAL_GPIO_Init+0x202>
 8001b1a:	2306      	movs	r3, #6
 8001b1c:	e00c      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b1e:	2307      	movs	r3, #7
 8001b20:	e00a      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b22:	2305      	movs	r3, #5
 8001b24:	e008      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b26:	2304      	movs	r3, #4
 8001b28:	e006      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e004      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b2e:	2302      	movs	r3, #2
 8001b30:	e002      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b32:	2301      	movs	r3, #1
 8001b34:	e000      	b.n	8001b38 <HAL_GPIO_Init+0x21c>
 8001b36:	2300      	movs	r3, #0
 8001b38:	69fa      	ldr	r2, [r7, #28]
 8001b3a:	f002 0203 	and.w	r2, r2, #3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	4093      	lsls	r3, r2
 8001b42:	69ba      	ldr	r2, [r7, #24]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b48:	4935      	ldr	r1, [pc, #212]	; (8001c20 <HAL_GPIO_Init+0x304>)
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	089b      	lsrs	r3, r3, #2
 8001b4e:	3302      	adds	r3, #2
 8001b50:	69ba      	ldr	r2, [r7, #24]
 8001b52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b56:	4b3a      	ldr	r3, [pc, #232]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	43db      	mvns	r3, r3
 8001b60:	69ba      	ldr	r2, [r7, #24]
 8001b62:	4013      	ands	r3, r2
 8001b64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	693b      	ldr	r3, [r7, #16]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b7a:	4a31      	ldr	r2, [pc, #196]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001b7c:	69bb      	ldr	r3, [r7, #24]
 8001b7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b80:	4b2f      	ldr	r3, [pc, #188]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	43db      	mvns	r3, r3
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d003      	beq.n	8001ba4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001b9c:	69ba      	ldr	r2, [r7, #24]
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	4313      	orrs	r3, r2
 8001ba2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ba4:	4a26      	ldr	r2, [pc, #152]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001baa:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d003      	beq.n	8001bce <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bce:	4a1c      	ldr	r2, [pc, #112]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	43db      	mvns	r3, r3
 8001bde:	69ba      	ldr	r2, [r7, #24]
 8001be0:	4013      	ands	r3, r2
 8001be2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d003      	beq.n	8001bf8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001bf0:	69ba      	ldr	r2, [r7, #24]
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001bf8:	4a11      	ldr	r2, [pc, #68]	; (8001c40 <HAL_GPIO_Init+0x324>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3301      	adds	r3, #1
 8001c02:	61fb      	str	r3, [r7, #28]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	f67f ae96 	bls.w	8001938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3724      	adds	r7, #36	; 0x24
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40020000 	.word	0x40020000
 8001c28:	40020400 	.word	0x40020400
 8001c2c:	40020800 	.word	0x40020800
 8001c30:	40020c00 	.word	0x40020c00
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40021400 	.word	0x40021400
 8001c3c:	40021800 	.word	0x40021800
 8001c40:	40013c00 	.word	0x40013c00

08001c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	807b      	strh	r3, [r7, #2]
 8001c50:	4613      	mov	r3, r2
 8001c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c54:	787b      	ldrb	r3, [r7, #1]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c5a:	887a      	ldrh	r2, [r7, #2]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c60:	e003      	b.n	8001c6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	041a      	lsls	r2, r3, #16
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	619a      	str	r2, [r3, #24]
}
 8001c6a:	bf00      	nop
 8001c6c:	370c      	adds	r7, #12
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr
	...

08001c78 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e0cc      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c8c:	4b68      	ldr	r3, [pc, #416]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d90c      	bls.n	8001cb4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9a:	4b65      	ldr	r3, [pc, #404]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ca2:	4b63      	ldr	r3, [pc, #396]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f003 030f 	and.w	r3, r3, #15
 8001caa:	683a      	ldr	r2, [r7, #0]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d001      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e0b8      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f003 0302 	and.w	r3, r3, #2
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d020      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	f003 0304 	and.w	r3, r3, #4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d005      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ccc:	4b59      	ldr	r3, [pc, #356]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	4a58      	ldr	r2, [pc, #352]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001cd6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f003 0308 	and.w	r3, r3, #8
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d005      	beq.n	8001cf0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ce4:	4b53      	ldr	r3, [pc, #332]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	4a52      	ldr	r2, [pc, #328]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001cea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001cee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cf0:	4b50      	ldr	r3, [pc, #320]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	494d      	ldr	r1, [pc, #308]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d044      	beq.n	8001d98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d107      	bne.n	8001d26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d16:	4b47      	ldr	r3, [pc, #284]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d119      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e07f      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d003      	beq.n	8001d36 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d32:	2b03      	cmp	r3, #3
 8001d34:	d107      	bne.n	8001d46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d36:	4b3f      	ldr	r3, [pc, #252]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d109      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e06f      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d46:	4b3b      	ldr	r3, [pc, #236]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d101      	bne.n	8001d56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	e067      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d56:	4b37      	ldr	r3, [pc, #220]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f023 0203 	bic.w	r2, r3, #3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	4934      	ldr	r1, [pc, #208]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d64:	4313      	orrs	r3, r2
 8001d66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d68:	f7ff fbda 	bl	8001520 <HAL_GetTick>
 8001d6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6e:	e00a      	b.n	8001d86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d70:	f7ff fbd6 	bl	8001520 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e04f      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	4b2b      	ldr	r3, [pc, #172]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 020c 	and.w	r2, r3, #12
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d1eb      	bne.n	8001d70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d98:	4b25      	ldr	r3, [pc, #148]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 030f 	and.w	r3, r3, #15
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d20c      	bcs.n	8001dc0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b22      	ldr	r3, [pc, #136]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001da8:	683a      	ldr	r2, [r7, #0]
 8001daa:	b2d2      	uxtb	r2, r2
 8001dac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dae:	4b20      	ldr	r3, [pc, #128]	; (8001e30 <HAL_RCC_ClockConfig+0x1b8>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	683a      	ldr	r2, [r7, #0]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d001      	beq.n	8001dc0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e032      	b.n	8001e26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dcc:	4b19      	ldr	r3, [pc, #100]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	4916      	ldr	r1, [pc, #88]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d009      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dea:	4b12      	ldr	r3, [pc, #72]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	490e      	ldr	r1, [pc, #56]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dfe:	f000 f855 	bl	8001eac <HAL_RCC_GetSysClockFreq>
 8001e02:	4602      	mov	r2, r0
 8001e04:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_RCC_ClockConfig+0x1bc>)
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	091b      	lsrs	r3, r3, #4
 8001e0a:	f003 030f 	and.w	r3, r3, #15
 8001e0e:	490a      	ldr	r1, [pc, #40]	; (8001e38 <HAL_RCC_ClockConfig+0x1c0>)
 8001e10:	5ccb      	ldrb	r3, [r1, r3]
 8001e12:	fa22 f303 	lsr.w	r3, r2, r3
 8001e16:	4a09      	ldr	r2, [pc, #36]	; (8001e3c <HAL_RCC_ClockConfig+0x1c4>)
 8001e18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e1a:	4b09      	ldr	r3, [pc, #36]	; (8001e40 <HAL_RCC_ClockConfig+0x1c8>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fb3a 	bl	8001498 <HAL_InitTick>

  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3710      	adds	r7, #16
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023c00 	.word	0x40023c00
 8001e34:	40023800 	.word	0x40023800
 8001e38:	08003c58 	.word	0x08003c58
 8001e3c:	20000000 	.word	0x20000000
 8001e40:	20000004 	.word	0x20000004

08001e44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e48:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20000000 	.word	0x20000000

08001e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e60:	f7ff fff0 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e64:	4602      	mov	r2, r0
 8001e66:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	0a9b      	lsrs	r3, r3, #10
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	4903      	ldr	r1, [pc, #12]	; (8001e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e72:	5ccb      	ldrb	r3, [r1, r3]
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	08003c68 	.word	0x08003c68

08001e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e88:	f7ff ffdc 	bl	8001e44 <HAL_RCC_GetHCLKFreq>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	0b5b      	lsrs	r3, r3, #13
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	4903      	ldr	r1, [pc, #12]	; (8001ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e9a:	5ccb      	ldrb	r3, [r1, r3]
 8001e9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	08003c68 	.word	0x08003c68

08001eac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001eb0:	b088      	sub	sp, #32
 8001eb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ec8:	4bce      	ldr	r3, [pc, #824]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f003 030c 	and.w	r3, r3, #12
 8001ed0:	2b0c      	cmp	r3, #12
 8001ed2:	f200 818d 	bhi.w	80021f0 <HAL_RCC_GetSysClockFreq+0x344>
 8001ed6:	a201      	add	r2, pc, #4	; (adr r2, 8001edc <HAL_RCC_GetSysClockFreq+0x30>)
 8001ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001edc:	08001f11 	.word	0x08001f11
 8001ee0:	080021f1 	.word	0x080021f1
 8001ee4:	080021f1 	.word	0x080021f1
 8001ee8:	080021f1 	.word	0x080021f1
 8001eec:	08001f17 	.word	0x08001f17
 8001ef0:	080021f1 	.word	0x080021f1
 8001ef4:	080021f1 	.word	0x080021f1
 8001ef8:	080021f1 	.word	0x080021f1
 8001efc:	08001f1d 	.word	0x08001f1d
 8001f00:	080021f1 	.word	0x080021f1
 8001f04:	080021f1 	.word	0x080021f1
 8001f08:	080021f1 	.word	0x080021f1
 8001f0c:	08002091 	.word	0x08002091
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f10:	4bbd      	ldr	r3, [pc, #756]	; (8002208 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001f12:	61bb      	str	r3, [r7, #24]
       break;
 8001f14:	e16f      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f16:	4bbd      	ldr	r3, [pc, #756]	; (800220c <HAL_RCC_GetSysClockFreq+0x360>)
 8001f18:	61bb      	str	r3, [r7, #24]
      break;
 8001f1a:	e16c      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f1c:	4bb9      	ldr	r3, [pc, #740]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f24:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f26:	4bb7      	ldr	r3, [pc, #732]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d053      	beq.n	8001fda <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f32:	4bb4      	ldr	r3, [pc, #720]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	099b      	lsrs	r3, r3, #6
 8001f38:	461a      	mov	r2, r3
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f42:	f04f 0100 	mov.w	r1, #0
 8001f46:	ea02 0400 	and.w	r4, r2, r0
 8001f4a:	603c      	str	r4, [r7, #0]
 8001f4c:	400b      	ands	r3, r1
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f54:	4620      	mov	r0, r4
 8001f56:	4629      	mov	r1, r5
 8001f58:	f04f 0200 	mov.w	r2, #0
 8001f5c:	f04f 0300 	mov.w	r3, #0
 8001f60:	014b      	lsls	r3, r1, #5
 8001f62:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001f66:	0142      	lsls	r2, r0, #5
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4623      	mov	r3, r4
 8001f6e:	1ac0      	subs	r0, r0, r3
 8001f70:	462b      	mov	r3, r5
 8001f72:	eb61 0103 	sbc.w	r1, r1, r3
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	f04f 0300 	mov.w	r3, #0
 8001f7e:	018b      	lsls	r3, r1, #6
 8001f80:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001f84:	0182      	lsls	r2, r0, #6
 8001f86:	1a12      	subs	r2, r2, r0
 8001f88:	eb63 0301 	sbc.w	r3, r3, r1
 8001f8c:	f04f 0000 	mov.w	r0, #0
 8001f90:	f04f 0100 	mov.w	r1, #0
 8001f94:	00d9      	lsls	r1, r3, #3
 8001f96:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001f9a:	00d0      	lsls	r0, r2, #3
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	4621      	mov	r1, r4
 8001fa2:	1852      	adds	r2, r2, r1
 8001fa4:	4629      	mov	r1, r5
 8001fa6:	eb43 0101 	adc.w	r1, r3, r1
 8001faa:	460b      	mov	r3, r1
 8001fac:	f04f 0000 	mov.w	r0, #0
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	0259      	lsls	r1, r3, #9
 8001fb6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001fba:	0250      	lsls	r0, r2, #9
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	f04f 0300 	mov.w	r3, #0
 8001fcc:	f7fe fd9a 	bl	8000b04 <__aeabi_uldivmod>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	61fb      	str	r3, [r7, #28]
 8001fd8:	e04c      	b.n	8002074 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001fda:	4b8a      	ldr	r3, [pc, #552]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	099b      	lsrs	r3, r3, #6
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	f04f 0300 	mov.w	r3, #0
 8001fe6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001fea:	f04f 0100 	mov.w	r1, #0
 8001fee:	ea02 0a00 	and.w	sl, r2, r0
 8001ff2:	ea03 0b01 	and.w	fp, r3, r1
 8001ff6:	4650      	mov	r0, sl
 8001ff8:	4659      	mov	r1, fp
 8001ffa:	f04f 0200 	mov.w	r2, #0
 8001ffe:	f04f 0300 	mov.w	r3, #0
 8002002:	014b      	lsls	r3, r1, #5
 8002004:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002008:	0142      	lsls	r2, r0, #5
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	ebb0 000a 	subs.w	r0, r0, sl
 8002012:	eb61 010b 	sbc.w	r1, r1, fp
 8002016:	f04f 0200 	mov.w	r2, #0
 800201a:	f04f 0300 	mov.w	r3, #0
 800201e:	018b      	lsls	r3, r1, #6
 8002020:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8002024:	0182      	lsls	r2, r0, #6
 8002026:	1a12      	subs	r2, r2, r0
 8002028:	eb63 0301 	sbc.w	r3, r3, r1
 800202c:	f04f 0000 	mov.w	r0, #0
 8002030:	f04f 0100 	mov.w	r1, #0
 8002034:	00d9      	lsls	r1, r3, #3
 8002036:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800203a:	00d0      	lsls	r0, r2, #3
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	eb12 020a 	adds.w	r2, r2, sl
 8002044:	eb43 030b 	adc.w	r3, r3, fp
 8002048:	f04f 0000 	mov.w	r0, #0
 800204c:	f04f 0100 	mov.w	r1, #0
 8002050:	0299      	lsls	r1, r3, #10
 8002052:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8002056:	0290      	lsls	r0, r2, #10
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	461a      	mov	r2, r3
 8002064:	f04f 0300 	mov.w	r3, #0
 8002068:	f7fe fd4c 	bl	8000b04 <__aeabi_uldivmod>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4613      	mov	r3, r2
 8002072:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002074:	4b63      	ldr	r3, [pc, #396]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	0c1b      	lsrs	r3, r3, #16
 800207a:	f003 0303 	and.w	r3, r3, #3
 800207e:	3301      	adds	r3, #1
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	fbb2 f3f3 	udiv	r3, r2, r3
 800208c:	61bb      	str	r3, [r7, #24]
      break;
 800208e:	e0b2      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002090:	4b5c      	ldr	r3, [pc, #368]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002098:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800209a:	4b5a      	ldr	r3, [pc, #360]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d04d      	beq.n	8002142 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020a6:	4b57      	ldr	r3, [pc, #348]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	099b      	lsrs	r3, r3, #6
 80020ac:	461a      	mov	r2, r3
 80020ae:	f04f 0300 	mov.w	r3, #0
 80020b2:	f240 10ff 	movw	r0, #511	; 0x1ff
 80020b6:	f04f 0100 	mov.w	r1, #0
 80020ba:	ea02 0800 	and.w	r8, r2, r0
 80020be:	ea03 0901 	and.w	r9, r3, r1
 80020c2:	4640      	mov	r0, r8
 80020c4:	4649      	mov	r1, r9
 80020c6:	f04f 0200 	mov.w	r2, #0
 80020ca:	f04f 0300 	mov.w	r3, #0
 80020ce:	014b      	lsls	r3, r1, #5
 80020d0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80020d4:	0142      	lsls	r2, r0, #5
 80020d6:	4610      	mov	r0, r2
 80020d8:	4619      	mov	r1, r3
 80020da:	ebb0 0008 	subs.w	r0, r0, r8
 80020de:	eb61 0109 	sbc.w	r1, r1, r9
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	018b      	lsls	r3, r1, #6
 80020ec:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80020f0:	0182      	lsls	r2, r0, #6
 80020f2:	1a12      	subs	r2, r2, r0
 80020f4:	eb63 0301 	sbc.w	r3, r3, r1
 80020f8:	f04f 0000 	mov.w	r0, #0
 80020fc:	f04f 0100 	mov.w	r1, #0
 8002100:	00d9      	lsls	r1, r3, #3
 8002102:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002106:	00d0      	lsls	r0, r2, #3
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	eb12 0208 	adds.w	r2, r2, r8
 8002110:	eb43 0309 	adc.w	r3, r3, r9
 8002114:	f04f 0000 	mov.w	r0, #0
 8002118:	f04f 0100 	mov.w	r1, #0
 800211c:	0259      	lsls	r1, r3, #9
 800211e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002122:	0250      	lsls	r0, r2, #9
 8002124:	4602      	mov	r2, r0
 8002126:	460b      	mov	r3, r1
 8002128:	4610      	mov	r0, r2
 800212a:	4619      	mov	r1, r3
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	461a      	mov	r2, r3
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	f7fe fce6 	bl	8000b04 <__aeabi_uldivmod>
 8002138:	4602      	mov	r2, r0
 800213a:	460b      	mov	r3, r1
 800213c:	4613      	mov	r3, r2
 800213e:	61fb      	str	r3, [r7, #28]
 8002140:	e04a      	b.n	80021d8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002142:	4b30      	ldr	r3, [pc, #192]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	099b      	lsrs	r3, r3, #6
 8002148:	461a      	mov	r2, r3
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8002152:	f04f 0100 	mov.w	r1, #0
 8002156:	ea02 0400 	and.w	r4, r2, r0
 800215a:	ea03 0501 	and.w	r5, r3, r1
 800215e:	4620      	mov	r0, r4
 8002160:	4629      	mov	r1, r5
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	014b      	lsls	r3, r1, #5
 800216c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002170:	0142      	lsls	r2, r0, #5
 8002172:	4610      	mov	r0, r2
 8002174:	4619      	mov	r1, r3
 8002176:	1b00      	subs	r0, r0, r4
 8002178:	eb61 0105 	sbc.w	r1, r1, r5
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	018b      	lsls	r3, r1, #6
 8002186:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800218a:	0182      	lsls	r2, r0, #6
 800218c:	1a12      	subs	r2, r2, r0
 800218e:	eb63 0301 	sbc.w	r3, r3, r1
 8002192:	f04f 0000 	mov.w	r0, #0
 8002196:	f04f 0100 	mov.w	r1, #0
 800219a:	00d9      	lsls	r1, r3, #3
 800219c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80021a0:	00d0      	lsls	r0, r2, #3
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	1912      	adds	r2, r2, r4
 80021a8:	eb45 0303 	adc.w	r3, r5, r3
 80021ac:	f04f 0000 	mov.w	r0, #0
 80021b0:	f04f 0100 	mov.w	r1, #0
 80021b4:	0299      	lsls	r1, r3, #10
 80021b6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80021ba:	0290      	lsls	r0, r2, #10
 80021bc:	4602      	mov	r2, r0
 80021be:	460b      	mov	r3, r1
 80021c0:	4610      	mov	r0, r2
 80021c2:	4619      	mov	r1, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	461a      	mov	r2, r3
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	f7fe fc9a 	bl	8000b04 <__aeabi_uldivmod>
 80021d0:	4602      	mov	r2, r0
 80021d2:	460b      	mov	r3, r1
 80021d4:	4613      	mov	r3, r2
 80021d6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80021d8:	4b0a      	ldr	r3, [pc, #40]	; (8002204 <HAL_RCC_GetSysClockFreq+0x358>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	0f1b      	lsrs	r3, r3, #28
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80021e4:	69fa      	ldr	r2, [r7, #28]
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ec:	61bb      	str	r3, [r7, #24]
      break;
 80021ee:	e002      	b.n	80021f6 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_RCC_GetSysClockFreq+0x35c>)
 80021f2:	61bb      	str	r3, [r7, #24]
      break;
 80021f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80021f6:	69bb      	ldr	r3, [r7, #24]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3720      	adds	r7, #32
 80021fc:	46bd      	mov	sp, r7
 80021fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002202:	bf00      	nop
 8002204:	40023800 	.word	0x40023800
 8002208:	00f42400 	.word	0x00f42400
 800220c:	007a1200 	.word	0x007a1200

08002210 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d101      	bne.n	8002222 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800221e:	2301      	movs	r3, #1
 8002220:	e28d      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 8083 	beq.w	8002336 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002230:	4b94      	ldr	r3, [pc, #592]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f003 030c 	and.w	r3, r3, #12
 8002238:	2b04      	cmp	r3, #4
 800223a:	d019      	beq.n	8002270 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800223c:	4b91      	ldr	r3, [pc, #580]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 800223e:	689b      	ldr	r3, [r3, #8]
 8002240:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002244:	2b08      	cmp	r3, #8
 8002246:	d106      	bne.n	8002256 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002248:	4b8e      	ldr	r3, [pc, #568]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002250:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002254:	d00c      	beq.n	8002270 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002256:	4b8b      	ldr	r3, [pc, #556]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800225e:	2b0c      	cmp	r3, #12
 8002260:	d112      	bne.n	8002288 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002262:	4b88      	ldr	r3, [pc, #544]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800226a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800226e:	d10b      	bne.n	8002288 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002270:	4b84      	ldr	r3, [pc, #528]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002278:	2b00      	cmp	r3, #0
 800227a:	d05b      	beq.n	8002334 <HAL_RCC_OscConfig+0x124>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d157      	bne.n	8002334 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e25a      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002290:	d106      	bne.n	80022a0 <HAL_RCC_OscConfig+0x90>
 8002292:	4b7c      	ldr	r3, [pc, #496]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4a7b      	ldr	r2, [pc, #492]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002298:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800229c:	6013      	str	r3, [r2, #0]
 800229e:	e01d      	b.n	80022dc <HAL_RCC_OscConfig+0xcc>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80022a8:	d10c      	bne.n	80022c4 <HAL_RCC_OscConfig+0xb4>
 80022aa:	4b76      	ldr	r3, [pc, #472]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a75      	ldr	r2, [pc, #468]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022b4:	6013      	str	r3, [r2, #0]
 80022b6:	4b73      	ldr	r3, [pc, #460]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a72      	ldr	r2, [pc, #456]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022c0:	6013      	str	r3, [r2, #0]
 80022c2:	e00b      	b.n	80022dc <HAL_RCC_OscConfig+0xcc>
 80022c4:	4b6f      	ldr	r3, [pc, #444]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a6e      	ldr	r2, [pc, #440]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022ce:	6013      	str	r3, [r2, #0]
 80022d0:	4b6c      	ldr	r3, [pc, #432]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a6b      	ldr	r2, [pc, #428]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80022d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d013      	beq.n	800230c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e4:	f7ff f91c 	bl	8001520 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ea:	e008      	b.n	80022fe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022ec:	f7ff f918 	bl	8001520 <HAL_GetTick>
 80022f0:	4602      	mov	r2, r0
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	2b64      	cmp	r3, #100	; 0x64
 80022f8:	d901      	bls.n	80022fe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e21f      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fe:	4b61      	ldr	r3, [pc, #388]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d0f0      	beq.n	80022ec <HAL_RCC_OscConfig+0xdc>
 800230a:	e014      	b.n	8002336 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7ff f908 	bl	8001520 <HAL_GetTick>
 8002310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff f904 	bl	8001520 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b64      	cmp	r3, #100	; 0x64
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e20b      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002326:	4b57      	ldr	r3, [pc, #348]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d1f0      	bne.n	8002314 <HAL_RCC_OscConfig+0x104>
 8002332:	e000      	b.n	8002336 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002334:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0302 	and.w	r3, r3, #2
 800233e:	2b00      	cmp	r3, #0
 8002340:	d06f      	beq.n	8002422 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002342:	4b50      	ldr	r3, [pc, #320]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002344:	689b      	ldr	r3, [r3, #8]
 8002346:	f003 030c 	and.w	r3, r3, #12
 800234a:	2b00      	cmp	r3, #0
 800234c:	d017      	beq.n	800237e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800234e:	4b4d      	ldr	r3, [pc, #308]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002356:	2b08      	cmp	r3, #8
 8002358:	d105      	bne.n	8002366 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800235a:	4b4a      	ldr	r3, [pc, #296]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d00b      	beq.n	800237e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002366:	4b47      	ldr	r3, [pc, #284]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800236e:	2b0c      	cmp	r3, #12
 8002370:	d11c      	bne.n	80023ac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002372:	4b44      	ldr	r3, [pc, #272]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d116      	bne.n	80023ac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800237e:	4b41      	ldr	r3, [pc, #260]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f003 0302 	and.w	r3, r3, #2
 8002386:	2b00      	cmp	r3, #0
 8002388:	d005      	beq.n	8002396 <HAL_RCC_OscConfig+0x186>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	68db      	ldr	r3, [r3, #12]
 800238e:	2b01      	cmp	r3, #1
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e1d3      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002396:	4b3b      	ldr	r3, [pc, #236]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4937      	ldr	r1, [pc, #220]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80023a6:	4313      	orrs	r3, r2
 80023a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023aa:	e03a      	b.n	8002422 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d020      	beq.n	80023f6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023b4:	4b34      	ldr	r3, [pc, #208]	; (8002488 <HAL_RCC_OscConfig+0x278>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ba:	f7ff f8b1 	bl	8001520 <HAL_GetTick>
 80023be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c0:	e008      	b.n	80023d4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023c2:	f7ff f8ad 	bl	8001520 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	d901      	bls.n	80023d4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80023d0:	2303      	movs	r3, #3
 80023d2:	e1b4      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023d4:	4b2b      	ldr	r3, [pc, #172]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0302 	and.w	r3, r3, #2
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d0f0      	beq.n	80023c2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e0:	4b28      	ldr	r3, [pc, #160]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4925      	ldr	r1, [pc, #148]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	600b      	str	r3, [r1, #0]
 80023f4:	e015      	b.n	8002422 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023f6:	4b24      	ldr	r3, [pc, #144]	; (8002488 <HAL_RCC_OscConfig+0x278>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fc:	f7ff f890 	bl	8001520 <HAL_GetTick>
 8002400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002402:	e008      	b.n	8002416 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002404:	f7ff f88c 	bl	8001520 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b02      	cmp	r3, #2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e193      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002416:	4b1b      	ldr	r3, [pc, #108]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d1f0      	bne.n	8002404 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 0308 	and.w	r3, r3, #8
 800242a:	2b00      	cmp	r3, #0
 800242c:	d036      	beq.n	800249c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d016      	beq.n	8002464 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002436:	4b15      	ldr	r3, [pc, #84]	; (800248c <HAL_RCC_OscConfig+0x27c>)
 8002438:	2201      	movs	r2, #1
 800243a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800243c:	f7ff f870 	bl	8001520 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002442:	e008      	b.n	8002456 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002444:	f7ff f86c 	bl	8001520 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e173      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002456:	4b0b      	ldr	r3, [pc, #44]	; (8002484 <HAL_RCC_OscConfig+0x274>)
 8002458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800245a:	f003 0302 	and.w	r3, r3, #2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <HAL_RCC_OscConfig+0x234>
 8002462:	e01b      	b.n	800249c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002464:	4b09      	ldr	r3, [pc, #36]	; (800248c <HAL_RCC_OscConfig+0x27c>)
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800246a:	f7ff f859 	bl	8001520 <HAL_GetTick>
 800246e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002470:	e00e      	b.n	8002490 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002472:	f7ff f855 	bl	8001520 <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b02      	cmp	r3, #2
 800247e:	d907      	bls.n	8002490 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e15c      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
 8002484:	40023800 	.word	0x40023800
 8002488:	42470000 	.word	0x42470000
 800248c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002490:	4b8a      	ldr	r3, [pc, #552]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002494:	f003 0302 	and.w	r3, r3, #2
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1ea      	bne.n	8002472 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0304 	and.w	r3, r3, #4
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f000 8097 	beq.w	80025d8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024aa:	2300      	movs	r3, #0
 80024ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ae:	4b83      	ldr	r3, [pc, #524]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10f      	bne.n	80024da <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ba:	2300      	movs	r3, #0
 80024bc:	60bb      	str	r3, [r7, #8]
 80024be:	4b7f      	ldr	r3, [pc, #508]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80024c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c2:	4a7e      	ldr	r2, [pc, #504]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80024c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024c8:	6413      	str	r3, [r2, #64]	; 0x40
 80024ca:	4b7c      	ldr	r3, [pc, #496]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80024cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024d6:	2301      	movs	r3, #1
 80024d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024da:	4b79      	ldr	r3, [pc, #484]	; (80026c0 <HAL_RCC_OscConfig+0x4b0>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d118      	bne.n	8002518 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024e6:	4b76      	ldr	r3, [pc, #472]	; (80026c0 <HAL_RCC_OscConfig+0x4b0>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a75      	ldr	r2, [pc, #468]	; (80026c0 <HAL_RCC_OscConfig+0x4b0>)
 80024ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024f2:	f7ff f815 	bl	8001520 <HAL_GetTick>
 80024f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f8:	e008      	b.n	800250c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fa:	f7ff f811 	bl	8001520 <HAL_GetTick>
 80024fe:	4602      	mov	r2, r0
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	1ad3      	subs	r3, r2, r3
 8002504:	2b02      	cmp	r3, #2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e118      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800250c:	4b6c      	ldr	r3, [pc, #432]	; (80026c0 <HAL_RCC_OscConfig+0x4b0>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0f0      	beq.n	80024fa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d106      	bne.n	800252e <HAL_RCC_OscConfig+0x31e>
 8002520:	4b66      	ldr	r3, [pc, #408]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002524:	4a65      	ldr	r2, [pc, #404]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002526:	f043 0301 	orr.w	r3, r3, #1
 800252a:	6713      	str	r3, [r2, #112]	; 0x70
 800252c:	e01c      	b.n	8002568 <HAL_RCC_OscConfig+0x358>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	689b      	ldr	r3, [r3, #8]
 8002532:	2b05      	cmp	r3, #5
 8002534:	d10c      	bne.n	8002550 <HAL_RCC_OscConfig+0x340>
 8002536:	4b61      	ldr	r3, [pc, #388]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800253a:	4a60      	ldr	r2, [pc, #384]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 800253c:	f043 0304 	orr.w	r3, r3, #4
 8002540:	6713      	str	r3, [r2, #112]	; 0x70
 8002542:	4b5e      	ldr	r3, [pc, #376]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002546:	4a5d      	ldr	r2, [pc, #372]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002548:	f043 0301 	orr.w	r3, r3, #1
 800254c:	6713      	str	r3, [r2, #112]	; 0x70
 800254e:	e00b      	b.n	8002568 <HAL_RCC_OscConfig+0x358>
 8002550:	4b5a      	ldr	r3, [pc, #360]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002554:	4a59      	ldr	r2, [pc, #356]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002556:	f023 0301 	bic.w	r3, r3, #1
 800255a:	6713      	str	r3, [r2, #112]	; 0x70
 800255c:	4b57      	ldr	r3, [pc, #348]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 800255e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002560:	4a56      	ldr	r2, [pc, #344]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002562:	f023 0304 	bic.w	r3, r3, #4
 8002566:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d015      	beq.n	800259c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002570:	f7fe ffd6 	bl	8001520 <HAL_GetTick>
 8002574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002576:	e00a      	b.n	800258e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002578:	f7fe ffd2 	bl	8001520 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	; 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e0d7      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800258e:	4b4b      	ldr	r3, [pc, #300]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0ee      	beq.n	8002578 <HAL_RCC_OscConfig+0x368>
 800259a:	e014      	b.n	80025c6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259c:	f7fe ffc0 	bl	8001520 <HAL_GetTick>
 80025a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025a2:	e00a      	b.n	80025ba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025a4:	f7fe ffbc 	bl	8001520 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e0c1      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ba:	4b40      	ldr	r3, [pc, #256]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80025bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1ee      	bne.n	80025a4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025c6:	7dfb      	ldrb	r3, [r7, #23]
 80025c8:	2b01      	cmp	r3, #1
 80025ca:	d105      	bne.n	80025d8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025cc:	4b3b      	ldr	r3, [pc, #236]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80025ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d0:	4a3a      	ldr	r2, [pc, #232]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80025d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f000 80ad 	beq.w	800273c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025e2:	4b36      	ldr	r3, [pc, #216]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d060      	beq.n	80026b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d145      	bne.n	8002682 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025f6:	4b33      	ldr	r3, [pc, #204]	; (80026c4 <HAL_RCC_OscConfig+0x4b4>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025fc:	f7fe ff90 	bl	8001520 <HAL_GetTick>
 8002600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002602:	e008      	b.n	8002616 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002604:	f7fe ff8c 	bl	8001520 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	2b02      	cmp	r3, #2
 8002610:	d901      	bls.n	8002616 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002612:	2303      	movs	r3, #3
 8002614:	e093      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002616:	4b29      	ldr	r3, [pc, #164]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1f0      	bne.n	8002604 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	69da      	ldr	r2, [r3, #28]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	019b      	lsls	r3, r3, #6
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002638:	085b      	lsrs	r3, r3, #1
 800263a:	3b01      	subs	r3, #1
 800263c:	041b      	lsls	r3, r3, #16
 800263e:	431a      	orrs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002644:	061b      	lsls	r3, r3, #24
 8002646:	431a      	orrs	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	071b      	lsls	r3, r3, #28
 800264e:	491b      	ldr	r1, [pc, #108]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002650:	4313      	orrs	r3, r2
 8002652:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002654:	4b1b      	ldr	r3, [pc, #108]	; (80026c4 <HAL_RCC_OscConfig+0x4b4>)
 8002656:	2201      	movs	r2, #1
 8002658:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265a:	f7fe ff61 	bl	8001520 <HAL_GetTick>
 800265e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002662:	f7fe ff5d 	bl	8001520 <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e064      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002674:	4b11      	ldr	r3, [pc, #68]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0f0      	beq.n	8002662 <HAL_RCC_OscConfig+0x452>
 8002680:	e05c      	b.n	800273c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <HAL_RCC_OscConfig+0x4b4>)
 8002684:	2200      	movs	r2, #0
 8002686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002688:	f7fe ff4a 	bl	8001520 <HAL_GetTick>
 800268c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800268e:	e008      	b.n	80026a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002690:	f7fe ff46 	bl	8001520 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	2b02      	cmp	r3, #2
 800269c:	d901      	bls.n	80026a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800269e:	2303      	movs	r3, #3
 80026a0:	e04d      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026a2:	4b06      	ldr	r3, [pc, #24]	; (80026bc <HAL_RCC_OscConfig+0x4ac>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d1f0      	bne.n	8002690 <HAL_RCC_OscConfig+0x480>
 80026ae:	e045      	b.n	800273c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d107      	bne.n	80026c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e040      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40007000 	.word	0x40007000
 80026c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026c8:	4b1f      	ldr	r3, [pc, #124]	; (8002748 <HAL_RCC_OscConfig+0x538>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d030      	beq.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d129      	bne.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d122      	bne.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026f2:	68fa      	ldr	r2, [r7, #12]
 80026f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80026f8:	4013      	ands	r3, r2
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80026fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002700:	4293      	cmp	r3, r2
 8002702:	d119      	bne.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800270e:	085b      	lsrs	r3, r3, #1
 8002710:	3b01      	subs	r3, #1
 8002712:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002714:	429a      	cmp	r2, r3
 8002716:	d10f      	bne.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002722:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002724:	429a      	cmp	r2, r3
 8002726:	d107      	bne.n	8002738 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002732:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002734:	429a      	cmp	r2, r3
 8002736:	d001      	beq.n	800273c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e000      	b.n	800273e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800273c:	2300      	movs	r3, #0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3718      	adds	r7, #24
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	40023800 	.word	0x40023800

0800274c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e03f      	b.n	80027de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2200      	movs	r2, #0
 800276e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f7fe fdc0 	bl	80012f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2224      	movs	r2, #36	; 0x24
 800277c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	68da      	ldr	r2, [r3, #12]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800278e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f000 f829 	bl	80027e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	691a      	ldr	r2, [r3, #16]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695a      	ldr	r2, [r3, #20]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	68da      	ldr	r2, [r3, #12]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80027c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2220      	movs	r2, #32
 80027d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027ec:	b09f      	sub	sp, #124	; 0x7c
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027fe:	68d9      	ldr	r1, [r3, #12]
 8002800:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	ea40 0301 	orr.w	r3, r0, r1
 8002808:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800280a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	431a      	orrs	r2, r3
 8002814:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	431a      	orrs	r2, r3
 800281a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	4313      	orrs	r3, r2
 8002820:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002822:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800282c:	f021 010c 	bic.w	r1, r1, #12
 8002830:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002836:	430b      	orrs	r3, r1
 8002838:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800283a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695b      	ldr	r3, [r3, #20]
 8002840:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002844:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002846:	6999      	ldr	r1, [r3, #24]
 8002848:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	ea40 0301 	orr.w	r3, r0, r1
 8002850:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002852:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	4bc5      	ldr	r3, [pc, #788]	; (8002b6c <UART_SetConfig+0x384>)
 8002858:	429a      	cmp	r2, r3
 800285a:	d004      	beq.n	8002866 <UART_SetConfig+0x7e>
 800285c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4bc3      	ldr	r3, [pc, #780]	; (8002b70 <UART_SetConfig+0x388>)
 8002862:	429a      	cmp	r2, r3
 8002864:	d103      	bne.n	800286e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002866:	f7ff fb0d 	bl	8001e84 <HAL_RCC_GetPCLK2Freq>
 800286a:	6778      	str	r0, [r7, #116]	; 0x74
 800286c:	e002      	b.n	8002874 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800286e:	f7ff faf5 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002872:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002874:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002876:	69db      	ldr	r3, [r3, #28]
 8002878:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800287c:	f040 80b6 	bne.w	80029ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002880:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002882:	461c      	mov	r4, r3
 8002884:	f04f 0500 	mov.w	r5, #0
 8002888:	4622      	mov	r2, r4
 800288a:	462b      	mov	r3, r5
 800288c:	1891      	adds	r1, r2, r2
 800288e:	6439      	str	r1, [r7, #64]	; 0x40
 8002890:	415b      	adcs	r3, r3
 8002892:	647b      	str	r3, [r7, #68]	; 0x44
 8002894:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002898:	1912      	adds	r2, r2, r4
 800289a:	eb45 0303 	adc.w	r3, r5, r3
 800289e:	f04f 0000 	mov.w	r0, #0
 80028a2:	f04f 0100 	mov.w	r1, #0
 80028a6:	00d9      	lsls	r1, r3, #3
 80028a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80028ac:	00d0      	lsls	r0, r2, #3
 80028ae:	4602      	mov	r2, r0
 80028b0:	460b      	mov	r3, r1
 80028b2:	1911      	adds	r1, r2, r4
 80028b4:	6639      	str	r1, [r7, #96]	; 0x60
 80028b6:	416b      	adcs	r3, r5
 80028b8:	667b      	str	r3, [r7, #100]	; 0x64
 80028ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	461a      	mov	r2, r3
 80028c0:	f04f 0300 	mov.w	r3, #0
 80028c4:	1891      	adds	r1, r2, r2
 80028c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80028c8:	415b      	adcs	r3, r3
 80028ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80028d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80028d4:	f7fe f916 	bl	8000b04 <__aeabi_uldivmod>
 80028d8:	4602      	mov	r2, r0
 80028da:	460b      	mov	r3, r1
 80028dc:	4ba5      	ldr	r3, [pc, #660]	; (8002b74 <UART_SetConfig+0x38c>)
 80028de:	fba3 2302 	umull	r2, r3, r3, r2
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	011e      	lsls	r6, r3, #4
 80028e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028e8:	461c      	mov	r4, r3
 80028ea:	f04f 0500 	mov.w	r5, #0
 80028ee:	4622      	mov	r2, r4
 80028f0:	462b      	mov	r3, r5
 80028f2:	1891      	adds	r1, r2, r2
 80028f4:	6339      	str	r1, [r7, #48]	; 0x30
 80028f6:	415b      	adcs	r3, r3
 80028f8:	637b      	str	r3, [r7, #52]	; 0x34
 80028fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028fe:	1912      	adds	r2, r2, r4
 8002900:	eb45 0303 	adc.w	r3, r5, r3
 8002904:	f04f 0000 	mov.w	r0, #0
 8002908:	f04f 0100 	mov.w	r1, #0
 800290c:	00d9      	lsls	r1, r3, #3
 800290e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002912:	00d0      	lsls	r0, r2, #3
 8002914:	4602      	mov	r2, r0
 8002916:	460b      	mov	r3, r1
 8002918:	1911      	adds	r1, r2, r4
 800291a:	65b9      	str	r1, [r7, #88]	; 0x58
 800291c:	416b      	adcs	r3, r5
 800291e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002920:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	461a      	mov	r2, r3
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	1891      	adds	r1, r2, r2
 800292c:	62b9      	str	r1, [r7, #40]	; 0x28
 800292e:	415b      	adcs	r3, r3
 8002930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002936:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800293a:	f7fe f8e3 	bl	8000b04 <__aeabi_uldivmod>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4b8c      	ldr	r3, [pc, #560]	; (8002b74 <UART_SetConfig+0x38c>)
 8002944:	fba3 1302 	umull	r1, r3, r3, r2
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	2164      	movs	r1, #100	; 0x64
 800294c:	fb01 f303 	mul.w	r3, r1, r3
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	3332      	adds	r3, #50	; 0x32
 8002956:	4a87      	ldr	r2, [pc, #540]	; (8002b74 <UART_SetConfig+0x38c>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002964:	441e      	add	r6, r3
 8002966:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002968:	4618      	mov	r0, r3
 800296a:	f04f 0100 	mov.w	r1, #0
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	1894      	adds	r4, r2, r2
 8002974:	623c      	str	r4, [r7, #32]
 8002976:	415b      	adcs	r3, r3
 8002978:	627b      	str	r3, [r7, #36]	; 0x24
 800297a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800297e:	1812      	adds	r2, r2, r0
 8002980:	eb41 0303 	adc.w	r3, r1, r3
 8002984:	f04f 0400 	mov.w	r4, #0
 8002988:	f04f 0500 	mov.w	r5, #0
 800298c:	00dd      	lsls	r5, r3, #3
 800298e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002992:	00d4      	lsls	r4, r2, #3
 8002994:	4622      	mov	r2, r4
 8002996:	462b      	mov	r3, r5
 8002998:	1814      	adds	r4, r2, r0
 800299a:	653c      	str	r4, [r7, #80]	; 0x50
 800299c:	414b      	adcs	r3, r1
 800299e:	657b      	str	r3, [r7, #84]	; 0x54
 80029a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	461a      	mov	r2, r3
 80029a6:	f04f 0300 	mov.w	r3, #0
 80029aa:	1891      	adds	r1, r2, r2
 80029ac:	61b9      	str	r1, [r7, #24]
 80029ae:	415b      	adcs	r3, r3
 80029b0:	61fb      	str	r3, [r7, #28]
 80029b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80029ba:	f7fe f8a3 	bl	8000b04 <__aeabi_uldivmod>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	4b6c      	ldr	r3, [pc, #432]	; (8002b74 <UART_SetConfig+0x38c>)
 80029c4:	fba3 1302 	umull	r1, r3, r3, r2
 80029c8:	095b      	lsrs	r3, r3, #5
 80029ca:	2164      	movs	r1, #100	; 0x64
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	00db      	lsls	r3, r3, #3
 80029d4:	3332      	adds	r3, #50	; 0x32
 80029d6:	4a67      	ldr	r2, [pc, #412]	; (8002b74 <UART_SetConfig+0x38c>)
 80029d8:	fba2 2303 	umull	r2, r3, r2, r3
 80029dc:	095b      	lsrs	r3, r3, #5
 80029de:	f003 0207 	and.w	r2, r3, #7
 80029e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4432      	add	r2, r6
 80029e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029ea:	e0b9      	b.n	8002b60 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029ee:	461c      	mov	r4, r3
 80029f0:	f04f 0500 	mov.w	r5, #0
 80029f4:	4622      	mov	r2, r4
 80029f6:	462b      	mov	r3, r5
 80029f8:	1891      	adds	r1, r2, r2
 80029fa:	6139      	str	r1, [r7, #16]
 80029fc:	415b      	adcs	r3, r3
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a04:	1912      	adds	r2, r2, r4
 8002a06:	eb45 0303 	adc.w	r3, r5, r3
 8002a0a:	f04f 0000 	mov.w	r0, #0
 8002a0e:	f04f 0100 	mov.w	r1, #0
 8002a12:	00d9      	lsls	r1, r3, #3
 8002a14:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a18:	00d0      	lsls	r0, r2, #3
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	eb12 0804 	adds.w	r8, r2, r4
 8002a22:	eb43 0905 	adc.w	r9, r3, r5
 8002a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	f04f 0100 	mov.w	r1, #0
 8002a30:	f04f 0200 	mov.w	r2, #0
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	008b      	lsls	r3, r1, #2
 8002a3a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002a3e:	0082      	lsls	r2, r0, #2
 8002a40:	4640      	mov	r0, r8
 8002a42:	4649      	mov	r1, r9
 8002a44:	f7fe f85e 	bl	8000b04 <__aeabi_uldivmod>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	460b      	mov	r3, r1
 8002a4c:	4b49      	ldr	r3, [pc, #292]	; (8002b74 <UART_SetConfig+0x38c>)
 8002a4e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a52:	095b      	lsrs	r3, r3, #5
 8002a54:	011e      	lsls	r6, r3, #4
 8002a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f04f 0100 	mov.w	r1, #0
 8002a5e:	4602      	mov	r2, r0
 8002a60:	460b      	mov	r3, r1
 8002a62:	1894      	adds	r4, r2, r2
 8002a64:	60bc      	str	r4, [r7, #8]
 8002a66:	415b      	adcs	r3, r3
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a6e:	1812      	adds	r2, r2, r0
 8002a70:	eb41 0303 	adc.w	r3, r1, r3
 8002a74:	f04f 0400 	mov.w	r4, #0
 8002a78:	f04f 0500 	mov.w	r5, #0
 8002a7c:	00dd      	lsls	r5, r3, #3
 8002a7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002a82:	00d4      	lsls	r4, r2, #3
 8002a84:	4622      	mov	r2, r4
 8002a86:	462b      	mov	r3, r5
 8002a88:	1814      	adds	r4, r2, r0
 8002a8a:	64bc      	str	r4, [r7, #72]	; 0x48
 8002a8c:	414b      	adcs	r3, r1
 8002a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f04f 0100 	mov.w	r1, #0
 8002a9a:	f04f 0200 	mov.w	r2, #0
 8002a9e:	f04f 0300 	mov.w	r3, #0
 8002aa2:	008b      	lsls	r3, r1, #2
 8002aa4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002aa8:	0082      	lsls	r2, r0, #2
 8002aaa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002aae:	f7fe f829 	bl	8000b04 <__aeabi_uldivmod>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	4b2f      	ldr	r3, [pc, #188]	; (8002b74 <UART_SetConfig+0x38c>)
 8002ab8:	fba3 1302 	umull	r1, r3, r3, r2
 8002abc:	095b      	lsrs	r3, r3, #5
 8002abe:	2164      	movs	r1, #100	; 0x64
 8002ac0:	fb01 f303 	mul.w	r3, r1, r3
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	011b      	lsls	r3, r3, #4
 8002ac8:	3332      	adds	r3, #50	; 0x32
 8002aca:	4a2a      	ldr	r2, [pc, #168]	; (8002b74 <UART_SetConfig+0x38c>)
 8002acc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad0:	095b      	lsrs	r3, r3, #5
 8002ad2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002ad6:	441e      	add	r6, r3
 8002ad8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ada:	4618      	mov	r0, r3
 8002adc:	f04f 0100 	mov.w	r1, #0
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	1894      	adds	r4, r2, r2
 8002ae6:	603c      	str	r4, [r7, #0]
 8002ae8:	415b      	adcs	r3, r3
 8002aea:	607b      	str	r3, [r7, #4]
 8002aec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002af0:	1812      	adds	r2, r2, r0
 8002af2:	eb41 0303 	adc.w	r3, r1, r3
 8002af6:	f04f 0400 	mov.w	r4, #0
 8002afa:	f04f 0500 	mov.w	r5, #0
 8002afe:	00dd      	lsls	r5, r3, #3
 8002b00:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b04:	00d4      	lsls	r4, r2, #3
 8002b06:	4622      	mov	r2, r4
 8002b08:	462b      	mov	r3, r5
 8002b0a:	eb12 0a00 	adds.w	sl, r2, r0
 8002b0e:	eb43 0b01 	adc.w	fp, r3, r1
 8002b12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	4618      	mov	r0, r3
 8002b18:	f04f 0100 	mov.w	r1, #0
 8002b1c:	f04f 0200 	mov.w	r2, #0
 8002b20:	f04f 0300 	mov.w	r3, #0
 8002b24:	008b      	lsls	r3, r1, #2
 8002b26:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002b2a:	0082      	lsls	r2, r0, #2
 8002b2c:	4650      	mov	r0, sl
 8002b2e:	4659      	mov	r1, fp
 8002b30:	f7fd ffe8 	bl	8000b04 <__aeabi_uldivmod>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	4b0e      	ldr	r3, [pc, #56]	; (8002b74 <UART_SetConfig+0x38c>)
 8002b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8002b3e:	095b      	lsrs	r3, r3, #5
 8002b40:	2164      	movs	r1, #100	; 0x64
 8002b42:	fb01 f303 	mul.w	r3, r1, r3
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	011b      	lsls	r3, r3, #4
 8002b4a:	3332      	adds	r3, #50	; 0x32
 8002b4c:	4a09      	ldr	r2, [pc, #36]	; (8002b74 <UART_SetConfig+0x38c>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	095b      	lsrs	r3, r3, #5
 8002b54:	f003 020f 	and.w	r2, r3, #15
 8002b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4432      	add	r2, r6
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	377c      	adds	r7, #124	; 0x7c
 8002b64:	46bd      	mov	sp, r7
 8002b66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40011000 	.word	0x40011000
 8002b70:	40011400 	.word	0x40011400
 8002b74:	51eb851f 	.word	0x51eb851f

08002b78 <__libc_init_array>:
 8002b78:	b570      	push	{r4, r5, r6, lr}
 8002b7a:	4d0d      	ldr	r5, [pc, #52]	; (8002bb0 <__libc_init_array+0x38>)
 8002b7c:	4c0d      	ldr	r4, [pc, #52]	; (8002bb4 <__libc_init_array+0x3c>)
 8002b7e:	1b64      	subs	r4, r4, r5
 8002b80:	10a4      	asrs	r4, r4, #2
 8002b82:	2600      	movs	r6, #0
 8002b84:	42a6      	cmp	r6, r4
 8002b86:	d109      	bne.n	8002b9c <__libc_init_array+0x24>
 8002b88:	4d0b      	ldr	r5, [pc, #44]	; (8002bb8 <__libc_init_array+0x40>)
 8002b8a:	4c0c      	ldr	r4, [pc, #48]	; (8002bbc <__libc_init_array+0x44>)
 8002b8c:	f001 f856 	bl	8003c3c <_init>
 8002b90:	1b64      	subs	r4, r4, r5
 8002b92:	10a4      	asrs	r4, r4, #2
 8002b94:	2600      	movs	r6, #0
 8002b96:	42a6      	cmp	r6, r4
 8002b98:	d105      	bne.n	8002ba6 <__libc_init_array+0x2e>
 8002b9a:	bd70      	pop	{r4, r5, r6, pc}
 8002b9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ba0:	4798      	blx	r3
 8002ba2:	3601      	adds	r6, #1
 8002ba4:	e7ee      	b.n	8002b84 <__libc_init_array+0xc>
 8002ba6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002baa:	4798      	blx	r3
 8002bac:	3601      	adds	r6, #1
 8002bae:	e7f2      	b.n	8002b96 <__libc_init_array+0x1e>
 8002bb0:	08003e50 	.word	0x08003e50
 8002bb4:	08003e50 	.word	0x08003e50
 8002bb8:	08003e50 	.word	0x08003e50
 8002bbc:	08003e54 	.word	0x08003e54

08002bc0 <memset>:
 8002bc0:	4402      	add	r2, r0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d100      	bne.n	8002bca <memset+0xa>
 8002bc8:	4770      	bx	lr
 8002bca:	f803 1b01 	strb.w	r1, [r3], #1
 8002bce:	e7f9      	b.n	8002bc4 <memset+0x4>

08002bd0 <sin>:
 8002bd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002bd2:	ec53 2b10 	vmov	r2, r3, d0
 8002bd6:	4826      	ldr	r0, [pc, #152]	; (8002c70 <sin+0xa0>)
 8002bd8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8002bdc:	4281      	cmp	r1, r0
 8002bde:	dc07      	bgt.n	8002bf0 <sin+0x20>
 8002be0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8002c68 <sin+0x98>
 8002be4:	2000      	movs	r0, #0
 8002be6:	f000 fe5b 	bl	80038a0 <__kernel_sin>
 8002bea:	ec51 0b10 	vmov	r0, r1, d0
 8002bee:	e007      	b.n	8002c00 <sin+0x30>
 8002bf0:	4820      	ldr	r0, [pc, #128]	; (8002c74 <sin+0xa4>)
 8002bf2:	4281      	cmp	r1, r0
 8002bf4:	dd09      	ble.n	8002c0a <sin+0x3a>
 8002bf6:	ee10 0a10 	vmov	r0, s0
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	f7fd fb08 	bl	8000210 <__aeabi_dsub>
 8002c00:	ec41 0b10 	vmov	d0, r0, r1
 8002c04:	b005      	add	sp, #20
 8002c06:	f85d fb04 	ldr.w	pc, [sp], #4
 8002c0a:	4668      	mov	r0, sp
 8002c0c:	f000 f834 	bl	8002c78 <__ieee754_rem_pio2>
 8002c10:	f000 0003 	and.w	r0, r0, #3
 8002c14:	2801      	cmp	r0, #1
 8002c16:	d008      	beq.n	8002c2a <sin+0x5a>
 8002c18:	2802      	cmp	r0, #2
 8002c1a:	d00d      	beq.n	8002c38 <sin+0x68>
 8002c1c:	b9d0      	cbnz	r0, 8002c54 <sin+0x84>
 8002c1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002c22:	ed9d 0b00 	vldr	d0, [sp]
 8002c26:	2001      	movs	r0, #1
 8002c28:	e7dd      	b.n	8002be6 <sin+0x16>
 8002c2a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002c2e:	ed9d 0b00 	vldr	d0, [sp]
 8002c32:	f000 fa2d 	bl	8003090 <__kernel_cos>
 8002c36:	e7d8      	b.n	8002bea <sin+0x1a>
 8002c38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002c3c:	ed9d 0b00 	vldr	d0, [sp]
 8002c40:	2001      	movs	r0, #1
 8002c42:	f000 fe2d 	bl	80038a0 <__kernel_sin>
 8002c46:	ec53 2b10 	vmov	r2, r3, d0
 8002c4a:	ee10 0a10 	vmov	r0, s0
 8002c4e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002c52:	e7d5      	b.n	8002c00 <sin+0x30>
 8002c54:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002c58:	ed9d 0b00 	vldr	d0, [sp]
 8002c5c:	f000 fa18 	bl	8003090 <__kernel_cos>
 8002c60:	e7f1      	b.n	8002c46 <sin+0x76>
 8002c62:	bf00      	nop
 8002c64:	f3af 8000 	nop.w
	...
 8002c70:	3fe921fb 	.word	0x3fe921fb
 8002c74:	7fefffff 	.word	0x7fefffff

08002c78 <__ieee754_rem_pio2>:
 8002c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c7c:	ed2d 8b02 	vpush	{d8}
 8002c80:	ec55 4b10 	vmov	r4, r5, d0
 8002c84:	4bca      	ldr	r3, [pc, #808]	; (8002fb0 <__ieee754_rem_pio2+0x338>)
 8002c86:	b08b      	sub	sp, #44	; 0x2c
 8002c88:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8002c8c:	4598      	cmp	r8, r3
 8002c8e:	4682      	mov	sl, r0
 8002c90:	9502      	str	r5, [sp, #8]
 8002c92:	dc08      	bgt.n	8002ca6 <__ieee754_rem_pio2+0x2e>
 8002c94:	2200      	movs	r2, #0
 8002c96:	2300      	movs	r3, #0
 8002c98:	ed80 0b00 	vstr	d0, [r0]
 8002c9c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8002ca0:	f04f 0b00 	mov.w	fp, #0
 8002ca4:	e028      	b.n	8002cf8 <__ieee754_rem_pio2+0x80>
 8002ca6:	4bc3      	ldr	r3, [pc, #780]	; (8002fb4 <__ieee754_rem_pio2+0x33c>)
 8002ca8:	4598      	cmp	r8, r3
 8002caa:	dc78      	bgt.n	8002d9e <__ieee754_rem_pio2+0x126>
 8002cac:	9b02      	ldr	r3, [sp, #8]
 8002cae:	4ec2      	ldr	r6, [pc, #776]	; (8002fb8 <__ieee754_rem_pio2+0x340>)
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	ee10 0a10 	vmov	r0, s0
 8002cb6:	a3b0      	add	r3, pc, #704	; (adr r3, 8002f78 <__ieee754_rem_pio2+0x300>)
 8002cb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cbc:	4629      	mov	r1, r5
 8002cbe:	dd39      	ble.n	8002d34 <__ieee754_rem_pio2+0xbc>
 8002cc0:	f7fd faa6 	bl	8000210 <__aeabi_dsub>
 8002cc4:	45b0      	cmp	r8, r6
 8002cc6:	4604      	mov	r4, r0
 8002cc8:	460d      	mov	r5, r1
 8002cca:	d01b      	beq.n	8002d04 <__ieee754_rem_pio2+0x8c>
 8002ccc:	a3ac      	add	r3, pc, #688	; (adr r3, 8002f80 <__ieee754_rem_pio2+0x308>)
 8002cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd2:	f7fd fa9d 	bl	8000210 <__aeabi_dsub>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	460b      	mov	r3, r1
 8002cda:	e9ca 2300 	strd	r2, r3, [sl]
 8002cde:	4620      	mov	r0, r4
 8002ce0:	4629      	mov	r1, r5
 8002ce2:	f7fd fa95 	bl	8000210 <__aeabi_dsub>
 8002ce6:	a3a6      	add	r3, pc, #664	; (adr r3, 8002f80 <__ieee754_rem_pio2+0x308>)
 8002ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cec:	f7fd fa90 	bl	8000210 <__aeabi_dsub>
 8002cf0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002cf4:	f04f 0b01 	mov.w	fp, #1
 8002cf8:	4658      	mov	r0, fp
 8002cfa:	b00b      	add	sp, #44	; 0x2c
 8002cfc:	ecbd 8b02 	vpop	{d8}
 8002d00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d04:	a3a0      	add	r3, pc, #640	; (adr r3, 8002f88 <__ieee754_rem_pio2+0x310>)
 8002d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0a:	f7fd fa81 	bl	8000210 <__aeabi_dsub>
 8002d0e:	a3a0      	add	r3, pc, #640	; (adr r3, 8002f90 <__ieee754_rem_pio2+0x318>)
 8002d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d14:	4604      	mov	r4, r0
 8002d16:	460d      	mov	r5, r1
 8002d18:	f7fd fa7a 	bl	8000210 <__aeabi_dsub>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	e9ca 2300 	strd	r2, r3, [sl]
 8002d24:	4620      	mov	r0, r4
 8002d26:	4629      	mov	r1, r5
 8002d28:	f7fd fa72 	bl	8000210 <__aeabi_dsub>
 8002d2c:	a398      	add	r3, pc, #608	; (adr r3, 8002f90 <__ieee754_rem_pio2+0x318>)
 8002d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d32:	e7db      	b.n	8002cec <__ieee754_rem_pio2+0x74>
 8002d34:	f7fd fa6e 	bl	8000214 <__adddf3>
 8002d38:	45b0      	cmp	r8, r6
 8002d3a:	4604      	mov	r4, r0
 8002d3c:	460d      	mov	r5, r1
 8002d3e:	d016      	beq.n	8002d6e <__ieee754_rem_pio2+0xf6>
 8002d40:	a38f      	add	r3, pc, #572	; (adr r3, 8002f80 <__ieee754_rem_pio2+0x308>)
 8002d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d46:	f7fd fa65 	bl	8000214 <__adddf3>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	e9ca 2300 	strd	r2, r3, [sl]
 8002d52:	4620      	mov	r0, r4
 8002d54:	4629      	mov	r1, r5
 8002d56:	f7fd fa5b 	bl	8000210 <__aeabi_dsub>
 8002d5a:	a389      	add	r3, pc, #548	; (adr r3, 8002f80 <__ieee754_rem_pio2+0x308>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	f7fd fa58 	bl	8000214 <__adddf3>
 8002d64:	f04f 3bff 	mov.w	fp, #4294967295
 8002d68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002d6c:	e7c4      	b.n	8002cf8 <__ieee754_rem_pio2+0x80>
 8002d6e:	a386      	add	r3, pc, #536	; (adr r3, 8002f88 <__ieee754_rem_pio2+0x310>)
 8002d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d74:	f7fd fa4e 	bl	8000214 <__adddf3>
 8002d78:	a385      	add	r3, pc, #532	; (adr r3, 8002f90 <__ieee754_rem_pio2+0x318>)
 8002d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7e:	4604      	mov	r4, r0
 8002d80:	460d      	mov	r5, r1
 8002d82:	f7fd fa47 	bl	8000214 <__adddf3>
 8002d86:	4602      	mov	r2, r0
 8002d88:	460b      	mov	r3, r1
 8002d8a:	e9ca 2300 	strd	r2, r3, [sl]
 8002d8e:	4620      	mov	r0, r4
 8002d90:	4629      	mov	r1, r5
 8002d92:	f7fd fa3d 	bl	8000210 <__aeabi_dsub>
 8002d96:	a37e      	add	r3, pc, #504	; (adr r3, 8002f90 <__ieee754_rem_pio2+0x318>)
 8002d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d9c:	e7e0      	b.n	8002d60 <__ieee754_rem_pio2+0xe8>
 8002d9e:	4b87      	ldr	r3, [pc, #540]	; (8002fbc <__ieee754_rem_pio2+0x344>)
 8002da0:	4598      	cmp	r8, r3
 8002da2:	f300 80d9 	bgt.w	8002f58 <__ieee754_rem_pio2+0x2e0>
 8002da6:	f000 fe39 	bl	8003a1c <fabs>
 8002daa:	ec55 4b10 	vmov	r4, r5, d0
 8002dae:	ee10 0a10 	vmov	r0, s0
 8002db2:	a379      	add	r3, pc, #484	; (adr r3, 8002f98 <__ieee754_rem_pio2+0x320>)
 8002db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db8:	4629      	mov	r1, r5
 8002dba:	f7fd fbe1 	bl	8000580 <__aeabi_dmul>
 8002dbe:	4b80      	ldr	r3, [pc, #512]	; (8002fc0 <__ieee754_rem_pio2+0x348>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f7fd fa27 	bl	8000214 <__adddf3>
 8002dc6:	f7fd fe75 	bl	8000ab4 <__aeabi_d2iz>
 8002dca:	4683      	mov	fp, r0
 8002dcc:	f7fd fb6e 	bl	80004ac <__aeabi_i2d>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	ec43 2b18 	vmov	d8, r2, r3
 8002dd8:	a367      	add	r3, pc, #412	; (adr r3, 8002f78 <__ieee754_rem_pio2+0x300>)
 8002dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dde:	f7fd fbcf 	bl	8000580 <__aeabi_dmul>
 8002de2:	4602      	mov	r2, r0
 8002de4:	460b      	mov	r3, r1
 8002de6:	4620      	mov	r0, r4
 8002de8:	4629      	mov	r1, r5
 8002dea:	f7fd fa11 	bl	8000210 <__aeabi_dsub>
 8002dee:	a364      	add	r3, pc, #400	; (adr r3, 8002f80 <__ieee754_rem_pio2+0x308>)
 8002df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df4:	4606      	mov	r6, r0
 8002df6:	460f      	mov	r7, r1
 8002df8:	ec51 0b18 	vmov	r0, r1, d8
 8002dfc:	f7fd fbc0 	bl	8000580 <__aeabi_dmul>
 8002e00:	f1bb 0f1f 	cmp.w	fp, #31
 8002e04:	4604      	mov	r4, r0
 8002e06:	460d      	mov	r5, r1
 8002e08:	dc0d      	bgt.n	8002e26 <__ieee754_rem_pio2+0x1ae>
 8002e0a:	4b6e      	ldr	r3, [pc, #440]	; (8002fc4 <__ieee754_rem_pio2+0x34c>)
 8002e0c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8002e10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e14:	4543      	cmp	r3, r8
 8002e16:	d006      	beq.n	8002e26 <__ieee754_rem_pio2+0x1ae>
 8002e18:	4622      	mov	r2, r4
 8002e1a:	462b      	mov	r3, r5
 8002e1c:	4630      	mov	r0, r6
 8002e1e:	4639      	mov	r1, r7
 8002e20:	f7fd f9f6 	bl	8000210 <__aeabi_dsub>
 8002e24:	e00f      	b.n	8002e46 <__ieee754_rem_pio2+0x1ce>
 8002e26:	462b      	mov	r3, r5
 8002e28:	4622      	mov	r2, r4
 8002e2a:	4630      	mov	r0, r6
 8002e2c:	4639      	mov	r1, r7
 8002e2e:	f7fd f9ef 	bl	8000210 <__aeabi_dsub>
 8002e32:	ea4f 5328 	mov.w	r3, r8, asr #20
 8002e36:	9303      	str	r3, [sp, #12]
 8002e38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002e3c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8002e40:	f1b8 0f10 	cmp.w	r8, #16
 8002e44:	dc02      	bgt.n	8002e4c <__ieee754_rem_pio2+0x1d4>
 8002e46:	e9ca 0100 	strd	r0, r1, [sl]
 8002e4a:	e039      	b.n	8002ec0 <__ieee754_rem_pio2+0x248>
 8002e4c:	a34e      	add	r3, pc, #312	; (adr r3, 8002f88 <__ieee754_rem_pio2+0x310>)
 8002e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e52:	ec51 0b18 	vmov	r0, r1, d8
 8002e56:	f7fd fb93 	bl	8000580 <__aeabi_dmul>
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	460d      	mov	r5, r1
 8002e5e:	4602      	mov	r2, r0
 8002e60:	460b      	mov	r3, r1
 8002e62:	4630      	mov	r0, r6
 8002e64:	4639      	mov	r1, r7
 8002e66:	f7fd f9d3 	bl	8000210 <__aeabi_dsub>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	4680      	mov	r8, r0
 8002e70:	4689      	mov	r9, r1
 8002e72:	4630      	mov	r0, r6
 8002e74:	4639      	mov	r1, r7
 8002e76:	f7fd f9cb 	bl	8000210 <__aeabi_dsub>
 8002e7a:	4622      	mov	r2, r4
 8002e7c:	462b      	mov	r3, r5
 8002e7e:	f7fd f9c7 	bl	8000210 <__aeabi_dsub>
 8002e82:	a343      	add	r3, pc, #268	; (adr r3, 8002f90 <__ieee754_rem_pio2+0x318>)
 8002e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e88:	4604      	mov	r4, r0
 8002e8a:	460d      	mov	r5, r1
 8002e8c:	ec51 0b18 	vmov	r0, r1, d8
 8002e90:	f7fd fb76 	bl	8000580 <__aeabi_dmul>
 8002e94:	4622      	mov	r2, r4
 8002e96:	462b      	mov	r3, r5
 8002e98:	f7fd f9ba 	bl	8000210 <__aeabi_dsub>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4604      	mov	r4, r0
 8002ea2:	460d      	mov	r5, r1
 8002ea4:	4640      	mov	r0, r8
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	f7fd f9b2 	bl	8000210 <__aeabi_dsub>
 8002eac:	9a03      	ldr	r2, [sp, #12]
 8002eae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b31      	cmp	r3, #49	; 0x31
 8002eb6:	dc24      	bgt.n	8002f02 <__ieee754_rem_pio2+0x28a>
 8002eb8:	e9ca 0100 	strd	r0, r1, [sl]
 8002ebc:	4646      	mov	r6, r8
 8002ebe:	464f      	mov	r7, r9
 8002ec0:	e9da 8900 	ldrd	r8, r9, [sl]
 8002ec4:	4630      	mov	r0, r6
 8002ec6:	4642      	mov	r2, r8
 8002ec8:	464b      	mov	r3, r9
 8002eca:	4639      	mov	r1, r7
 8002ecc:	f7fd f9a0 	bl	8000210 <__aeabi_dsub>
 8002ed0:	462b      	mov	r3, r5
 8002ed2:	4622      	mov	r2, r4
 8002ed4:	f7fd f99c 	bl	8000210 <__aeabi_dsub>
 8002ed8:	9b02      	ldr	r3, [sp, #8]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002ee0:	f6bf af0a 	bge.w	8002cf8 <__ieee754_rem_pio2+0x80>
 8002ee4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8002ee8:	f8ca 3004 	str.w	r3, [sl, #4]
 8002eec:	f8ca 8000 	str.w	r8, [sl]
 8002ef0:	f8ca 0008 	str.w	r0, [sl, #8]
 8002ef4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002ef8:	f8ca 300c 	str.w	r3, [sl, #12]
 8002efc:	f1cb 0b00 	rsb	fp, fp, #0
 8002f00:	e6fa      	b.n	8002cf8 <__ieee754_rem_pio2+0x80>
 8002f02:	a327      	add	r3, pc, #156	; (adr r3, 8002fa0 <__ieee754_rem_pio2+0x328>)
 8002f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f08:	ec51 0b18 	vmov	r0, r1, d8
 8002f0c:	f7fd fb38 	bl	8000580 <__aeabi_dmul>
 8002f10:	4604      	mov	r4, r0
 8002f12:	460d      	mov	r5, r1
 8002f14:	4602      	mov	r2, r0
 8002f16:	460b      	mov	r3, r1
 8002f18:	4640      	mov	r0, r8
 8002f1a:	4649      	mov	r1, r9
 8002f1c:	f7fd f978 	bl	8000210 <__aeabi_dsub>
 8002f20:	4602      	mov	r2, r0
 8002f22:	460b      	mov	r3, r1
 8002f24:	4606      	mov	r6, r0
 8002f26:	460f      	mov	r7, r1
 8002f28:	4640      	mov	r0, r8
 8002f2a:	4649      	mov	r1, r9
 8002f2c:	f7fd f970 	bl	8000210 <__aeabi_dsub>
 8002f30:	4622      	mov	r2, r4
 8002f32:	462b      	mov	r3, r5
 8002f34:	f7fd f96c 	bl	8000210 <__aeabi_dsub>
 8002f38:	a31b      	add	r3, pc, #108	; (adr r3, 8002fa8 <__ieee754_rem_pio2+0x330>)
 8002f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f3e:	4604      	mov	r4, r0
 8002f40:	460d      	mov	r5, r1
 8002f42:	ec51 0b18 	vmov	r0, r1, d8
 8002f46:	f7fd fb1b 	bl	8000580 <__aeabi_dmul>
 8002f4a:	4622      	mov	r2, r4
 8002f4c:	462b      	mov	r3, r5
 8002f4e:	f7fd f95f 	bl	8000210 <__aeabi_dsub>
 8002f52:	4604      	mov	r4, r0
 8002f54:	460d      	mov	r5, r1
 8002f56:	e75f      	b.n	8002e18 <__ieee754_rem_pio2+0x1a0>
 8002f58:	4b1b      	ldr	r3, [pc, #108]	; (8002fc8 <__ieee754_rem_pio2+0x350>)
 8002f5a:	4598      	cmp	r8, r3
 8002f5c:	dd36      	ble.n	8002fcc <__ieee754_rem_pio2+0x354>
 8002f5e:	ee10 2a10 	vmov	r2, s0
 8002f62:	462b      	mov	r3, r5
 8002f64:	4620      	mov	r0, r4
 8002f66:	4629      	mov	r1, r5
 8002f68:	f7fd f952 	bl	8000210 <__aeabi_dsub>
 8002f6c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8002f70:	e9ca 0100 	strd	r0, r1, [sl]
 8002f74:	e694      	b.n	8002ca0 <__ieee754_rem_pio2+0x28>
 8002f76:	bf00      	nop
 8002f78:	54400000 	.word	0x54400000
 8002f7c:	3ff921fb 	.word	0x3ff921fb
 8002f80:	1a626331 	.word	0x1a626331
 8002f84:	3dd0b461 	.word	0x3dd0b461
 8002f88:	1a600000 	.word	0x1a600000
 8002f8c:	3dd0b461 	.word	0x3dd0b461
 8002f90:	2e037073 	.word	0x2e037073
 8002f94:	3ba3198a 	.word	0x3ba3198a
 8002f98:	6dc9c883 	.word	0x6dc9c883
 8002f9c:	3fe45f30 	.word	0x3fe45f30
 8002fa0:	2e000000 	.word	0x2e000000
 8002fa4:	3ba3198a 	.word	0x3ba3198a
 8002fa8:	252049c1 	.word	0x252049c1
 8002fac:	397b839a 	.word	0x397b839a
 8002fb0:	3fe921fb 	.word	0x3fe921fb
 8002fb4:	4002d97b 	.word	0x4002d97b
 8002fb8:	3ff921fb 	.word	0x3ff921fb
 8002fbc:	413921fb 	.word	0x413921fb
 8002fc0:	3fe00000 	.word	0x3fe00000
 8002fc4:	08003c70 	.word	0x08003c70
 8002fc8:	7fefffff 	.word	0x7fefffff
 8002fcc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8002fd0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8002fd4:	ee10 0a10 	vmov	r0, s0
 8002fd8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8002fdc:	ee10 6a10 	vmov	r6, s0
 8002fe0:	460f      	mov	r7, r1
 8002fe2:	f7fd fd67 	bl	8000ab4 <__aeabi_d2iz>
 8002fe6:	f7fd fa61 	bl	80004ac <__aeabi_i2d>
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	4630      	mov	r0, r6
 8002ff0:	4639      	mov	r1, r7
 8002ff2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ff6:	f7fd f90b 	bl	8000210 <__aeabi_dsub>
 8002ffa:	4b22      	ldr	r3, [pc, #136]	; (8003084 <__ieee754_rem_pio2+0x40c>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f7fd fabf 	bl	8000580 <__aeabi_dmul>
 8003002:	460f      	mov	r7, r1
 8003004:	4606      	mov	r6, r0
 8003006:	f7fd fd55 	bl	8000ab4 <__aeabi_d2iz>
 800300a:	f7fd fa4f 	bl	80004ac <__aeabi_i2d>
 800300e:	4602      	mov	r2, r0
 8003010:	460b      	mov	r3, r1
 8003012:	4630      	mov	r0, r6
 8003014:	4639      	mov	r1, r7
 8003016:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800301a:	f7fd f8f9 	bl	8000210 <__aeabi_dsub>
 800301e:	4b19      	ldr	r3, [pc, #100]	; (8003084 <__ieee754_rem_pio2+0x40c>)
 8003020:	2200      	movs	r2, #0
 8003022:	f7fd faad 	bl	8000580 <__aeabi_dmul>
 8003026:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800302a:	ad04      	add	r5, sp, #16
 800302c:	f04f 0803 	mov.w	r8, #3
 8003030:	46a9      	mov	r9, r5
 8003032:	2600      	movs	r6, #0
 8003034:	2700      	movs	r7, #0
 8003036:	4632      	mov	r2, r6
 8003038:	463b      	mov	r3, r7
 800303a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800303e:	46c3      	mov	fp, r8
 8003040:	3d08      	subs	r5, #8
 8003042:	f108 38ff 	add.w	r8, r8, #4294967295
 8003046:	f7fd fd03 	bl	8000a50 <__aeabi_dcmpeq>
 800304a:	2800      	cmp	r0, #0
 800304c:	d1f3      	bne.n	8003036 <__ieee754_rem_pio2+0x3be>
 800304e:	4b0e      	ldr	r3, [pc, #56]	; (8003088 <__ieee754_rem_pio2+0x410>)
 8003050:	9301      	str	r3, [sp, #4]
 8003052:	2302      	movs	r3, #2
 8003054:	9300      	str	r3, [sp, #0]
 8003056:	4622      	mov	r2, r4
 8003058:	465b      	mov	r3, fp
 800305a:	4651      	mov	r1, sl
 800305c:	4648      	mov	r0, r9
 800305e:	f000 f8df 	bl	8003220 <__kernel_rem_pio2>
 8003062:	9b02      	ldr	r3, [sp, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	4683      	mov	fp, r0
 8003068:	f6bf ae46 	bge.w	8002cf8 <__ieee754_rem_pio2+0x80>
 800306c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003070:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003074:	f8ca 3004 	str.w	r3, [sl, #4]
 8003078:	f8da 300c 	ldr.w	r3, [sl, #12]
 800307c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8003080:	e73a      	b.n	8002ef8 <__ieee754_rem_pio2+0x280>
 8003082:	bf00      	nop
 8003084:	41700000 	.word	0x41700000
 8003088:	08003cf0 	.word	0x08003cf0
 800308c:	00000000 	.word	0x00000000

08003090 <__kernel_cos>:
 8003090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003094:	ec57 6b10 	vmov	r6, r7, d0
 8003098:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800309c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80030a0:	ed8d 1b00 	vstr	d1, [sp]
 80030a4:	da07      	bge.n	80030b6 <__kernel_cos+0x26>
 80030a6:	ee10 0a10 	vmov	r0, s0
 80030aa:	4639      	mov	r1, r7
 80030ac:	f7fd fd02 	bl	8000ab4 <__aeabi_d2iz>
 80030b0:	2800      	cmp	r0, #0
 80030b2:	f000 8088 	beq.w	80031c6 <__kernel_cos+0x136>
 80030b6:	4632      	mov	r2, r6
 80030b8:	463b      	mov	r3, r7
 80030ba:	4630      	mov	r0, r6
 80030bc:	4639      	mov	r1, r7
 80030be:	f7fd fa5f 	bl	8000580 <__aeabi_dmul>
 80030c2:	4b51      	ldr	r3, [pc, #324]	; (8003208 <__kernel_cos+0x178>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	4604      	mov	r4, r0
 80030c8:	460d      	mov	r5, r1
 80030ca:	f7fd fa59 	bl	8000580 <__aeabi_dmul>
 80030ce:	a340      	add	r3, pc, #256	; (adr r3, 80031d0 <__kernel_cos+0x140>)
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	4682      	mov	sl, r0
 80030d6:	468b      	mov	fp, r1
 80030d8:	4620      	mov	r0, r4
 80030da:	4629      	mov	r1, r5
 80030dc:	f7fd fa50 	bl	8000580 <__aeabi_dmul>
 80030e0:	a33d      	add	r3, pc, #244	; (adr r3, 80031d8 <__kernel_cos+0x148>)
 80030e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e6:	f7fd f895 	bl	8000214 <__adddf3>
 80030ea:	4622      	mov	r2, r4
 80030ec:	462b      	mov	r3, r5
 80030ee:	f7fd fa47 	bl	8000580 <__aeabi_dmul>
 80030f2:	a33b      	add	r3, pc, #236	; (adr r3, 80031e0 <__kernel_cos+0x150>)
 80030f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f8:	f7fd f88a 	bl	8000210 <__aeabi_dsub>
 80030fc:	4622      	mov	r2, r4
 80030fe:	462b      	mov	r3, r5
 8003100:	f7fd fa3e 	bl	8000580 <__aeabi_dmul>
 8003104:	a338      	add	r3, pc, #224	; (adr r3, 80031e8 <__kernel_cos+0x158>)
 8003106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310a:	f7fd f883 	bl	8000214 <__adddf3>
 800310e:	4622      	mov	r2, r4
 8003110:	462b      	mov	r3, r5
 8003112:	f7fd fa35 	bl	8000580 <__aeabi_dmul>
 8003116:	a336      	add	r3, pc, #216	; (adr r3, 80031f0 <__kernel_cos+0x160>)
 8003118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800311c:	f7fd f878 	bl	8000210 <__aeabi_dsub>
 8003120:	4622      	mov	r2, r4
 8003122:	462b      	mov	r3, r5
 8003124:	f7fd fa2c 	bl	8000580 <__aeabi_dmul>
 8003128:	a333      	add	r3, pc, #204	; (adr r3, 80031f8 <__kernel_cos+0x168>)
 800312a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312e:	f7fd f871 	bl	8000214 <__adddf3>
 8003132:	4622      	mov	r2, r4
 8003134:	462b      	mov	r3, r5
 8003136:	f7fd fa23 	bl	8000580 <__aeabi_dmul>
 800313a:	4622      	mov	r2, r4
 800313c:	462b      	mov	r3, r5
 800313e:	f7fd fa1f 	bl	8000580 <__aeabi_dmul>
 8003142:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003146:	4604      	mov	r4, r0
 8003148:	460d      	mov	r5, r1
 800314a:	4630      	mov	r0, r6
 800314c:	4639      	mov	r1, r7
 800314e:	f7fd fa17 	bl	8000580 <__aeabi_dmul>
 8003152:	460b      	mov	r3, r1
 8003154:	4602      	mov	r2, r0
 8003156:	4629      	mov	r1, r5
 8003158:	4620      	mov	r0, r4
 800315a:	f7fd f859 	bl	8000210 <__aeabi_dsub>
 800315e:	4b2b      	ldr	r3, [pc, #172]	; (800320c <__kernel_cos+0x17c>)
 8003160:	4598      	cmp	r8, r3
 8003162:	4606      	mov	r6, r0
 8003164:	460f      	mov	r7, r1
 8003166:	dc10      	bgt.n	800318a <__kernel_cos+0xfa>
 8003168:	4602      	mov	r2, r0
 800316a:	460b      	mov	r3, r1
 800316c:	4650      	mov	r0, sl
 800316e:	4659      	mov	r1, fp
 8003170:	f7fd f84e 	bl	8000210 <__aeabi_dsub>
 8003174:	460b      	mov	r3, r1
 8003176:	4926      	ldr	r1, [pc, #152]	; (8003210 <__kernel_cos+0x180>)
 8003178:	4602      	mov	r2, r0
 800317a:	2000      	movs	r0, #0
 800317c:	f7fd f848 	bl	8000210 <__aeabi_dsub>
 8003180:	ec41 0b10 	vmov	d0, r0, r1
 8003184:	b003      	add	sp, #12
 8003186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800318a:	4b22      	ldr	r3, [pc, #136]	; (8003214 <__kernel_cos+0x184>)
 800318c:	4920      	ldr	r1, [pc, #128]	; (8003210 <__kernel_cos+0x180>)
 800318e:	4598      	cmp	r8, r3
 8003190:	bfcc      	ite	gt
 8003192:	4d21      	ldrgt	r5, [pc, #132]	; (8003218 <__kernel_cos+0x188>)
 8003194:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8003198:	2400      	movs	r4, #0
 800319a:	4622      	mov	r2, r4
 800319c:	462b      	mov	r3, r5
 800319e:	2000      	movs	r0, #0
 80031a0:	f7fd f836 	bl	8000210 <__aeabi_dsub>
 80031a4:	4622      	mov	r2, r4
 80031a6:	4680      	mov	r8, r0
 80031a8:	4689      	mov	r9, r1
 80031aa:	462b      	mov	r3, r5
 80031ac:	4650      	mov	r0, sl
 80031ae:	4659      	mov	r1, fp
 80031b0:	f7fd f82e 	bl	8000210 <__aeabi_dsub>
 80031b4:	4632      	mov	r2, r6
 80031b6:	463b      	mov	r3, r7
 80031b8:	f7fd f82a 	bl	8000210 <__aeabi_dsub>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	4640      	mov	r0, r8
 80031c2:	4649      	mov	r1, r9
 80031c4:	e7da      	b.n	800317c <__kernel_cos+0xec>
 80031c6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8003200 <__kernel_cos+0x170>
 80031ca:	e7db      	b.n	8003184 <__kernel_cos+0xf4>
 80031cc:	f3af 8000 	nop.w
 80031d0:	be8838d4 	.word	0xbe8838d4
 80031d4:	bda8fae9 	.word	0xbda8fae9
 80031d8:	bdb4b1c4 	.word	0xbdb4b1c4
 80031dc:	3e21ee9e 	.word	0x3e21ee9e
 80031e0:	809c52ad 	.word	0x809c52ad
 80031e4:	3e927e4f 	.word	0x3e927e4f
 80031e8:	19cb1590 	.word	0x19cb1590
 80031ec:	3efa01a0 	.word	0x3efa01a0
 80031f0:	16c15177 	.word	0x16c15177
 80031f4:	3f56c16c 	.word	0x3f56c16c
 80031f8:	5555554c 	.word	0x5555554c
 80031fc:	3fa55555 	.word	0x3fa55555
 8003200:	00000000 	.word	0x00000000
 8003204:	3ff00000 	.word	0x3ff00000
 8003208:	3fe00000 	.word	0x3fe00000
 800320c:	3fd33332 	.word	0x3fd33332
 8003210:	3ff00000 	.word	0x3ff00000
 8003214:	3fe90000 	.word	0x3fe90000
 8003218:	3fd20000 	.word	0x3fd20000
 800321c:	00000000 	.word	0x00000000

08003220 <__kernel_rem_pio2>:
 8003220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003224:	ed2d 8b02 	vpush	{d8}
 8003228:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800322c:	f112 0f14 	cmn.w	r2, #20
 8003230:	9308      	str	r3, [sp, #32]
 8003232:	9101      	str	r1, [sp, #4]
 8003234:	4bc6      	ldr	r3, [pc, #792]	; (8003550 <__kernel_rem_pio2+0x330>)
 8003236:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8003238:	9009      	str	r0, [sp, #36]	; 0x24
 800323a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800323e:	9304      	str	r3, [sp, #16]
 8003240:	9b08      	ldr	r3, [sp, #32]
 8003242:	f103 33ff 	add.w	r3, r3, #4294967295
 8003246:	bfa8      	it	ge
 8003248:	1ed4      	subge	r4, r2, #3
 800324a:	9306      	str	r3, [sp, #24]
 800324c:	bfb2      	itee	lt
 800324e:	2400      	movlt	r4, #0
 8003250:	2318      	movge	r3, #24
 8003252:	fb94 f4f3 	sdivge	r4, r4, r3
 8003256:	f06f 0317 	mvn.w	r3, #23
 800325a:	fb04 3303 	mla	r3, r4, r3, r3
 800325e:	eb03 0a02 	add.w	sl, r3, r2
 8003262:	9b04      	ldr	r3, [sp, #16]
 8003264:	9a06      	ldr	r2, [sp, #24]
 8003266:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8003540 <__kernel_rem_pio2+0x320>
 800326a:	eb03 0802 	add.w	r8, r3, r2
 800326e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8003270:	1aa7      	subs	r7, r4, r2
 8003272:	ae20      	add	r6, sp, #128	; 0x80
 8003274:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003278:	2500      	movs	r5, #0
 800327a:	4545      	cmp	r5, r8
 800327c:	dd18      	ble.n	80032b0 <__kernel_rem_pio2+0x90>
 800327e:	9b08      	ldr	r3, [sp, #32]
 8003280:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8003284:	aa20      	add	r2, sp, #128	; 0x80
 8003286:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8003540 <__kernel_rem_pio2+0x320>
 800328a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800328e:	f1c3 0301 	rsb	r3, r3, #1
 8003292:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8003296:	9307      	str	r3, [sp, #28]
 8003298:	9b07      	ldr	r3, [sp, #28]
 800329a:	9a04      	ldr	r2, [sp, #16]
 800329c:	4443      	add	r3, r8
 800329e:	429a      	cmp	r2, r3
 80032a0:	db2f      	blt.n	8003302 <__kernel_rem_pio2+0xe2>
 80032a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80032a6:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80032aa:	462f      	mov	r7, r5
 80032ac:	2600      	movs	r6, #0
 80032ae:	e01b      	b.n	80032e8 <__kernel_rem_pio2+0xc8>
 80032b0:	42ef      	cmn	r7, r5
 80032b2:	d407      	bmi.n	80032c4 <__kernel_rem_pio2+0xa4>
 80032b4:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80032b8:	f7fd f8f8 	bl	80004ac <__aeabi_i2d>
 80032bc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80032c0:	3501      	adds	r5, #1
 80032c2:	e7da      	b.n	800327a <__kernel_rem_pio2+0x5a>
 80032c4:	ec51 0b18 	vmov	r0, r1, d8
 80032c8:	e7f8      	b.n	80032bc <__kernel_rem_pio2+0x9c>
 80032ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80032ce:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80032d2:	f7fd f955 	bl	8000580 <__aeabi_dmul>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80032de:	f7fc ff99 	bl	8000214 <__adddf3>
 80032e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80032e6:	3601      	adds	r6, #1
 80032e8:	9b06      	ldr	r3, [sp, #24]
 80032ea:	429e      	cmp	r6, r3
 80032ec:	f1a7 0708 	sub.w	r7, r7, #8
 80032f0:	ddeb      	ble.n	80032ca <__kernel_rem_pio2+0xaa>
 80032f2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80032f6:	3508      	adds	r5, #8
 80032f8:	ecab 7b02 	vstmia	fp!, {d7}
 80032fc:	f108 0801 	add.w	r8, r8, #1
 8003300:	e7ca      	b.n	8003298 <__kernel_rem_pio2+0x78>
 8003302:	9b04      	ldr	r3, [sp, #16]
 8003304:	aa0c      	add	r2, sp, #48	; 0x30
 8003306:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800330a:	930b      	str	r3, [sp, #44]	; 0x2c
 800330c:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800330e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003312:	9c04      	ldr	r4, [sp, #16]
 8003314:	930a      	str	r3, [sp, #40]	; 0x28
 8003316:	ab98      	add	r3, sp, #608	; 0x260
 8003318:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800331c:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8003320:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 8003324:	f8cd b008 	str.w	fp, [sp, #8]
 8003328:	4625      	mov	r5, r4
 800332a:	2d00      	cmp	r5, #0
 800332c:	dc78      	bgt.n	8003420 <__kernel_rem_pio2+0x200>
 800332e:	ec47 6b10 	vmov	d0, r6, r7
 8003332:	4650      	mov	r0, sl
 8003334:	f000 fbfc 	bl	8003b30 <scalbn>
 8003338:	ec57 6b10 	vmov	r6, r7, d0
 800333c:	2200      	movs	r2, #0
 800333e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8003342:	ee10 0a10 	vmov	r0, s0
 8003346:	4639      	mov	r1, r7
 8003348:	f7fd f91a 	bl	8000580 <__aeabi_dmul>
 800334c:	ec41 0b10 	vmov	d0, r0, r1
 8003350:	f000 fb6e 	bl	8003a30 <floor>
 8003354:	4b7f      	ldr	r3, [pc, #508]	; (8003554 <__kernel_rem_pio2+0x334>)
 8003356:	ec51 0b10 	vmov	r0, r1, d0
 800335a:	2200      	movs	r2, #0
 800335c:	f7fd f910 	bl	8000580 <__aeabi_dmul>
 8003360:	4602      	mov	r2, r0
 8003362:	460b      	mov	r3, r1
 8003364:	4630      	mov	r0, r6
 8003366:	4639      	mov	r1, r7
 8003368:	f7fc ff52 	bl	8000210 <__aeabi_dsub>
 800336c:	460f      	mov	r7, r1
 800336e:	4606      	mov	r6, r0
 8003370:	f7fd fba0 	bl	8000ab4 <__aeabi_d2iz>
 8003374:	9007      	str	r0, [sp, #28]
 8003376:	f7fd f899 	bl	80004ac <__aeabi_i2d>
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	4630      	mov	r0, r6
 8003380:	4639      	mov	r1, r7
 8003382:	f7fc ff45 	bl	8000210 <__aeabi_dsub>
 8003386:	f1ba 0f00 	cmp.w	sl, #0
 800338a:	4606      	mov	r6, r0
 800338c:	460f      	mov	r7, r1
 800338e:	dd70      	ble.n	8003472 <__kernel_rem_pio2+0x252>
 8003390:	1e62      	subs	r2, r4, #1
 8003392:	ab0c      	add	r3, sp, #48	; 0x30
 8003394:	9d07      	ldr	r5, [sp, #28]
 8003396:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800339a:	f1ca 0118 	rsb	r1, sl, #24
 800339e:	fa40 f301 	asr.w	r3, r0, r1
 80033a2:	441d      	add	r5, r3
 80033a4:	408b      	lsls	r3, r1
 80033a6:	1ac0      	subs	r0, r0, r3
 80033a8:	ab0c      	add	r3, sp, #48	; 0x30
 80033aa:	9507      	str	r5, [sp, #28]
 80033ac:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80033b0:	f1ca 0317 	rsb	r3, sl, #23
 80033b4:	fa40 f303 	asr.w	r3, r0, r3
 80033b8:	9302      	str	r3, [sp, #8]
 80033ba:	9b02      	ldr	r3, [sp, #8]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	dd66      	ble.n	800348e <__kernel_rem_pio2+0x26e>
 80033c0:	9b07      	ldr	r3, [sp, #28]
 80033c2:	2200      	movs	r2, #0
 80033c4:	3301      	adds	r3, #1
 80033c6:	9307      	str	r3, [sp, #28]
 80033c8:	4615      	mov	r5, r2
 80033ca:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80033ce:	4294      	cmp	r4, r2
 80033d0:	f300 8099 	bgt.w	8003506 <__kernel_rem_pio2+0x2e6>
 80033d4:	f1ba 0f00 	cmp.w	sl, #0
 80033d8:	dd07      	ble.n	80033ea <__kernel_rem_pio2+0x1ca>
 80033da:	f1ba 0f01 	cmp.w	sl, #1
 80033de:	f000 80a5 	beq.w	800352c <__kernel_rem_pio2+0x30c>
 80033e2:	f1ba 0f02 	cmp.w	sl, #2
 80033e6:	f000 80c1 	beq.w	800356c <__kernel_rem_pio2+0x34c>
 80033ea:	9b02      	ldr	r3, [sp, #8]
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d14e      	bne.n	800348e <__kernel_rem_pio2+0x26e>
 80033f0:	4632      	mov	r2, r6
 80033f2:	463b      	mov	r3, r7
 80033f4:	4958      	ldr	r1, [pc, #352]	; (8003558 <__kernel_rem_pio2+0x338>)
 80033f6:	2000      	movs	r0, #0
 80033f8:	f7fc ff0a 	bl	8000210 <__aeabi_dsub>
 80033fc:	4606      	mov	r6, r0
 80033fe:	460f      	mov	r7, r1
 8003400:	2d00      	cmp	r5, #0
 8003402:	d044      	beq.n	800348e <__kernel_rem_pio2+0x26e>
 8003404:	4650      	mov	r0, sl
 8003406:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8003548 <__kernel_rem_pio2+0x328>
 800340a:	f000 fb91 	bl	8003b30 <scalbn>
 800340e:	4630      	mov	r0, r6
 8003410:	4639      	mov	r1, r7
 8003412:	ec53 2b10 	vmov	r2, r3, d0
 8003416:	f7fc fefb 	bl	8000210 <__aeabi_dsub>
 800341a:	4606      	mov	r6, r0
 800341c:	460f      	mov	r7, r1
 800341e:	e036      	b.n	800348e <__kernel_rem_pio2+0x26e>
 8003420:	4b4e      	ldr	r3, [pc, #312]	; (800355c <__kernel_rem_pio2+0x33c>)
 8003422:	2200      	movs	r2, #0
 8003424:	4630      	mov	r0, r6
 8003426:	4639      	mov	r1, r7
 8003428:	f7fd f8aa 	bl	8000580 <__aeabi_dmul>
 800342c:	f7fd fb42 	bl	8000ab4 <__aeabi_d2iz>
 8003430:	f7fd f83c 	bl	80004ac <__aeabi_i2d>
 8003434:	4b4a      	ldr	r3, [pc, #296]	; (8003560 <__kernel_rem_pio2+0x340>)
 8003436:	2200      	movs	r2, #0
 8003438:	4680      	mov	r8, r0
 800343a:	4689      	mov	r9, r1
 800343c:	f7fd f8a0 	bl	8000580 <__aeabi_dmul>
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4630      	mov	r0, r6
 8003446:	4639      	mov	r1, r7
 8003448:	f7fc fee2 	bl	8000210 <__aeabi_dsub>
 800344c:	f7fd fb32 	bl	8000ab4 <__aeabi_d2iz>
 8003450:	9b02      	ldr	r3, [sp, #8]
 8003452:	f843 0b04 	str.w	r0, [r3], #4
 8003456:	3d01      	subs	r5, #1
 8003458:	9302      	str	r3, [sp, #8]
 800345a:	ab70      	add	r3, sp, #448	; 0x1c0
 800345c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	4640      	mov	r0, r8
 8003466:	4649      	mov	r1, r9
 8003468:	f7fc fed4 	bl	8000214 <__adddf3>
 800346c:	4606      	mov	r6, r0
 800346e:	460f      	mov	r7, r1
 8003470:	e75b      	b.n	800332a <__kernel_rem_pio2+0x10a>
 8003472:	d105      	bne.n	8003480 <__kernel_rem_pio2+0x260>
 8003474:	1e63      	subs	r3, r4, #1
 8003476:	aa0c      	add	r2, sp, #48	; 0x30
 8003478:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800347c:	15c3      	asrs	r3, r0, #23
 800347e:	e79b      	b.n	80033b8 <__kernel_rem_pio2+0x198>
 8003480:	4b38      	ldr	r3, [pc, #224]	; (8003564 <__kernel_rem_pio2+0x344>)
 8003482:	2200      	movs	r2, #0
 8003484:	f7fd fb02 	bl	8000a8c <__aeabi_dcmpge>
 8003488:	2800      	cmp	r0, #0
 800348a:	d139      	bne.n	8003500 <__kernel_rem_pio2+0x2e0>
 800348c:	9002      	str	r0, [sp, #8]
 800348e:	2200      	movs	r2, #0
 8003490:	2300      	movs	r3, #0
 8003492:	4630      	mov	r0, r6
 8003494:	4639      	mov	r1, r7
 8003496:	f7fd fadb 	bl	8000a50 <__aeabi_dcmpeq>
 800349a:	2800      	cmp	r0, #0
 800349c:	f000 80b4 	beq.w	8003608 <__kernel_rem_pio2+0x3e8>
 80034a0:	f104 3bff 	add.w	fp, r4, #4294967295
 80034a4:	465b      	mov	r3, fp
 80034a6:	2200      	movs	r2, #0
 80034a8:	9904      	ldr	r1, [sp, #16]
 80034aa:	428b      	cmp	r3, r1
 80034ac:	da65      	bge.n	800357a <__kernel_rem_pio2+0x35a>
 80034ae:	2a00      	cmp	r2, #0
 80034b0:	d07b      	beq.n	80035aa <__kernel_rem_pio2+0x38a>
 80034b2:	ab0c      	add	r3, sp, #48	; 0x30
 80034b4:	f1aa 0a18 	sub.w	sl, sl, #24
 80034b8:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80a0 	beq.w	8003602 <__kernel_rem_pio2+0x3e2>
 80034c2:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8003548 <__kernel_rem_pio2+0x328>
 80034c6:	4650      	mov	r0, sl
 80034c8:	f000 fb32 	bl	8003b30 <scalbn>
 80034cc:	4f23      	ldr	r7, [pc, #140]	; (800355c <__kernel_rem_pio2+0x33c>)
 80034ce:	ec55 4b10 	vmov	r4, r5, d0
 80034d2:	46d8      	mov	r8, fp
 80034d4:	2600      	movs	r6, #0
 80034d6:	f1b8 0f00 	cmp.w	r8, #0
 80034da:	f280 80cf 	bge.w	800367c <__kernel_rem_pio2+0x45c>
 80034de:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8003540 <__kernel_rem_pio2+0x320>
 80034e2:	465f      	mov	r7, fp
 80034e4:	f04f 0800 	mov.w	r8, #0
 80034e8:	2f00      	cmp	r7, #0
 80034ea:	f2c0 80fd 	blt.w	80036e8 <__kernel_rem_pio2+0x4c8>
 80034ee:	ab70      	add	r3, sp, #448	; 0x1c0
 80034f0:	f8df a074 	ldr.w	sl, [pc, #116]	; 8003568 <__kernel_rem_pio2+0x348>
 80034f4:	ec55 4b18 	vmov	r4, r5, d8
 80034f8:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 80034fc:	2600      	movs	r6, #0
 80034fe:	e0e5      	b.n	80036cc <__kernel_rem_pio2+0x4ac>
 8003500:	2302      	movs	r3, #2
 8003502:	9302      	str	r3, [sp, #8]
 8003504:	e75c      	b.n	80033c0 <__kernel_rem_pio2+0x1a0>
 8003506:	f8db 3000 	ldr.w	r3, [fp]
 800350a:	b955      	cbnz	r5, 8003522 <__kernel_rem_pio2+0x302>
 800350c:	b123      	cbz	r3, 8003518 <__kernel_rem_pio2+0x2f8>
 800350e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8003512:	f8cb 3000 	str.w	r3, [fp]
 8003516:	2301      	movs	r3, #1
 8003518:	3201      	adds	r2, #1
 800351a:	f10b 0b04 	add.w	fp, fp, #4
 800351e:	461d      	mov	r5, r3
 8003520:	e755      	b.n	80033ce <__kernel_rem_pio2+0x1ae>
 8003522:	1acb      	subs	r3, r1, r3
 8003524:	f8cb 3000 	str.w	r3, [fp]
 8003528:	462b      	mov	r3, r5
 800352a:	e7f5      	b.n	8003518 <__kernel_rem_pio2+0x2f8>
 800352c:	1e62      	subs	r2, r4, #1
 800352e:	ab0c      	add	r3, sp, #48	; 0x30
 8003530:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003534:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003538:	a90c      	add	r1, sp, #48	; 0x30
 800353a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800353e:	e754      	b.n	80033ea <__kernel_rem_pio2+0x1ca>
	...
 800354c:	3ff00000 	.word	0x3ff00000
 8003550:	08003e38 	.word	0x08003e38
 8003554:	40200000 	.word	0x40200000
 8003558:	3ff00000 	.word	0x3ff00000
 800355c:	3e700000 	.word	0x3e700000
 8003560:	41700000 	.word	0x41700000
 8003564:	3fe00000 	.word	0x3fe00000
 8003568:	08003df8 	.word	0x08003df8
 800356c:	1e62      	subs	r2, r4, #1
 800356e:	ab0c      	add	r3, sp, #48	; 0x30
 8003570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003574:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003578:	e7de      	b.n	8003538 <__kernel_rem_pio2+0x318>
 800357a:	a90c      	add	r1, sp, #48	; 0x30
 800357c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003580:	3b01      	subs	r3, #1
 8003582:	430a      	orrs	r2, r1
 8003584:	e790      	b.n	80034a8 <__kernel_rem_pio2+0x288>
 8003586:	3301      	adds	r3, #1
 8003588:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800358c:	2900      	cmp	r1, #0
 800358e:	d0fa      	beq.n	8003586 <__kernel_rem_pio2+0x366>
 8003590:	9a08      	ldr	r2, [sp, #32]
 8003592:	18e3      	adds	r3, r4, r3
 8003594:	18a6      	adds	r6, r4, r2
 8003596:	aa20      	add	r2, sp, #128	; 0x80
 8003598:	1c65      	adds	r5, r4, #1
 800359a:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800359e:	9302      	str	r3, [sp, #8]
 80035a0:	9b02      	ldr	r3, [sp, #8]
 80035a2:	42ab      	cmp	r3, r5
 80035a4:	da04      	bge.n	80035b0 <__kernel_rem_pio2+0x390>
 80035a6:	461c      	mov	r4, r3
 80035a8:	e6b5      	b.n	8003316 <__kernel_rem_pio2+0xf6>
 80035aa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80035ac:	2301      	movs	r3, #1
 80035ae:	e7eb      	b.n	8003588 <__kernel_rem_pio2+0x368>
 80035b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80035b6:	f7fc ff79 	bl	80004ac <__aeabi_i2d>
 80035ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 80035be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80035c0:	46b3      	mov	fp, r6
 80035c2:	461c      	mov	r4, r3
 80035c4:	2700      	movs	r7, #0
 80035c6:	f04f 0800 	mov.w	r8, #0
 80035ca:	f04f 0900 	mov.w	r9, #0
 80035ce:	9b06      	ldr	r3, [sp, #24]
 80035d0:	429f      	cmp	r7, r3
 80035d2:	dd06      	ble.n	80035e2 <__kernel_rem_pio2+0x3c2>
 80035d4:	ab70      	add	r3, sp, #448	; 0x1c0
 80035d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80035da:	e9c3 8900 	strd	r8, r9, [r3]
 80035de:	3501      	adds	r5, #1
 80035e0:	e7de      	b.n	80035a0 <__kernel_rem_pio2+0x380>
 80035e2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80035e6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80035ea:	f7fc ffc9 	bl	8000580 <__aeabi_dmul>
 80035ee:	4602      	mov	r2, r0
 80035f0:	460b      	mov	r3, r1
 80035f2:	4640      	mov	r0, r8
 80035f4:	4649      	mov	r1, r9
 80035f6:	f7fc fe0d 	bl	8000214 <__adddf3>
 80035fa:	3701      	adds	r7, #1
 80035fc:	4680      	mov	r8, r0
 80035fe:	4689      	mov	r9, r1
 8003600:	e7e5      	b.n	80035ce <__kernel_rem_pio2+0x3ae>
 8003602:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003606:	e754      	b.n	80034b2 <__kernel_rem_pio2+0x292>
 8003608:	ec47 6b10 	vmov	d0, r6, r7
 800360c:	f1ca 0000 	rsb	r0, sl, #0
 8003610:	f000 fa8e 	bl	8003b30 <scalbn>
 8003614:	ec57 6b10 	vmov	r6, r7, d0
 8003618:	4b9f      	ldr	r3, [pc, #636]	; (8003898 <__kernel_rem_pio2+0x678>)
 800361a:	ee10 0a10 	vmov	r0, s0
 800361e:	2200      	movs	r2, #0
 8003620:	4639      	mov	r1, r7
 8003622:	f7fd fa33 	bl	8000a8c <__aeabi_dcmpge>
 8003626:	b300      	cbz	r0, 800366a <__kernel_rem_pio2+0x44a>
 8003628:	4b9c      	ldr	r3, [pc, #624]	; (800389c <__kernel_rem_pio2+0x67c>)
 800362a:	2200      	movs	r2, #0
 800362c:	4630      	mov	r0, r6
 800362e:	4639      	mov	r1, r7
 8003630:	f7fc ffa6 	bl	8000580 <__aeabi_dmul>
 8003634:	f7fd fa3e 	bl	8000ab4 <__aeabi_d2iz>
 8003638:	4605      	mov	r5, r0
 800363a:	f7fc ff37 	bl	80004ac <__aeabi_i2d>
 800363e:	4b96      	ldr	r3, [pc, #600]	; (8003898 <__kernel_rem_pio2+0x678>)
 8003640:	2200      	movs	r2, #0
 8003642:	f7fc ff9d 	bl	8000580 <__aeabi_dmul>
 8003646:	460b      	mov	r3, r1
 8003648:	4602      	mov	r2, r0
 800364a:	4639      	mov	r1, r7
 800364c:	4630      	mov	r0, r6
 800364e:	f7fc fddf 	bl	8000210 <__aeabi_dsub>
 8003652:	f7fd fa2f 	bl	8000ab4 <__aeabi_d2iz>
 8003656:	f104 0b01 	add.w	fp, r4, #1
 800365a:	ab0c      	add	r3, sp, #48	; 0x30
 800365c:	f10a 0a18 	add.w	sl, sl, #24
 8003660:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003664:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8003668:	e72b      	b.n	80034c2 <__kernel_rem_pio2+0x2a2>
 800366a:	4630      	mov	r0, r6
 800366c:	4639      	mov	r1, r7
 800366e:	f7fd fa21 	bl	8000ab4 <__aeabi_d2iz>
 8003672:	ab0c      	add	r3, sp, #48	; 0x30
 8003674:	46a3      	mov	fp, r4
 8003676:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800367a:	e722      	b.n	80034c2 <__kernel_rem_pio2+0x2a2>
 800367c:	ab70      	add	r3, sp, #448	; 0x1c0
 800367e:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 8003682:	ab0c      	add	r3, sp, #48	; 0x30
 8003684:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003688:	f7fc ff10 	bl	80004ac <__aeabi_i2d>
 800368c:	4622      	mov	r2, r4
 800368e:	462b      	mov	r3, r5
 8003690:	f7fc ff76 	bl	8000580 <__aeabi_dmul>
 8003694:	4632      	mov	r2, r6
 8003696:	e9c9 0100 	strd	r0, r1, [r9]
 800369a:	463b      	mov	r3, r7
 800369c:	4620      	mov	r0, r4
 800369e:	4629      	mov	r1, r5
 80036a0:	f7fc ff6e 	bl	8000580 <__aeabi_dmul>
 80036a4:	f108 38ff 	add.w	r8, r8, #4294967295
 80036a8:	4604      	mov	r4, r0
 80036aa:	460d      	mov	r5, r1
 80036ac:	e713      	b.n	80034d6 <__kernel_rem_pio2+0x2b6>
 80036ae:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80036b2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80036b6:	f7fc ff63 	bl	8000580 <__aeabi_dmul>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4620      	mov	r0, r4
 80036c0:	4629      	mov	r1, r5
 80036c2:	f7fc fda7 	bl	8000214 <__adddf3>
 80036c6:	3601      	adds	r6, #1
 80036c8:	4604      	mov	r4, r0
 80036ca:	460d      	mov	r5, r1
 80036cc:	9b04      	ldr	r3, [sp, #16]
 80036ce:	429e      	cmp	r6, r3
 80036d0:	dc01      	bgt.n	80036d6 <__kernel_rem_pio2+0x4b6>
 80036d2:	45b0      	cmp	r8, r6
 80036d4:	daeb      	bge.n	80036ae <__kernel_rem_pio2+0x48e>
 80036d6:	ab48      	add	r3, sp, #288	; 0x120
 80036d8:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80036dc:	e9c3 4500 	strd	r4, r5, [r3]
 80036e0:	3f01      	subs	r7, #1
 80036e2:	f108 0801 	add.w	r8, r8, #1
 80036e6:	e6ff      	b.n	80034e8 <__kernel_rem_pio2+0x2c8>
 80036e8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	dc0b      	bgt.n	8003706 <__kernel_rem_pio2+0x4e6>
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	dc6e      	bgt.n	80037d0 <__kernel_rem_pio2+0x5b0>
 80036f2:	d045      	beq.n	8003780 <__kernel_rem_pio2+0x560>
 80036f4:	9b07      	ldr	r3, [sp, #28]
 80036f6:	f003 0007 	and.w	r0, r3, #7
 80036fa:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80036fe:	ecbd 8b02 	vpop	{d8}
 8003702:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003706:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8003708:	2b03      	cmp	r3, #3
 800370a:	d1f3      	bne.n	80036f4 <__kernel_rem_pio2+0x4d4>
 800370c:	ab48      	add	r3, sp, #288	; 0x120
 800370e:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 8003712:	46d0      	mov	r8, sl
 8003714:	46d9      	mov	r9, fp
 8003716:	f1b9 0f00 	cmp.w	r9, #0
 800371a:	f1a8 0808 	sub.w	r8, r8, #8
 800371e:	dc64      	bgt.n	80037ea <__kernel_rem_pio2+0x5ca>
 8003720:	465c      	mov	r4, fp
 8003722:	2c01      	cmp	r4, #1
 8003724:	f1aa 0a08 	sub.w	sl, sl, #8
 8003728:	dc7e      	bgt.n	8003828 <__kernel_rem_pio2+0x608>
 800372a:	2000      	movs	r0, #0
 800372c:	2100      	movs	r1, #0
 800372e:	f1bb 0f01 	cmp.w	fp, #1
 8003732:	f300 8097 	bgt.w	8003864 <__kernel_rem_pio2+0x644>
 8003736:	9b02      	ldr	r3, [sp, #8]
 8003738:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800373c:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8003740:	2b00      	cmp	r3, #0
 8003742:	f040 8099 	bne.w	8003878 <__kernel_rem_pio2+0x658>
 8003746:	9b01      	ldr	r3, [sp, #4]
 8003748:	e9c3 5600 	strd	r5, r6, [r3]
 800374c:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8003750:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003754:	e7ce      	b.n	80036f4 <__kernel_rem_pio2+0x4d4>
 8003756:	ab48      	add	r3, sp, #288	; 0x120
 8003758:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800375c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003760:	f7fc fd58 	bl	8000214 <__adddf3>
 8003764:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003768:	f1bb 0f00 	cmp.w	fp, #0
 800376c:	daf3      	bge.n	8003756 <__kernel_rem_pio2+0x536>
 800376e:	9b02      	ldr	r3, [sp, #8]
 8003770:	b113      	cbz	r3, 8003778 <__kernel_rem_pio2+0x558>
 8003772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003776:	4619      	mov	r1, r3
 8003778:	9b01      	ldr	r3, [sp, #4]
 800377a:	e9c3 0100 	strd	r0, r1, [r3]
 800377e:	e7b9      	b.n	80036f4 <__kernel_rem_pio2+0x4d4>
 8003780:	2000      	movs	r0, #0
 8003782:	2100      	movs	r1, #0
 8003784:	e7f0      	b.n	8003768 <__kernel_rem_pio2+0x548>
 8003786:	ab48      	add	r3, sp, #288	; 0x120
 8003788:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f7fc fd40 	bl	8000214 <__adddf3>
 8003794:	3c01      	subs	r4, #1
 8003796:	2c00      	cmp	r4, #0
 8003798:	daf5      	bge.n	8003786 <__kernel_rem_pio2+0x566>
 800379a:	9b02      	ldr	r3, [sp, #8]
 800379c:	b1e3      	cbz	r3, 80037d8 <__kernel_rem_pio2+0x5b8>
 800379e:	4602      	mov	r2, r0
 80037a0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80037a4:	9c01      	ldr	r4, [sp, #4]
 80037a6:	e9c4 2300 	strd	r2, r3, [r4]
 80037aa:	4602      	mov	r2, r0
 80037ac:	460b      	mov	r3, r1
 80037ae:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80037b2:	f7fc fd2d 	bl	8000210 <__aeabi_dsub>
 80037b6:	ad4a      	add	r5, sp, #296	; 0x128
 80037b8:	2401      	movs	r4, #1
 80037ba:	45a3      	cmp	fp, r4
 80037bc:	da0f      	bge.n	80037de <__kernel_rem_pio2+0x5be>
 80037be:	9b02      	ldr	r3, [sp, #8]
 80037c0:	b113      	cbz	r3, 80037c8 <__kernel_rem_pio2+0x5a8>
 80037c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80037c6:	4619      	mov	r1, r3
 80037c8:	9b01      	ldr	r3, [sp, #4]
 80037ca:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80037ce:	e791      	b.n	80036f4 <__kernel_rem_pio2+0x4d4>
 80037d0:	465c      	mov	r4, fp
 80037d2:	2000      	movs	r0, #0
 80037d4:	2100      	movs	r1, #0
 80037d6:	e7de      	b.n	8003796 <__kernel_rem_pio2+0x576>
 80037d8:	4602      	mov	r2, r0
 80037da:	460b      	mov	r3, r1
 80037dc:	e7e2      	b.n	80037a4 <__kernel_rem_pio2+0x584>
 80037de:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80037e2:	f7fc fd17 	bl	8000214 <__adddf3>
 80037e6:	3401      	adds	r4, #1
 80037e8:	e7e7      	b.n	80037ba <__kernel_rem_pio2+0x59a>
 80037ea:	e9d8 4500 	ldrd	r4, r5, [r8]
 80037ee:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 80037f2:	4620      	mov	r0, r4
 80037f4:	4632      	mov	r2, r6
 80037f6:	463b      	mov	r3, r7
 80037f8:	4629      	mov	r1, r5
 80037fa:	f7fc fd0b 	bl	8000214 <__adddf3>
 80037fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4620      	mov	r0, r4
 8003808:	4629      	mov	r1, r5
 800380a:	f7fc fd01 	bl	8000210 <__aeabi_dsub>
 800380e:	4632      	mov	r2, r6
 8003810:	463b      	mov	r3, r7
 8003812:	f7fc fcff 	bl	8000214 <__adddf3>
 8003816:	ed9d 7b04 	vldr	d7, [sp, #16]
 800381a:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800381e:	ed88 7b00 	vstr	d7, [r8]
 8003822:	f109 39ff 	add.w	r9, r9, #4294967295
 8003826:	e776      	b.n	8003716 <__kernel_rem_pio2+0x4f6>
 8003828:	e9da 8900 	ldrd	r8, r9, [sl]
 800382c:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8003830:	4640      	mov	r0, r8
 8003832:	4632      	mov	r2, r6
 8003834:	463b      	mov	r3, r7
 8003836:	4649      	mov	r1, r9
 8003838:	f7fc fcec 	bl	8000214 <__adddf3>
 800383c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4640      	mov	r0, r8
 8003846:	4649      	mov	r1, r9
 8003848:	f7fc fce2 	bl	8000210 <__aeabi_dsub>
 800384c:	4632      	mov	r2, r6
 800384e:	463b      	mov	r3, r7
 8003850:	f7fc fce0 	bl	8000214 <__adddf3>
 8003854:	ed9d 7b04 	vldr	d7, [sp, #16]
 8003858:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800385c:	ed8a 7b00 	vstr	d7, [sl]
 8003860:	3c01      	subs	r4, #1
 8003862:	e75e      	b.n	8003722 <__kernel_rem_pio2+0x502>
 8003864:	ab48      	add	r3, sp, #288	; 0x120
 8003866:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800386a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800386e:	f7fc fcd1 	bl	8000214 <__adddf3>
 8003872:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003876:	e75a      	b.n	800372e <__kernel_rem_pio2+0x50e>
 8003878:	9b01      	ldr	r3, [sp, #4]
 800387a:	9a01      	ldr	r2, [sp, #4]
 800387c:	601d      	str	r5, [r3, #0]
 800387e:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8003882:	605c      	str	r4, [r3, #4]
 8003884:	609f      	str	r7, [r3, #8]
 8003886:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800388a:	60d3      	str	r3, [r2, #12]
 800388c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003890:	6110      	str	r0, [r2, #16]
 8003892:	6153      	str	r3, [r2, #20]
 8003894:	e72e      	b.n	80036f4 <__kernel_rem_pio2+0x4d4>
 8003896:	bf00      	nop
 8003898:	41700000 	.word	0x41700000
 800389c:	3e700000 	.word	0x3e700000

080038a0 <__kernel_sin>:
 80038a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038a4:	ed2d 8b04 	vpush	{d8-d9}
 80038a8:	eeb0 8a41 	vmov.f32	s16, s2
 80038ac:	eef0 8a61 	vmov.f32	s17, s3
 80038b0:	ec55 4b10 	vmov	r4, r5, d0
 80038b4:	b083      	sub	sp, #12
 80038b6:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80038ba:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80038be:	9001      	str	r0, [sp, #4]
 80038c0:	da06      	bge.n	80038d0 <__kernel_sin+0x30>
 80038c2:	ee10 0a10 	vmov	r0, s0
 80038c6:	4629      	mov	r1, r5
 80038c8:	f7fd f8f4 	bl	8000ab4 <__aeabi_d2iz>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d051      	beq.n	8003974 <__kernel_sin+0xd4>
 80038d0:	4622      	mov	r2, r4
 80038d2:	462b      	mov	r3, r5
 80038d4:	4620      	mov	r0, r4
 80038d6:	4629      	mov	r1, r5
 80038d8:	f7fc fe52 	bl	8000580 <__aeabi_dmul>
 80038dc:	4682      	mov	sl, r0
 80038de:	468b      	mov	fp, r1
 80038e0:	4602      	mov	r2, r0
 80038e2:	460b      	mov	r3, r1
 80038e4:	4620      	mov	r0, r4
 80038e6:	4629      	mov	r1, r5
 80038e8:	f7fc fe4a 	bl	8000580 <__aeabi_dmul>
 80038ec:	a341      	add	r3, pc, #260	; (adr r3, 80039f4 <__kernel_sin+0x154>)
 80038ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038f2:	4680      	mov	r8, r0
 80038f4:	4689      	mov	r9, r1
 80038f6:	4650      	mov	r0, sl
 80038f8:	4659      	mov	r1, fp
 80038fa:	f7fc fe41 	bl	8000580 <__aeabi_dmul>
 80038fe:	a33f      	add	r3, pc, #252	; (adr r3, 80039fc <__kernel_sin+0x15c>)
 8003900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003904:	f7fc fc84 	bl	8000210 <__aeabi_dsub>
 8003908:	4652      	mov	r2, sl
 800390a:	465b      	mov	r3, fp
 800390c:	f7fc fe38 	bl	8000580 <__aeabi_dmul>
 8003910:	a33c      	add	r3, pc, #240	; (adr r3, 8003a04 <__kernel_sin+0x164>)
 8003912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003916:	f7fc fc7d 	bl	8000214 <__adddf3>
 800391a:	4652      	mov	r2, sl
 800391c:	465b      	mov	r3, fp
 800391e:	f7fc fe2f 	bl	8000580 <__aeabi_dmul>
 8003922:	a33a      	add	r3, pc, #232	; (adr r3, 8003a0c <__kernel_sin+0x16c>)
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f7fc fc72 	bl	8000210 <__aeabi_dsub>
 800392c:	4652      	mov	r2, sl
 800392e:	465b      	mov	r3, fp
 8003930:	f7fc fe26 	bl	8000580 <__aeabi_dmul>
 8003934:	a337      	add	r3, pc, #220	; (adr r3, 8003a14 <__kernel_sin+0x174>)
 8003936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800393a:	f7fc fc6b 	bl	8000214 <__adddf3>
 800393e:	9b01      	ldr	r3, [sp, #4]
 8003940:	4606      	mov	r6, r0
 8003942:	460f      	mov	r7, r1
 8003944:	b9eb      	cbnz	r3, 8003982 <__kernel_sin+0xe2>
 8003946:	4602      	mov	r2, r0
 8003948:	460b      	mov	r3, r1
 800394a:	4650      	mov	r0, sl
 800394c:	4659      	mov	r1, fp
 800394e:	f7fc fe17 	bl	8000580 <__aeabi_dmul>
 8003952:	a325      	add	r3, pc, #148	; (adr r3, 80039e8 <__kernel_sin+0x148>)
 8003954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003958:	f7fc fc5a 	bl	8000210 <__aeabi_dsub>
 800395c:	4642      	mov	r2, r8
 800395e:	464b      	mov	r3, r9
 8003960:	f7fc fe0e 	bl	8000580 <__aeabi_dmul>
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4620      	mov	r0, r4
 800396a:	4629      	mov	r1, r5
 800396c:	f7fc fc52 	bl	8000214 <__adddf3>
 8003970:	4604      	mov	r4, r0
 8003972:	460d      	mov	r5, r1
 8003974:	ec45 4b10 	vmov	d0, r4, r5
 8003978:	b003      	add	sp, #12
 800397a:	ecbd 8b04 	vpop	{d8-d9}
 800397e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003982:	4b1b      	ldr	r3, [pc, #108]	; (80039f0 <__kernel_sin+0x150>)
 8003984:	ec51 0b18 	vmov	r0, r1, d8
 8003988:	2200      	movs	r2, #0
 800398a:	f7fc fdf9 	bl	8000580 <__aeabi_dmul>
 800398e:	4632      	mov	r2, r6
 8003990:	ec41 0b19 	vmov	d9, r0, r1
 8003994:	463b      	mov	r3, r7
 8003996:	4640      	mov	r0, r8
 8003998:	4649      	mov	r1, r9
 800399a:	f7fc fdf1 	bl	8000580 <__aeabi_dmul>
 800399e:	4602      	mov	r2, r0
 80039a0:	460b      	mov	r3, r1
 80039a2:	ec51 0b19 	vmov	r0, r1, d9
 80039a6:	f7fc fc33 	bl	8000210 <__aeabi_dsub>
 80039aa:	4652      	mov	r2, sl
 80039ac:	465b      	mov	r3, fp
 80039ae:	f7fc fde7 	bl	8000580 <__aeabi_dmul>
 80039b2:	ec53 2b18 	vmov	r2, r3, d8
 80039b6:	f7fc fc2b 	bl	8000210 <__aeabi_dsub>
 80039ba:	a30b      	add	r3, pc, #44	; (adr r3, 80039e8 <__kernel_sin+0x148>)
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	4606      	mov	r6, r0
 80039c2:	460f      	mov	r7, r1
 80039c4:	4640      	mov	r0, r8
 80039c6:	4649      	mov	r1, r9
 80039c8:	f7fc fdda 	bl	8000580 <__aeabi_dmul>
 80039cc:	4602      	mov	r2, r0
 80039ce:	460b      	mov	r3, r1
 80039d0:	4630      	mov	r0, r6
 80039d2:	4639      	mov	r1, r7
 80039d4:	f7fc fc1e 	bl	8000214 <__adddf3>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4620      	mov	r0, r4
 80039de:	4629      	mov	r1, r5
 80039e0:	f7fc fc16 	bl	8000210 <__aeabi_dsub>
 80039e4:	e7c4      	b.n	8003970 <__kernel_sin+0xd0>
 80039e6:	bf00      	nop
 80039e8:	55555549 	.word	0x55555549
 80039ec:	3fc55555 	.word	0x3fc55555
 80039f0:	3fe00000 	.word	0x3fe00000
 80039f4:	5acfd57c 	.word	0x5acfd57c
 80039f8:	3de5d93a 	.word	0x3de5d93a
 80039fc:	8a2b9ceb 	.word	0x8a2b9ceb
 8003a00:	3e5ae5e6 	.word	0x3e5ae5e6
 8003a04:	57b1fe7d 	.word	0x57b1fe7d
 8003a08:	3ec71de3 	.word	0x3ec71de3
 8003a0c:	19c161d5 	.word	0x19c161d5
 8003a10:	3f2a01a0 	.word	0x3f2a01a0
 8003a14:	1110f8a6 	.word	0x1110f8a6
 8003a18:	3f811111 	.word	0x3f811111

08003a1c <fabs>:
 8003a1c:	ec51 0b10 	vmov	r0, r1, d0
 8003a20:	ee10 2a10 	vmov	r2, s0
 8003a24:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003a28:	ec43 2b10 	vmov	d0, r2, r3
 8003a2c:	4770      	bx	lr
	...

08003a30 <floor>:
 8003a30:	ec51 0b10 	vmov	r0, r1, d0
 8003a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a38:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003a3c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8003a40:	2e13      	cmp	r6, #19
 8003a42:	ee10 5a10 	vmov	r5, s0
 8003a46:	ee10 8a10 	vmov	r8, s0
 8003a4a:	460c      	mov	r4, r1
 8003a4c:	dc32      	bgt.n	8003ab4 <floor+0x84>
 8003a4e:	2e00      	cmp	r6, #0
 8003a50:	da14      	bge.n	8003a7c <floor+0x4c>
 8003a52:	a333      	add	r3, pc, #204	; (adr r3, 8003b20 <floor+0xf0>)
 8003a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a58:	f7fc fbdc 	bl	8000214 <__adddf3>
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	2300      	movs	r3, #0
 8003a60:	f7fd f81e 	bl	8000aa0 <__aeabi_dcmpgt>
 8003a64:	b138      	cbz	r0, 8003a76 <floor+0x46>
 8003a66:	2c00      	cmp	r4, #0
 8003a68:	da57      	bge.n	8003b1a <floor+0xea>
 8003a6a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003a6e:	431d      	orrs	r5, r3
 8003a70:	d001      	beq.n	8003a76 <floor+0x46>
 8003a72:	4c2d      	ldr	r4, [pc, #180]	; (8003b28 <floor+0xf8>)
 8003a74:	2500      	movs	r5, #0
 8003a76:	4621      	mov	r1, r4
 8003a78:	4628      	mov	r0, r5
 8003a7a:	e025      	b.n	8003ac8 <floor+0x98>
 8003a7c:	4f2b      	ldr	r7, [pc, #172]	; (8003b2c <floor+0xfc>)
 8003a7e:	4137      	asrs	r7, r6
 8003a80:	ea01 0307 	and.w	r3, r1, r7
 8003a84:	4303      	orrs	r3, r0
 8003a86:	d01f      	beq.n	8003ac8 <floor+0x98>
 8003a88:	a325      	add	r3, pc, #148	; (adr r3, 8003b20 <floor+0xf0>)
 8003a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8e:	f7fc fbc1 	bl	8000214 <__adddf3>
 8003a92:	2200      	movs	r2, #0
 8003a94:	2300      	movs	r3, #0
 8003a96:	f7fd f803 	bl	8000aa0 <__aeabi_dcmpgt>
 8003a9a:	2800      	cmp	r0, #0
 8003a9c:	d0eb      	beq.n	8003a76 <floor+0x46>
 8003a9e:	2c00      	cmp	r4, #0
 8003aa0:	bfbe      	ittt	lt
 8003aa2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003aa6:	fa43 f606 	asrlt.w	r6, r3, r6
 8003aaa:	19a4      	addlt	r4, r4, r6
 8003aac:	ea24 0407 	bic.w	r4, r4, r7
 8003ab0:	2500      	movs	r5, #0
 8003ab2:	e7e0      	b.n	8003a76 <floor+0x46>
 8003ab4:	2e33      	cmp	r6, #51	; 0x33
 8003ab6:	dd0b      	ble.n	8003ad0 <floor+0xa0>
 8003ab8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003abc:	d104      	bne.n	8003ac8 <floor+0x98>
 8003abe:	ee10 2a10 	vmov	r2, s0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	f7fc fba6 	bl	8000214 <__adddf3>
 8003ac8:	ec41 0b10 	vmov	d0, r0, r1
 8003acc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ad0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8003ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8003ad8:	fa23 f707 	lsr.w	r7, r3, r7
 8003adc:	4207      	tst	r7, r0
 8003ade:	d0f3      	beq.n	8003ac8 <floor+0x98>
 8003ae0:	a30f      	add	r3, pc, #60	; (adr r3, 8003b20 <floor+0xf0>)
 8003ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ae6:	f7fc fb95 	bl	8000214 <__adddf3>
 8003aea:	2200      	movs	r2, #0
 8003aec:	2300      	movs	r3, #0
 8003aee:	f7fc ffd7 	bl	8000aa0 <__aeabi_dcmpgt>
 8003af2:	2800      	cmp	r0, #0
 8003af4:	d0bf      	beq.n	8003a76 <floor+0x46>
 8003af6:	2c00      	cmp	r4, #0
 8003af8:	da02      	bge.n	8003b00 <floor+0xd0>
 8003afa:	2e14      	cmp	r6, #20
 8003afc:	d103      	bne.n	8003b06 <floor+0xd6>
 8003afe:	3401      	adds	r4, #1
 8003b00:	ea25 0507 	bic.w	r5, r5, r7
 8003b04:	e7b7      	b.n	8003a76 <floor+0x46>
 8003b06:	2301      	movs	r3, #1
 8003b08:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8003b0c:	fa03 f606 	lsl.w	r6, r3, r6
 8003b10:	4435      	add	r5, r6
 8003b12:	4545      	cmp	r5, r8
 8003b14:	bf38      	it	cc
 8003b16:	18e4      	addcc	r4, r4, r3
 8003b18:	e7f2      	b.n	8003b00 <floor+0xd0>
 8003b1a:	2500      	movs	r5, #0
 8003b1c:	462c      	mov	r4, r5
 8003b1e:	e7aa      	b.n	8003a76 <floor+0x46>
 8003b20:	8800759c 	.word	0x8800759c
 8003b24:	7e37e43c 	.word	0x7e37e43c
 8003b28:	bff00000 	.word	0xbff00000
 8003b2c:	000fffff 	.word	0x000fffff

08003b30 <scalbn>:
 8003b30:	b570      	push	{r4, r5, r6, lr}
 8003b32:	ec55 4b10 	vmov	r4, r5, d0
 8003b36:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8003b3a:	4606      	mov	r6, r0
 8003b3c:	462b      	mov	r3, r5
 8003b3e:	b99a      	cbnz	r2, 8003b68 <scalbn+0x38>
 8003b40:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003b44:	4323      	orrs	r3, r4
 8003b46:	d036      	beq.n	8003bb6 <scalbn+0x86>
 8003b48:	4b39      	ldr	r3, [pc, #228]	; (8003c30 <scalbn+0x100>)
 8003b4a:	4629      	mov	r1, r5
 8003b4c:	ee10 0a10 	vmov	r0, s0
 8003b50:	2200      	movs	r2, #0
 8003b52:	f7fc fd15 	bl	8000580 <__aeabi_dmul>
 8003b56:	4b37      	ldr	r3, [pc, #220]	; (8003c34 <scalbn+0x104>)
 8003b58:	429e      	cmp	r6, r3
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	460d      	mov	r5, r1
 8003b5e:	da10      	bge.n	8003b82 <scalbn+0x52>
 8003b60:	a32b      	add	r3, pc, #172	; (adr r3, 8003c10 <scalbn+0xe0>)
 8003b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b66:	e03a      	b.n	8003bde <scalbn+0xae>
 8003b68:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003b6c:	428a      	cmp	r2, r1
 8003b6e:	d10c      	bne.n	8003b8a <scalbn+0x5a>
 8003b70:	ee10 2a10 	vmov	r2, s0
 8003b74:	4620      	mov	r0, r4
 8003b76:	4629      	mov	r1, r5
 8003b78:	f7fc fb4c 	bl	8000214 <__adddf3>
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	460d      	mov	r5, r1
 8003b80:	e019      	b.n	8003bb6 <scalbn+0x86>
 8003b82:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8003b86:	460b      	mov	r3, r1
 8003b88:	3a36      	subs	r2, #54	; 0x36
 8003b8a:	4432      	add	r2, r6
 8003b8c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003b90:	428a      	cmp	r2, r1
 8003b92:	dd08      	ble.n	8003ba6 <scalbn+0x76>
 8003b94:	2d00      	cmp	r5, #0
 8003b96:	a120      	add	r1, pc, #128	; (adr r1, 8003c18 <scalbn+0xe8>)
 8003b98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003b9c:	da1c      	bge.n	8003bd8 <scalbn+0xa8>
 8003b9e:	a120      	add	r1, pc, #128	; (adr r1, 8003c20 <scalbn+0xf0>)
 8003ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ba4:	e018      	b.n	8003bd8 <scalbn+0xa8>
 8003ba6:	2a00      	cmp	r2, #0
 8003ba8:	dd08      	ble.n	8003bbc <scalbn+0x8c>
 8003baa:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003bae:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003bb2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8003bb6:	ec45 4b10 	vmov	d0, r4, r5
 8003bba:	bd70      	pop	{r4, r5, r6, pc}
 8003bbc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8003bc0:	da19      	bge.n	8003bf6 <scalbn+0xc6>
 8003bc2:	f24c 3350 	movw	r3, #50000	; 0xc350
 8003bc6:	429e      	cmp	r6, r3
 8003bc8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8003bcc:	dd0a      	ble.n	8003be4 <scalbn+0xb4>
 8003bce:	a112      	add	r1, pc, #72	; (adr r1, 8003c18 <scalbn+0xe8>)
 8003bd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e2      	bne.n	8003b9e <scalbn+0x6e>
 8003bd8:	a30f      	add	r3, pc, #60	; (adr r3, 8003c18 <scalbn+0xe8>)
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f7fc fccf 	bl	8000580 <__aeabi_dmul>
 8003be2:	e7cb      	b.n	8003b7c <scalbn+0x4c>
 8003be4:	a10a      	add	r1, pc, #40	; (adr r1, 8003c10 <scalbn+0xe0>)
 8003be6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0b8      	beq.n	8003b60 <scalbn+0x30>
 8003bee:	a10e      	add	r1, pc, #56	; (adr r1, 8003c28 <scalbn+0xf8>)
 8003bf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003bf4:	e7b4      	b.n	8003b60 <scalbn+0x30>
 8003bf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003bfa:	3236      	adds	r2, #54	; 0x36
 8003bfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003c00:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8003c04:	4620      	mov	r0, r4
 8003c06:	4b0c      	ldr	r3, [pc, #48]	; (8003c38 <scalbn+0x108>)
 8003c08:	2200      	movs	r2, #0
 8003c0a:	e7e8      	b.n	8003bde <scalbn+0xae>
 8003c0c:	f3af 8000 	nop.w
 8003c10:	c2f8f359 	.word	0xc2f8f359
 8003c14:	01a56e1f 	.word	0x01a56e1f
 8003c18:	8800759c 	.word	0x8800759c
 8003c1c:	7e37e43c 	.word	0x7e37e43c
 8003c20:	8800759c 	.word	0x8800759c
 8003c24:	fe37e43c 	.word	0xfe37e43c
 8003c28:	c2f8f359 	.word	0xc2f8f359
 8003c2c:	81a56e1f 	.word	0x81a56e1f
 8003c30:	43500000 	.word	0x43500000
 8003c34:	ffff3cb0 	.word	0xffff3cb0
 8003c38:	3c900000 	.word	0x3c900000

08003c3c <_init>:
 8003c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3e:	bf00      	nop
 8003c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c42:	bc08      	pop	{r3}
 8003c44:	469e      	mov	lr, r3
 8003c46:	4770      	bx	lr

08003c48 <_fini>:
 8003c48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c4a:	bf00      	nop
 8003c4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c4e:	bc08      	pop	{r3}
 8003c50:	469e      	mov	lr, r3
 8003c52:	4770      	bx	lr
