 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 05:46:44 2022
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_edge_bit_counter/bit_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/bit_cnt_reg[2]/CK (SDFFRX1M)         0.00       0.00 r
  U_edge_bit_counter/bit_cnt_reg[2]/Q (SDFFRX1M)          0.65       0.65 r
  U_edge_bit_counter/bit_cnt_reg[3]/SI (SDFFRX1M)         0.00       0.65 r
  data arrival time                                                  0.65

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/bit_cnt_reg[3]/CK (SDFFRX1M)         0.00       0.05 r
  library hold time                                      -0.25      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: U_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_parity_check/par_err_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[3]/CK (SDFFRX2M)        0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[3]/QN (SDFFRX2M)        0.55       0.55 f
  U_edge_bit_counter/test_so (edge_bit_counter_test_1)
                                                          0.00       0.55 f
  U_parity_check/test_si (parity_check_test_1)            0.00       0.55 f
  U_parity_check/par_err_reg/SI (SDFFRX1M)                0.00       0.55 f
  data arrival time                                                  0.55

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_parity_check/par_err_reg/CK (SDFFRX1M)                0.00       0.05 r
  library hold time                                      -0.38      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U_data_sampling/samp1_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp2_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp1_reg/CK (SDFFQX2M)                 0.00       0.00 r
  U_data_sampling/samp1_reg/Q (SDFFQX2M)                  0.97       0.97 r
  U_data_sampling/samp2_reg/SI (SDFFQX2M)                 0.00       0.97 r
  data arrival time                                                  0.97

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp2_reg/CK (SDFFQX2M)                 0.00       0.05 r
  library hold time                                      -0.26      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U_data_sampling/samp2_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp3_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp2_reg/CK (SDFFQX2M)                 0.00       0.00 r
  U_data_sampling/samp2_reg/Q (SDFFQX2M)                  0.97       0.97 r
  U_data_sampling/samp3_reg/SI (SDFFQX1M)                 0.00       0.97 r
  data arrival time                                                  0.97

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp3_reg/CK (SDFFQX1M)                 0.00       0.05 r
  library hold time                                      -0.26      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: U_edge_bit_counter/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/edge_cnt_reg[3]/CK (SDFFRX2M)        0.00       0.00 r
  U_edge_bit_counter/edge_cnt_reg[3]/QN (SDFFRX2M)        0.55       0.55 f
  U_edge_bit_counter/U58/Y (OAI32X2M)                     0.52       1.07 r
  U_edge_bit_counter/edge_cnt_reg[3]/D (SDFFRX2M)         0.00       1.07 r
  data arrival time                                                  1.07

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/edge_cnt_reg[3]/CK (SDFFRX2M)        0.00       0.05 r
  library hold time                                      -0.23      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.24


  Startpoint: U_edge_bit_counter/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_edge_bit_counter/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_edge_bit_counter/bit_cnt_reg[0]/CK (SDFFRX2M)         0.00       0.00 r
  U_edge_bit_counter/bit_cnt_reg[0]/QN (SDFFRX2M)         0.57       0.57 f
  U_edge_bit_counter/U49/Y (OAI32X2M)                     0.53       1.10 r
  U_edge_bit_counter/bit_cnt_reg[0]/D (SDFFRX2M)          0.00       1.10 r
  data arrival time                                                  1.10

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_edge_bit_counter/bit_cnt_reg[0]/CK (SDFFRX2M)         0.00       0.05 r
  library hold time                                      -0.23      -0.18
  data required time                                                -0.18
  --------------------------------------------------------------------------
  data required time                                                -0.18
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: U_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/sampled_bit_reg/CK (SDFFRX1M)           0.00       0.00 r
  U_data_sampling/sampled_bit_reg/QN (SDFFRX1M)           0.56       0.56 r
  U_data_sampling/U7/Y (INVX4M)                           0.41       0.97 f
  U_data_sampling/sampled_bit (data_sampling_test_1)      0.00       0.97 f
  U_deserializer/sampled_bit (deserializer_test_1)        0.00       0.97 f
  U_deserializer/P_DATA_reg[0]/SI (SDFFRX1M)              0.00       0.97 f
  data arrival time                                                  0.97

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_deserializer/P_DATA_reg[0]/CK (SDFFRX1M)              0.00       0.05 r
  library hold time                                      -0.37      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: U_parity_check/par_err_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_strt_check/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_parity_check/par_err_reg/CK (SDFFRX1M)                0.00       0.00 r
  U_parity_check/par_err_reg/QN (SDFFRX1M)                0.54       0.54 r
  U_parity_check/U4/Y (INVX2M)                            0.49       1.03 f
  U_parity_check/par_err (parity_check_test_1)            0.00       1.03 f
  U_strt_check/test_si (strt_check_test_1)                0.00       1.03 f
  U_strt_check/strt_glitch_reg/SI (SDFFRX1M)              0.00       1.03 f
  data arrival time                                                  1.03

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_strt_check/strt_glitch_reg/CK (SDFFRX1M)              0.00       0.05 r
  library hold time                                      -0.40      -0.35
  data required time                                                -0.35
  --------------------------------------------------------------------------
  data required time                                                -0.35
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: U_data_sampling/samp2_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp2_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp2_reg/CK (SDFFQX2M)                 0.00       0.00 r
  U_data_sampling/samp2_reg/Q (SDFFQX2M)                  0.74       0.74 f
  U_data_sampling/U23/Y (AO2B2X2M)                        0.45       1.19 f
  U_data_sampling/samp2_reg/D (SDFFQX2M)                  0.00       1.19 f
  data arrival time                                                  1.19

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp2_reg/CK (SDFFQX2M)                 0.00       0.05 r
  library hold time                                      -0.25      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: U_data_sampling/samp1_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: U_data_sampling/samp1_reg
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  UART_RX            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_data_sampling/samp1_reg/CK (SDFFQX2M)                 0.00       0.00 r
  U_data_sampling/samp1_reg/Q (SDFFQX2M)                  0.74       0.74 f
  U_data_sampling/U21/Y (OAI2BB2X1M)                      0.57       1.31 f
  U_data_sampling/samp1_reg/D (SDFFQX2M)                  0.00       1.31 f
  data arrival time                                                  1.31

  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.05       0.05
  U_data_sampling/samp1_reg/CK (SDFFQX2M)                 0.00       0.05 r
  library hold time                                      -0.29      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


1
