$date
	Thu Jun 20 13:38:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec2_tb $end
$var wire 4 ! o_out_dataflow [3:0] $end
$var wire 4 " o_out_behavior [3:0] $end
$var reg 1 # i_en $end
$var reg 2 $ i_in [1:0] $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$scope module u_dec2_behavior $end
$var wire 1 # i_en $end
$var wire 2 ' i_in [1:0] $end
$var reg 4 ( o_out [3:0] $end
$upscope $end
$scope module u_dec2_dataflow $end
$var wire 1 # i_en $end
$var wire 2 ) i_in [1:0] $end
$var wire 4 * o_out [3:0] $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b10 )
b0 (
b10 '
b0 &
b10111000101111011101100110001101100100001011110110010001100101011000110011001000101110011101100110001101100100 %
b10 $
0#
b0 "
b0 !
$end
#10000
b1 $
b1 '
b1 )
b1 &
#20000
b0 $
b0 '
b0 )
b10 &
#30000
b1 !
b1 *
b1 "
b1 (
1#
b11 &
#40000
b0 !
b0 *
b0 "
b0 (
b10 $
b10 '
b10 )
0#
b100 &
#50000
b11 $
b11 '
b11 )
b101 &
#60000
b1 !
b1 *
b1 "
b1 (
b0 $
b0 '
b0 )
1#
b110 &
#70000
b0 !
b0 *
b0 "
b0 (
0#
b111 &
#80000
b10 $
b10 '
b10 )
b1000 &
#90000
b1001 &
#100000
b100 !
b100 *
b100 "
b100 (
1#
b1010 &
#110000
b0 !
b0 *
b0 "
b0 (
0#
b1011 &
#120000
b1000 !
b1000 *
b1000 "
b1000 (
b11 $
b11 '
b11 )
1#
b1100 &
#130000
b0 !
b0 *
b0 "
b0 (
0#
b1101 &
#140000
b1000 !
b1000 *
b1000 "
b1000 (
1#
b1110 &
#150000
b10 "
b10 (
b10 !
b10 *
b1 $
b1 '
b1 )
b1111 &
#160000
b10000 &
#170000
b0 !
b0 *
b0 "
b0 (
0#
b10001 &
#180000
b1000 !
b1000 *
b1000 "
b1000 (
b11 $
b11 '
b11 )
1#
b10010 &
#190000
b1 "
b1 (
b1 !
b1 *
b0 $
b0 '
b0 )
b10011 &
#200000
b10100 &
