<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="cycloneIII_embedded_evaluation_kit_standard">
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_6472.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component" CBX_FILE_NAME="altpll_ruk3.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_m6i1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" CBX_FILE_NAME="altsyncram_7ch1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_n802.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_1tf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_dqc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux" CBX_FILE_NAME="mux_dqc.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter" CBX_FILE_NAME="cntr_74i.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_3id1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter" CBX_FILE_NAME="cntr_adi.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_2of1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo" CBX_FILE_NAME="scfifo_jve1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter" CBX_FILE_NAME="cntr_m0j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" CBX_FILE_NAME="mult_add_dfr2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_b4g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" CBX_FILE_NAME="mult_add_ffr2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare" CBX_FILE_NAME="cmpr_vdg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component" CBX_FILE_NAME="altpll_1dq2.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" CBX_FILE_NAME="dcfifo_u1g1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" CBX_FILE_NAME="ddio_bidir_gve.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo" CBX_FILE_NAME="scfifo_37o.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_lif1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_26f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler" CBX_FILE_NAME="cntr_93h.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" CBX_FILE_NAME="ddio_bidir_cmg.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi" CBX_FILE_NAME="ddio_in_0fd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo" CBX_FILE_NAME="dcfifo_aj31.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_36f1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component" CBX_FILE_NAME="mult_gpq.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter" CBX_FILE_NAME="cntr_72j.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_1jd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_uff1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" CBX_FILE_NAME="altsyncram_i2d1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" CBX_FILE_NAME="dcfifo_kuf1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin" CBX_FILE_NAME="ddio_out_egd.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_p9f.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr" CBX_FILE_NAME="cntr_p9f.tdf"/>
	</PROJECT>
</LOG_ROOT>
