// Seed: 971729462
module module_0;
  assign id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3,
    input logic id_4,
    output tri id_5,
    input supply1 id_6,
    output logic id_7,
    input supply1 id_8,
    output wand id_9
);
  always @(id_2) begin
    id_7 <= id_4;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
