<strong>verilog-auto-inout-param</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-auto-inout-param)</br>
</br>
Expand AUTOINOUTPARAM statements, as part of M-x verilog-auto.</br>
Take input/output/inout statements from the specified module and insert</br>
into the current module.  This is useful for making null templates and</br>
shell modules which need to have identical I/O with another module.</br>
Any I/O which are already defined in this module will not be redefined.</br>
For the complement of this function, see `verilog-auto-inout-comp',</br>
and to make monitors with all inputs, see `verilog-auto-inout-in'.</br>
</br>
Limitations:</br>
  If placed inside the parenthesis of a module declaration, it creates</br>
  Verilog 2001 style, else uses Verilog 1995 style.</br>
</br>
  Module names must be resolvable to filenames.  See `verilog-auto-inst'.</br>
</br>
  Parameters are inserted in the same order as in the original module.</br>
</br>
  Parameters do not have values, which is SystemVerilog 2009 syntax.</br>
</br>
An example:</br>
</br>
	module ExampShell ();</br>
	   /*AUTOINOUTPARAM("ExampMain")*/</br>
	endmodule</br>
</br>
	module ExampMain ();</br>
          parameter PARAM = 22;</br>
        endmodule</br>
</br>
Typing M-x verilog-auto will make this into:</br>
</br>
	module ExampShell (/*AUTOARG*/i,o,io);</br>
	   /*AUTOINOUTPARAM("ExampMain")*/</br>
           // Beginning of automatic parameters (from specific module)</br>
           parameter PARAM;</br>
	   // End of automatics</br>
	endmodule</br>
</br>
You may also provide an optional regular expression, in which case only</br>
parameters matching the regular expression will be included.  For example the</br>
same expansion will result from only extracting parameters starting with i:</br>
</br>
	   /*AUTOINOUTPARAM("ExampMain","^i")*/