// Seed: 1954067312
module module_0 (
    input wire id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4
);
  logic id_5;
  logic id_6;
  assign id_6 = 1 - id_0[1];
endmodule
