                                                          Log file                                                       

Generated by MIG MIG Version 4.0
Coregen 14.7 - Build Number P_INT.20190328 on Wed Feb 8 15:45:00 2023


Creating the directory 
/home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design
Created the SDC file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/par/example_top.xdc Successfully
Copied the Traffic Gen Files Successfully
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/../docs/phy_only_support_readme.txt Successfully
 ..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/par/readme.txt Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/ddr3_model.sv Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/ddr3_model_parameters.vh Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/xsim_files.prj Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/xsim_options.tcl Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/xsim_run.sh Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/readme.txt Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/sim.do Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/sim_tb_top.v Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/ies_run.sh Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/vcs_run.sh Successfully
..Successful
Created the file - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/wiredly.v Successfully
..Successful
Created the Top Level File - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/rtl/example_top_temp.v
Created the Top Level File - /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/sim/sim_tb_top.v
The design output files are located in /home/zhichao/Downloads/GRLIB/grlib-leon5-genesys2/grlib-gpl-2022.4-b4280/designs/leon5-xilinx-kc705/vivado/_tmp/mig/example_design/rtl and ..example_design/par for rtl & ucf files respectively.
