// Seed: 545889010
module module_0 ();
  always $display(1);
  assign id_1 = ~id_1;
  assign id_1 = id_1;
  initial id_1 <= id_1 == 1;
  reg id_2, id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_1;
  module_0();
endmodule
module module_2 (
    input wire id_0,
    input supply0 id_1,
    output tri1 id_2
);
  specify
    (id_4 => id_5) = 1;
  endspecify module_0();
endmodule
