ARM GAS  /tmp/ccDedcGl.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "../../CM7//Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB147:
   1:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /**
   3:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   *
  10:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   *
  13:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   *
  17:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   */
  19:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  21:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  25:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  27:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  30:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccDedcGl.s 			page 2


  32:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  35:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  37:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  40:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  42:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  45:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  47:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  50:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  52:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  55:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  57:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  59:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /**
  61:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  62:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   */
  63:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  64:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 64 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  65:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  66:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  68:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  70:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39              		.loc 1 70 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 70 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
ARM GAS  /tmp/ccDedcGl.s 			page 3


  46 0014 03F00203 		and	r3, r3, #2
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 70 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 70 3 view .LVU6
  71:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  72:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  73:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  74:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  76:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 77 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE147:
  65              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_SPI_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_SPI_MspInit:
  73              	.LVL0:
  74              	.LFB148:
  78:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  79:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /**
  80:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @brief SPI MSP Initialization
  81:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
  82:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @param hspi: SPI handle pointer
  83:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
  84:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   */
  85:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
  86:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 86 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 232
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 86 1 is_stmt 0 view .LVU9
  80 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 20
  83              		.cfi_offset 4, -20
  84              		.cfi_offset 5, -16
  85              		.cfi_offset 6, -12
  86              		.cfi_offset 7, -8
  87              		.cfi_offset 14, -4
  88 0002 BBB0     		sub	sp, sp, #236
ARM GAS  /tmp/ccDedcGl.s 			page 4


  89              	.LCFI3:
  90              		.cfi_def_cfa_offset 256
  91 0004 0446     		mov	r4, r0
  87:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 87 3 is_stmt 1 view .LVU10
  93              		.loc 1 87 20 is_stmt 0 view .LVU11
  94 0006 0021     		movs	r1, #0
  95 0008 3591     		str	r1, [sp, #212]
  96 000a 3691     		str	r1, [sp, #216]
  97 000c 3791     		str	r1, [sp, #220]
  98 000e 3891     		str	r1, [sp, #224]
  99 0010 3991     		str	r1, [sp, #228]
  88:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 100              		.loc 1 88 3 is_stmt 1 view .LVU12
 101              		.loc 1 88 28 is_stmt 0 view .LVU13
 102 0012 C022     		movs	r2, #192
 103 0014 04A8     		add	r0, sp, #16
 104              	.LVL1:
 105              		.loc 1 88 28 view .LVU14
 106 0016 FFF7FEFF 		bl	memset
 107              	.LVL2:
  89:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 108              		.loc 1 89 3 is_stmt 1 view .LVU15
 109              		.loc 1 89 10 is_stmt 0 view .LVU16
 110 001a 2268     		ldr	r2, [r4]
 111              		.loc 1 89 5 view .LVU17
 112 001c 274B     		ldr	r3, .L11
 113 001e 9A42     		cmp	r2, r3
 114 0020 01D0     		beq	.L9
 115              	.LVL3:
 116              	.L5:
  90:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   {
  91:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
  92:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  93:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
  94:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
  95:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  96:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   */
  97:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
  98:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
  99:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 100:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     {
 101:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 102:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     }
 103:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 104:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 106:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 109:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 110:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 111:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 112:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 113:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     */
 114:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 115:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccDedcGl.s 			page 5


 116:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 117:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 118:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 119:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 120:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 121:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 122:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 125:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 126:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 127:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 128:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 129:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 130:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 131:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 132:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   }
 133:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 134:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** }
 117              		.loc 1 134 1 view .LVU18
 118 0022 3BB0     		add	sp, sp, #236
 119              	.LCFI4:
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 20
 122              		@ sp needed
 123 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 124              	.LVL4:
 125              	.L9:
 126              	.LCFI5:
 127              		.cfi_restore_state
  97:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 128              		.loc 1 97 5 is_stmt 1 view .LVU19
  97:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 129              		.loc 1 97 46 is_stmt 0 view .LVU20
 130 0026 4FF48052 		mov	r2, #4096
 131 002a 0023     		movs	r3, #0
 132 002c CDE90423 		strd	r2, [sp, #16]
  98:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 133              		.loc 1 98 5 is_stmt 1 view .LVU21
  99:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     {
 134              		.loc 1 99 5 view .LVU22
  99:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     {
 135              		.loc 1 99 9 is_stmt 0 view .LVU23
 136 0030 04A8     		add	r0, sp, #16
 137 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 138              	.LVL5:
  99:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     {
 139              		.loc 1 99 8 discriminator 1 view .LVU24
 140 0036 0028     		cmp	r0, #0
 141 0038 3DD1     		bne	.L10
 142              	.L7:
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 143              		.loc 1 105 5 is_stmt 1 view .LVU25
 144              	.LBB3:
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 145              		.loc 1 105 5 view .LVU26
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /tmp/ccDedcGl.s 			page 6


 146              		.loc 1 105 5 view .LVU27
 147 003a 214B     		ldr	r3, .L11+4
 148 003c D3F8F020 		ldr	r2, [r3, #240]
 149 0040 42F48052 		orr	r2, r2, #4096
 150 0044 C3F8F020 		str	r2, [r3, #240]
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 151              		.loc 1 105 5 view .LVU28
 152 0048 D3F8F020 		ldr	r2, [r3, #240]
 153 004c 02F48052 		and	r2, r2, #4096
 154 0050 0192     		str	r2, [sp, #4]
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 155              		.loc 1 105 5 view .LVU29
 156 0052 019A     		ldr	r2, [sp, #4]
 157              	.LBE3:
 105:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 158              		.loc 1 105 5 view .LVU30
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 107 5 view .LVU31
 160              	.LBB4:
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161              		.loc 1 107 5 view .LVU32
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 162              		.loc 1 107 5 view .LVU33
 163 0054 D3F8E020 		ldr	r2, [r3, #224]
 164 0058 42F00102 		orr	r2, r2, #1
 165 005c C3F8E020 		str	r2, [r3, #224]
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 107 5 view .LVU34
 167 0060 D3F8E020 		ldr	r2, [r3, #224]
 168 0064 02F00102 		and	r2, r2, #1
 169 0068 0292     		str	r2, [sp, #8]
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 107 5 view .LVU35
 171 006a 029A     		ldr	r2, [sp, #8]
 172              	.LBE4:
 107:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 173              		.loc 1 107 5 view .LVU36
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 174              		.loc 1 108 5 view .LVU37
 175              	.LBB5:
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 176              		.loc 1 108 5 view .LVU38
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 177              		.loc 1 108 5 view .LVU39
 178 006c D3F8E020 		ldr	r2, [r3, #224]
 179 0070 42F00202 		orr	r2, r2, #2
 180 0074 C3F8E020 		str	r2, [r3, #224]
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 181              		.loc 1 108 5 view .LVU40
 182 0078 D3F8E030 		ldr	r3, [r3, #224]
 183 007c 03F00203 		and	r3, r3, #2
 184 0080 0393     		str	r3, [sp, #12]
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 185              		.loc 1 108 5 view .LVU41
 186 0082 039B     		ldr	r3, [sp, #12]
 187              	.LBE5:
 108:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
ARM GAS  /tmp/ccDedcGl.s 			page 7


 188              		.loc 1 108 5 view .LVU42
 114:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 114 5 view .LVU43
 114:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 190              		.loc 1 114 25 is_stmt 0 view .LVU44
 191 0084 6023     		movs	r3, #96
 192 0086 3593     		str	r3, [sp, #212]
 115:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 115 5 is_stmt 1 view .LVU45
 115:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 194              		.loc 1 115 26 is_stmt 0 view .LVU46
 195 0088 0227     		movs	r7, #2
 196 008a 3697     		str	r7, [sp, #216]
 116:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 197              		.loc 1 116 5 is_stmt 1 view .LVU47
 116:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198              		.loc 1 116 26 is_stmt 0 view .LVU48
 199 008c 0024     		movs	r4, #0
 200              	.LVL6:
 116:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 116 26 view .LVU49
 202 008e 3794     		str	r4, [sp, #220]
 117:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 203              		.loc 1 117 5 is_stmt 1 view .LVU50
 117:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 204              		.loc 1 117 27 is_stmt 0 view .LVU51
 205 0090 3894     		str	r4, [sp, #224]
 118:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 206              		.loc 1 118 5 is_stmt 1 view .LVU52
 118:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 207              		.loc 1 118 31 is_stmt 0 view .LVU53
 208 0092 0526     		movs	r6, #5
 209 0094 3996     		str	r6, [sp, #228]
 119:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 210              		.loc 1 119 5 is_stmt 1 view .LVU54
 211 0096 35AD     		add	r5, sp, #212
 212 0098 2946     		mov	r1, r5
 213 009a 0A48     		ldr	r0, .L11+8
 214 009c FFF7FEFF 		bl	HAL_GPIO_Init
 215              	.LVL7:
 121:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 121 5 view .LVU55
 121:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 217              		.loc 1 121 25 is_stmt 0 view .LVU56
 218 00a0 2023     		movs	r3, #32
 219 00a2 3593     		str	r3, [sp, #212]
 122:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 122 5 is_stmt 1 view .LVU57
 122:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 122 26 is_stmt 0 view .LVU58
 222 00a4 3697     		str	r7, [sp, #216]
 123:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 123 5 is_stmt 1 view .LVU59
 123:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 123 26 is_stmt 0 view .LVU60
 225 00a6 3794     		str	r4, [sp, #220]
 124:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
ARM GAS  /tmp/ccDedcGl.s 			page 8


 226              		.loc 1 124 5 is_stmt 1 view .LVU61
 124:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 227              		.loc 1 124 27 is_stmt 0 view .LVU62
 228 00a8 3894     		str	r4, [sp, #224]
 125:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 229              		.loc 1 125 5 is_stmt 1 view .LVU63
 125:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 230              		.loc 1 125 31 is_stmt 0 view .LVU64
 231 00aa 3996     		str	r6, [sp, #228]
 126:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 232              		.loc 1 126 5 is_stmt 1 view .LVU65
 233 00ac 2946     		mov	r1, r5
 234 00ae 0648     		ldr	r0, .L11+12
 235 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 236              	.LVL8:
 237              		.loc 1 134 1 is_stmt 0 view .LVU66
 238 00b4 B5E7     		b	.L5
 239              	.LVL9:
 240              	.L10:
 101:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     }
 241              		.loc 1 101 7 is_stmt 1 view .LVU67
 242 00b6 FFF7FEFF 		bl	Error_Handler
 243              	.LVL10:
 244 00ba BEE7     		b	.L7
 245              	.L12:
 246              		.align	2
 247              	.L11:
 248 00bc 00300140 		.word	1073819648
 249 00c0 00440258 		.word	1476543488
 250 00c4 00000258 		.word	1476526080
 251 00c8 00040258 		.word	1476527104
 252              		.cfi_endproc
 253              	.LFE148:
 255              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 256              		.align	1
 257              		.global	HAL_SPI_MspDeInit
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	HAL_SPI_MspDeInit:
 263              	.LVL11:
 264              	.LFB149:
 135:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 136:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** /**
 137:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
 138:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 139:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 140:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 141:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   */
 142:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 143:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** {
 265              		.loc 1 143 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 0
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		.loc 1 143 1 is_stmt 0 view .LVU69
 270 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccDedcGl.s 			page 9


 271              	.LCFI6:
 272              		.cfi_def_cfa_offset 8
 273              		.cfi_offset 3, -8
 274              		.cfi_offset 14, -4
 144:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 275              		.loc 1 144 3 is_stmt 1 view .LVU70
 276              		.loc 1 144 10 is_stmt 0 view .LVU71
 277 0002 0268     		ldr	r2, [r0]
 278              		.loc 1 144 5 view .LVU72
 279 0004 094B     		ldr	r3, .L17
 280 0006 9A42     		cmp	r2, r3
 281 0008 00D0     		beq	.L16
 282              	.LVL12:
 283              	.L13:
 145:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   {
 146:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 147:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 148:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 149:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 150:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 151:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 152:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 154:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 155:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     PB5     ------> SPI1_MOSI
 156:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     */
 157:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6);
 158:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 159:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 160:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 161:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 162:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 163:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 164:../../CM7//Core/Src/stm32h7xx_hal_msp.c ****   }
 165:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 166:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** }
 284              		.loc 1 166 1 view .LVU73
 285 000a 08BD     		pop	{r3, pc}
 286              	.LVL13:
 287              	.L16:
 150:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 288              		.loc 1 150 5 is_stmt 1 view .LVU74
 289 000c 084A     		ldr	r2, .L17+4
 290 000e D2F8F030 		ldr	r3, [r2, #240]
 291 0012 23F48053 		bic	r3, r3, #4096
 292 0016 C2F8F030 		str	r3, [r2, #240]
 157:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 293              		.loc 1 157 5 view .LVU75
 294 001a 6021     		movs	r1, #96
 295 001c 0548     		ldr	r0, .L17+8
 296              	.LVL14:
 157:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 297              		.loc 1 157 5 is_stmt 0 view .LVU76
 298 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 299              	.LVL15:
 159:../../CM7//Core/Src/stm32h7xx_hal_msp.c **** 
 300              		.loc 1 159 5 is_stmt 1 view .LVU77
ARM GAS  /tmp/ccDedcGl.s 			page 10


 301 0022 2021     		movs	r1, #32
 302 0024 0448     		ldr	r0, .L17+12
 303 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 304              	.LVL16:
 305              		.loc 1 166 1 is_stmt 0 view .LVU78
 306 002a EEE7     		b	.L13
 307              	.L18:
 308              		.align	2
 309              	.L17:
 310 002c 00300140 		.word	1073819648
 311 0030 00440258 		.word	1476543488
 312 0034 00000258 		.word	1476526080
 313 0038 00040258 		.word	1476527104
 314              		.cfi_endproc
 315              	.LFE149:
 317              		.text
 318              	.Letext0:
 319              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 320              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 321              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 322              		.file 5 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 323              		.file 6 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 324              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 325              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 326              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 327              		.file 10 "../../CM7/Core/Inc/main.h"
 328              		.file 11 "<built-in>"
ARM GAS  /tmp/ccDedcGl.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
     /tmp/ccDedcGl.s:20     .text.HAL_MspInit:00000000 $t
     /tmp/ccDedcGl.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/ccDedcGl.s:61     .text.HAL_MspInit:00000020 $d
     /tmp/ccDedcGl.s:66     .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccDedcGl.s:72     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccDedcGl.s:248    .text.HAL_SPI_MspInit:000000bc $d
     /tmp/ccDedcGl.s:256    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccDedcGl.s:262    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccDedcGl.s:310    .text.HAL_SPI_MspDeInit:0000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
Error_Handler
HAL_GPIO_DeInit
