[04/06 15:53:35      0s] 
[04/06 15:53:35      0s] Cadence Innovus(TM) Implementation System.
[04/06 15:53:35      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/06 15:53:35      0s] 
[04/06 15:53:35      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[04/06 15:53:35      0s] Options:	
[04/06 15:53:35      0s] Date:		Sun Apr  6 15:53:35 2025
[04/06 15:53:35      0s] Host:		nc-csuaf4-l01.apporto.com (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[04/06 15:53:35      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[04/06 15:53:35      0s] 
[04/06 15:53:35      0s] License:
[04/06 15:53:35      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[04/06 15:53:35      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/06 15:53:45      8s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[04/06 15:53:46      8s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 15:53:46      8s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[04/06 15:53:46      8s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 15:53:46      8s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[04/06 15:53:46      8s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[04/06 15:53:46      8s] @(#)CDS: CPE v20.10-p006
[04/06 15:53:46      8s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/06 15:53:46      8s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[04/06 15:53:46      8s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[04/06 15:53:46      8s] @(#)CDS: RCDB 11.15.0
[04/06 15:53:46      8s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[04/06 15:53:46      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3141_nc-csuaf4-l01.apporto.com_c11879_csufresno_XRZksk.

[04/06 15:53:46      8s] Change the soft stacksize limit to 0.2%RAM (62 mbytes). Set global soft_stack_size_limit to change the value.
[04/06 15:53:47      9s] 
[04/06 15:53:47      9s] **INFO:  MMMC transition support version v31-84 
[04/06 15:53:47      9s] 
[04/06 15:53:47      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/06 15:53:47      9s] <CMD> suppressMessage ENCEXT-2799
[04/06 15:53:47      9s] <CMD> win
[04/06 16:01:42     29s] couldn't read file "MAC_512.g": no such file or directory
[04/06 16:01:45     29s] <CMD> set init_verilog MAC_512.vg
[04/06 16:01:45     29s] <CMD> set init_top_cell MAC_512
[04/06 16:01:45     29s] <CMD> set init_mmmc_file MAC_512.view
[04/06 16:01:45     29s] <CMD> set init_gnd_net VSS
[04/06 16:01:45     29s] <CMD> set init_pwr_net VDD
[04/06 16:01:45     29s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[04/06 16:01:45     29s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/06 16:01:45     29s] <CMD> set conf_qxconf_file NULL
[04/06 16:01:45     29s] <CMD> set conf_qxlib_file NULL
[04/06 16:01:45     29s] <CMD> set defHierChar /
[04/06 16:01:45     29s] <CMD> set distributed_client_message_echo 1
[04/06 16:01:45     29s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/06 16:01:45     29s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/06 16:01:45     29s] <CMD> set init_design_settop 0
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> set latch_time_borrow_mode max_borrow
[04/06 16:01:45     29s] <CMD> set pegDefaultResScaleFactor 1
[04/06 16:01:45     29s] <CMD> set pegDetailResScaleFactor 1
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/06 16:01:45     29s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 16:01:45     29s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/06 16:01:45     29s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 16:01:45     29s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 16:01:45     29s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 16:01:45     29s] <CMD> unsuppressMessage -silent GLOBAL-100
[04/06 16:01:45     29s] <CMD> set timing_enable_default_delay_arc 1
[04/06 16:01:49     29s] <CMD> init_design
[04/06 16:01:49     29s] #% Begin Load MMMC data ... (date=04/06 16:01:49, mem=562.0M)
[04/06 16:01:49     29s] #% End Load MMMC data ... (date=04/06 16:01:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.2M, current mem=562.2M)
[04/06 16:01:49     29s] 
[04/06 16:01:49     29s] Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/06 16:01:49     29s] Set DBUPerIGU to M2 pitch 380.
[04/06 16:01:49     29s] 
[04/06 16:01:49     29s] viaInitial starts at Sun Apr  6 16:01:49 2025
viaInitial ends at Sun Apr  6 16:01:49 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[04/06 16:01:49     29s] Loading view definition file from MAC_512.view
[04/06 16:01:49     29s] Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[04/06 16:01:50     31s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 16:01:50     31s] Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[04/06 16:01:51     32s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 16:01:51     32s] Ending "PreSetAnalysisView" (total cpu=0:00:02.4, real=0:00:02.0, peak res=689.5M, current mem=578.0M)
[04/06 16:01:51     32s] *** End library_loading (cpu=0.04min, real=0.03min, mem=22.0M, fe_cpu=0.54min, fe_real=8.27min, fe_mem=736.2M) ***
[04/06 16:01:51     32s] #% Begin Load netlist data ... (date=04/06 16:01:51, mem=578.0M)
[04/06 16:01:51     32s] *** Begin netlist parsing (mem=736.2M) ***
[04/06 16:01:51     32s] Created 134 new cells from 2 timing libraries.
[04/06 16:01:51     32s] Reading netlist ...
[04/06 16:01:51     32s] Backslashed names will retain backslash and a trailing blank character.
[04/06 16:01:51     32s] Reading verilog netlist 'MAC_512.vg'
[04/06 16:01:51     32s] 
[04/06 16:01:51     32s] *** Memory Usage v#1 (Current mem = 748.215M, initial mem = 268.238M) ***
[04/06 16:01:51     32s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=748.2M) ***
[04/06 16:01:51     32s] #% End Load netlist data ... (date=04/06 16:01:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=596.0M, current mem=596.0M)
[04/06 16:01:51     32s] Set top cell to MAC_512.
[04/06 16:01:52     32s] Hooked 268 DB cells to tlib cells.
[04/06 16:01:52     32s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=602.8M, current mem=602.8M)
[04/06 16:01:52     32s] Starting recursive module instantiation check.
[04/06 16:01:52     32s] No recursion found.
[04/06 16:01:52     32s] Building hierarchical netlist for Cell MAC_512 ...
[04/06 16:01:52     32s] *** Netlist is unique.
[04/06 16:01:52     32s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/06 16:01:52     32s] ** info: there are 269 modules.
[04/06 16:01:52     32s] ** info: there are 35970 stdCell insts.
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] *** Memory Usage v#1 (Current mem = 802.641M, initial mem = 268.238M) ***
[04/06 16:01:52     32s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 16:01:52     32s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 16:01:52     32s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 16:01:52     32s] Set Default Net Delay as 1000 ps.
[04/06 16:01:52     32s] Set Default Net Load as 0.5 pF. 
[04/06 16:01:52     32s] Set Default Input Pin Transition as 0.1 ps.
[04/06 16:01:52     32s] Extraction setup Started 
[04/06 16:01:52     32s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 16:01:52     32s] Type 'man IMPEXT-2773' for more detail.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 16:01:52     32s] Summary of Active RC-Corners : 
[04/06 16:01:52     32s]  
[04/06 16:01:52     32s]  Analysis View: worst
[04/06 16:01:52     32s]     RC-Corner Name        : default_rc_corner
[04/06 16:01:52     32s]     RC-Corner Index       : 0
[04/06 16:01:52     32s]     RC-Corner Temperature : 25 Celsius
[04/06 16:01:52     32s]     RC-Corner Cap Table   : ''
[04/06 16:01:52     32s]     RC-Corner PreRoute Res Factor         : 1
[04/06 16:01:52     32s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 16:01:52     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 16:01:52     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 16:01:52     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 16:01:52     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 16:01:52     32s]  
[04/06 16:01:52     32s]  Analysis View: fast
[04/06 16:01:52     32s]     RC-Corner Name        : default_rc_corner
[04/06 16:01:52     32s]     RC-Corner Index       : 0
[04/06 16:01:52     32s]     RC-Corner Temperature : 25 Celsius
[04/06 16:01:52     32s]     RC-Corner Cap Table   : ''
[04/06 16:01:52     32s]     RC-Corner PreRoute Res Factor         : 1
[04/06 16:01:52     32s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 16:01:52     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 16:01:52     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 16:01:52     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 16:01:52     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 16:01:52     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 16:01:52     32s] LayerId::1 widthSet size::1
[04/06 16:01:52     32s] LayerId::2 widthSet size::1
[04/06 16:01:52     32s] LayerId::3 widthSet size::1
[04/06 16:01:52     32s] LayerId::4 widthSet size::1
[04/06 16:01:52     32s] LayerId::5 widthSet size::1
[04/06 16:01:52     32s] LayerId::6 widthSet size::1
[04/06 16:01:52     32s] LayerId::7 widthSet size::1
[04/06 16:01:52     32s] LayerId::8 widthSet size::1
[04/06 16:01:52     32s] LayerId::9 widthSet size::1
[04/06 16:01:52     32s] LayerId::10 widthSet size::1
[04/06 16:01:52     32s] Updating RC grid for preRoute extraction ...
[04/06 16:01:52     32s] Initializing multi-corner resistance tables ...
[04/06 16:01:52     32s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 16:01:52     32s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 16:01:52     32s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[04/06 16:01:52     32s] *Info: initialize multi-corner CTS.
[04/06 16:01:52     32s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=796.3M, current mem=632.1M)
[04/06 16:01:52     32s] Reading timing constraints file 'MAC_512.sdc' ...
[04/06 16:01:52     32s] Current (total cpu=0:00:32.9, real=0:08:17, peak res=808.6M, current mem=808.6M)
[04/06 16:01:52     32s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
[04/06 16:01:52     32s] WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=828.2M, current mem=828.2M)
[04/06 16:01:52     32s] Current (total cpu=0:00:33.0, real=0:08:17, peak res=828.2M, current mem=828.2M)
[04/06 16:01:52     32s] Creating Cell Server ...(0, 1, 1, 1)
[04/06 16:01:52     32s] Summary for sequential cells identification: 
[04/06 16:01:52     32s]   Identified SBFF number: 16
[04/06 16:01:52     32s]   Identified MBFF number: 0
[04/06 16:01:52     32s]   Identified SB Latch number: 0
[04/06 16:01:52     32s]   Identified MB Latch number: 0
[04/06 16:01:52     32s]   Not identified SBFF number: 0
[04/06 16:01:52     32s]   Not identified MBFF number: 0
[04/06 16:01:52     32s]   Not identified SB Latch number: 0
[04/06 16:01:52     32s]   Not identified MB Latch number: 0
[04/06 16:01:52     32s]   Number of sequential cells which are not FFs: 13
[04/06 16:01:52     32s] Total number of combinational cells: 99
[04/06 16:01:52     32s] Total number of sequential cells: 29
[04/06 16:01:52     32s] Total number of tristate cells: 6
[04/06 16:01:52     32s] Total number of level shifter cells: 0
[04/06 16:01:52     32s] Total number of power gating cells: 0
[04/06 16:01:52     32s] Total number of isolation cells: 0
[04/06 16:01:52     32s] Total number of power switch cells: 0
[04/06 16:01:52     32s] Total number of pulse generator cells: 0
[04/06 16:01:52     32s] Total number of always on buffers: 0
[04/06 16:01:52     32s] Total number of retention cells: 0
[04/06 16:01:52     32s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/06 16:01:52     32s] Total number of usable buffers: 9
[04/06 16:01:52     32s] List of unusable buffers:
[04/06 16:01:52     32s] Total number of unusable buffers: 0
[04/06 16:01:52     32s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/06 16:01:52     32s] Total number of usable inverters: 6
[04/06 16:01:52     32s] List of unusable inverters:
[04/06 16:01:52     32s] Total number of unusable inverters: 0
[04/06 16:01:52     32s] List of identified usable delay cells:
[04/06 16:01:52     32s] Total number of identified usable delay cells: 0
[04/06 16:01:52     32s] List of identified unusable delay cells:
[04/06 16:01:52     32s] Total number of identified unusable delay cells: 0
[04/06 16:01:52     32s] Creating Cell Server, finished. 
[04/06 16:01:52     32s] 
[04/06 16:01:52     32s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/06 16:01:52     32s] Deleting Cell Server ...
[04/06 16:01:52     32s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=849.9M, current mem=849.8M)
[04/06 16:01:52     32s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 16:01:52     32s] Summary for sequential cells identification: 
[04/06 16:01:52     32s]   Identified SBFF number: 16
[04/06 16:01:52     32s]   Identified MBFF number: 0
[04/06 16:01:52     32s]   Identified SB Latch number: 0
[04/06 16:01:52     32s]   Identified MB Latch number: 0
[04/06 16:01:52     32s]   Not identified SBFF number: 0
[04/06 16:01:52     32s]   Not identified MBFF number: 0
[04/06 16:01:52     32s]   Not identified SB Latch number: 0
[04/06 16:01:52     32s]   Not identified MB Latch number: 0
[04/06 16:01:52     32s]   Number of sequential cells which are not FFs: 13
[04/06 16:01:52     32s]  Visiting view : worst
[04/06 16:01:52     32s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 16:01:52     32s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 16:01:52     32s]  Visiting view : fast
[04/06 16:01:52     32s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 16:01:52     32s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 16:01:52     32s]  Setting StdDelay to 8.40
[04/06 16:01:52     32s] Creating Cell Server, finished. 
[04/06 16:01:52     32s] 
[04/06 16:01:52     33s] 
[04/06 16:01:52     33s] *** Summary of all messages that are not suppressed in this session:
[04/06 16:01:52     33s] Severity  ID               Count  Summary                                  
[04/06 16:01:52     33s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[04/06 16:01:52     33s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[04/06 16:01:52     33s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/06 16:01:52     33s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[04/06 16:01:52     33s] *** Message Summary: 22 warning(s), 0 error(s)
[04/06 16:01:52     33s] 
[04/06 16:03:30     37s] <CMD> loadFPlan MAC_512.fp
[04/06 16:03:30     37s] Reading floorplan file - MAC_512.fp (mem = 1038.2M).
[04/06 16:03:30     37s] #% Begin Load floorplan data ... (date=04/06 16:03:30, mem=857.7M)
[04/06 16:03:30     37s] *info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
[04/06 16:03:30     37s] Deleting old partition specification.
[04/06 16:03:30     37s] Set FPlanBox to (0 0 687040 681520)
[04/06 16:03:30     37s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 16:03:30     37s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 16:03:30     37s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 16:03:30     37s]  ... processed partition successfully.
[04/06 16:03:30     37s] Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
[04/06 16:03:30     37s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=858.3M, current mem=858.3M)
[04/06 16:03:30     37s] Extracting standard cell pins and blockage ...... 
[04/06 16:03:30     37s] Pin and blockage extraction finished
[04/06 16:03:30     37s] #% End Load floorplan data ... (date=04/06 16:03:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=858.9M, current mem=858.9M)
[04/06 16:10:53     55s] <CMD> setDesignMode -process 45
[04/06 16:10:53     55s] ##  Process: 45            (User Set)               
[04/06 16:10:53     55s] ##     Node: (not set)                           
[04/06 16:10:53     55s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/06 16:10:53     55s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/06 16:10:53     55s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/06 16:10:53     55s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/06 16:10:53     55s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/06 16:10:53     55s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[04/06 16:15:56     68s] <CMD> report_message -start_cmd
[04/06 16:15:56     68s] <CMD> getRouteMode -maxRouteLayer -quiet
[04/06 16:15:56     68s] <CMD> getRouteMode -user -maxRouteLayer
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -maxRouteLayer
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[04/06 16:15:56     68s] <CMD> getPlaceMode -timingDriven -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -adaptive -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/06 16:15:56     68s] <CMD> getPlaceMode -ignoreScan -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -ignoreScan
[04/06 16:15:56     68s] <CMD> getPlaceMode -repairPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -repairPlace
[04/06 16:15:56     68s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/06 16:15:56     68s] <CMD> getDesignMode -quiet -siPrevention
[04/06 16:15:56     68s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:15:56     68s] <CMD> um::push_snapshot_stack
[04/06 16:15:56     68s] <CMD> getDesignMode -quiet -flowEffort
[04/06 16:15:56     68s] <CMD> getDesignMode -highSpeedCore -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -adaptive
[04/06 16:15:56     68s] <CMD> set spgFlowInInitialPlace 1
[04/06 16:15:56     68s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -softGuide -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -useSdpGroup -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -sdpAlignment -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/06 16:15:56     68s] <CMD> getPlaceMode -sdpPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -sdpPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[04/06 16:15:56     68s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[04/06 16:15:56     68s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 768, percentage of missing scan cell = 0.00% (0 / 768)
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_check_library -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -trimView -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/06 16:15:56     68s] <CMD> getPlaceMode -congEffort -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[04/06 16:15:56     68s] <CMD> getPlaceMode -ignoreScan -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -ignoreScan
[04/06 16:15:56     68s] <CMD> getPlaceMode -repairPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -repairPlace
[04/06 16:15:56     68s] <CMD> getPlaceMode -congEffort -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -fp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -timingDriven -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -timingDriven
[04/06 16:15:56     68s] <CMD> getPlaceMode -fastFp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -clusterMode -quiet
[04/06 16:15:56     68s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/06 16:15:56     68s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[04/06 16:15:56     68s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -forceTiming -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -fp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -fastfp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -timingDriven -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -fp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -fastfp -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -powerDriven -quiet
[04/06 16:15:56     68s] <CMD> getExtractRCMode -quiet -engine
[04/06 16:15:56     68s] <CMD> getAnalysisMode -quiet -clkSrcPath
[04/06 16:15:56     68s] <CMD> getAnalysisMode -quiet -clockPropagation
[04/06 16:15:56     68s] <CMD> getAnalysisMode -quiet -cppr
[04/06 16:15:56     68s] <CMD> setExtractRCMode -engine preRoute
[04/06 16:15:56     68s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[04/06 16:15:56     68s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:15:56     68s] <CMD_INTERNAL> isAnalysisModeSetup
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[04/06 16:15:56     68s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -clusterMode
[04/06 16:15:56     68s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/06 16:15:56     68s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[04/06 16:15:56     68s] <CMD> getPlaceMode -wl_budget_mode -quiet
[04/06 16:15:56     68s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -user -resetCombineRFLevel
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[04/06 16:15:56     68s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[04/06 16:15:56     68s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[04/06 16:15:56     68s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -expNewFastMode
[04/06 16:15:56     68s] <CMD> setPlaceMode -expHiddenFastMode 1
[04/06 16:15:56     68s] <CMD> setPlaceMode -reset -ignoreScan
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[04/06 16:15:56     68s] <CMD_INTERNAL> colorizeGeometry
[04/06 16:15:56     68s] 
[04/06 16:15:56     68s] pdi colorize_geometry "" ""
[04/06 16:15:56     68s] 
[04/06 16:15:56     68s] ### Time Record (colorize_geometry) is installed.
[04/06 16:15:56     68s] #Start colorize_geometry on Sun Apr  6 16:15:56 2025
[04/06 16:15:56     68s] #
[04/06 16:15:56     68s] ### Time Record (Pre Callback) is installed.
[04/06 16:15:56     68s] ### Time Record (Pre Callback) is uninstalled.
[04/06 16:15:56     68s] ### Time Record (DB Import) is installed.
[04/06 16:15:56     68s] #create default rule from bind_ndr_rule rule=0x7fdbeef4bf50 0x7fdbd4584018
[04/06 16:15:56     68s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[04/06 16:15:56     68s] ### Time Record (DB Import) is uninstalled.
[04/06 16:15:56     68s] ### Time Record (DB Export) is installed.
[04/06 16:15:56     68s] Extracting standard cell pins and blockage ...... 
[04/06 16:15:56     68s] Pin and blockage extraction finished
[04/06 16:15:56     68s] ### export design design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[04/06 16:15:56     68s] ### Time Record (DB Export) is uninstalled.
[04/06 16:15:56     68s] ### Time Record (Post Callback) is installed.
[04/06 16:15:56     68s] ### Time Record (Post Callback) is uninstalled.
[04/06 16:15:56     68s] #
[04/06 16:15:56     68s] #colorize_geometry statistics:
[04/06 16:15:56     68s] #Cpu time = 00:00:00
[04/06 16:15:56     68s] #Elapsed time = 00:00:00
[04/06 16:15:56     68s] #Increased memory = 12.73 (MB)
[04/06 16:15:56     68s] #Total memory = 879.45 (MB)
[04/06 16:15:56     68s] #Peak memory = 880.35 (MB)
[04/06 16:15:56     68s] #Number of warnings = 0
[04/06 16:15:56     68s] #Total number of warnings = 0
[04/06 16:15:56     68s] #Number of fails = 0
[04/06 16:15:56     68s] #Total number of fails = 0
[04/06 16:15:56     68s] #Complete colorize_geometry on Sun Apr  6 16:15:56 2025
[04/06 16:15:56     68s] #
[04/06 16:15:56     68s] ### Time Record (colorize_geometry) is uninstalled.
[04/06 16:15:56     68s] ### 
[04/06 16:15:56     68s] ###   Scalability Statistics
[04/06 16:15:56     68s] ### 
[04/06 16:15:56     68s] ### ------------------------+----------------+----------------+----------------+
[04/06 16:15:56     68s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/06 16:15:56     68s] ### ------------------------+----------------+----------------+----------------+
[04/06 16:15:56     68s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/06 16:15:56     68s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/06 16:15:56     68s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/06 16:15:56     68s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/06 16:15:56     68s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/06 16:15:56     68s] ### ------------------------+----------------+----------------+----------------+
[04/06 16:15:56     68s] ### 
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[04/06 16:15:56     68s] *** Starting placeDesign default flow ***
[04/06 16:15:56     68s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/06 16:15:56     68s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[04/06 16:15:56     68s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[04/06 16:15:56     68s] <CMD> deleteBufferTree -decloneInv
[04/06 16:15:56     68s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 16:15:56     68s] ### Creating LA Mngr. totSessionCpu=0:01:08 mem=1061.2M
[04/06 16:15:56     68s] ### Creating LA Mngr, finished. totSessionCpu=0:01:08 mem=1061.2M
[04/06 16:15:56     68s] *** Start deleteBufferTree ***
[04/06 16:15:57     69s] Info: Detect buffers to remove automatically.
[04/06 16:15:57     69s] Analyzing netlist ...
[04/06 16:15:57     69s] Updating netlist
[04/06 16:15:57     69s] AAE DB initialization (MEM=1097.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/06 16:15:57     69s] Start AAE Lib Loading. (MEM=1097.88)
[04/06 16:15:57     69s] End AAE Lib Loading. (MEM=1116.96 CPU=0:00:00.0 Real=0:00:00.0)
[04/06 16:15:57     69s] 
[04/06 16:15:58     70s] *summary: 1708 instances (buffers/inverters) removed
[04/06 16:15:58     70s] *** Finish deleteBufferTree (0:00:01.9) ***
[04/06 16:15:58     70s] Deleting Cell Server ...
[04/06 16:15:58     70s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[04/06 16:15:58     70s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[04/06 16:15:58     70s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/06 16:15:58     70s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/06 16:15:58     70s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/06 16:15:58     70s] **INFO: Enable pre-place timing setting for timing analysis
[04/06 16:15:58     70s] Set Using Default Delay Limit as 101.
[04/06 16:15:58     70s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/06 16:15:58     70s] <CMD> set delaycal_use_default_delay_limit 101
[04/06 16:15:58     70s] Set Default Net Delay as 0 ps.
[04/06 16:15:58     70s] <CMD> set delaycal_default_net_delay 0
[04/06 16:15:58     70s] Set Default Net Load as 0 pF. 
[04/06 16:15:58     70s] <CMD> set delaycal_default_net_load 0
[04/06 16:15:58     70s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/06 16:15:58     70s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/06 16:15:58     70s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/06 16:15:58     70s] <CMD> getAnalysisMode -checkType -quiet
[04/06 16:15:58     70s] <CMD> buildTimingGraph
[04/06 16:15:58     70s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/06 16:15:58     70s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/06 16:15:58     70s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/06 16:15:58     70s] **INFO: Analyzing IO path groups for slack adjustment
[04/06 16:15:58     70s] <CMD> get_global timing_enable_path_group_priority
[04/06 16:15:58     70s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/06 16:15:58     70s] <CMD> set_global timing_enable_path_group_priority false
[04/06 16:15:58     70s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/06 16:15:58     70s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/06 16:15:58     70s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:15:58     70s] <CMD> group_path -name in2reg_tmp.3141 -from {0x508 0x50b} -to 0x50c -ignore_source_of_trigger_arc
[04/06 16:15:58     70s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/06 16:15:58     70s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:15:58     70s] <CMD> group_path -name in2out_tmp.3141 -from {0x50f 0x512} -to 0x513 -ignore_source_of_trigger_arc
[04/06 16:15:58     70s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:15:58     70s] <CMD> group_path -name reg2reg_tmp.3141 -from 0x515 -to 0x516
[04/06 16:15:58     70s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:15:58     70s] <CMD> group_path -name reg2out_tmp.3141 -from 0x519 -to 0x51a
[04/06 16:15:59     71s] <CMD> setPathGroupOptions reg2reg_tmp.3141 -effortLevel high
[04/06 16:15:59     71s] Effort level <high> specified for reg2reg_tmp.3141 path_group
[04/06 16:15:59     71s] #################################################################################
[04/06 16:15:59     71s] # Design Stage: PreRoute
[04/06 16:15:59     71s] # Design Name: MAC_512
[04/06 16:15:59     71s] # Design Mode: 45nm
[04/06 16:15:59     71s] # Analysis Mode: MMMC Non-OCV 
[04/06 16:15:59     71s] # Parasitics Mode: No SPEF/RCDB
[04/06 16:15:59     71s] # Signoff Settings: SI Off 
[04/06 16:15:59     71s] #################################################################################
[04/06 16:15:59     71s] Calculate delays in BcWc mode...
[04/06 16:15:59     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1117.0M, InitMEM = 1117.0M)
[04/06 16:15:59     71s] Start delay calculation (fullDC) (1 T). (MEM=1116.96)
[04/06 16:15:59     71s] End AAE Lib Interpolated Model. (MEM=1133.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 16:15:59     71s] First Iteration Infinite Tw... 
[04/06 16:16:05     77s] Total number of fetched objects 43415
[04/06 16:16:05     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 16:16:05     77s] End delay calculation. (MEM=1218 CPU=0:00:05.1 REAL=0:00:05.0)
[04/06 16:16:05     77s] End delay calculation (fullDC). (MEM=1190.93 CPU=0:00:05.7 REAL=0:00:06.0)
[04/06 16:16:05     77s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1190.9M) ***
[04/06 16:16:05     77s] <CMD> reset_path_group -name reg2out_tmp.3141
[04/06 16:16:05     77s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:16:05     77s] <CMD> reset_path_group -name in2reg_tmp.3141
[04/06 16:16:05     77s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:16:05     77s] <CMD> reset_path_group -name in2out_tmp.3141
[04/06 16:16:05     77s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:16:05     77s] <CMD> reset_path_group -name reg2reg_tmp.3141
[04/06 16:16:05     77s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:16:05     77s] **INFO: Disable pre-place timing setting for timing analysis
[04/06 16:16:05     77s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/06 16:16:05     77s] Set Using Default Delay Limit as 1000.
[04/06 16:16:05     77s] <CMD> set delaycal_use_default_delay_limit 1000
[04/06 16:16:05     77s] Set Default Net Delay as 1000 ps.
[04/06 16:16:05     77s] <CMD> set delaycal_default_net_delay 1000ps
[04/06 16:16:05     77s] Set Default Net Load as 0.5 pF. 
[04/06 16:16:05     77s] <CMD> set delaycal_default_net_load 0.5pf
[04/06 16:16:05     77s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/06 16:16:05     77s] <CMD> all_setup_analysis_views
[04/06 16:16:05     77s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/06 16:16:05     77s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:16:05     77s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/06 16:16:05     77s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/06 16:16:05     77s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[04/06 16:16:05     77s] <CMD> getPlaceMode -quiet -expSkipGP
[04/06 16:16:05     77s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1176.2M
[04/06 16:16:05     77s] Deleted 0 physical inst  (cell - / prefix -).
[04/06 16:16:05     77s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.010, REAL:0.001, MEM:1176.2M
[04/06 16:16:05     77s] INFO: #ExclusiveGroups=0
[04/06 16:16:05     77s] INFO: There are no Exclusive Groups.
[04/06 16:16:05     77s] *** Starting "NanoPlace(TM) placement v#2 (mem=1176.2M)" ...
[04/06 16:16:05     77s] <CMD> setDelayCalMode -engine feDc
[04/06 16:16:06     78s] *** Build Buffered Sizing Timing Model
[04/06 16:16:06     78s] (cpu=0:00:00.5 mem=1184.2M) ***
[04/06 16:16:06     78s] *** Build Virtual Sizing Timing Model
[04/06 16:16:06     78s] (cpu=0:00:00.6 mem=1192.2M) ***
[04/06 16:16:06     78s] No user-set net weight.
[04/06 16:16:06     78s] Net fanout histogram:
[04/06 16:16:06     78s] 2		: 29889 (70.1%) nets
[04/06 16:16:06     78s] 3		: 10734 (25.2%) nets
[04/06 16:16:06     78s] 4     -	14	: 1675 (3.9%) nets
[04/06 16:16:06     78s] 15    -	39	: 19 (0.0%) nets
[04/06 16:16:06     78s] 40    -	79	: 130 (0.3%) nets
[04/06 16:16:06     78s] 80    -	159	: 195 (0.5%) nets
[04/06 16:16:06     78s] 160   -	319	: 2 (0.0%) nets
[04/06 16:16:06     78s] 320   -	639	: 0 (0.0%) nets
[04/06 16:16:06     78s] 640   -	1279	: 3 (0.0%) nets
[04/06 16:16:06     78s] 1280  -	2559	: 0 (0.0%) nets
[04/06 16:16:06     78s] 2560  -	5119	: 0 (0.0%) nets
[04/06 16:16:06     78s] 5120+		: 0 (0.0%) nets
[04/06 16:16:06     78s] no activity file in design. spp won't run.
[04/06 16:16:06     78s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/06 16:16:06     78s] Scan chains were not defined.
[04/06 16:16:06     78s] #spOpts: N=45 
[04/06 16:16:06     78s] # Building MAC_512 llgBox search-tree.
[04/06 16:16:06     78s] #std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
[04/06 16:16:06     78s] #ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
[04/06 16:16:06     78s] stdCell: 34262 single + 0 double + 0 multi
[04/06 16:16:06     78s] Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
[04/06 16:16:06     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1192.2M
[04/06 16:16:06     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1192.2M
[04/06 16:16:06     78s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 16:16:06     78s] Use non-trimmed site array because memory saving is not enough.
[04/06 16:16:06     78s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 16:16:06     78s] SiteArray: use 1,642,496 bytes
[04/06 16:16:06     78s] SiteArray: current memory after site array memory allocation 1225.8M
[04/06 16:16:06     78s] SiteArray: FP blocked sites are writable
[04/06 16:16:06     78s] Estimated cell power/ground rail width = 0.197 um
[04/06 16:16:06     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 16:16:06     78s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.062, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1225.8M
[04/06 16:16:06     78s] ADSU 0.687 -> 0.687. GS 11.200
[04/06 16:16:06     78s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.036, MEM:1225.8M
[04/06 16:16:06     78s] Average module density = 0.687.
[04/06 16:16:06     78s] Density for the design = 0.687.
[04/06 16:16:06     78s]        = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
[04/06 16:16:06     78s] Pin Density = 0.3523.
[04/06 16:16:06     78s]             = total # of pins 137318 / total area 389758.
[04/06 16:16:06     78s] OPERPROF: Starting spMPad at level 1, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:   Starting spContextMPad at level 2, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1225.8M
[04/06 16:16:06     78s] Initial padding reaches pin density 0.571 for top
[04/06 16:16:06     78s] InitPadU 0.687 -> 0.818 for top
[04/06 16:16:06     78s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1225.8M
[04/06 16:16:06     78s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1225.8M
[04/06 16:16:06     78s] === lastAutoLevel = 9 
[04/06 16:16:06     78s] OPERPROF: Starting spInitNetWt at level 1, MEM:1225.8M
[04/06 16:16:06     78s] 0 delay mode for cte enabled initNetWt.
[04/06 16:16:06     78s] no activity file in design. spp won't run.
[04/06 16:16:06     78s] [spp] 0
[04/06 16:16:06     78s] [adp] 0:1:1:3
[04/06 16:16:08     80s] 0 delay mode for cte disabled initNetWt.
[04/06 16:16:08     80s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.480, REAL:1.483, MEM:1223.8M
[04/06 16:16:08     80s] Clock gating cells determined by native netlist tracing.
[04/06 16:16:08     80s] no activity file in design. spp won't run.
[04/06 16:16:08     80s] no activity file in design. spp won't run.
[04/06 16:16:08     80s] <CMD> createBasicPathGroups -quiet
[04/06 16:16:08     80s] Effort level <high> specified for reg2reg path_group
[04/06 16:16:09     81s] OPERPROF: Starting npMain at level 1, MEM:1223.8M
[04/06 16:16:10     81s] OPERPROF:   Starting npPlace at level 2, MEM:1250.9M
[04/06 16:16:10     81s] Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
[04/06 16:16:10     81s]               Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
[04/06 16:16:10     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1265.9M
[04/06 16:16:10     81s] Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
[04/06 16:16:10     81s]               Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
[04/06 16:16:10     81s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1266.9M
[04/06 16:16:10     81s] exp_mt_sequential is set from setPlaceMode option to 1
[04/06 16:16:10     81s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/06 16:16:10     81s] place_exp_mt_interval set to default 32
[04/06 16:16:10     81s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/06 16:16:11     82s] Iteration  3: Total net bbox = 7.879e+03 (4.62e+03 3.26e+03)
[04/06 16:16:11     82s]               Est.  stn bbox = 1.229e+04 (7.37e+03 4.92e+03)
[04/06 16:16:11     82s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1323.2M
[04/06 16:16:11     82s] Total number of setup views is 1.
[04/06 16:16:11     82s] Total number of active setup views is 1.
[04/06 16:16:11     82s] Active setup views:
[04/06 16:16:11     82s]     worst
[04/06 16:16:16     87s] Iteration  4: Total net bbox = 3.117e+05 (1.59e+05 1.53e+05)
[04/06 16:16:16     87s]               Est.  stn bbox = 4.872e+05 (2.48e+05 2.39e+05)
[04/06 16:16:16     87s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1322.9M
[04/06 16:16:22     93s] Iteration  5: Total net bbox = 3.727e+05 (1.97e+05 1.76e+05)
[04/06 16:16:22     93s]               Est.  stn bbox = 6.072e+05 (3.19e+05 2.88e+05)
[04/06 16:16:22     93s]               cpu = 0:00:06.6 real = 0:00:06.0 mem = 1323.6M
[04/06 16:16:22     93s] OPERPROF:   Finished npPlace at level 2, CPU:12.640, REAL:12.599, MEM:1323.6M
[04/06 16:16:22     93s] OPERPROF: Finished npMain at level 1, CPU:12.770, REAL:13.730, MEM:1323.6M
[04/06 16:16:22     93s] OPERPROF: Starting npMain at level 1, MEM:1323.6M
[04/06 16:16:23     93s] OPERPROF:   Starting npPlace at level 2, MEM:1323.6M
[04/06 16:16:30    101s] Iteration  6: Total net bbox = 4.863e+05 (2.34e+05 2.52e+05)
[04/06 16:16:30    101s]               Est.  stn bbox = 7.286e+05 (3.60e+05 3.68e+05)
[04/06 16:16:30    101s]               cpu = 0:00:07.3 real = 0:00:07.0 mem = 1329.8M
[04/06 16:16:30    101s] OPERPROF:   Finished npPlace at level 2, CPU:7.390, REAL:7.368, MEM:1329.8M
[04/06 16:16:30    101s] OPERPROF: Finished npMain at level 1, CPU:7.560, REAL:7.535, MEM:1329.8M
[04/06 16:16:30    101s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1329.8M
[04/06 16:16:30    101s] Starting Early Global Route rough congestion estimation: mem = 1329.8M
[04/06 16:16:30    101s] <CMD> psp::embedded_egr_init_
[04/06 16:16:30    101s] (I)       Started Loading and Dumping File ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Reading DB...
[04/06 16:16:30    101s] (I)       Read data from FE... (mem=1329.8M)
[04/06 16:16:30    101s] (I)       Read nodes and places... (mem=1329.8M)
[04/06 16:16:30    101s] (I)       Done Read nodes and places (cpu=0.020s, mem=1329.8M)
[04/06 16:16:30    101s] (I)       Read nets... (mem=1329.8M)
[04/06 16:16:30    101s] (I)       Done Read nets (cpu=0.050s, mem=1329.8M)
[04/06 16:16:30    101s] (I)       Done Read data from FE (cpu=0.070s, mem=1329.8M)
[04/06 16:16:30    101s] (I)       before initializing RouteDB syMemory usage = 1329.8 MB
[04/06 16:16:30    101s] (I)       == Non-default Options ==
[04/06 16:16:30    101s] (I)       Print mode                                         : 2
[04/06 16:16:30    101s] (I)       Stop if highly congested                           : false
[04/06 16:16:30    101s] (I)       Maximum routing layer                              : 10
[04/06 16:16:30    101s] (I)       Assign partition pins                              : false
[04/06 16:16:30    101s] (I)       Support large GCell                                : true
[04/06 16:16:30    101s] (I)       Number of rows per GCell                           : 15
[04/06 16:16:30    101s] (I)       Max num rows per GCell                             : 32
[04/06 16:16:30    101s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 16:16:30    101s] (I)       Use row-based GCell size
[04/06 16:16:30    101s] (I)       GCell unit size  : 2800
[04/06 16:16:30    101s] (I)       GCell multiplier : 15
[04/06 16:16:30    101s] (I)       build grid graph
[04/06 16:16:30    101s] (I)       build grid graph start
[04/06 16:16:30    101s] [NR-eGR] Track table information for default rule: 
[04/06 16:16:30    101s] [NR-eGR] metal1 has no routable track
[04/06 16:16:30    101s] [NR-eGR] metal2 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal3 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal4 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal5 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal6 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal7 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal8 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal9 has single uniform track structure
[04/06 16:16:30    101s] [NR-eGR] metal10 has single uniform track structure
[04/06 16:16:30    101s] (I)       build grid graph end
[04/06 16:16:30    101s] (I)       ===========================================================================
[04/06 16:16:30    101s] (I)       == Report All Rule Vias ==
[04/06 16:16:30    101s] (I)       ===========================================================================
[04/06 16:16:30    101s] (I)        Via Rule : (Default)
[04/06 16:16:30    101s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 16:16:30    101s] (I)       ---------------------------------------------------------------------------
[04/06 16:16:30    101s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 16:16:30    101s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 16:16:30    101s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 16:16:30    101s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 16:16:30    101s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 16:16:30    101s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 16:16:30    101s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 16:16:30    101s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 16:16:30    101s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 16:16:30    101s] (I)       ===========================================================================
[04/06 16:16:30    101s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Num PG vias on layer 2 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 3 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 4 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 5 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 6 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 7 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 8 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 9 : 0
[04/06 16:16:30    101s] (I)       Num PG vias on layer 10 : 0
[04/06 16:16:30    101s] [NR-eGR] Read 7944 PG shapes
[04/06 16:16:30    101s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] [NR-eGR] #Routing Blockages  : 0
[04/06 16:16:30    101s] [NR-eGR] #Instance Blockages : 0
[04/06 16:16:30    101s] [NR-eGR] #PG Blockages       : 7944
[04/06 16:16:30    101s] [NR-eGR] #Halo Blockages     : 0
[04/06 16:16:30    101s] [NR-eGR] #Boundary Blockages : 0
[04/06 16:16:30    101s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 16:16:30    101s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 16:16:30    101s] (I)       readDataFromPlaceDB
[04/06 16:16:30    101s] (I)       Read net information..
[04/06 16:16:30    101s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 16:16:30    101s] (I)       Read testcase time = 0.010 seconds
[04/06 16:16:30    101s] 
[04/06 16:16:30    101s] (I)       early_global_route_priority property id does not exist.
[04/06 16:16:30    101s] (I)       Start initializing grid graph
[04/06 16:16:30    101s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 16:16:30    101s] (I)       End initializing grid graph
[04/06 16:16:30    101s] (I)       Model blockages into capacity
[04/06 16:16:30    101s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 16:16:30    101s] (I)       Started Modeling ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 16:16:30    101s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 16:16:30    101s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       -- layer congestion ratio --
[04/06 16:16:30    101s] (I)       Layer 1 : 0.100000
[04/06 16:16:30    101s] (I)       Layer 2 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 3 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 4 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 5 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 6 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 7 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 8 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 9 : 0.700000
[04/06 16:16:30    101s] (I)       Layer 10 : 0.700000
[04/06 16:16:30    101s] (I)       ----------------------------
[04/06 16:16:30    101s] (I)       Number of ignored nets = 0
[04/06 16:16:30    101s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 16:16:30    101s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 16:16:30    101s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 16:16:30    101s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 16:16:30    101s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 16:16:30    101s] (I)       Before initializing Early Global Route syMemory usage = 1329.8 MB
[04/06 16:16:30    101s] (I)       Ndr track 0 does not exist
[04/06 16:16:30    101s] (I)       ---------------------Grid Graph Info--------------------
[04/06 16:16:30    101s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 16:16:30    101s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 16:16:30    101s] (I)       Site width          :   380  (dbu)
[04/06 16:16:30    101s] (I)       Row height          :  2800  (dbu)
[04/06 16:16:30    101s] (I)       GCell width         : 42000  (dbu)
[04/06 16:16:30    101s] (I)       GCell height        : 42000  (dbu)
[04/06 16:16:30    101s] (I)       Grid                :    17    17    10
[04/06 16:16:30    101s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 16:16:30    101s] (I)       Vertical capacity   :     0 42000     0 42000     0 42000     0 42000     0 42000
[04/06 16:16:30    101s] (I)       Horizontal capacity :     0     0 42000     0 42000     0 42000     0 42000     0
[04/06 16:16:30    101s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:30    101s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:30    101s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 16:16:30    101s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 16:16:30    101s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 16:16:30    101s] (I)       Num tracks per GCell: 155.56 110.53 150.00 75.00 75.00 75.00 25.00 25.00 13.12 12.50
[04/06 16:16:30    101s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 16:16:30    101s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 16:16:30    101s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 16:16:30    101s] (I)       --------------------------------------------------------
[04/06 16:16:30    101s] 
[04/06 16:16:30    101s] [NR-eGR] ============ Routing rule table ============
[04/06 16:16:30    101s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 16:16:30    101s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 16:16:30    101s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 16:16:30    101s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:30    101s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:30    101s] [NR-eGR] ========================================
[04/06 16:16:30    101s] [NR-eGR] 
[04/06 16:16:30    101s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer2 : = 704 / 30736 (2.29%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer3 : = 1150 / 41378 (2.78%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer4 : = 480 / 20842 (2.30%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer5 : = 1150 / 20672 (5.56%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer6 : = 576 / 20842 (2.76%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer7 : = 998 / 6885 (14.50%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer8 : = 224 / 6936 (3.23%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer9 : = 773 / 3604 (21.45%)
[04/06 16:16:30    101s] (I)       blocked tracks on layer10 : = 963 / 3468 (27.77%)
[04/06 16:16:30    101s] (I)       After initializing Early Global Route syMemory usage = 1329.8 MB
[04/06 16:16:30    101s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Reset routing kernel
[04/06 16:16:30    101s] (I)       ============= Initialization =============
[04/06 16:16:30    101s] (I)       numLocalWires=124933  numGlobalNetBranches=25379  numLocalNetBranches=37570
[04/06 16:16:30    101s] (I)       totalPins=136291  totalGlobalPin=44612 (32.73%)
[04/06 16:16:30    101s] (I)       Started Build MST ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Generate topology with single threads
[04/06 16:16:30    101s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       total 2D Cap : 152587 = (71457 H, 81130 V)
[04/06 16:16:30    101s] (I)       
[04/06 16:16:30    101s] (I)       ============  Phase 1a Route ============
[04/06 16:16:30    101s] (I)       Started Phase 1a ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Started Pattern routing ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 16:16:30    101s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Usage: 34568 = (17264 H, 17304 V) = (24.16% H, 21.33% V) = (3.625e+05um H, 3.634e+05um V)
[04/06 16:16:30    101s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       
[04/06 16:16:30    101s] (I)       ============  Phase 1b Route ============
[04/06 16:16:30    101s] (I)       Started Phase 1b ( Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] (I)       Usage: 34568 = (17264 H, 17304 V) = (24.16% H, 21.33% V) = (3.625e+05um H, 3.634e+05um V)
[04/06 16:16:30    101s] (I)       eGR overflow: 0.00% H + 0.90% V
[04/06 16:16:30    101s] 
[04/06 16:16:30    101s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1329.76 MB )
[04/06 16:16:30    101s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.34% V
[04/06 16:16:30    101s] <CMD> psp::embedded_egr_term_
[04/06 16:16:30    101s] Finished Early Global Route rough congestion estimation: mem = 1329.8M
[04/06 16:16:30    101s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.120, REAL:0.152, MEM:1329.8M
[04/06 16:16:30    101s] earlyGlobalRoute rough estimation gcell size 15 row height
[04/06 16:16:30    101s] OPERPROF: Starting CDPad at level 1, MEM:1329.8M
[04/06 16:16:30    101s] CDPadU 0.818 -> 0.818. R=0.687, N=34262, GS=21.000
[04/06 16:16:30    101s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.048, MEM:1329.8M
[04/06 16:16:30    101s] OPERPROF: Starting npMain at level 1, MEM:1329.8M
[04/06 16:16:30    101s] OPERPROF:   Starting npPlace at level 2, MEM:1329.8M
[04/06 16:16:30    101s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.064, MEM:1380.0M
[04/06 16:16:30    101s] OPERPROF: Finished npMain at level 1, CPU:0.230, REAL:0.222, MEM:1380.0M
[04/06 16:16:30    101s] Global placement CDP skipped at cutLevel 7.
[04/06 16:16:30    101s] Iteration  7: Total net bbox = 7.838e+05 (4.24e+05 3.60e+05)
[04/06 16:16:30    101s]               Est.  stn bbox = 1.049e+06 (5.65e+05 4.83e+05)
[04/06 16:16:30    101s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1380.0M
[04/06 16:16:34    105s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:16:38    109s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:16:38    109s] Iteration  8: Total net bbox = 7.838e+05 (4.24e+05 3.60e+05)
[04/06 16:16:38    109s]               Est.  stn bbox = 1.049e+06 (5.65e+05 4.83e+05)
[04/06 16:16:38    109s]               cpu = 0:00:07.8 real = 0:00:08.0 mem = 1396.7M
[04/06 16:16:38    109s] OPERPROF: Starting npMain at level 1, MEM:1396.7M
[04/06 16:16:38    109s] OPERPROF:   Starting npPlace at level 2, MEM:1396.7M
[04/06 16:16:44    115s] OPERPROF:   Finished npPlace at level 2, CPU:5.840, REAL:5.820, MEM:1396.7M
[04/06 16:16:44    115s] OPERPROF: Finished npMain at level 1, CPU:6.010, REAL:5.986, MEM:1396.7M
[04/06 16:16:44    115s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1396.7M
[04/06 16:16:44    115s] Starting Early Global Route rough congestion estimation: mem = 1396.7M
[04/06 16:16:44    115s] <CMD> psp::embedded_egr_init_
[04/06 16:16:44    115s] (I)       Started Loading and Dumping File ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Reading DB...
[04/06 16:16:44    115s] (I)       Read data from FE... (mem=1396.7M)
[04/06 16:16:44    115s] (I)       Read nodes and places... (mem=1396.7M)
[04/06 16:16:44    115s] (I)       Done Read nodes and places (cpu=0.020s, mem=1396.7M)
[04/06 16:16:44    115s] (I)       Read nets... (mem=1396.7M)
[04/06 16:16:44    115s] (I)       Done Read nets (cpu=0.050s, mem=1396.7M)
[04/06 16:16:44    115s] (I)       Done Read data from FE (cpu=0.070s, mem=1396.7M)
[04/06 16:16:44    115s] (I)       before initializing RouteDB syMemory usage = 1396.7 MB
[04/06 16:16:44    115s] (I)       == Non-default Options ==
[04/06 16:16:44    115s] (I)       Print mode                                         : 2
[04/06 16:16:44    115s] (I)       Stop if highly congested                           : false
[04/06 16:16:44    115s] (I)       Maximum routing layer                              : 10
[04/06 16:16:44    115s] (I)       Assign partition pins                              : false
[04/06 16:16:44    115s] (I)       Support large GCell                                : true
[04/06 16:16:44    115s] (I)       Number of rows per GCell                           : 8
[04/06 16:16:44    115s] (I)       Max num rows per GCell                             : 32
[04/06 16:16:44    115s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 16:16:44    115s] (I)       Use row-based GCell size
[04/06 16:16:44    115s] (I)       GCell unit size  : 2800
[04/06 16:16:44    115s] (I)       GCell multiplier : 8
[04/06 16:16:44    115s] (I)       build grid graph
[04/06 16:16:44    115s] (I)       build grid graph start
[04/06 16:16:44    115s] [NR-eGR] Track table information for default rule: 
[04/06 16:16:44    115s] [NR-eGR] metal1 has no routable track
[04/06 16:16:44    115s] [NR-eGR] metal2 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal3 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal4 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal5 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal6 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal7 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal8 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal9 has single uniform track structure
[04/06 16:16:44    115s] [NR-eGR] metal10 has single uniform track structure
[04/06 16:16:44    115s] (I)       build grid graph end
[04/06 16:16:44    115s] (I)       ===========================================================================
[04/06 16:16:44    115s] (I)       == Report All Rule Vias ==
[04/06 16:16:44    115s] (I)       ===========================================================================
[04/06 16:16:44    115s] (I)        Via Rule : (Default)
[04/06 16:16:44    115s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 16:16:44    115s] (I)       ---------------------------------------------------------------------------
[04/06 16:16:44    115s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 16:16:44    115s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 16:16:44    115s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 16:16:44    115s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 16:16:44    115s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 16:16:44    115s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 16:16:44    115s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 16:16:44    115s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 16:16:44    115s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 16:16:44    115s] (I)       ===========================================================================
[04/06 16:16:44    115s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Num PG vias on layer 2 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 3 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 4 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 5 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 6 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 7 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 8 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 9 : 0
[04/06 16:16:44    115s] (I)       Num PG vias on layer 10 : 0
[04/06 16:16:44    115s] [NR-eGR] Read 7944 PG shapes
[04/06 16:16:44    115s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] [NR-eGR] #Routing Blockages  : 0
[04/06 16:16:44    115s] [NR-eGR] #Instance Blockages : 0
[04/06 16:16:44    115s] [NR-eGR] #PG Blockages       : 7944
[04/06 16:16:44    115s] [NR-eGR] #Halo Blockages     : 0
[04/06 16:16:44    115s] [NR-eGR] #Boundary Blockages : 0
[04/06 16:16:44    115s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 16:16:44    115s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 16:16:44    115s] (I)       readDataFromPlaceDB
[04/06 16:16:44    115s] (I)       Read net information..
[04/06 16:16:44    115s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 16:16:44    115s] (I)       Read testcase time = 0.010 seconds
[04/06 16:16:44    115s] 
[04/06 16:16:44    115s] (I)       early_global_route_priority property id does not exist.
[04/06 16:16:44    115s] (I)       Start initializing grid graph
[04/06 16:16:44    115s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 16:16:44    115s] (I)       End initializing grid graph
[04/06 16:16:44    115s] (I)       Model blockages into capacity
[04/06 16:16:44    115s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 16:16:44    115s] (I)       Started Modeling ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 16:16:44    115s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 16:16:44    115s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       -- layer congestion ratio --
[04/06 16:16:44    115s] (I)       Layer 1 : 0.100000
[04/06 16:16:44    115s] (I)       Layer 2 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 3 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 4 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 5 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 6 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 7 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 8 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 9 : 0.700000
[04/06 16:16:44    115s] (I)       Layer 10 : 0.700000
[04/06 16:16:44    115s] (I)       ----------------------------
[04/06 16:16:44    115s] (I)       Number of ignored nets = 0
[04/06 16:16:44    115s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 16:16:44    115s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 16:16:44    115s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 16:16:44    115s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 16:16:44    115s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 16:16:44    115s] (I)       Before initializing Early Global Route syMemory usage = 1396.7 MB
[04/06 16:16:44    115s] (I)       Ndr track 0 does not exist
[04/06 16:16:44    115s] (I)       ---------------------Grid Graph Info--------------------
[04/06 16:16:44    115s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 16:16:44    115s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 16:16:44    115s] (I)       Site width          :   380  (dbu)
[04/06 16:16:44    115s] (I)       Row height          :  2800  (dbu)
[04/06 16:16:44    115s] (I)       GCell width         : 22400  (dbu)
[04/06 16:16:44    115s] (I)       GCell height        : 22400  (dbu)
[04/06 16:16:44    115s] (I)       Grid                :    31    31    10
[04/06 16:16:44    115s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 16:16:44    115s] (I)       Vertical capacity   :     0 22400     0 22400     0 22400     0 22400     0 22400
[04/06 16:16:44    115s] (I)       Horizontal capacity :     0     0 22400     0 22400     0 22400     0 22400     0
[04/06 16:16:44    115s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:44    115s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:44    115s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 16:16:44    115s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 16:16:44    115s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 16:16:44    115s] (I)       Num tracks per GCell: 82.96 58.95 80.00 40.00 40.00 40.00 13.33 13.33  7.00  6.67
[04/06 16:16:44    115s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 16:16:44    115s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 16:16:44    115s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 16:16:44    115s] (I)       --------------------------------------------------------
[04/06 16:16:44    115s] 
[04/06 16:16:44    115s] [NR-eGR] ============ Routing rule table ============
[04/06 16:16:44    115s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 16:16:44    115s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 16:16:44    115s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 16:16:44    115s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:44    115s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:44    115s] [NR-eGR] ========================================
[04/06 16:16:44    115s] [NR-eGR] 
[04/06 16:16:44    115s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer2 : = 1320 / 56048 (2.36%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer3 : = 1150 / 75454 (1.52%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer4 : = 900 / 38006 (2.37%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer5 : = 1150 / 37696 (3.05%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer6 : = 1080 / 38006 (2.84%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer7 : = 998 / 12555 (7.95%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer8 : = 420 / 12648 (3.32%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer9 : = 913 / 6572 (13.89%)
[04/06 16:16:44    115s] (I)       blocked tracks on layer10 : = 1775 / 6324 (28.07%)
[04/06 16:16:44    115s] (I)       After initializing Early Global Route syMemory usage = 1396.7 MB
[04/06 16:16:44    115s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Reset routing kernel
[04/06 16:16:44    115s] (I)       ============= Initialization =============
[04/06 16:16:44    115s] (I)       numLocalWires=91163  numGlobalNetBranches=19806  numLocalNetBranches=25911
[04/06 16:16:44    115s] (I)       totalPins=136291  totalGlobalPin=70490 (51.72%)
[04/06 16:16:44    115s] (I)       Started Build MST ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Generate topology with single threads
[04/06 16:16:44    115s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       total 2D Cap : 278219 = (130360 H, 147859 V)
[04/06 16:16:44    115s] (I)       
[04/06 16:16:44    115s] (I)       ============  Phase 1a Route ============
[04/06 16:16:44    115s] (I)       Started Phase 1a ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Started Pattern routing ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 16:16:44    115s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Usage: 66129 = (33222 H, 32907 V) = (25.48% H, 22.26% V) = (3.721e+05um H, 3.686e+05um V)
[04/06 16:16:44    115s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       
[04/06 16:16:44    115s] (I)       ============  Phase 1b Route ============
[04/06 16:16:44    115s] (I)       Started Phase 1b ( Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] (I)       Usage: 66129 = (33222 H, 32907 V) = (25.48% H, 22.26% V) = (3.721e+05um H, 3.686e+05um V)
[04/06 16:16:44    115s] (I)       eGR overflow: 0.00% H + 1.30% V
[04/06 16:16:44    115s] 
[04/06 16:16:44    115s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:44    115s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.31% V
[04/06 16:16:44    115s] <CMD> psp::embedded_egr_term_
[04/06 16:16:44    115s] Finished Early Global Route rough congestion estimation: mem = 1396.7M
[04/06 16:16:44    115s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.135, MEM:1396.7M
[04/06 16:16:44    115s] earlyGlobalRoute rough estimation gcell size 8 row height
[04/06 16:16:44    115s] OPERPROF: Starting CDPad at level 1, MEM:1396.7M
[04/06 16:16:44    115s] CDPadU 0.818 -> 0.818. R=0.687, N=34262, GS=11.200
[04/06 16:16:44    115s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.050, MEM:1396.7M
[04/06 16:16:44    115s] OPERPROF: Starting npMain at level 1, MEM:1396.7M
[04/06 16:16:45    115s] OPERPROF:   Starting npPlace at level 2, MEM:1396.7M
[04/06 16:16:45    115s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.054, MEM:1396.7M
[04/06 16:16:45    116s] OPERPROF: Finished npMain at level 1, CPU:0.210, REAL:0.209, MEM:1396.7M
[04/06 16:16:45    116s] Global placement CDP skipped at cutLevel 9.
[04/06 16:16:45    116s] Iteration  9: Total net bbox = 7.977e+05 (4.32e+05 3.66e+05)
[04/06 16:16:45    116s]               Est.  stn bbox = 1.056e+06 (5.70e+05 4.86e+05)
[04/06 16:16:45    116s]               cpu = 0:00:06.4 real = 0:00:07.0 mem = 1396.7M
[04/06 16:16:49    120s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:16:53    124s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:16:53    124s] Iteration 10: Total net bbox = 7.977e+05 (4.32e+05 3.66e+05)
[04/06 16:16:53    124s]               Est.  stn bbox = 1.056e+06 (5.70e+05 4.86e+05)
[04/06 16:16:53    124s]               cpu = 0:00:08.6 real = 0:00:08.0 mem = 1396.7M
[04/06 16:16:53    124s] OPERPROF: Starting npMain at level 1, MEM:1396.7M
[04/06 16:16:53    124s] OPERPROF:   Starting npPlace at level 2, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF:   Finished npPlace at level 2, CPU:5.360, REAL:5.345, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF: Finished npMain at level 1, CPU:5.530, REAL:5.514, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1396.7M
[04/06 16:16:59    130s] Starting Early Global Route rough congestion estimation: mem = 1396.7M
[04/06 16:16:59    130s] <CMD> psp::embedded_egr_init_
[04/06 16:16:59    130s] (I)       Started Loading and Dumping File ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Reading DB...
[04/06 16:16:59    130s] (I)       Read data from FE... (mem=1396.7M)
[04/06 16:16:59    130s] (I)       Read nodes and places... (mem=1396.7M)
[04/06 16:16:59    130s] (I)       Done Read nodes and places (cpu=0.010s, mem=1396.7M)
[04/06 16:16:59    130s] (I)       Read nets... (mem=1396.7M)
[04/06 16:16:59    130s] (I)       Done Read nets (cpu=0.050s, mem=1396.7M)
[04/06 16:16:59    130s] (I)       Done Read data from FE (cpu=0.060s, mem=1396.7M)
[04/06 16:16:59    130s] (I)       before initializing RouteDB syMemory usage = 1396.7 MB
[04/06 16:16:59    130s] (I)       == Non-default Options ==
[04/06 16:16:59    130s] (I)       Print mode                                         : 2
[04/06 16:16:59    130s] (I)       Stop if highly congested                           : false
[04/06 16:16:59    130s] (I)       Maximum routing layer                              : 10
[04/06 16:16:59    130s] (I)       Assign partition pins                              : false
[04/06 16:16:59    130s] (I)       Support large GCell                                : true
[04/06 16:16:59    130s] (I)       Number of rows per GCell                           : 4
[04/06 16:16:59    130s] (I)       Max num rows per GCell                             : 32
[04/06 16:16:59    130s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 16:16:59    130s] (I)       Use row-based GCell size
[04/06 16:16:59    130s] (I)       GCell unit size  : 2800
[04/06 16:16:59    130s] (I)       GCell multiplier : 4
[04/06 16:16:59    130s] (I)       build grid graph
[04/06 16:16:59    130s] (I)       build grid graph start
[04/06 16:16:59    130s] [NR-eGR] Track table information for default rule: 
[04/06 16:16:59    130s] [NR-eGR] metal1 has no routable track
[04/06 16:16:59    130s] [NR-eGR] metal2 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal3 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal4 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal5 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal6 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal7 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal8 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal9 has single uniform track structure
[04/06 16:16:59    130s] [NR-eGR] metal10 has single uniform track structure
[04/06 16:16:59    130s] (I)       build grid graph end
[04/06 16:16:59    130s] (I)       ===========================================================================
[04/06 16:16:59    130s] (I)       == Report All Rule Vias ==
[04/06 16:16:59    130s] (I)       ===========================================================================
[04/06 16:16:59    130s] (I)        Via Rule : (Default)
[04/06 16:16:59    130s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 16:16:59    130s] (I)       ---------------------------------------------------------------------------
[04/06 16:16:59    130s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 16:16:59    130s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 16:16:59    130s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 16:16:59    130s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 16:16:59    130s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 16:16:59    130s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 16:16:59    130s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 16:16:59    130s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 16:16:59    130s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 16:16:59    130s] (I)       ===========================================================================
[04/06 16:16:59    130s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Num PG vias on layer 2 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 3 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 4 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 5 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 6 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 7 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 8 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 9 : 0
[04/06 16:16:59    130s] (I)       Num PG vias on layer 10 : 0
[04/06 16:16:59    130s] [NR-eGR] Read 7944 PG shapes
[04/06 16:16:59    130s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] [NR-eGR] #Routing Blockages  : 0
[04/06 16:16:59    130s] [NR-eGR] #Instance Blockages : 0
[04/06 16:16:59    130s] [NR-eGR] #PG Blockages       : 7944
[04/06 16:16:59    130s] [NR-eGR] #Halo Blockages     : 0
[04/06 16:16:59    130s] [NR-eGR] #Boundary Blockages : 0
[04/06 16:16:59    130s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 16:16:59    130s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 16:16:59    130s] (I)       readDataFromPlaceDB
[04/06 16:16:59    130s] (I)       Read net information..
[04/06 16:16:59    130s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 16:16:59    130s] (I)       Read testcase time = 0.010 seconds
[04/06 16:16:59    130s] 
[04/06 16:16:59    130s] (I)       early_global_route_priority property id does not exist.
[04/06 16:16:59    130s] (I)       Start initializing grid graph
[04/06 16:16:59    130s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 16:16:59    130s] (I)       End initializing grid graph
[04/06 16:16:59    130s] (I)       Model blockages into capacity
[04/06 16:16:59    130s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 16:16:59    130s] (I)       Started Modeling ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 16:16:59    130s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 16:16:59    130s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       -- layer congestion ratio --
[04/06 16:16:59    130s] (I)       Layer 1 : 0.100000
[04/06 16:16:59    130s] (I)       Layer 2 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 3 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 4 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 5 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 6 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 7 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 8 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 9 : 0.700000
[04/06 16:16:59    130s] (I)       Layer 10 : 0.700000
[04/06 16:16:59    130s] (I)       ----------------------------
[04/06 16:16:59    130s] (I)       Number of ignored nets = 0
[04/06 16:16:59    130s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 16:16:59    130s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 16:16:59    130s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 16:16:59    130s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 16:16:59    130s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 16:16:59    130s] (I)       Before initializing Early Global Route syMemory usage = 1396.7 MB
[04/06 16:16:59    130s] (I)       Ndr track 0 does not exist
[04/06 16:16:59    130s] (I)       ---------------------Grid Graph Info--------------------
[04/06 16:16:59    130s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 16:16:59    130s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 16:16:59    130s] (I)       Site width          :   380  (dbu)
[04/06 16:16:59    130s] (I)       Row height          :  2800  (dbu)
[04/06 16:16:59    130s] (I)       GCell width         : 11200  (dbu)
[04/06 16:16:59    130s] (I)       GCell height        : 11200  (dbu)
[04/06 16:16:59    130s] (I)       Grid                :    62    61    10
[04/06 16:16:59    130s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 16:16:59    130s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[04/06 16:16:59    130s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[04/06 16:16:59    130s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:59    130s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 16:16:59    130s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 16:16:59    130s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 16:16:59    130s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 16:16:59    130s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[04/06 16:16:59    130s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 16:16:59    130s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 16:16:59    130s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 16:16:59    130s] (I)       --------------------------------------------------------
[04/06 16:16:59    130s] 
[04/06 16:16:59    130s] [NR-eGR] ============ Routing rule table ============
[04/06 16:16:59    130s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 16:16:59    130s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 16:16:59    130s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 16:16:59    130s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:59    130s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:16:59    130s] [NR-eGR] ========================================
[04/06 16:16:59    130s] [NR-eGR] 
[04/06 16:16:59    130s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer2 : = 2574 / 110288 (2.33%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer3 : = 1150 / 150908 (0.76%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer4 : = 1755 / 74786 (2.35%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer5 : = 1150 / 75392 (1.53%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer6 : = 2106 / 74786 (2.82%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer7 : = 1074 / 25110 (4.28%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer8 : = 819 / 24888 (3.29%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer9 : = 1414 / 13144 (10.76%)
[04/06 16:16:59    130s] (I)       blocked tracks on layer10 : = 3515 / 12444 (28.25%)
[04/06 16:16:59    130s] (I)       After initializing Early Global Route syMemory usage = 1396.7 MB
[04/06 16:16:59    130s] (I)       Finished Loading and Dumping File ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Reset routing kernel
[04/06 16:16:59    130s] (I)       ============= Initialization =============
[04/06 16:16:59    130s] (I)       numLocalWires=58893  numGlobalNetBranches=13816  numLocalNetBranches=15744
[04/06 16:16:59    130s] (I)       totalPins=136291  totalGlobalPin=94020 (68.98%)
[04/06 16:16:59    130s] (I)       Started Build MST ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Generate topology with single threads
[04/06 16:16:59    130s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       total 2D Cap : 551734 = (260927 H, 290807 V)
[04/06 16:16:59    130s] (I)       
[04/06 16:16:59    130s] (I)       ============  Phase 1a Route ============
[04/06 16:16:59    130s] (I)       Started Phase 1a ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Started Pattern routing ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 16:16:59    130s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Usage: 129357 = (65684 H, 63673 V) = (25.17% H, 21.90% V) = (3.678e+05um H, 3.566e+05um V)
[04/06 16:16:59    130s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       
[04/06 16:16:59    130s] (I)       ============  Phase 1b Route ============
[04/06 16:16:59    130s] (I)       Started Phase 1b ( Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] (I)       Usage: 129357 = (65684 H, 63673 V) = (25.17% H, 21.90% V) = (3.678e+05um H, 3.566e+05um V)
[04/06 16:16:59    130s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/06 16:16:59    130s] 
[04/06 16:16:59    130s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1396.69 MB )
[04/06 16:16:59    130s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 16:16:59    130s] <CMD> psp::embedded_egr_term_
[04/06 16:16:59    130s] Finished Early Global Route rough congestion estimation: mem = 1396.7M
[04/06 16:16:59    130s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.145, MEM:1396.7M
[04/06 16:16:59    130s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/06 16:16:59    130s] OPERPROF: Starting CDPad at level 1, MEM:1396.7M
[04/06 16:16:59    130s] CDPadU 0.818 -> 0.819. R=0.687, N=34262, GS=5.600
[04/06 16:16:59    130s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.060, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF: Starting npMain at level 1, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF:   Starting npPlace at level 2, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF:   Finished npPlace at level 2, CPU:0.060, REAL:0.065, MEM:1396.7M
[04/06 16:16:59    130s] OPERPROF: Finished npMain at level 1, CPU:0.220, REAL:0.222, MEM:1396.7M
[04/06 16:16:59    130s] Global placement CDP skipped at cutLevel 11.
[04/06 16:16:59    130s] Iteration 11: Total net bbox = 7.958e+05 (4.31e+05 3.65e+05)
[04/06 16:16:59    130s]               Est.  stn bbox = 1.051e+06 (5.67e+05 4.83e+05)
[04/06 16:16:59    130s]               cpu = 0:00:06.0 real = 0:00:06.0 mem = 1396.7M
[04/06 16:17:03    134s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:17:08    139s] nrCritNet: 0.00% ( 0 / 42647 ) cutoffSlk: 214748364.7ps stdDelay: 8.4ps
[04/06 16:17:08    139s] Iteration 12: Total net bbox = 7.958e+05 (4.31e+05 3.65e+05)
[04/06 16:17:08    139s]               Est.  stn bbox = 1.051e+06 (5.67e+05 4.83e+05)
[04/06 16:17:08    139s]               cpu = 0:00:08.6 real = 0:00:09.0 mem = 1396.7M
[04/06 16:17:08    139s] OPERPROF: Starting npMain at level 1, MEM:1396.7M
[04/06 16:17:08    139s] OPERPROF:   Starting npPlace at level 2, MEM:1396.7M
[04/06 16:17:18    149s] OPERPROF:   Finished npPlace at level 2, CPU:10.570, REAL:10.557, MEM:1396.7M
[04/06 16:17:18    149s] OPERPROF: Finished npMain at level 1, CPU:10.740, REAL:10.714, MEM:1396.7M
[04/06 16:17:18    149s] Iteration 13: Total net bbox = 8.048e+05 (4.35e+05 3.69e+05)
[04/06 16:17:18    149s]               Est.  stn bbox = 1.055e+06 (5.70e+05 4.85e+05)
[04/06 16:17:18    149s]               cpu = 0:00:10.8 real = 0:00:10.0 mem = 1396.7M
[04/06 16:17:18    149s] [adp] clock
[04/06 16:17:18    149s] [adp] weight, nr nets, wire length
[04/06 16:17:18    149s] [adp]      0        1  659.358500
[04/06 16:17:18    149s] [adp] data
[04/06 16:17:18    149s] [adp] weight, nr nets, wire length
[04/06 16:17:18    149s] [adp]      0    42646  804129.727000
[04/06 16:17:18    149s] [adp] 0.000000|0.000000|0.000000
[04/06 16:17:18    149s] Iteration 14: Total net bbox = 8.048e+05 (4.35e+05 3.69e+05)
[04/06 16:17:18    149s]               Est.  stn bbox = 1.055e+06 (5.70e+05 4.85e+05)
[04/06 16:17:18    149s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1396.7M
[04/06 16:17:18    149s] *** cost = 8.048e+05 (4.35e+05 3.69e+05) (cpu for global=0:01:10) real=0:01:10***
[04/06 16:17:18    149s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/06 16:17:19    150s] <CMD> reset_path_group
[04/06 16:17:19    150s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:17:19    150s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1396.7M
[04/06 16:17:19    150s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1396.7M
[04/06 16:17:19    150s] Solver runtime cpu: 0:00:40.7 real: 0:00:40.6
[04/06 16:17:19    150s] Core Placement runtime cpu: 0:00:43.3 real: 0:00:44.0
[04/06 16:17:19    150s] <CMD> scanReorder
[04/06 16:17:19    150s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/06 16:17:19    150s] Type 'man IMPSP-9025' for more detail.
[04/06 16:17:19    150s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1396.7M
[04/06 16:17:19    150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1396.7M
[04/06 16:17:19    150s] #spOpts: N=45 mergeVia=F 
[04/06 16:17:19    150s] All LLGs are deleted
[04/06 16:17:19    150s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1396.7M
[04/06 16:17:19    150s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1396.7M
[04/06 16:17:19    150s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1396.7M
[04/06 16:17:19    150s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1396.7M
[04/06 16:17:19    150s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 16:17:19    150s] Fast DP-INIT is on for default
[04/06 16:17:19    150s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 16:17:19    150s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.014, MEM:1412.7M
[04/06 16:17:19    150s] OPERPROF:       Starting CMU at level 4, MEM:1412.7M
[04/06 16:17:19    150s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.005, MEM:1412.7M
[04/06 16:17:19    150s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.024, MEM:1412.7M
[04/06 16:17:19    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1412.7MB).
[04/06 16:17:19    150s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.049, MEM:1412.7M
[04/06 16:17:19    150s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.049, MEM:1412.7M
[04/06 16:17:19    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.1
[04/06 16:17:19    150s] OPERPROF: Starting RefinePlace at level 1, MEM:1412.7M
[04/06 16:17:19    150s] *** Starting refinePlace (0:02:30 mem=1412.7M) ***
[04/06 16:17:19    150s] Total net bbox length = 8.048e+05 (4.355e+05 3.693e+05) (ext = 2.849e+05)
[04/06 16:17:19    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 16:17:19    150s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1412.7M
[04/06 16:17:19    150s] Starting refinePlace ...
[04/06 16:17:19    150s] ** Cut row section cpu time 0:00:00.0.
[04/06 16:17:19    150s]    Spread Effort: high, standalone mode, useDDP on.
[04/06 16:17:19    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1412.7MB) @(0:02:30 - 0:02:30).
[04/06 16:17:19    150s] Move report: preRPlace moves 34262 insts, mean move: 0.44 um, max move: 2.84 um
[04/06 16:17:19    150s] 	Max move on inst (U94261): (105.96, 219.42) --> (105.26, 217.28)
[04/06 16:17:19    150s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[04/06 16:17:19    150s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 16:17:19    150s] Placement tweakage begins.
[04/06 16:17:19    150s] wire length = 7.373e+05
[04/06 16:17:21    152s] wire length = 7.136e+05
[04/06 16:17:21    152s] Placement tweakage ends.
[04/06 16:17:21    152s] Move report: tweak moves 9923 insts, mean move: 2.68 um, max move: 30.17 um
[04/06 16:17:21    152s] 	Max move on inst (U50433): (103.36, 234.08) --> (91.39, 215.88)
[04/06 16:17:21    152s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.4, real=0:00:02.0, mem=1412.7MB) @(0:02:30 - 0:02:33).
[04/06 16:17:22    152s] 
[04/06 16:17:22    152s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 16:17:22    153s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 16:17:22    153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1412.7MB) @(0:02:33 - 0:02:33).
[04/06 16:17:22    153s] Move report: Detail placement moves 34262 insts, mean move: 1.12 um, max move: 30.31 um
[04/06 16:17:22    153s] 	Max move on inst (U50433): (103.39, 234.19) --> (91.39, 215.88)
[04/06 16:17:22    153s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1412.7MB
[04/06 16:17:22    153s] Statistics of distance of Instance movement in refine placement:
[04/06 16:17:22    153s]   maximum (X+Y) =        30.31 um
[04/06 16:17:22    153s]   inst (U50433) with max move: (103.389, 234.188) -> (91.39, 215.88)
[04/06 16:17:22    153s]   mean    (X+Y) =         1.12 um
[04/06 16:17:22    153s] Summary Report:
[04/06 16:17:22    153s] Instances move: 34262 (out of 34262 movable)
[04/06 16:17:22    153s] Instances flipped: 0
[04/06 16:17:22    153s] Mean displacement: 1.12 um
[04/06 16:17:22    153s] Max displacement: 30.31 um (Instance: U50433) (103.389, 234.188) -> (91.39, 215.88)
[04/06 16:17:22    153s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
[04/06 16:17:22    153s] Total instances moved : 34262
[04/06 16:17:22    153s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.110, REAL:3.127, MEM:1412.7M
[04/06 16:17:22    153s] Total net bbox length = 7.859e+05 (4.150e+05 3.709e+05) (ext = 2.843e+05)
[04/06 16:17:22    153s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1412.7MB
[04/06 16:17:22    153s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1412.7MB) @(0:02:30 - 0:02:33).
[04/06 16:17:22    153s] *** Finished refinePlace (0:02:33 mem=1412.7M) ***
[04/06 16:17:22    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.1
[04/06 16:17:22    153s] OPERPROF: Finished RefinePlace at level 1, CPU:3.160, REAL:3.180, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.009, MEM:1412.7M
[04/06 16:17:22    153s] All LLGs are deleted
[04/06 16:17:22    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.7M
[04/06 16:17:22    153s] *** End of Placement (cpu=0:01:15, real=0:01:17, mem=1412.7M) ***
[04/06 16:17:22    153s] #spOpts: N=45 mergeVia=F 
[04/06 16:17:22    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1412.7M
[04/06 16:17:22    153s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 16:17:22    153s] Fast DP-INIT is on for default
[04/06 16:17:22    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 16:17:22    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.016, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.010, MEM:1412.7M
[04/06 16:17:22    153s] default core: bins with density > 0.750 = 30.25 % ( 160 / 529 )
[04/06 16:17:22    153s] Density distribution unevenness ratio = 5.758%
[04/06 16:17:22    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.7M
[04/06 16:17:22    153s] All LLGs are deleted
[04/06 16:17:22    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1412.7M
[04/06 16:17:22    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1412.7M
[04/06 16:17:22    153s] *** Free Virtual Timing Model ...(mem=1412.7M)
[04/06 16:17:22    153s] <CMD> setDelayCalMode -engine aae
[04/06 16:17:22    153s] <CMD> all_setup_analysis_views
[04/06 16:17:22    153s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:17:22    153s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/06 16:17:22    153s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/06 16:17:22    153s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/06 16:17:22    153s] <CMD> get_ccopt_clock_trees *
[04/06 16:17:22    153s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[04/06 16:17:22    153s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[04/06 16:17:22    153s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/06 16:17:22    153s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/06 16:17:22    153s] <CMD> getPlaceMode -quiet -timingEffort
[04/06 16:17:22    153s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/06 16:17:22    153s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[04/06 16:17:22    153s] <CMD> getAnalysisMode -quiet -honorClockDomains
[04/06 16:17:22    153s] **INFO: Enable pre-place timing setting for timing analysis
[04/06 16:17:22    153s] Set Using Default Delay Limit as 101.
[04/06 16:17:22    153s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/06 16:17:22    153s] <CMD> set delaycal_use_default_delay_limit 101
[04/06 16:17:22    153s] Set Default Net Delay as 0 ps.
[04/06 16:17:22    153s] <CMD> set delaycal_default_net_delay 0
[04/06 16:17:22    153s] Set Default Net Load as 0 pF. 
[04/06 16:17:22    153s] <CMD> set delaycal_default_net_load 0
[04/06 16:17:22    153s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/06 16:17:22    153s] <CMD> getAnalysisMode -clkSrcPath -quiet
[04/06 16:17:22    153s] <CMD> getAnalysisMode -clockPropagation -quiet
[04/06 16:17:22    153s] <CMD> getAnalysisMode -checkType -quiet
[04/06 16:17:22    153s] <CMD> buildTimingGraph
[04/06 16:17:22    153s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/06 16:17:22    153s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[04/06 16:17:22    153s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[04/06 16:17:22    153s] **INFO: Analyzing IO path groups for slack adjustment
[04/06 16:17:22    153s] <CMD> get_global timing_enable_path_group_priority
[04/06 16:17:22    153s] <CMD> get_global timing_constraint_enable_group_path_resetting
[04/06 16:17:22    153s] <CMD> set_global timing_enable_path_group_priority false
[04/06 16:17:22    153s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[04/06 16:17:22    153s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/06 16:17:22    153s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:17:22    153s] <CMD> group_path -name in2reg_tmp.3141 -from {0x524 0x527} -to 0x528 -ignore_source_of_trigger_arc
[04/06 16:17:22    153s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[04/06 16:17:22    153s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:17:22    153s] <CMD> group_path -name in2out_tmp.3141 -from {0x52b 0x52e} -to 0x52f -ignore_source_of_trigger_arc
[04/06 16:17:22    153s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:17:22    153s] <CMD> group_path -name reg2reg_tmp.3141 -from 0x531 -to 0x532
[04/06 16:17:22    153s] <CMD> set_global _is_ipo_interactive_path_groups 1
[04/06 16:17:22    153s] <CMD> group_path -name reg2out_tmp.3141 -from 0x535 -to 0x536
[04/06 16:17:23    154s] <CMD> setPathGroupOptions reg2reg_tmp.3141 -effortLevel high
[04/06 16:17:23    154s] Effort level <high> specified for reg2reg_tmp.3141 path_group
[04/06 16:17:23    154s] #################################################################################
[04/06 16:17:23    154s] # Design Stage: PreRoute
[04/06 16:17:23    154s] # Design Name: MAC_512
[04/06 16:17:23    154s] # Design Mode: 45nm
[04/06 16:17:23    154s] # Analysis Mode: MMMC Non-OCV 
[04/06 16:17:23    154s] # Parasitics Mode: No SPEF/RCDB
[04/06 16:17:23    154s] # Signoff Settings: SI Off 
[04/06 16:17:23    154s] #################################################################################
[04/06 16:17:23    154s] Calculate delays in BcWc mode...
[04/06 16:17:23    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 1388.0M, InitMEM = 1388.0M)
[04/06 16:17:23    154s] Start delay calculation (fullDC) (1 T). (MEM=1387.96)
[04/06 16:17:23    154s] End AAE Lib Interpolated Model. (MEM=1404.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 16:17:29    160s] Total number of fetched objects 43415
[04/06 16:17:29    160s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 16:17:29    160s] End delay calculation. (MEM=1372.69 CPU=0:00:05.1 REAL=0:00:05.0)
[04/06 16:17:29    160s] End delay calculation (fullDC). (MEM=1372.69 CPU=0:00:05.7 REAL=0:00:06.0)
[04/06 16:17:29    160s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 1372.7M) ***
[04/06 16:17:29    160s] <CMD> reset_path_group -name reg2out_tmp.3141
[04/06 16:17:29    160s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:17:29    160s] <CMD> reset_path_group -name in2reg_tmp.3141
[04/06 16:17:29    160s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:17:29    160s] <CMD> reset_path_group -name in2out_tmp.3141
[04/06 16:17:29    160s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:17:29    160s] <CMD> reset_path_group -name reg2reg_tmp.3141
[04/06 16:17:29    160s] <CMD> set_global _is_ipo_interactive_path_groups 0
[04/06 16:17:29    160s] **INFO: Disable pre-place timing setting for timing analysis
[04/06 16:17:29    160s] <CMD> setDelayCalMode -ignoreNetLoad false
[04/06 16:17:30    161s] Set Using Default Delay Limit as 1000.
[04/06 16:17:30    161s] <CMD> set delaycal_use_default_delay_limit 1000
[04/06 16:17:30    161s] Set Default Net Delay as 1000 ps.
[04/06 16:17:30    161s] <CMD> set delaycal_default_net_delay 1000ps
[04/06 16:17:30    161s] Set Default Net Load as 0.5 pF. 
[04/06 16:17:30    161s] <CMD> set delaycal_default_net_load 0.5pf
[04/06 16:17:30    161s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[04/06 16:17:30    161s] <CMD> all_setup_analysis_views
[04/06 16:17:30    161s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[04/06 16:17:30    161s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/06 16:17:30    161s] <CMD> setPlaceMode -reset -improveWithPsp
[04/06 16:17:30    161s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[04/06 16:17:30    161s] <CMD> getPlaceMode -congRepair -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -fp -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[04/06 16:17:30    161s] <CMD> getPlaceMode -user -congRepairMaxIter
[04/06 16:17:30    161s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/06 16:17:30    161s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[04/06 16:17:30    161s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[04/06 16:17:30    161s] <CMD> setPlaceMode -congRepairMaxIter 1
[04/06 16:17:30    161s] <CMD> getPlaceMode -quickCTS -quiet
[04/06 16:17:30    161s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[04/06 16:17:30    161s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[04/06 16:17:30    161s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[04/06 16:17:30    161s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[04/06 16:17:30    161s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/06 16:17:30    161s] <CMD> congRepair
[04/06 16:17:30    161s] Info: Disable timing driven in postCTS congRepair.
[04/06 16:17:30    161s] 
[04/06 16:17:30    161s] Starting congRepair ...
[04/06 16:17:30    161s] User Input Parameters:
[04/06 16:17:30    161s] - Congestion Driven    : On
[04/06 16:17:30    161s] - Timing Driven        : Off
[04/06 16:17:30    161s] - Area-Violation Based : On
[04/06 16:17:30    161s] - Start Rollback Level : -5
[04/06 16:17:30    161s] - Legalized            : On
[04/06 16:17:30    161s] - Window Based         : Off
[04/06 16:17:30    161s] - eDen incr mode       : Off
[04/06 16:17:30    161s] - Small incr mode      : Off
[04/06 16:17:30    161s] 
[04/06 16:17:30    161s] Collecting buffer chain nets ...
[04/06 16:17:30    161s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1358.0M
[04/06 16:17:30    161s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.019, MEM:1358.0M
[04/06 16:17:30    161s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1358.0M
[04/06 16:17:30    161s] Starting Early Global Route congestion estimation: mem = 1358.0M
[04/06 16:17:30    161s] (I)       Started Loading and Dumping File ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Reading DB...
[04/06 16:17:30    161s] (I)       Read data from FE... (mem=1358.0M)
[04/06 16:17:30    161s] (I)       Read nodes and places... (mem=1358.0M)
[04/06 16:17:30    161s] (I)       Done Read nodes and places (cpu=0.020s, mem=1358.0M)
[04/06 16:17:30    161s] (I)       Read nets... (mem=1358.0M)
[04/06 16:17:30    161s] (I)       Done Read nets (cpu=0.050s, mem=1358.0M)
[04/06 16:17:30    161s] (I)       Done Read data from FE (cpu=0.070s, mem=1358.0M)
[04/06 16:17:30    161s] (I)       before initializing RouteDB syMemory usage = 1358.0 MB
[04/06 16:17:30    161s] (I)       == Non-default Options ==
[04/06 16:17:30    161s] (I)       Maximum routing layer                              : 10
[04/06 16:17:30    161s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 16:17:30    161s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 16:17:30    161s] (I)       Use row-based GCell size
[04/06 16:17:30    161s] (I)       GCell unit size  : 2800
[04/06 16:17:30    161s] (I)       GCell multiplier : 1
[04/06 16:17:30    161s] (I)       build grid graph
[04/06 16:17:30    161s] (I)       build grid graph start
[04/06 16:17:30    161s] [NR-eGR] Track table information for default rule: 
[04/06 16:17:30    161s] [NR-eGR] metal1 has no routable track
[04/06 16:17:30    161s] [NR-eGR] metal2 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal3 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal4 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal5 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal6 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal7 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal8 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal9 has single uniform track structure
[04/06 16:17:30    161s] [NR-eGR] metal10 has single uniform track structure
[04/06 16:17:30    161s] (I)       build grid graph end
[04/06 16:17:30    161s] (I)       ===========================================================================
[04/06 16:17:30    161s] (I)       == Report All Rule Vias ==
[04/06 16:17:30    161s] (I)       ===========================================================================
[04/06 16:17:30    161s] (I)        Via Rule : (Default)
[04/06 16:17:30    161s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 16:17:30    161s] (I)       ---------------------------------------------------------------------------
[04/06 16:17:30    161s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 16:17:30    161s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 16:17:30    161s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 16:17:30    161s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 16:17:30    161s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 16:17:30    161s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 16:17:30    161s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 16:17:30    161s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 16:17:30    161s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 16:17:30    161s] (I)       ===========================================================================
[04/06 16:17:30    161s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Num PG vias on layer 2 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 3 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 4 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 5 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 6 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 7 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 8 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 9 : 0
[04/06 16:17:30    161s] (I)       Num PG vias on layer 10 : 0
[04/06 16:17:30    161s] [NR-eGR] Read 7944 PG shapes
[04/06 16:17:30    161s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] [NR-eGR] #Routing Blockages  : 0
[04/06 16:17:30    161s] [NR-eGR] #Instance Blockages : 0
[04/06 16:17:30    161s] [NR-eGR] #PG Blockages       : 7944
[04/06 16:17:30    161s] [NR-eGR] #Halo Blockages     : 0
[04/06 16:17:30    161s] [NR-eGR] #Boundary Blockages : 0
[04/06 16:17:30    161s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 16:17:30    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 16:17:30    161s] (I)       readDataFromPlaceDB
[04/06 16:17:30    161s] (I)       Read net information..
[04/06 16:17:30    161s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 16:17:30    161s] (I)       Read testcase time = 0.010 seconds
[04/06 16:17:30    161s] 
[04/06 16:17:30    161s] (I)       early_global_route_priority property id does not exist.
[04/06 16:17:30    161s] (I)       Start initializing grid graph
[04/06 16:17:30    161s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 16:17:30    161s] (I)       End initializing grid graph
[04/06 16:17:30    161s] (I)       Model blockages into capacity
[04/06 16:17:30    161s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 16:17:30    161s] (I)       Started Modeling ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 16:17:30    161s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 16:17:30    161s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       -- layer congestion ratio --
[04/06 16:17:30    161s] (I)       Layer 1 : 0.100000
[04/06 16:17:30    161s] (I)       Layer 2 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 3 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 4 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 5 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 6 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 7 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 8 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 9 : 0.700000
[04/06 16:17:30    161s] (I)       Layer 10 : 0.700000
[04/06 16:17:30    161s] (I)       ----------------------------
[04/06 16:17:30    161s] (I)       Number of ignored nets = 0
[04/06 16:17:30    161s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 16:17:30    161s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 16:17:30    161s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 16:17:30    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 16:17:30    161s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 16:17:30    161s] (I)       Before initializing Early Global Route syMemory usage = 1358.0 MB
[04/06 16:17:30    161s] (I)       Ndr track 0 does not exist
[04/06 16:17:30    161s] (I)       ---------------------Grid Graph Info--------------------
[04/06 16:17:30    161s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 16:17:30    161s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 16:17:30    161s] (I)       Site width          :   380  (dbu)
[04/06 16:17:30    161s] (I)       Row height          :  2800  (dbu)
[04/06 16:17:30    161s] (I)       GCell width         :  2800  (dbu)
[04/06 16:17:30    161s] (I)       GCell height        :  2800  (dbu)
[04/06 16:17:30    161s] (I)       Grid                :   246   244    10
[04/06 16:17:30    161s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 16:17:30    161s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 16:17:30    161s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 16:17:30    161s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 16:17:30    161s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 16:17:30    161s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 16:17:30    161s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 16:17:30    161s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 16:17:30    161s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 16:17:30    161s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 16:17:30    161s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 16:17:30    161s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 16:17:30    161s] (I)       --------------------------------------------------------
[04/06 16:17:30    161s] 
[04/06 16:17:30    161s] [NR-eGR] ============ Routing rule table ============
[04/06 16:17:30    161s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 16:17:30    161s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 16:17:30    161s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 16:17:30    161s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:17:30    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 16:17:30    161s] [NR-eGR] ========================================
[04/06 16:17:30    161s] [NR-eGR] 
[04/06 16:17:30    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 16:17:30    161s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 16:17:30    161s] (I)       After initializing Early Global Route syMemory usage = 1358.0 MB
[04/06 16:17:30    161s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Reset routing kernel
[04/06 16:17:30    161s] (I)       Started Global Routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       ============= Initialization =============
[04/06 16:17:30    161s] (I)       totalPins=136291  totalGlobalPin=134108 (98.40%)
[04/06 16:17:30    161s] (I)       Started Net group 1 ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Build MST ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Generate topology with single threads
[04/06 16:17:30    161s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 16:17:30    161s] [NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1a Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1a ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Pattern routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 16:17:30    161s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Usage: 502708 = (249870 H, 252838 V) = (24.05% H, 21.77% V) = (3.498e+05um H, 3.540e+05um V)
[04/06 16:17:30    161s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1b Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1b ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Monotonic routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Usage: 502847 = (249959 H, 252888 V) = (24.06% H, 21.77% V) = (3.499e+05um H, 3.540e+05um V)
[04/06 16:17:30    161s] (I)       Overflow of layer group 1: 0.06% H + 0.31% V. EstWL: 7.039858e+05um
[04/06 16:17:30    161s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1c Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1c ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Two level routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Level2 Grid: 50 x 49
[04/06 16:17:30    161s] (I)       Started Two Level Routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Usage: 502847 = (249959 H, 252888 V) = (24.06% H, 21.77% V) = (3.499e+05um H, 3.540e+05um V)
[04/06 16:17:30    161s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1d Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1d ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Detoured routing ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Usage: 502891 = (250003 H, 252888 V) = (24.07% H, 21.77% V) = (3.500e+05um H, 3.540e+05um V)
[04/06 16:17:30    161s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1e Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1e ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Route legalization ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Usage: 502891 = (250003 H, 252888 V) = (24.07% H, 21.77% V) = (3.500e+05um H, 3.540e+05um V)
[04/06 16:17:30    161s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.22% V. EstWL: 7.040474e+05um
[04/06 16:17:30    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Started Layer assignment ( Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1357.95 MB )
[04/06 16:17:30    161s] (I)       Running layer assignment with 1 threads
[04/06 16:17:30    161s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Finished Net group 1 ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] (I)       ============  Phase 1l Route ============
[04/06 16:17:30    161s] (I)       Started Phase 1l ( Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       
[04/06 16:17:30    161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 16:17:30    161s] [NR-eGR]                        OverCon           OverCon            
[04/06 16:17:30    161s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 16:17:30    161s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/06 16:17:30    161s] [NR-eGR] ---------------------------------------------------------------
[04/06 16:17:30    161s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 16:17:30    161s] [NR-eGR]  metal2  (2)       251( 0.42%)         7( 0.01%)   ( 0.43%) 
[04/06 16:17:30    161s] [NR-eGR]  metal3  (3)        73( 0.12%)         0( 0.00%)   ( 0.12%) 
[04/06 16:17:30    161s] [NR-eGR]  metal4  (4)       316( 0.53%)         7( 0.01%)   ( 0.54%) 
[04/06 16:17:30    161s] [NR-eGR]  metal5  (5)        54( 0.09%)         1( 0.00%)   ( 0.09%) 
[04/06 16:17:30    161s] [NR-eGR]  metal6  (6)        91( 0.15%)         0( 0.00%)   ( 0.15%) 
[04/06 16:17:30    161s] [NR-eGR]  metal7  (7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/06 16:17:30    161s] [NR-eGR]  metal8  (8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 16:17:30    161s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 16:17:30    161s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 16:17:30    161s] [NR-eGR] ---------------------------------------------------------------
[04/06 16:17:30    161s] [NR-eGR] Total              791( 0.16%)        15( 0.00%)   ( 0.16%) 
[04/06 16:17:30    161s] [NR-eGR] 
[04/06 16:17:30    161s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 16:17:30    161s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.04% V
[04/06 16:17:30    161s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.04% V
[04/06 16:17:30    161s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1366.0M
[04/06 16:17:30    161s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.500, REAL:0.502, MEM:1366.0M
[04/06 16:17:30    161s] OPERPROF: Starting HotSpotCal at level 1, MEM:1366.0M
[04/06 16:17:30    161s] [hotspot] +------------+---------------+---------------+
[04/06 16:17:30    161s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 16:17:30    161s] [hotspot] +------------+---------------+---------------+
[04/06 16:17:30    161s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 16:17:30    161s] [hotspot] +------------+---------------+---------------+
[04/06 16:17:30    161s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 16:17:30    161s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 16:17:30    161s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1366.0M
[04/06 16:17:30    161s] Skipped repairing congestion.
[04/06 16:17:30    161s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1366.0M
[04/06 16:17:30    161s] Starting Early Global Route wiring: mem = 1366.0M
[04/06 16:17:30    161s] (I)       ============= track Assignment ============
[04/06 16:17:30    161s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Started Track Assignment ( Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 16:17:30    161s] (I)       Running track assignment with 1 threads
[04/06 16:17:30    161s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] (I)       Run Multi-thread track assignment
[04/06 16:17:30    161s] (I)       Finished Track Assignment ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] [NR-eGR] Started Export DB wires ( Curr Mem: 1365.96 MB )
[04/06 16:17:30    161s] [NR-eGR] Started Export all nets ( Curr Mem: 1365.96 MB )
[04/06 16:17:31    162s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:31    162s] [NR-eGR] Started Set wire vias ( Curr Mem: 1365.96 MB )
[04/06 16:17:31    162s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:31    162s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1365.96 MB )
[04/06 16:17:31    162s] [NR-eGR] --------------------------------------------------------------------------
[04/06 16:17:31    162s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[04/06 16:17:31    162s] [NR-eGR] metal2  (2V) length: 1.412866e+05um, number of vias: 162880
[04/06 16:17:31    162s] [NR-eGR] metal3  (3H) length: 2.614211e+05um, number of vias: 72938
[04/06 16:17:31    162s] [NR-eGR] metal4  (4V) length: 1.203329e+05um, number of vias: 21118
[04/06 16:17:31    162s] [NR-eGR] metal5  (5H) length: 8.427003e+04um, number of vias: 17153
[04/06 16:17:31    162s] [NR-eGR] metal6  (6V) length: 1.037856e+05um, number of vias: 2748
[04/06 16:17:31    162s] [NR-eGR] metal7  (7H) length: 1.335639e+04um, number of vias: 1285
[04/06 16:17:31    162s] [NR-eGR] metal8  (8V) length: 1.453610e+04um, number of vias: 20
[04/06 16:17:31    162s] [NR-eGR] metal9  (9H) length: 8.400000e+00um, number of vias: 0
[04/06 16:17:31    162s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 16:17:31    162s] [NR-eGR] Total length: 7.389970e+05um, number of vias: 414433
[04/06 16:17:31    162s] [NR-eGR] --------------------------------------------------------------------------
[04/06 16:17:31    162s] [NR-eGR] Total eGR-routed clock nets wire length: 3.414850e+03um 
[04/06 16:17:31    162s] [NR-eGR] --------------------------------------------------------------------------
[04/06 16:17:31    162s] Early Global Route wiring runtime: 0.64 seconds, mem = 1366.0M
[04/06 16:17:31    162s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.640, REAL:0.641, MEM:1366.0M
[04/06 16:17:31    162s] Tdgp not successfully inited but do clear! skip clearing
[04/06 16:17:31    162s] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[04/06 16:17:31    162s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/06 16:17:31    162s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/06 16:17:31    162s] <CMD> ::goMC::is_advanced_metrics_collection_enabled
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -congRepairMaxIter
[04/06 16:17:31    162s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/06 16:17:31    162s] <CMD> all_setup_analysis_views
[04/06 16:17:31    162s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:17:31    162s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[04/06 16:17:31    162s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[04/06 16:17:31    162s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -timingEffort
[04/06 16:17:31    162s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[04/06 16:17:31    162s] *** Finishing placeDesign default flow ***
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[04/06 16:17:31    162s] **placeDesign ... cpu = 0: 1:34, real = 0: 1:35, mem = 1278.0M **
[04/06 16:17:31    162s] <CMD> getPlaceMode -trimView -quiet
[04/06 16:17:31    162s] <CMD> getOptMode -quiet -viewOptPolishing
[04/06 16:17:31    162s] <CMD> getOptMode -quiet -fastViewOpt
[04/06 16:17:31    162s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[04/06 16:17:31    162s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[04/06 16:17:31    162s] Tdgp not successfully inited but do clear! skip clearing
[04/06 16:17:31    162s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[04/06 16:17:31    162s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:17:31    162s] <CMD> setExtractRCMode -engine preRoute
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -ignoreScan
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -repairPlace
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[04/06 16:17:31    162s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[04/06 16:17:31    162s] <CMD> getPlaceMode -macroPlaceMode -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[04/06 16:17:31    162s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -clusterMode
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[04/06 16:17:31    162s] <CMD> getPlaceMode -enableDistPlace -quiet
[04/06 16:17:31    162s] <CMD> setPlaceMode -reset -expHiddenFastMode
[04/06 16:17:31    162s] <CMD> getPlaceMode -tcg2Pass -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[04/06 16:17:31    162s] <CMD> getPlaceMode -fp -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -fastfp -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -doRPlace -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[04/06 16:17:31    162s] <CMD> getPlaceMode -quickCTS -quiet
[04/06 16:17:31    162s] <CMD> set spgFlowInInitialPlace 0
[04/06 16:17:31    162s] <CMD> getPlaceMode -user -maxRouteLayer
[04/06 16:17:31    162s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[04/06 16:17:31    162s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[04/06 16:17:31    162s] <CMD> getDesignMode -quiet -flowEffort
[04/06 16:17:31    162s] <CMD> report_message -end_cmd
[04/06 16:17:31    162s] 
[04/06 16:17:31    162s] *** Summary of all messages that are not suppressed in this session:
[04/06 16:17:31    162s] Severity  ID               Count  Summary                                  
[04/06 16:17:31    162s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/06 16:17:31    162s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/06 16:17:31    162s] *** Message Summary: 3 warning(s), 0 error(s)
[04/06 16:17:31    162s] 
[04/06 16:17:31    162s] <CMD> um::create_snapshot -name final -auto min
[04/06 16:17:31    162s] <CMD> um::pop_snapshot_stack
[04/06 16:17:31    162s] <CMD> um::create_snapshot -name place_design
[04/06 16:17:31    162s] <CMD> getPlaceMode -exp_slack_driven -quiet
[04/06 16:18:53    165s] <CMD> fit
[04/06 16:18:55    166s] <CMD> zoomBox -114.69250 97.61300 372.33300 293.28000
[04/06 16:18:56    166s] <CMD> zoomBox -83.34300 113.96600 330.62900 280.28300
[04/06 16:18:56    166s] <CMD> zoomBox -29.55400 136.53650 269.54100 256.70100
[04/06 16:18:56    166s] <CMD> zoomBox -8.54800 145.35150 245.68350 247.49150
[04/06 16:18:57    166s] <CMD> zoomBox 65.59500 176.46300 161.47950 214.98550
[04/06 16:18:57    166s] <CMD> zoomBox 90.56900 186.94300 133.11550 204.03650
[04/06 16:18:58    166s] <CMD> zoomBox 96.21250 188.85900 126.95250 201.20900
[04/06 16:18:59    166s] <CMD> zoomBox 100.28950 190.24300 122.49950 199.16600
[04/06 16:18:59    166s] <CMD> zoomBox 101.89150 190.78700 120.77000 198.37150
[04/06 16:19:12    167s] <CMD> zoomBox 97.11400 188.83750 123.24350 199.33550
[04/06 16:19:13    167s] <CMD> zoomBox 86.24850 184.32800 128.79650 201.42200
[04/06 16:19:13    167s] <CMD> zoomBox 76.13650 180.06300 135.02650 203.72250
[04/06 16:19:14    167s] <CMD> zoomBox 69.70600 177.35050 138.98850 205.18550
[04/06 16:19:14    167s] <CMD> zoomBox 62.14050 174.15950 143.64950 206.90650
[04/06 16:19:15    167s] <CMD> fit
[04/06 16:19:16    167s] <CMD> zoomBox -227.56400 3.48200 565.47500 322.09300
[04/06 16:19:16    167s] <CMD> zoomBox -171.40050 21.27300 502.68300 292.09250
[04/06 16:19:17    168s] <CMD> zoomBox -123.66100 36.39550 449.31000 266.59200
[04/06 16:19:18    168s] <CMD> zoomBox -48.59100 60.17550 365.38100 226.49250
[04/06 16:19:18    168s] <CMD> zoomBox 5.64700 77.35600 304.74200 197.52050
[04/06 16:19:19    168s] <CMD> zoomBox 26.82850 84.06600 281.06000 186.20600
[04/06 16:19:19    168s] <CMD> zoomBox 44.83300 89.76950 260.93000 176.58850
[04/06 16:19:20    168s] <CMD> zoomBox 73.14500 98.73800 229.27550 161.46500
[04/06 16:19:20    168s] <CMD> zoomBox 84.20250 102.24050 216.91350 155.55850
[04/06 16:19:21    168s] <CMD> zoomBox 93.60150 105.21800 206.40550 150.53800
[04/06 16:19:21    168s] <CMD> zoomBox 101.59050 107.74850 197.47400 146.27050
[04/06 16:19:21    169s] <CMD> zoomBox 114.15250 111.72750 183.42900 139.56000
[04/06 16:19:22    169s] <CMD> zoomBox 123.22850 114.60250 173.28200 134.71200
[04/06 16:19:23    169s] <CMD> zoomBox 134.52400 118.18050 160.65300 128.67800
[04/06 16:19:23    169s] <CMD> zoomBox 139.28300 119.68800 155.33100 126.13550
[04/06 16:19:24    169s] <CMD> zoomBox 141.38550 120.35400 152.98050 125.01250
[04/06 16:19:25    169s] <CMD> zoomBox 143.49750 121.02300 150.61850 123.88400
[04/06 16:19:25    169s] <CMD> zoomBox 144.43000 121.31800 149.57550 123.38550
[04/06 16:19:26    169s] <CMD> zoomBox 144.79350 121.43350 149.16800 123.19100
[04/06 16:19:26    169s] <CMD> zoomBox 145.10300 121.53150 148.82150 123.02550
[04/06 16:19:27    169s] <CMD> zoomBox 145.36600 121.61500 148.52700 122.88500
[04/06 16:19:27    169s] <CMD> zoomBox 145.58950 121.68600 148.27650 122.76550
[04/06 16:19:29    169s] <CMD> zoomBox 145.10200 121.53100 148.82150 123.02550
[04/06 16:20:19    171s] <CMD> fit
[04/06 16:20:25    172s] <CMD> zoomBox -69.30350 43.49000 503.66750 273.68650
[04/06 16:20:25    172s] <CMD> zoomBox 71.60900 79.36600 423.48550 220.73550
[04/06 16:20:46    173s] <CMD> fit
[04/06 16:20:49    173s] <CMD> zoomBox -119.34700 37.62750 554.73550 308.44650
[04/06 16:20:50    173s] <CMD> zoomBox 7.36900 77.12350 494.39450 272.79050
[04/06 16:20:50    173s] <CMD> zoomBox 212.26600 140.35400 395.94950 214.15050
[04/06 16:20:50    173s] <CMD> zoomBox 233.13900 146.41400 389.27000 209.14100
[04/06 16:20:51    173s] <CMD> zoomBox 252.40900 157.25600 365.21400 202.57650
[04/06 16:20:52    174s] <CMD> zoomBox 259.52100 161.17600 355.40550 199.69850
[04/06 16:20:53    174s] <CMD> fit
[04/06 16:22:35    178s] <CMD> zoomBox -249.72550 37.81900 543.31300 356.43000
[04/06 16:22:35    178s] <CMD> zoomBox -177.66150 123.45400 395.31050 353.65100
[04/06 16:22:36    178s] <CMD> zoomBox -125.28400 181.11650 288.68900 347.43400
[04/06 16:22:36    178s] <CMD> zoomBox -102.40000 203.08950 249.47700 344.45950
[04/06 16:22:37    179s] <CMD> zoomBox -65.09450 237.07000 189.13700 339.21000
[04/06 16:22:37    179s] <CMD> zoomBox -22.90100 271.01700 133.22950 333.74400
[04/06 16:22:38    179s] <CMD> zoomBox -4.26650 286.00950 108.53850 331.33000
[04/06 16:22:39    179s] <CMD> zoomBox 6.90200 296.53600 88.40400 329.28000
[04/06 16:22:40    179s] <CMD> zoomBox -4.26650 286.00950 108.53850 331.33000
[04/06 16:22:41    179s] <CMD> zoomBox -19.72600 271.44000 136.40700 334.16800
[04/06 16:22:41    179s] <CMD> zoomBox -41.12200 251.27500 174.97850 338.09550
[04/06 16:22:41    179s] <CMD> zoomBox -54.72850 238.45150 199.50750 340.59300
[04/06 16:22:41    179s] <CMD> zoomBox -92.04500 207.45250 259.83850 348.82500
[04/06 16:22:42    179s] <CMD> zoomBox -145.68350 165.17550 341.35350 360.84750
[04/06 16:22:42    179s] <CMD> zoomBox -179.87900 138.29050 393.10700 368.49300
[04/06 16:22:43    180s] <CMD> zoomBox -220.10750 106.66100 453.99350 377.48750
[04/06 16:22:43    180s] <CMD> zoomBox -267.43500 69.45000 525.62500 388.06950
[04/06 16:22:44    180s] <CMD> zoomBox -2.23250 99.90300 411.75000 266.22450
[04/06 16:22:44    180s] <CMD> zoomBox 87.24300 128.85200 341.48100 230.99450
[04/06 16:22:45    180s] <CMD> zoomBox 141.61700 146.20950 297.75150 208.93800
[04/06 16:22:45    180s] <CMD> zoomBox 182.76150 158.61100 264.26600 191.35600
[04/06 16:22:47    180s] <CMD> zoomBox 141.97900 146.93800 298.11750 209.66800
[04/06 16:22:47    180s] <CMD> fit
[04/06 16:22:58    181s] <CMD> setDrawView fplan
[04/06 16:23:01    181s] <CMD> setDrawView ameba
[04/06 16:23:02    181s] <CMD> setDrawView place
[04/06 16:23:14    182s] <CMD> ui_view_box
[04/06 16:23:14    182s] <CMD> ui_view_box
[04/06 16:23:14    182s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType inst
[04/06 16:23:14    182s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType regular
[04/06 16:23:14    182s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType special
[04/06 16:23:14    182s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[04/06 16:23:16    182s] <CMD> setDrawView place
[04/06 16:23:22    183s] <CMD> ui_view_box
[04/06 16:23:22    183s] <CMD> ui_view_box
[04/06 16:23:22    183s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType inst
[04/06 16:23:22    183s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType regular
[04/06 16:23:22    183s] <CMD> dbquery -area {-294.733 -17.038 638.253 357.798} -objType special
[04/06 16:23:22    183s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[04/06 16:23:58    185s] <CMD> setLayerPreference node_gird -isVisible 1
[04/06 16:23:59    185s] <CMD> setLayerPreference node_gird -isVisible 0
[04/06 16:24:03    185s] <CMD> setLayerPreference node_gird -isVisible 1
[04/06 16:24:04    185s] <CMD> setLayerPreference node_gird -isVisible 0
[04/06 16:24:09    186s] <CMD> setLayerPreference allLayers -isVisible 0
[04/06 16:24:10    186s] <CMD> setLayerPreference allLayers -isVisible 1
[04/06 16:24:11    186s] <CMD> setLayerPreference allLayers -isSelectable 0
[04/06 16:24:12    186s] <CMD> setLayerPreference allLayers -isSelectable 1
[04/06 16:24:13    186s] <CMD> setLayerPreference allLayers -isVisible 0
[04/06 16:24:14    186s] <CMD> setLayerPreference allLayers -isVisible 1
[04/06 16:24:23    187s] <CMD> setLayerPreference allLayers -isVisible 0
[04/06 16:24:24    187s] <CMD> setLayerPreference violation -isVisible 1
[04/06 16:24:25    187s] <CMD> setLayerPreference violation -isVisible 0
[04/06 16:24:26    187s] <CMD> setLayerPreference allLayers -isVisible 1
[04/06 16:24:28    187s] <CMD> setLayerPreference allLayers -isVisible 0
[04/06 16:24:32    187s] <CMD> setLayerPreference node_module -isVisible 1
[04/06 16:24:33    187s] <CMD> setLayerPreference node_module -isVisible 0
[04/06 16:24:36    187s] <CMD> setLayerPreference node_inst -isVisible 1
[04/06 16:24:38    188s] <CMD> zoomBox 51.51100 64.75550 538.53550 260.42200
[04/06 16:24:39    188s] <CMD> zoomBox 127.47400 87.61000 479.35000 228.97950
[04/06 16:24:40    188s] <CMD> zoomBox 237.49750 120.71300 393.62700 183.43950
[04/06 16:24:40    188s] <CMD> zoomBox 261.84950 128.04000 374.65350 173.36000
[04/06 16:24:40    188s] <CMD> zoomBox 286.31450 135.40100 355.59100 163.23350
[04/06 16:24:41    188s] <CMD> zoomBox 292.15550 137.15850 351.04050 160.81600
[04/06 16:24:41    188s] <CMD> zoomBox 301.33950 139.92150 343.88500 157.01450
[04/06 16:24:41    188s] <CMD> zoomBox 304.92600 141.00050 341.09050 155.53000
[04/06 16:24:42    188s] <CMD> zoomBox 307.97500 141.91800 338.71500 154.26800
[04/06 16:24:42    188s] <CMD> zoomBox 310.57550 142.68900 336.70450 153.18650
[04/06 16:24:44    188s] <CMD> zoomBox 301.31500 139.94450 343.86300 157.03850
[04/06 16:24:44    188s] <CMD> zoomBox 279.34000 133.43200 360.84900 166.17900
[04/06 16:24:44    188s] <CMD> zoomBox 250.45350 124.87100 383.17700 178.19400
[04/06 16:24:45    188s] <CMD> zoomBox 181.90450 104.55600 436.16250 206.70650
[04/06 16:24:45    188s] <CMD> zoomBox 126.82350 88.23200 478.73750 229.61700
[04/06 16:24:46    188s] <CMD> zoomBox 91.79500 77.85100 505.81250 244.18650
[04/06 16:24:46    188s] <CMD> zoomBox 50.58600 65.63800 537.66550 261.32700
[04/06 16:24:47    188s] <CMD> zoomBox 2.10400 51.27000 575.13950 281.49250
[04/06 16:24:48    188s] <CMD> fit
[04/06 16:24:54    189s] <CMD> setLayerPreference node_inst -isVisible 0
[04/06 16:24:56    189s] <CMD> setLayerPreference node_cell -isVisible 1
[04/06 16:24:58    189s] <CMD> setLayerPreference node_cell -isVisible 0
[04/06 16:25:00    189s] <CMD> setLayerPreference node_blockage -isVisible 1
[04/06 16:25:01    189s] <CMD> setLayerPreference node_blockage -isVisible 0
[04/06 16:25:04    189s] <CMD> setLayerPreference node_row -isVisible 1
[04/06 16:25:05    189s] <CMD> setLayerPreference node_row -isVisible 0
[04/06 16:25:07    189s] <CMD> setLayerPreference node_floorplan -isVisible 1
[04/06 16:25:08    189s] <CMD> setLayerPreference node_floorplan -isVisible 0
[04/06 16:25:10    189s] <CMD> setLayerPreference node_partition -isVisible 1
[04/06 16:25:10    189s] <CMD> setLayerPreference node_partition -isVisible 0
[04/06 16:25:11    189s] <CMD> setLayerPreference node_power -isVisible 1
[04/06 16:25:14    190s] <CMD> setLayerPreference node_power -isVisible 0
[04/06 16:25:15    190s] <CMD> setLayerPreference node_overlay -isVisible 1
[04/06 16:25:15    190s] 
[04/06 16:25:15    190s] 
[04/06 16:25:15    190s] 
[04/06 16:25:15    190s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[04/06 16:25:15    190s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[04/06 16:25:15    190s] <CMD> fit
[04/06 16:25:22    190s] <CMD> setLayerPreference node_overlay -isVisible 0
[04/06 16:25:24    190s] <CMD> setLayerPreference node_track -isVisible 1
[04/06 16:25:26    190s] <CMD> setLayerPreference node_track -isVisible 0
[04/06 16:25:26    190s] <CMD> setLayerPreference node_net -isVisible 1
[04/06 16:25:29    190s] <CMD> setLayerPreference node_net -isVisible 0
[04/06 16:25:30    190s] <CMD> setLayerPreference node_route -isVisible 1
[04/06 16:25:32    191s] <CMD> setLayerPreference node_route -isVisible 0
[04/06 16:25:33    191s] <CMD> setLayerPreference node_layer -isVisible 1
[04/06 16:25:35    191s] <CMD> setLayerPreference node_layer -isVisible 0
[04/06 16:25:39    191s] <CMD> setLayerPreference node_bump -isVisible 1
[04/06 16:25:41    191s] <CMD> setLayerPreference node_misc -isVisible 1
[04/06 16:25:42    191s] <CMD> setLayerPreference node_misc -isVisible 0
[04/06 16:25:47    191s] <CMD> setLayerPreference violation -isVisible 1
[04/06 16:25:53    192s] <CMD> setLayerPreference node_inst -isVisible 1
[04/06 16:25:55    192s] <CMD> setLayerPreference node_module -isVisible 1
[04/06 16:25:57    192s] <CMD> setLayerPreference node_cell -isVisible 1
[04/06 16:25:58    192s] <CMD> setLayerPreference node_blockage -isVisible 1
[04/06 16:26:01    192s] <CMD> setLayerPreference node_row -isVisible 1
[04/06 16:26:02    192s] <CMD> setLayerPreference node_floorplan -isVisible 1
[04/06 16:26:04    192s] <CMD> setLayerPreference node_partition -isVisible 1
[04/06 16:26:06    192s] <CMD> setLayerPreference node_power -isVisible 1
[04/06 16:26:07    193s] <CMD> setLayerPreference node_overlay -isVisible 1
[04/06 16:26:07    193s] <CMD> fit
[04/06 16:26:09    193s] <CMD> setLayerPreference node_track -isVisible 1
[04/06 16:26:11    193s] <CMD> setLayerPreference node_net -isVisible 1
[04/06 16:26:12    193s] <CMD> setLayerPreference node_route -isVisible 1
[04/06 16:26:13    193s] <CMD> setLayerPreference node_layer -isVisible 1
[04/06 16:26:18    193s] <CMD> setLayerPreference node_gird -isVisible 1
[04/06 16:26:18    193s] <CMD> setLayerPreference node_gird -isVisible 0
[04/06 16:26:24    194s] <CMD> zoomBox -3.18750 27.90450 569.78250 258.10050
[04/06 16:26:25    194s] <CMD> zoomBox 138.60300 77.14900 437.69750 197.31300
[04/06 16:26:25    194s] <CMD> zoomBox 179.41250 88.58850 395.50850 175.40700
[04/06 16:26:26    194s] <CMD> zoomBox 195.31850 93.05600 379.00050 166.85200
[04/06 16:26:26    194s] <CMD> zoomBox 230.09950 102.54850 342.90350 147.86850
[04/06 16:26:27    194s] <CMD> zoomBox 179.41100 88.71500 395.50950 175.53450
[04/06 16:26:27    194s] <CMD> zoomBox 138.68150 77.59950 437.78000 197.76500
[04/06 16:26:29    195s] <CMD> zoomBox 46.45950 52.43100 533.49200 248.10100
[04/06 16:26:33    195s] <CMD> setLayerPreference node_overlay -isVisible 0
[04/06 16:26:34    195s] <CMD> zoomBox -189.56100 10.85050 603.49050 329.46650
[04/06 16:26:41    196s] <CMD> setLayerPreference node_layer -isVisible 0
[04/06 16:26:42    196s] <CMD> setLayerPreference node_layer -isVisible 1
[04/06 16:28:49    201s] <CMD> zoomBox 49.35100 55.26900 401.23350 196.64100
[04/06 16:28:49    201s] <CMD> zoomBox 5.40350 47.07450 419.38300 213.39450
[04/06 16:28:50    201s] <CMD> zoomBox -46.29950 37.43350 440.73550 233.10450
[04/06 16:28:51    202s] <CMD> zoomBox -262.87750 -2.95100 530.17900 315.66700
[04/06 16:28:52    202s] <CMD> zoomBox -361.92400 -21.41950 571.08350 353.42500
[04/06 16:28:53    202s] <CMD> zoomBox -262.87750 -2.95100 530.17900 315.66700
[04/06 16:28:59    202s] <CMD> zoomBox -178.68800 12.74700 495.41000 283.57250
[04/06 16:28:59    202s] <CMD> zoomBox -107.12800 26.09050 465.85650 256.29250
[04/06 16:29:00    202s] <CMD> zoomBox -46.30150 37.43250 440.73600 233.10450
[04/06 16:29:00    203s] <CMD> zoomBox 49.34900 55.26800 401.23400 196.64100
[04/06 16:29:01    203s] <CMD> zoomBox 86.70450 62.23300 385.80700 182.40050
[04/06 16:29:02    203s] <CMD> zoomBox 145.44550 73.18600 361.54800 160.00700
[04/06 16:29:02    203s] <CMD> zoomBox 168.38650 77.46350 352.07350 151.26150
[04/06 16:29:03    203s] <CMD> zoomBox 187.88600 81.09950 344.02050 143.82800
[04/06 16:29:03    203s] <CMD> zoomBox 204.46050 84.19000 337.17550 137.50950
[04/06 16:29:04    203s] <CMD> zoomBox 218.54950 86.81700 331.35700 132.13850
[04/06 16:29:04    203s] <CMD> zoomBox 240.70350 90.94800 322.20750 123.69300
[04/06 16:29:04    203s] <CMD> zoomBox 249.35600 92.56150 318.63400 120.39450
[04/06 16:29:05    204s] <CMD> zoomBox 256.71050 93.93300 315.59650 117.59100
[04/06 16:29:05    204s] <CMD> zoomBox 262.96150 95.09850 313.01500 115.20800
[04/06 16:29:05    204s] <CMD> zoomBox 268.27500 96.08950 310.82050 113.18250
[04/06 16:29:06    204s] <CMD> zoomBox 272.79150 96.93150 308.95550 111.46050
[04/06 16:29:06    204s] <CMD> zoomBox 276.63050 97.64700 307.37000 109.99700
[04/06 16:29:06    204s] <CMD> zoomBox 282.66700 98.77250 304.87700 107.69550
[04/06 16:29:07    204s] <CMD> zoomBox 285.02500 99.21200 303.90350 106.79650
[04/06 16:29:07    204s] <CMD> zoomBox 290.18050 100.17300 301.77450 104.83100
[04/06 16:29:08    204s] <CMD> zoomBox 294.10250 100.90450 300.15500 103.33600
[04/06 16:29:09    204s] <CMD> zoomBox 294.74500 101.02400 299.88950 103.09100
[04/06 16:29:09    204s] <CMD> zoomBox 295.29050 101.12600 299.66400 102.88300
[04/06 16:29:10    204s] <CMD> zoomBox 295.75450 101.21250 299.47200 102.70600
[04/06 16:29:11    204s] <CMD> zoomBox 296.14900 101.28600 299.30900 102.55550
[04/06 16:29:12    204s] <CMD> zoomBox 297.01150 101.44650 298.95300 102.22650
[04/06 16:29:13    204s] <CMD> zoomBox 297.21750 101.48500 298.86800 102.14800
[04/06 16:29:13    204s] <CMD> zoomBox 297.39250 101.51750 298.79550 102.08100
[04/06 16:29:13    204s] <CMD> zoomBox 297.66750 101.56850 298.68200 101.97600
[04/06 16:29:15    204s] <CMD> zoomBox 297.82500 101.60300 298.55800 101.89750
[04/06 16:29:16    204s] <CMD> zoomBox 297.93850 101.62800 298.46850 101.84100
[04/06 16:29:16    204s] <CMD> zoomBox 298.05150 101.65250 298.37900 101.78400
[04/06 16:29:17    204s] <CMD> zoomBox 298.07850 101.65850 298.35750 101.77050
[04/06 16:29:17    204s] <CMD> zoomBox 298.10150 101.66350 298.33900 101.75900
[04/06 16:29:17    204s] <CMD> zoomBox 298.12150 101.66800 298.32350 101.74900
[04/06 16:29:18    204s] <CMD> zoomBox 298.15200 101.67450 298.29900 101.73350
[04/06 16:29:19    204s] <CMD> zoomBox 298.16400 101.67700 298.28950 101.72750
[04/06 16:29:19    204s] <CMD> zoomBox 298.17450 101.67950 298.28150 101.72250
[04/06 16:29:19    204s] <CMD> zoomBox 298.18350 101.68150 298.27450 101.71800
[04/06 16:29:20    204s] <CMD> zoomBox 298.20750 101.68650 298.25600 101.70600
[04/06 16:29:21    205s] <CMD> zoomBox 298.21950 101.68900 298.24600 101.69950
[04/06 16:29:21    205s] <CMD> zoomBox 298.22150 101.68950 298.24450 101.69850
[04/06 16:29:22    205s] <CMD> fit
[04/06 16:29:23    205s] <CMD> zoomBox -68.48300 40.50550 418.54200 236.17250
[04/06 16:29:24    205s] <CMD> zoomBox 0.08200 57.94450 351.95800 199.31400
[04/06 16:29:24    205s] <CMD> zoomBox 26.85950 64.70350 325.95400 184.86750
[04/06 16:29:25    205s] <CMD> zoomBox 85.41250 79.48250 269.09400 153.27850
[04/06 16:29:25    205s] <CMD> zoomBox 99.38950 83.01050 255.52000 145.73750
[04/06 16:29:26    205s] <CMD> zoomBox 121.37000 88.55850 234.17500 133.87900
[04/06 16:29:27    206s] <CMD> zoomBox 129.95400 90.72500 225.83850 129.24750
[04/06 16:29:27    206s] <CMD> zoomBox 148.72450 95.46300 207.61050 119.12100
[04/06 16:29:27    206s] <CMD> zoomBox 153.20550 96.59400 203.25900 116.70350
[04/06 16:29:28    206s] <CMD> zoomBox 163.00350 99.06700 193.74350 111.41700
[04/06 16:29:29    206s] <CMD> zoomBox 170.45750 100.94850 186.50450 107.39550
[04/06 16:29:30    206s] <CMD> zoomBox 173.58650 101.72300 183.44200 105.68250
[04/06 16:29:31    206s] <CMD> zoomBox 175.50400 102.19850 181.55750 104.63050
[04/06 16:29:32    206s] <CMD> zoomBox 176.35050 102.40850 180.72500 104.16600
[04/06 16:29:35    206s] <CMD> zoomBox 174.96400 102.06450 182.08700 104.92600
[04/06 16:29:36    206s] <CMD> zoomBox 172.70600 101.50400 184.30500 106.16400
[04/06 16:29:36    206s] <CMD> zoomBox 165.37000 99.68350 191.51250 110.18650
[04/06 16:29:36    206s] <CMD> zoomBox 153.29550 96.68800 203.37650 116.80850
[04/06 16:29:37    206s] <CMD> zoomBox 143.59200 94.28100 212.90950 122.13000
[04/06 16:29:37    206s] <CMD> zoomBox 111.57600 86.33850 244.36700 139.68850
[04/06 16:29:38    206s] <CMD> zoomBox 85.85000 79.95650 269.64450 153.79750
[04/06 16:29:38    207s] <CMD> zoomBox 27.59900 65.50650 326.87900 185.74500
[04/06 16:29:39    207s] <CMD> zoomBox -110.63050 31.21700 462.69650 261.55650
[04/06 16:29:40    207s] <CMD> zoomBox -221.70200 3.66400 571.83100 322.47350
[04/06 16:29:42    207s] <CMD> zoomBox -292.33600 -13.85750 641.23250 361.21250
[04/06 16:29:44    207s] <CMD> zoomBox -221.70250 3.66400 571.83100 322.47350
[04/06 16:29:48    208s] <CMD> setLayerPreference node_inst -isVisible 0
[04/06 16:29:50    208s] <CMD> setLayerPreference node_inst -isVisible 1
[04/06 16:29:54    208s] <CMD> setLayerPreference node_inst -isVisible 0
[04/06 16:30:01    208s] <CMD> setLayerPreference node_module -isVisible 0
[04/06 16:30:02    209s] <CMD> setLayerPreference node_module -isVisible 1
[04/06 16:30:04    209s] <CMD> setLayerPreference node_module -isVisible 0
[04/06 16:30:15    209s] <CMD> setLayerPreference node_cell -isVisible 0
[04/06 16:30:17    210s] <CMD> setLayerPreference node_cell -isVisible 1
[04/06 16:30:18    210s] <CMD> setLayerPreference node_cell -isVisible 0
[04/06 16:30:21    210s] <CMD> setLayerPreference node_blockage -isVisible 0
[04/06 16:30:22    210s] <CMD> setLayerPreference node_blockage -isVisible 1
[04/06 16:30:23    210s] <CMD> setLayerPreference node_blockage -isVisible 0
[04/06 16:30:25    210s] <CMD> setLayerPreference node_row -isVisible 0
[04/06 16:30:26    210s] <CMD> zoomBox -133.39050 17.85900 541.11350 288.84750
[04/06 16:30:27    211s] <CMD> zoomBox -222.28550 3.43100 571.24900 322.24100
[04/06 16:30:28    211s] <CMD> zoomBox -326.31950 -15.18550 607.25050 359.88500
[04/06 16:30:30    211s] <CMD> setLayerPreference node_row -isVisible 1
[04/06 16:30:31    211s] <CMD> setLayerPreference node_row -isVisible 0
[04/06 16:30:32    211s] <CMD> setLayerPreference node_floorplan -isVisible 0
[04/06 16:30:33    211s] <CMD> setLayerPreference node_floorplan -isVisible 1
[04/06 16:30:36    212s] <CMD> setLayerPreference node_floorplan -isVisible 0
[04/06 16:30:38    212s] <CMD> setLayerPreference node_partition -isVisible 0
[04/06 16:30:40    212s] <CMD> setLayerPreference node_power -isVisible 0
[04/06 16:30:46    212s] <CMD> setLayerPreference node_track -isVisible 0
[04/06 16:30:48    212s] <CMD> setLayerPreference node_track -isVisible 1
[04/06 16:30:49    213s] <CMD> setLayerPreference node_track -isVisible 0
[04/06 16:30:50    213s] <CMD> setLayerPreference node_net -isVisible 0
[04/06 16:30:51    213s] <CMD> setLayerPreference node_net -isVisible 1
[04/06 16:30:55    213s] <CMD> setLayerPreference node_net -isVisible 0
[04/06 16:30:56    213s] <CMD> setLayerPreference node_net -isVisible 1
[04/06 16:30:57    213s] <CMD> setLayerPreference node_route -isVisible 0
[04/06 16:30:58    213s] <CMD> setLayerPreference node_route -isVisible 1
[04/06 16:31:02    214s] <CMD> setLayerPreference node_route -isVisible 0
[04/06 16:31:03    214s] <CMD> setLayerPreference node_route -isVisible 1
[04/06 16:31:06    214s] <CMD> setLayerPreference wire -isVisible 0
[04/06 16:31:07    214s] <CMD> setLayerPreference wire -isVisible 1
[04/06 16:31:10    214s] <CMD> setLayerPreference node_layer -isVisible 0
[04/06 16:31:11    214s] <CMD> setLayerPreference node_layer -isVisible 1
[04/06 16:31:13    214s] <CMD> setLayerPreference node_bump -isVisible 0
[04/06 16:31:14    215s] <CMD> setLayerPreference node_bump -isVisible 1
[04/06 16:31:14    215s] <CMD> setLayerPreference node_bump -isVisible 0
[04/06 16:31:16    215s] <CMD> setLayerPreference node_misc -isVisible 1
[04/06 16:31:17    215s] <CMD> setLayerPreference node_misc -isVisible 0
[04/06 16:31:17    215s] <CMD> setLayerPreference node_misc -isVisible 1
[04/06 16:31:21    215s] <CMD> fit
[04/06 16:31:22    215s] <CMD> fit
[04/06 16:31:35    216s] <CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
[04/06 16:31:35    216s] OPERPROF: Starting checkPlace at level 1, MEM:1403.1M
[04/06 16:31:35    216s] #spOpts: N=45 
[04/06 16:31:35    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1403.1M
[04/06 16:31:35    216s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1403.1M
[04/06 16:31:35    216s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 16:31:35    216s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 16:31:35    216s] SiteArray: use 1,642,496 bytes
[04/06 16:31:35    216s] SiteArray: current memory after site array memory allocation 1427.1M
[04/06 16:31:35    216s] SiteArray: FP blocked sites are writable
[04/06 16:31:35    216s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 16:31:35    216s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1427.1M
[04/06 16:31:35    216s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1427.1M
[04/06 16:31:35    216s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.015, MEM:1427.1M
[04/06 16:31:35    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.017, MEM:1427.1M
[04/06 16:31:35    216s] Begin checking placement ... (start mem=1403.1M, init mem=1427.1M)
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] Running CheckPlace using 1 thread in normal mode...
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] ...checkPlace normal is done!
[04/06 16:31:35    216s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1427.1M
[04/06 16:31:35    216s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:1427.1M
[04/06 16:31:35    216s] *info: Recommended don't use cell = 0           
[04/06 16:31:35    216s] *info: Placed = 34262         
[04/06 16:31:35    216s] *info: Unplaced = 0           
[04/06 16:31:35    216s] Placement Density:68.68%(71206/103676)
[04/06 16:31:35    216s] Placement Density (including fixed std cells):68.68%(71206/103676)
[04/06 16:31:35    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1427.1M
[04/06 16:31:35    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.006, MEM:1427.1M
[04/06 16:31:35    216s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.2, real=0:00:00.0; mem=1427.1M)
[04/06 16:31:35    216s] OPERPROF: Finished checkPlace at level 1, CPU:0.300, REAL:0.290, MEM:1427.1M
[04/06 16:31:35    216s] ############################################################################
[04/06 16:31:35    216s] # Innovus Netlist Design Rule Check
[04/06 16:31:35    216s] # Sun Apr  6 16:31:35 2025

[04/06 16:31:35    216s] ############################################################################
[04/06 16:31:35    216s] Design: MAC_512
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] ------ Design Summary:
[04/06 16:31:35    216s] Total Standard Cell Number   (cells) : 34262
[04/06 16:31:35    216s] Total Block Cell Number      (cells) : 0
[04/06 16:31:35    216s] Total I/O Pad Cell Number    (cells) : 0
[04/06 16:31:35    216s] Total Standard Cell Area     ( um^2) : 71206.34
[04/06 16:31:35    216s] Total Block Cell Area        ( um^2) : 0.00
[04/06 16:31:35    216s] Total I/O Pad Cell Area      ( um^2) : 0.00
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] ------ Design Statistics:
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] Number of Instances            : 34262
[04/06 16:31:35    216s] Number of Non-uniquified Insts : 34262
[04/06 16:31:35    216s] Number of Nets                 : 42649
[04/06 16:31:35    216s] Average number of Pins per Net : 3.22
[04/06 16:31:35    216s] Maximum number of Pins in Net  : 769
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] ------ I/O Port summary
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] Number of Primary I/O Ports    : 771
[04/06 16:31:35    216s] Number of Input Ports          : 259
[04/06 16:31:35    216s] Number of Output Ports         : 512
[04/06 16:31:35    216s] Number of Bidirectional Ports  : 0
[04/06 16:31:35    216s] Number of Power/Ground Ports   : 0
[04/06 16:31:35    216s] Number of Floating Ports                     *: 0
[04/06 16:31:35    216s] Number of Ports Connected to Multiple Pads   *: 0
[04/06 16:31:35    216s] Number of Ports Connected to Core Instances   : 771
[04/06 16:31:35    216s] **WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] ------ Design Rule Checking:
[04/06 16:31:35    216s] 
[04/06 16:31:35    216s] Number of Output Pins connect to Power/Ground *: 0
[04/06 16:31:35    216s] Number of Insts with Input Pins tied together ?: 0
[04/06 16:31:35    217s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[04/06 16:31:35    217s] Number of Input/InOut Floating Pins            : 0
[04/06 16:31:35    217s] Number of Output Floating Pins                 : 0
[04/06 16:31:35    217s] Number of Output Term Marked TieHi/Lo         *: 0
[04/06 16:31:35    217s] 
[04/06 16:31:35    217s] Number of nets with tri-state drivers          : 0
[04/06 16:31:35    217s] Number of nets with parallel drivers           : 0
[04/06 16:31:35    217s] Number of nets with multiple drivers           : 0
[04/06 16:31:35    217s] Number of nets with no driver (No FanIn)       : 0
[04/06 16:31:35    217s] Number of Output Floating nets (No FanOut)     : 0
[04/06 16:31:35    217s] Number of High Fanout nets (>50)               : 330
[04/06 16:31:35    217s] **WARN: (IMPREPO-227):	There are 330 High Fanout nets (>50).
[04/06 16:31:35    217s] **WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
[04/06 16:31:35    217s] Checking routing tracks.....
[04/06 16:31:35    217s] Checking other grids.....
[04/06 16:31:35    217s] Checking routing blockage.....
[04/06 16:31:35    217s] Checking components.....
[04/06 16:31:35    217s] Checking constraints (guide/region/fence).....
[04/06 16:31:35    217s] Checking groups.....
[04/06 16:31:35    217s] Checking Ptn Core Box.....
[04/06 16:31:35    217s] 
[04/06 16:31:35    217s] Checking Preroutes.....
[04/06 16:31:35    217s] No. of regular pre-routes not on tracks : 0 
[04/06 16:31:35    217s]  Design check done.
[04/06 16:31:35    217s] Report saved in file checkDesign/MAC_512.main.htm.ascii
[04/06 16:31:35    217s] 
[04/06 16:31:35    217s] *** Summary of all messages that are not suppressed in this session:
[04/06 16:31:35    217s] Severity  ID               Count  Summary                                  
[04/06 16:31:35    217s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[04/06 16:31:35    217s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/06 16:31:35    217s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[04/06 16:31:35    217s] *** Message Summary: 3 warning(s), 0 error(s)
[04/06 16:31:35    217s] 
[04/06 16:46:56    255s] <CMD> fit
[04/06 17:04:55    301s] Save Adaptive View Pruning View Names to Text file
[04/06 17:04:55    301s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1427.1M) ***
[04/06 17:05:02    301s] <CMD> freeDesign
[04/06 17:05:02    301s] -process 90
[04/06 17:05:02    301s] ##  Process: 90            (User Set)               
[04/06 17:05:02    301s] ##     Node: (not set)                           
[04/06 17:05:02    301s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/06 17:05:03    301s] Deleting Cell Server ...
[04/06 17:05:03    301s] Free PSO.
[04/06 17:05:03    301s] Cleaning up the current multi-corner RC extraction setup.
[04/06 17:05:03    302s] Design MAC_512 was changed but not saved - it will be overwritten.
[04/06 17:05:03    302s] Set DBUPerIGU to 1000.
[04/06 17:05:03    302s] Set net toggle Scale Factor to 1.00
[04/06 17:05:03    302s] Set Shrink Factor to 1.00000
[04/06 17:05:03    302s] Set net toggle Scale Factor to 1.00
[04/06 17:05:03    302s] Set Shrink Factor to 1.00000
[04/06 17:05:03    302s] Set net toggle Scale Factor to 1.00
[04/06 17:05:03    302s] Set Shrink Factor to 1.00000
[04/06 17:05:03    302s] 
[04/06 17:05:03    302s] *** Memory Usage v#1 (Current mem = 1195.562M, initial mem = 268.238M) ***
[04/06 17:05:03    302s] 
[04/06 17:05:03    302s] 
[04/06 17:05:03    302s] Info (SM2C): Status of key globals:
[04/06 17:05:03    302s] 	 MMMC-by-default flow     : 1
[04/06 17:05:03    302s] 	 Default MMMC objs envvar : 0
[04/06 17:05:03    302s] 	 Data portability         : 0
[04/06 17:05:03    302s] 	 MMMC PV Emulation        : 0
[04/06 17:05:03    302s] 	 MMMC debug               : 0
[04/06 17:05:03    302s] 	 Init_Design flow         : 1
[04/06 17:05:03    302s] 
[04/06 17:05:03    302s] 
[04/06 17:05:03    302s] 	 CTE SM2C global          : false
[04/06 17:05:03    302s] 	 Reporting view filter    : false
[04/06 17:05:07    302s] <CMD> zoomBox -643.73400 -110.44000 1181.55000 927.17000
[04/06 17:05:31    303s] <CMD> init_design
[04/06 17:05:31    303s] **ERROR: (IMPIMEX-3):	There is no verilog netlist found in init_verilog. The variable is either not specified or specified incorrectly. Check the location of Verilog file in the global file.
[04/06 17:05:31    303s] 
[04/06 17:05:36    303s] <CMD> set init_verilog MAC_512.vg
[04/06 17:05:36    303s] <CMD> set init_top_cell MAC_512
[04/06 17:05:36    303s] <CMD> set init_mmmc_file MAC_512.view
[04/06 17:05:36    303s] <CMD> set init_gnd_net VSS
[04/06 17:05:36    303s] <CMD> set init_pwr_net VDD
[04/06 17:05:36    303s] <CMD> set init_lef_file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef
[04/06 17:05:36    303s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[04/06 17:05:36    303s] <CMD> set conf_qxconf_file NULL
[04/06 17:05:36    303s] <CMD> set conf_qxlib_file NULL
[04/06 17:05:36    303s] <CMD> set defHierChar /
[04/06 17:05:36    303s] <CMD> set distributed_client_message_echo 1
[04/06 17:05:36    303s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[04/06 17:05:36    303s] <CMD> set enc_enable_print_mode_command_reset_options 1
[04/06 17:05:36    303s] <CMD> set init_design_settop 0
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> set latch_time_borrow_mode max_borrow
[04/06 17:05:36    303s] <CMD> set pegDefaultResScaleFactor 1
[04/06 17:05:36    303s] <CMD> set pegDetailResScaleFactor 1
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[04/06 17:05:36    303s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 17:05:36    303s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[04/06 17:05:36    303s] <CMD> get_message -id GLOBAL-100 -suppress
[04/06 17:05:36    303s] <CMD> suppressMessage -silent GLOBAL-100
[04/06 17:05:36    303s] <CMD> set timing_enable_default_delay_arc 1
[04/06 17:05:38    303s] <CMD> init_design
[04/06 17:05:38    303s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:05:38    303s] #% Begin Load MMMC data ... (date=04/06 17:05:38, mem=876.7M)
[04/06 17:05:38    303s] #% End Load MMMC data ... (date=04/06 17:05:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=876.7M, current mem=876.7M)
[04/06 17:05:38    303s] 
[04/06 17:05:38    303s] Loading LEF file /synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[04/06 17:05:38    303s] Set DBUPerIGU to M2 pitch 380.
[04/06 17:05:38    303s] 
[04/06 17:05:38    303s] viaInitial starts at Sun Apr  6 17:05:38 2025
viaInitial ends at Sun Apr  6 17:05:38 2025

##  Check design process and node:  
##  Design tech node is not set.

[04/06 17:05:38    303s] Loading view definition file from MAC_512.view
[04/06 17:05:38    303s] Reading worst timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_worst_low_ccs.lib' ...
[04/06 17:05:40    305s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 17:05:40    305s] Reading fast timing library '/synopsys/Nangate_FreePDK45/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/CCS/NangateOpenCellLibrary_fast_ccs.lib' ...
[04/06 17:05:41    306s] Read 134 cells in library 'NangateOpenCellLibrary' 
[04/06 17:05:41    306s] Ending "PreSetAnalysisView" (total cpu=0:00:02.5, real=0:00:03.0, peak res=876.7M, current mem=858.4M)
[04/06 17:05:41    306s] *** End library_loading (cpu=0.04min, real=0.05min, mem=-1.0M, fe_cpu=5.11min, fe_real=72.10min, fe_mem=1196.7M) ***
[04/06 17:05:41    306s] #% Begin Load netlist data ... (date=04/06 17:05:41, mem=858.4M)
[04/06 17:05:41    306s] *** Begin netlist parsing (mem=1196.7M) ***
[04/06 17:05:41    306s] Created 134 new cells from 2 timing libraries.
[04/06 17:05:41    306s] Reading netlist ...
[04/06 17:05:41    306s] Backslashed names will retain backslash and a trailing blank character.
[04/06 17:05:41    306s] Reading verilog netlist 'MAC_512.vg'
[04/06 17:05:41    306s] 
[04/06 17:05:41    306s] *** Memory Usage v#1 (Current mem = 1196.664M, initial mem = 268.238M) ***
[04/06 17:05:41    306s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1196.7M) ***
[04/06 17:05:41    306s] #% End Load netlist data ... (date=04/06 17:05:41, total cpu=0:00:00.2, real=0:00:00.0, peak res=864.4M, current mem=864.4M)
[04/06 17:05:41    306s] Set top cell to MAC_512.
[04/06 17:05:41    306s] Hooked 268 DB cells to tlib cells.
[04/06 17:05:41    306s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=870.1M, current mem=870.1M)
[04/06 17:05:41    306s] Starting recursive module instantiation check.
[04/06 17:05:41    306s] No recursion found.
[04/06 17:05:41    306s] Building hierarchical netlist for Cell MAC_512 ...
[04/06 17:05:41    306s] *** Netlist is unique.
[04/06 17:05:41    306s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[04/06 17:05:41    306s] ** info: there are 269 modules.
[04/06 17:05:41    306s] ** info: there are 35970 stdCell insts.
[04/06 17:05:41    306s] 
[04/06 17:05:41    306s] *** Memory Usage v#1 (Current mem = 1202.672M, initial mem = 268.238M) ***
[04/06 17:05:41    306s] *info: set bottom ioPad orient R0
[04/06 17:05:41    306s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 17:05:41    306s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 17:05:41    306s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 17:05:41    306s] Set Default Net Delay as 1000 ps.
[04/06 17:05:41    306s] Set Default Net Load as 0.5 pF. 
[04/06 17:05:41    306s] Set Default Input Pin Transition as 0.1 ps.
[04/06 17:05:41    306s] **WARN: analysis view fast not found, use default_view_setup
[04/06 17:05:41    306s] **WARN: analysis view worst not found, use default_view_setup
[04/06 17:05:41    306s] Extraction setup Started 
[04/06 17:05:41    306s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/06 17:05:41    306s] Type 'man IMPEXT-2773' for more detail.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/06 17:05:41    306s] Summary of Active RC-Corners : 
[04/06 17:05:41    306s]  
[04/06 17:05:41    306s]  Analysis View: worst
[04/06 17:05:41    306s]     RC-Corner Name        : default_rc_corner
[04/06 17:05:41    306s]     RC-Corner Index       : 0
[04/06 17:05:41    306s]     RC-Corner Temperature : 25 Celsius
[04/06 17:05:41    306s]     RC-Corner Cap Table   : ''
[04/06 17:05:41    306s]     RC-Corner PreRoute Res Factor         : 1
[04/06 17:05:41    306s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 17:05:41    306s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 17:05:41    306s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 17:05:41    306s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 17:05:41    306s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 17:05:41    306s]  
[04/06 17:05:41    306s]  Analysis View: fast
[04/06 17:05:41    306s]     RC-Corner Name        : default_rc_corner
[04/06 17:05:41    306s]     RC-Corner Index       : 0
[04/06 17:05:41    306s]     RC-Corner Temperature : 25 Celsius
[04/06 17:05:41    306s]     RC-Corner Cap Table   : ''
[04/06 17:05:41    306s]     RC-Corner PreRoute Res Factor         : 1
[04/06 17:05:41    306s]     RC-Corner PreRoute Cap Factor         : 1
[04/06 17:05:41    306s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/06 17:05:41    306s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[04/06 17:05:41    306s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[04/06 17:05:41    306s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/06 17:05:41    306s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/06 17:05:41    306s] LayerId::1 widthSet size::1
[04/06 17:05:41    306s] LayerId::2 widthSet size::1
[04/06 17:05:41    306s] LayerId::3 widthSet size::1
[04/06 17:05:41    306s] LayerId::4 widthSet size::1
[04/06 17:05:41    306s] LayerId::5 widthSet size::1
[04/06 17:05:41    306s] LayerId::6 widthSet size::1
[04/06 17:05:41    306s] LayerId::7 widthSet size::1
[04/06 17:05:41    306s] LayerId::8 widthSet size::1
[04/06 17:05:41    306s] LayerId::9 widthSet size::1
[04/06 17:05:41    306s] LayerId::10 widthSet size::1
[04/06 17:05:41    306s] Updating RC grid for preRoute extraction ...
[04/06 17:05:41    306s] Initializing multi-corner resistance tables ...
[04/06 17:05:41    306s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:05:41    306s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:05:41    306s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[04/06 17:05:41    306s] *Info: initialize multi-corner CTS.
[04/06 17:05:42    306s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:01.0, peak res=887.5M, current mem=887.5M)
[04/06 17:05:42    307s] Reading timing constraints file 'MAC_512.sdc' ...
[04/06 17:05:42    307s] Current (total cpu=0:05:07, real=1:12:07, peak res=1206.6M, current mem=1064.7M)
[04/06 17:05:42    307s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File MAC_512.sdc, Line 8).
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File MAC_512.sdc, Line 524).
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] INFO (CTE): Reading of timing constraints file MAC_512.sdc completed, with 2 WARNING
[04/06 17:05:42    307s] WARNING (CTE-25): Line: 9 of File MAC_512.sdc : Skipped unsupported command: set_max_area
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1075.6M, current mem=1075.6M)
[04/06 17:05:42    307s] Current (total cpu=0:05:07, real=1:12:07, peak res=1206.6M, current mem=1075.6M)
[04/06 17:05:42    307s] Creating Cell Server ...(0, 1, 1, 1)
[04/06 17:05:42    307s] Summary for sequential cells identification: 
[04/06 17:05:42    307s]   Identified SBFF number: 16
[04/06 17:05:42    307s]   Identified MBFF number: 0
[04/06 17:05:42    307s]   Identified SB Latch number: 0
[04/06 17:05:42    307s]   Identified MB Latch number: 0
[04/06 17:05:42    307s]   Not identified SBFF number: 0
[04/06 17:05:42    307s]   Not identified MBFF number: 0
[04/06 17:05:42    307s]   Not identified SB Latch number: 0
[04/06 17:05:42    307s]   Not identified MB Latch number: 0
[04/06 17:05:42    307s]   Number of sequential cells which are not FFs: 13
[04/06 17:05:42    307s] Total number of combinational cells: 99
[04/06 17:05:42    307s] Total number of sequential cells: 29
[04/06 17:05:42    307s] Total number of tristate cells: 6
[04/06 17:05:42    307s] Total number of level shifter cells: 0
[04/06 17:05:42    307s] Total number of power gating cells: 0
[04/06 17:05:42    307s] Total number of isolation cells: 0
[04/06 17:05:42    307s] Total number of power switch cells: 0
[04/06 17:05:42    307s] Total number of pulse generator cells: 0
[04/06 17:05:42    307s] Total number of always on buffers: 0
[04/06 17:05:42    307s] Total number of retention cells: 0
[04/06 17:05:42    307s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[04/06 17:05:42    307s] Total number of usable buffers: 9
[04/06 17:05:42    307s] List of unusable buffers:
[04/06 17:05:42    307s] Total number of unusable buffers: 0
[04/06 17:05:42    307s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[04/06 17:05:42    307s] Total number of usable inverters: 6
[04/06 17:05:42    307s] List of unusable inverters:
[04/06 17:05:42    307s] Total number of unusable inverters: 0
[04/06 17:05:42    307s] List of identified usable delay cells:
[04/06 17:05:42    307s] Total number of identified usable delay cells: 0
[04/06 17:05:42    307s] List of identified unusable delay cells:
[04/06 17:05:42    307s] Total number of identified unusable delay cells: 0
[04/06 17:05:42    307s] Creating Cell Server, finished. 
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[04/06 17:05:42    307s] Deleting Cell Server ...
[04/06 17:05:42    307s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.2M, current mem=1076.2M)
[04/06 17:05:42    307s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:05:42    307s] Summary for sequential cells identification: 
[04/06 17:05:42    307s]   Identified SBFF number: 16
[04/06 17:05:42    307s]   Identified MBFF number: 0
[04/06 17:05:42    307s]   Identified SB Latch number: 0
[04/06 17:05:42    307s]   Identified MB Latch number: 0
[04/06 17:05:42    307s]   Not identified SBFF number: 0
[04/06 17:05:42    307s]   Not identified MBFF number: 0
[04/06 17:05:42    307s]   Not identified SB Latch number: 0
[04/06 17:05:42    307s]   Not identified MB Latch number: 0
[04/06 17:05:42    307s]   Number of sequential cells which are not FFs: 13
[04/06 17:05:42    307s]  Visiting view : worst
[04/06 17:05:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:05:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:05:42    307s]  Visiting view : fast
[04/06 17:05:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:05:42    307s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:05:42    307s]  Setting StdDelay to 8.40
[04/06 17:05:42    307s] Creating Cell Server, finished. 
[04/06 17:05:42    307s] 
[04/06 17:05:42    307s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:05:48    307s] <CMD> loadFPlan MAC_512.fp
[04/06 17:05:48    307s] Reading floorplan file - MAC_512.fp (mem = 1375.6M).
[04/06 17:05:48    307s] #% Begin Load floorplan data ... (date=04/06 17:05:48, mem=1076.5M)
[04/06 17:05:48    307s] *info: reset 44357 existing net BottomPreferredLayer and AvoidDetour
[04/06 17:05:48    307s] Deleting old partition specification.
[04/06 17:05:48    307s] Set FPlanBox to (0 0 687040 681520)
[04/06 17:05:48    307s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[04/06 17:05:48    307s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[04/06 17:05:48    307s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[04/06 17:05:48    307s]  ... processed partition successfully.
[04/06 17:05:48    307s] Reading binary special route file MAC_512.fp.spr (Created by Innovus v20.10-p004_1 on Sun Apr  6 00:49:54 2025, version: 1)
[04/06 17:05:48    307s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1076.5M, current mem=1076.5M)
[04/06 17:05:48    307s] Extracting standard cell pins and blockage ...... 
[04/06 17:05:48    307s] Pin and blockage extraction finished
[04/06 17:05:48    307s] #% End Load floorplan data ... (date=04/06 17:05:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1076.7M, current mem=1076.7M)
[04/06 17:06:06    308s] <CMD> setDesignMode -process 45
[04/06 17:06:06    308s] ##  Process: 45            (User Set)               
[04/06 17:06:06    308s] ##     Node: (not set)                           
[04/06 17:06:06    308s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/06 17:06:06    308s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/06 17:06:06    308s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/06 17:06:06    308s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/06 17:06:06    308s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/06 17:06:06    308s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/06 17:06:34    309s] <CMD> place_opt_design
[04/06 17:06:34    309s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:06:34    309s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/06 17:06:34    309s] *** Starting GigaPlace ***
[04/06 17:06:34    309s] **INFO: User settings:
[04/06 17:06:34    309s] setDesignMode -process             45
[04/06 17:06:34    309s] setExtractRCMode -coupling_c_th    0.1
[04/06 17:06:34    309s] setExtractRCMode -relative_c_th    1
[04/06 17:06:34    309s] setExtractRCMode -total_c_th       0
[04/06 17:06:34    309s] setAnalysisMode -clkSrcPath        true
[04/06 17:06:34    309s] setAnalysisMode -clockPropagation  sdcControl
[04/06 17:06:34    309s] setAnalysisMode -virtualIPO        false
[04/06 17:06:34    309s] 
[04/06 17:06:34    309s] #optDebug: fT-E <X 2 3 1 0>
[04/06 17:06:34    309s] OPERPROF: Starting DPlace-Init at level 1, MEM:1374.7M
[04/06 17:06:34    309s] #spOpts: N=45 
[04/06 17:06:34    309s] All LLGs are deleted
[04/06 17:06:34    309s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1373.2M
[04/06 17:06:34    309s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1373.2M
[04/06 17:06:34    309s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1373.2M
[04/06 17:06:34    309s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:06:34    309s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 17:06:34    309s] SiteArray: use 1,642,496 bytes
[04/06 17:06:34    309s] SiteArray: current memory after site array memory allocation 1374.7M
[04/06 17:06:34    309s] SiteArray: FP blocked sites are writable
[04/06 17:06:34    309s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:06:34    309s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.013, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:     Starting CMU at level 3, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.026, MEM:1374.7M
[04/06 17:06:34    309s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1374.7MB).
[04/06 17:06:34    309s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.055, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1374.7M
[04/06 17:06:34    309s] All LLGs are deleted
[04/06 17:06:34    309s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1374.7M
[04/06 17:06:34    309s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1374.7M
[04/06 17:06:34    309s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:06:34    309s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 768, percentage of missing scan cell = 0.00% (0 / 768)
[04/06 17:06:34    309s] no activity file in design. spp won't run.
[04/06 17:06:34    309s] 
[04/06 17:06:34    309s] pdi colorize_geometry "" ""
[04/06 17:06:34    309s] 
[04/06 17:06:34    309s] ### Time Record (colorize_geometry) is installed.
[04/06 17:06:34    309s] #Start colorize_geometry on Sun Apr  6 17:06:34 2025
[04/06 17:06:34    309s] #
[04/06 17:06:34    309s] ### Time Record (Pre Callback) is installed.
[04/06 17:06:34    309s] ### Time Record (Pre Callback) is uninstalled.
[04/06 17:06:34    309s] ### Time Record (DB Import) is installed.
[04/06 17:06:34    309s] #create default rule from bind_ndr_rule rule=0x7fdbe976c5e0 0x7fdbd374c018
[04/06 17:06:34    309s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[04/06 17:06:34    309s] ### Time Record (DB Import) is uninstalled.
[04/06 17:06:34    309s] ### Time Record (DB Export) is installed.
[04/06 17:06:34    309s] ### export design design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2088366584 placement=984943660 pin_access=1
[04/06 17:06:34    309s] ### Time Record (DB Export) is uninstalled.
[04/06 17:06:34    309s] ### Time Record (Post Callback) is installed.
[04/06 17:06:34    309s] ### Time Record (Post Callback) is uninstalled.
[04/06 17:06:34    309s] #
[04/06 17:06:34    309s] #colorize_geometry statistics:
[04/06 17:06:34    309s] #Cpu time = 00:00:00
[04/06 17:06:34    309s] #Elapsed time = 00:00:00
[04/06 17:06:34    309s] #Increased memory = 0.59 (MB)
[04/06 17:06:34    309s] #Total memory = 1082.57 (MB)
[04/06 17:06:34    309s] #Peak memory = 1206.64 (MB)
[04/06 17:06:34    309s] #Number of warnings = 0
[04/06 17:06:34    309s] #Total number of warnings = 0
[04/06 17:06:34    309s] #Number of fails = 0
[04/06 17:06:34    309s] #Total number of fails = 0
[04/06 17:06:34    309s] #Complete colorize_geometry on Sun Apr  6 17:06:34 2025
[04/06 17:06:34    309s] #
[04/06 17:06:34    309s] ### Time Record (colorize_geometry) is uninstalled.
[04/06 17:06:34    309s] ### 
[04/06 17:06:34    309s] ###   Scalability Statistics
[04/06 17:06:34    309s] ### 
[04/06 17:06:34    309s] ### ------------------------+----------------+----------------+----------------+
[04/06 17:06:34    309s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/06 17:06:34    309s] ### ------------------------+----------------+----------------+----------------+
[04/06 17:06:34    309s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/06 17:06:34    309s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/06 17:06:34    309s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/06 17:06:34    309s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/06 17:06:34    309s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[04/06 17:06:34    309s] ### ------------------------+----------------+----------------+----------------+
[04/06 17:06:34    309s] ### 
[04/06 17:06:34    309s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:06:34    309s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1376.7M
[04/06 17:06:34    309s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1376.7M
[04/06 17:06:34    309s] *** Start deleteBufferTree ***
[04/06 17:06:35    310s] Info: Detect buffers to remove automatically.
[04/06 17:06:35    310s] Analyzing netlist ...
[04/06 17:06:35    310s] Updating netlist
[04/06 17:06:35    310s] AAE DB initialization (MEM=1408.63 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/06 17:06:35    310s] Start AAE Lib Loading. (MEM=1408.63)
[04/06 17:06:35    310s] End AAE Lib Loading. (MEM=1418.17 CPU=0:00:00.0 Real=0:00:00.0)
[04/06 17:06:36    311s] 
[04/06 17:06:36    311s] *summary: 1708 instances (buffers/inverters) removed
[04/06 17:06:36    311s] *** Finish deleteBufferTree (0:00:01.6) ***
[04/06 17:06:36    311s] Deleting Cell Server ...
[04/06 17:06:36    311s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/06 17:06:36    311s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1418.2M
[04/06 17:06:36    311s] Deleted 0 physical inst  (cell - / prefix -).
[04/06 17:06:36    311s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1418.2M
[04/06 17:06:36    311s] INFO: #ExclusiveGroups=0
[04/06 17:06:36    311s] INFO: There are no Exclusive Groups.
[04/06 17:06:36    311s] No user-set net weight.
[04/06 17:06:36    311s] Net fanout histogram:
[04/06 17:06:36    311s] 2		: 29889 (70.1%) nets
[04/06 17:06:36    311s] 3		: 10734 (25.2%) nets
[04/06 17:06:36    311s] 4     -	14	: 1675 (3.9%) nets
[04/06 17:06:36    311s] 15    -	39	: 19 (0.0%) nets
[04/06 17:06:36    311s] 40    -	79	: 130 (0.3%) nets
[04/06 17:06:36    311s] 80    -	159	: 195 (0.5%) nets
[04/06 17:06:36    311s] 160   -	319	: 2 (0.0%) nets
[04/06 17:06:36    311s] 320   -	639	: 0 (0.0%) nets
[04/06 17:06:36    311s] 640   -	1279	: 3 (0.0%) nets
[04/06 17:06:36    311s] 1280  -	2559	: 0 (0.0%) nets
[04/06 17:06:36    311s] 2560  -	5119	: 0 (0.0%) nets
[04/06 17:06:36    311s] 5120+		: 0 (0.0%) nets
[04/06 17:06:36    311s] no activity file in design. spp won't run.
[04/06 17:06:36    311s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/06 17:06:36    311s] Scan chains were not defined.
[04/06 17:06:36    311s] #spOpts: N=45 minPadR=1.1 
[04/06 17:06:36    311s] #std cell=34262 (0 fixed + 34262 movable) #buf cell=0 #inv cell=2003 #block=0 (0 floating + 0 preplaced)
[04/06 17:06:36    311s] #ioInst=0 #net=42647 #term=137318 #term/net=3.22, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=771
[04/06 17:06:36    311s] stdCell: 34262 single + 0 double + 0 multi
[04/06 17:06:36    311s] Total standard cell length = 50.8617 (mm), area = 0.0712 (mm^2)
[04/06 17:06:36    311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1418.2M
[04/06 17:06:36    311s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1418.2M
[04/06 17:06:36    311s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:06:36    311s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 17:06:36    311s] SiteArray: use 1,642,496 bytes
[04/06 17:06:36    311s] SiteArray: current memory after site array memory allocation 1434.2M
[04/06 17:06:36    311s] SiteArray: FP blocked sites are writable
[04/06 17:06:36    311s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:06:36    311s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.044, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF: Starting pre-place ADS at level 1, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.002, MEM:1434.2M
[04/06 17:06:36    311s] ADSU 0.687 -> 0.687. GS 11.200
[04/06 17:06:36    311s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.030, REAL:0.035, MEM:1434.2M
[04/06 17:06:36    311s] Average module density = 0.687.
[04/06 17:06:36    311s] Density for the design = 0.687.
[04/06 17:06:36    311s]        = stdcell_area 267693 sites (71206 um^2) / alloc_area 389758 sites (103676 um^2).
[04/06 17:06:36    311s] Pin Density = 0.3523.
[04/06 17:06:36    311s]             = total # of pins 137318 / total area 389758.
[04/06 17:06:36    311s] OPERPROF: Starting spMPad at level 1, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:   Starting spContextMPad at level 2, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1434.2M
[04/06 17:06:36    311s] Initial padding reaches pin density 0.571 for top
[04/06 17:06:36    311s] InitPadU 0.687 -> 0.818 for top
[04/06 17:06:36    311s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1434.2M
[04/06 17:06:36    311s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.003, MEM:1434.2M
[04/06 17:06:36    311s] === lastAutoLevel = 9 
[04/06 17:06:36    311s] OPERPROF: Starting spInitNetWt at level 1, MEM:1434.2M
[04/06 17:06:36    311s] 0 delay mode for cte enabled initNetWt.
[04/06 17:06:36    311s] no activity file in design. spp won't run.
[04/06 17:06:36    311s] [spp] 0
[04/06 17:06:36    311s] [adp] 0:1:1:3
[04/06 17:06:38    313s] 0 delay mode for cte disabled initNetWt.
[04/06 17:06:38    313s] OPERPROF: Finished spInitNetWt at level 1, CPU:1.610, REAL:1.604, MEM:1434.2M
[04/06 17:06:38    313s] Clock gating cells determined by native netlist tracing.
[04/06 17:06:38    313s] no activity file in design. spp won't run.
[04/06 17:06:38    313s] no activity file in design. spp won't run.
[04/06 17:06:38    313s] Init WL Bound For Global Placement... 
[04/06 17:06:38    313s] OPERPROF: Starting npMain at level 1, MEM:1434.2M
[04/06 17:06:38    313s] OPERPROF:   Starting npPlace at level 2, MEM:1434.2M
[04/06 17:06:38    313s] Iteration  1: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
[04/06 17:06:38    313s]               Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
[04/06 17:06:38    313s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1429.2M
[04/06 17:06:38    313s] Iteration  2: Total net bbox = 7.182e-09 (3.35e-09 3.83e-09)
[04/06 17:06:38    313s]               Est.  stn bbox = 7.730e-09 (3.44e-09 4.29e-09)
[04/06 17:06:38    313s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1429.2M
[04/06 17:06:38    313s] OPERPROF:     Starting InitSKP at level 3, MEM:1457.4M
[04/06 17:06:42    317s] *** Finished SKP initialization (cpu=0:00:04.4, real=0:00:04.0)***
[04/06 17:06:42    317s] OPERPROF:     Finished InitSKP at level 3, CPU:4.390, REAL:4.402, MEM:1560.5M
[04/06 17:06:45    320s] Iteration  3: Total net bbox = 3.564e+04 (1.84e+04 1.72e+04)
[04/06 17:06:45    320s]               Est.  stn bbox = 4.291e+04 (2.22e+04 2.07e+04)
[04/06 17:06:45    320s]               cpu = 0:00:06.8 real = 0:00:07.0 mem = 1674.5M
[04/06 17:06:54    329s] Iteration  4: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
[04/06 17:06:54    329s]               Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
[04/06 17:06:54    329s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 1756.2M
[04/06 17:06:54    329s] Iteration  5: Total net bbox = 3.145e+05 (1.57e+05 1.57e+05)
[04/06 17:06:54    329s]               Est.  stn bbox = 5.302e+05 (2.62e+05 2.68e+05)
[04/06 17:06:54    329s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1756.2M
[04/06 17:06:54    329s] OPERPROF:   Finished npPlace at level 2, CPU:16.100, REAL:16.085, MEM:1678.2M
[04/06 17:06:54    329s] OPERPROF: Finished npMain at level 1, CPU:16.220, REAL:16.191, MEM:1678.2M
[04/06 17:06:54    329s] OPERPROF: Starting npMain at level 1, MEM:1678.2M
[04/06 17:06:54    329s] OPERPROF:   Starting npPlace at level 2, MEM:1678.2M
[04/06 17:07:01    336s] Iteration  6: Total net bbox = 4.651e+05 (2.32e+05 2.33e+05)
[04/06 17:07:01    336s]               Est.  stn bbox = 7.092e+05 (3.51e+05 3.58e+05)
[04/06 17:07:01    336s]               cpu = 0:00:07.2 real = 0:00:07.0 mem = 1682.4M
[04/06 17:07:01    336s] OPERPROF:   Finished npPlace at level 2, CPU:7.290, REAL:7.271, MEM:1682.4M
[04/06 17:07:01    336s] OPERPROF: Finished npMain at level 1, CPU:7.450, REAL:7.436, MEM:1682.4M
[04/06 17:07:01    336s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1682.4M
[04/06 17:07:01    336s] Starting Early Global Route rough congestion estimation: mem = 1682.4M
[04/06 17:07:01    336s] (I)       Started Loading and Dumping File ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Reading DB...
[04/06 17:07:01    336s] (I)       Read data from FE... (mem=1682.4M)
[04/06 17:07:01    336s] (I)       Read nodes and places... (mem=1682.4M)
[04/06 17:07:01    336s] (I)       Done Read nodes and places (cpu=0.020s, mem=1682.4M)
[04/06 17:07:01    336s] (I)       Read nets... (mem=1682.4M)
[04/06 17:07:01    336s] (I)       Done Read nets (cpu=0.050s, mem=1682.4M)
[04/06 17:07:01    336s] (I)       Done Read data from FE (cpu=0.070s, mem=1682.4M)
[04/06 17:07:01    336s] (I)       before initializing RouteDB syMemory usage = 1682.4 MB
[04/06 17:07:01    336s] (I)       == Non-default Options ==
[04/06 17:07:01    336s] (I)       Print mode                                         : 2
[04/06 17:07:01    336s] (I)       Stop if highly congested                           : false
[04/06 17:07:01    336s] (I)       Maximum routing layer                              : 10
[04/06 17:07:01    336s] (I)       Assign partition pins                              : false
[04/06 17:07:01    336s] (I)       Support large GCell                                : true
[04/06 17:07:01    336s] (I)       Number of rows per GCell                           : 15
[04/06 17:07:01    336s] (I)       Max num rows per GCell                             : 32
[04/06 17:07:01    336s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:07:01    336s] (I)       Use row-based GCell size
[04/06 17:07:01    336s] (I)       GCell unit size  : 2800
[04/06 17:07:01    336s] (I)       GCell multiplier : 15
[04/06 17:07:01    336s] (I)       build grid graph
[04/06 17:07:01    336s] (I)       build grid graph start
[04/06 17:07:01    336s] [NR-eGR] Track table information for default rule: 
[04/06 17:07:01    336s] [NR-eGR] metal1 has no routable track
[04/06 17:07:01    336s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:07:01    336s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:07:01    336s] (I)       build grid graph end
[04/06 17:07:01    336s] (I)       ===========================================================================
[04/06 17:07:01    336s] (I)       == Report All Rule Vias ==
[04/06 17:07:01    336s] (I)       ===========================================================================
[04/06 17:07:01    336s] (I)        Via Rule : (Default)
[04/06 17:07:01    336s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:07:01    336s] (I)       ---------------------------------------------------------------------------
[04/06 17:07:01    336s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 17:07:01    336s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 17:07:01    336s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:07:01    336s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:07:01    336s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:07:01    336s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:07:01    336s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:07:01    336s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:07:01    336s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:07:01    336s] (I)       ===========================================================================
[04/06 17:07:01    336s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Num PG vias on layer 2 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 3 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 4 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 5 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 6 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 7 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 8 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 9 : 0
[04/06 17:07:01    336s] (I)       Num PG vias on layer 10 : 0
[04/06 17:07:01    336s] [NR-eGR] Read 7944 PG shapes
[04/06 17:07:01    336s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:07:01    336s] [NR-eGR] #Instance Blockages : 0
[04/06 17:07:01    336s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:07:01    336s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:07:01    336s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:07:01    336s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:07:01    336s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:07:01    336s] (I)       readDataFromPlaceDB
[04/06 17:07:01    336s] (I)       Read net information..
[04/06 17:07:01    336s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 17:07:01    336s] (I)       Read testcase time = 0.010 seconds
[04/06 17:07:01    336s] 
[04/06 17:07:01    336s] (I)       early_global_route_priority property id does not exist.
[04/06 17:07:01    336s] (I)       Start initializing grid graph
[04/06 17:07:01    336s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:07:01    336s] (I)       End initializing grid graph
[04/06 17:07:01    336s] (I)       Model blockages into capacity
[04/06 17:07:01    336s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:07:01    336s] (I)       Started Modeling ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:07:01    336s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:07:01    336s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       -- layer congestion ratio --
[04/06 17:07:01    336s] (I)       Layer 1 : 0.100000
[04/06 17:07:01    336s] (I)       Layer 2 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 3 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 4 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 5 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 6 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 7 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 8 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 9 : 0.700000
[04/06 17:07:01    336s] (I)       Layer 10 : 0.700000
[04/06 17:07:01    336s] (I)       ----------------------------
[04/06 17:07:01    336s] (I)       Number of ignored nets = 0
[04/06 17:07:01    336s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:07:01    336s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:07:01    336s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:07:01    336s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:07:01    336s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:07:01    336s] (I)       Before initializing Early Global Route syMemory usage = 1682.4 MB
[04/06 17:07:01    336s] (I)       Ndr track 0 does not exist
[04/06 17:07:01    336s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:07:01    336s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:07:01    336s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:07:01    336s] (I)       Site width          :   380  (dbu)
[04/06 17:07:01    336s] (I)       Row height          :  2800  (dbu)
[04/06 17:07:01    336s] (I)       GCell width         : 42000  (dbu)
[04/06 17:07:01    336s] (I)       GCell height        : 42000  (dbu)
[04/06 17:07:01    336s] (I)       Grid                :    17    17    10
[04/06 17:07:01    336s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:07:01    336s] (I)       Vertical capacity   :     0 42000     0 42000     0 42000     0 42000     0 42000
[04/06 17:07:01    336s] (I)       Horizontal capacity :     0     0 42000     0 42000     0 42000     0 42000     0
[04/06 17:07:01    336s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:01    336s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:01    336s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:07:01    336s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:07:01    336s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:07:01    336s] (I)       Num tracks per GCell: 155.56 110.53 150.00 75.00 75.00 75.00 25.00 25.00 13.12 12.50
[04/06 17:07:01    336s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:07:01    336s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:07:01    336s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:07:01    336s] (I)       --------------------------------------------------------
[04/06 17:07:01    336s] 
[04/06 17:07:01    336s] [NR-eGR] ============ Routing rule table ============
[04/06 17:07:01    336s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 17:07:01    336s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:07:01    336s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:07:01    336s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:01    336s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:01    336s] [NR-eGR] ========================================
[04/06 17:07:01    336s] [NR-eGR] 
[04/06 17:07:01    336s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer2 : = 704 / 30736 (2.29%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer3 : = 1150 / 41378 (2.78%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer4 : = 480 / 20842 (2.30%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer5 : = 1150 / 20672 (5.56%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer6 : = 576 / 20842 (2.76%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer7 : = 998 / 6885 (14.50%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer8 : = 224 / 6936 (3.23%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer9 : = 773 / 3604 (21.45%)
[04/06 17:07:01    336s] (I)       blocked tracks on layer10 : = 963 / 3468 (27.77%)
[04/06 17:07:01    336s] (I)       After initializing Early Global Route syMemory usage = 1682.4 MB
[04/06 17:07:01    336s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Reset routing kernel
[04/06 17:07:01    336s] (I)       ============= Initialization =============
[04/06 17:07:01    336s] (I)       numLocalWires=125312  numGlobalNetBranches=24930  numLocalNetBranches=37960
[04/06 17:07:01    336s] (I)       totalPins=136291  totalGlobalPin=44304 (32.51%)
[04/06 17:07:01    336s] (I)       Started Build MST ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Generate topology with single threads
[04/06 17:07:01    336s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       total 2D Cap : 152587 = (71457 H, 81130 V)
[04/06 17:07:01    336s] (I)       
[04/06 17:07:01    336s] (I)       ============  Phase 1a Route ============
[04/06 17:07:01    336s] (I)       Started Phase 1a ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Started Pattern routing ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:07:01    336s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Usage: 34190 = (17427 H, 16763 V) = (24.39% H, 20.66% V) = (3.660e+05um H, 3.520e+05um V)
[04/06 17:07:01    336s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       
[04/06 17:07:01    336s] (I)       ============  Phase 1b Route ============
[04/06 17:07:01    336s] (I)       Started Phase 1b ( Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] (I)       Usage: 34190 = (17427 H, 16763 V) = (24.39% H, 20.66% V) = (3.660e+05um H, 3.520e+05um V)
[04/06 17:07:01    336s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/06 17:07:01    336s] 
[04/06 17:07:01    336s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.41 MB )
[04/06 17:07:01    336s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:07:01    336s] Finished Early Global Route rough congestion estimation: mem = 1682.4M
[04/06 17:07:01    336s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.130, REAL:0.131, MEM:1682.4M
[04/06 17:07:01    336s] earlyGlobalRoute rough estimation gcell size 15 row height
[04/06 17:07:01    336s] OPERPROF: Starting CDPad at level 1, MEM:1682.4M
[04/06 17:07:01    337s] CDPadU 0.818 -> 0.818. R=0.687, N=34262, GS=21.000
[04/06 17:07:01    337s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.050, MEM:1682.4M
[04/06 17:07:01    337s] OPERPROF: Starting npMain at level 1, MEM:1682.4M
[04/06 17:07:02    337s] OPERPROF:   Starting npPlace at level 2, MEM:1682.4M
[04/06 17:07:02    337s] OPERPROF:   Finished npPlace at level 2, CPU:0.170, REAL:0.168, MEM:1683.6M
[04/06 17:07:02    337s] OPERPROF: Finished npMain at level 1, CPU:0.340, REAL:0.344, MEM:1683.6M
[04/06 17:07:02    337s] Global placement CDP skipped at cutLevel 7.
[04/06 17:07:02    337s] Iteration  7: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
[04/06 17:07:02    337s]               Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
[04/06 17:07:02    337s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1683.6M
[04/06 17:07:02    337s] Iteration  8: Total net bbox = 7.284e+05 (3.94e+05 3.34e+05)
[04/06 17:07:02    337s]               Est.  stn bbox = 9.929e+05 (5.27e+05 4.65e+05)
[04/06 17:07:02    337s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1683.6M
[04/06 17:07:02    337s] OPERPROF: Starting npMain at level 1, MEM:1683.6M
[04/06 17:07:02    337s] OPERPROF:   Starting npPlace at level 2, MEM:1683.6M
[04/06 17:07:10    345s] OPERPROF:   Finished npPlace at level 2, CPU:7.670, REAL:7.654, MEM:1666.6M
[04/06 17:07:10    345s] OPERPROF: Finished npMain at level 1, CPU:7.850, REAL:7.826, MEM:1666.6M
[04/06 17:07:10    345s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1666.6M
[04/06 17:07:10    345s] Starting Early Global Route rough congestion estimation: mem = 1666.6M
[04/06 17:07:10    345s] (I)       Started Loading and Dumping File ( Curr Mem: 1666.64 MB )
[04/06 17:07:10    345s] (I)       Reading DB...
[04/06 17:07:10    345s] (I)       Read data from FE... (mem=1666.6M)
[04/06 17:07:10    345s] (I)       Read nodes and places... (mem=1666.6M)
[04/06 17:07:10    345s] (I)       Done Read nodes and places (cpu=0.020s, mem=1666.6M)
[04/06 17:07:10    345s] (I)       Read nets... (mem=1666.6M)
[04/06 17:07:10    345s] (I)       Done Read nets (cpu=0.050s, mem=1666.6M)
[04/06 17:07:10    345s] (I)       Done Read data from FE (cpu=0.070s, mem=1666.6M)
[04/06 17:07:10    345s] (I)       before initializing RouteDB syMemory usage = 1666.6 MB
[04/06 17:07:10    345s] (I)       == Non-default Options ==
[04/06 17:07:10    345s] (I)       Print mode                                         : 2
[04/06 17:07:10    345s] (I)       Stop if highly congested                           : false
[04/06 17:07:10    345s] (I)       Maximum routing layer                              : 10
[04/06 17:07:10    345s] (I)       Assign partition pins                              : false
[04/06 17:07:10    345s] (I)       Support large GCell                                : true
[04/06 17:07:10    345s] (I)       Number of rows per GCell                           : 8
[04/06 17:07:10    345s] (I)       Max num rows per GCell                             : 32
[04/06 17:07:10    345s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:07:10    345s] (I)       Use row-based GCell size
[04/06 17:07:10    345s] (I)       GCell unit size  : 2800
[04/06 17:07:10    345s] (I)       GCell multiplier : 8
[04/06 17:07:10    345s] (I)       build grid graph
[04/06 17:07:10    345s] (I)       build grid graph start
[04/06 17:07:10    345s] [NR-eGR] Track table information for default rule: 
[04/06 17:07:10    345s] [NR-eGR] metal1 has no routable track
[04/06 17:07:10    345s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:07:10    345s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:07:10    345s] (I)       build grid graph end
[04/06 17:07:10    345s] (I)       ===========================================================================
[04/06 17:07:10    345s] (I)       == Report All Rule Vias ==
[04/06 17:07:10    345s] (I)       ===========================================================================
[04/06 17:07:10    345s] (I)        Via Rule : (Default)
[04/06 17:07:10    345s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:07:10    345s] (I)       ---------------------------------------------------------------------------
[04/06 17:07:10    345s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 17:07:10    345s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 17:07:10    345s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:07:10    345s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:07:10    345s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:07:10    345s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:07:10    345s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:07:10    345s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:07:10    345s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:07:10    345s] (I)       ===========================================================================
[04/06 17:07:10    345s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1666.64 MB )
[04/06 17:07:10    345s] (I)       Num PG vias on layer 2 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 3 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 4 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 5 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 6 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 7 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 8 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 9 : 0
[04/06 17:07:10    345s] (I)       Num PG vias on layer 10 : 0
[04/06 17:07:10    345s] [NR-eGR] Read 7944 PG shapes
[04/06 17:07:10    345s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.64 MB )
[04/06 17:07:10    345s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:07:10    345s] [NR-eGR] #Instance Blockages : 0
[04/06 17:07:10    345s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:07:10    345s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:07:10    345s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:07:10    345s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:07:10    345s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:07:10    345s] (I)       readDataFromPlaceDB
[04/06 17:07:10    345s] (I)       Read net information..
[04/06 17:07:10    345s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 17:07:10    345s] (I)       Read testcase time = 0.010 seconds
[04/06 17:07:10    345s] 
[04/06 17:07:10    345s] (I)       early_global_route_priority property id does not exist.
[04/06 17:07:10    345s] (I)       Start initializing grid graph
[04/06 17:07:10    345s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:07:10    345s] (I)       End initializing grid graph
[04/06 17:07:10    345s] (I)       Model blockages into capacity
[04/06 17:07:10    345s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:07:10    345s] (I)       Started Modeling ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:07:10    345s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:07:10    345s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       -- layer congestion ratio --
[04/06 17:07:10    345s] (I)       Layer 1 : 0.100000
[04/06 17:07:10    345s] (I)       Layer 2 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 3 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 4 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 5 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 6 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 7 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 8 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 9 : 0.700000
[04/06 17:07:10    345s] (I)       Layer 10 : 0.700000
[04/06 17:07:10    345s] (I)       ----------------------------
[04/06 17:07:10    345s] (I)       Number of ignored nets = 0
[04/06 17:07:10    345s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:07:10    345s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:07:10    345s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:07:10    345s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:07:10    345s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:07:10    345s] (I)       Before initializing Early Global Route syMemory usage = 1676.0 MB
[04/06 17:07:10    345s] (I)       Ndr track 0 does not exist
[04/06 17:07:10    345s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:07:10    345s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:07:10    345s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:07:10    345s] (I)       Site width          :   380  (dbu)
[04/06 17:07:10    345s] (I)       Row height          :  2800  (dbu)
[04/06 17:07:10    345s] (I)       GCell width         : 22400  (dbu)
[04/06 17:07:10    345s] (I)       GCell height        : 22400  (dbu)
[04/06 17:07:10    345s] (I)       Grid                :    31    31    10
[04/06 17:07:10    345s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:07:10    345s] (I)       Vertical capacity   :     0 22400     0 22400     0 22400     0 22400     0 22400
[04/06 17:07:10    345s] (I)       Horizontal capacity :     0     0 22400     0 22400     0 22400     0 22400     0
[04/06 17:07:10    345s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:10    345s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:10    345s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:07:10    345s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:07:10    345s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:07:10    345s] (I)       Num tracks per GCell: 82.96 58.95 80.00 40.00 40.00 40.00 13.33 13.33  7.00  6.67
[04/06 17:07:10    345s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:07:10    345s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:07:10    345s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:07:10    345s] (I)       --------------------------------------------------------
[04/06 17:07:10    345s] 
[04/06 17:07:10    345s] [NR-eGR] ============ Routing rule table ============
[04/06 17:07:10    345s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 17:07:10    345s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:07:10    345s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:07:10    345s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:10    345s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:10    345s] [NR-eGR] ========================================
[04/06 17:07:10    345s] [NR-eGR] 
[04/06 17:07:10    345s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer2 : = 1320 / 56048 (2.36%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer3 : = 1150 / 75454 (1.52%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer4 : = 900 / 38006 (2.37%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer5 : = 1150 / 37696 (3.05%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer6 : = 1080 / 38006 (2.84%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer7 : = 998 / 12555 (7.95%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer8 : = 420 / 12648 (3.32%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer9 : = 913 / 6572 (13.89%)
[04/06 17:07:10    345s] (I)       blocked tracks on layer10 : = 1775 / 6324 (28.07%)
[04/06 17:07:10    345s] (I)       After initializing Early Global Route syMemory usage = 1676.0 MB
[04/06 17:07:10    345s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Reset routing kernel
[04/06 17:07:10    345s] (I)       ============= Initialization =============
[04/06 17:07:10    345s] (I)       numLocalWires=89876  numGlobalNetBranches=19422  numLocalNetBranches=25620
[04/06 17:07:10    345s] (I)       totalPins=136291  totalGlobalPin=71341 (52.34%)
[04/06 17:07:10    345s] (I)       Started Build MST ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Generate topology with single threads
[04/06 17:07:10    345s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       total 2D Cap : 278219 = (130360 H, 147859 V)
[04/06 17:07:10    345s] (I)       
[04/06 17:07:10    345s] (I)       ============  Phase 1a Route ============
[04/06 17:07:10    345s] (I)       Started Phase 1a ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Started Pattern routing ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Finished Pattern routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:07:10    345s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Usage: 66391 = (33833 H, 32558 V) = (25.95% H, 22.02% V) = (3.789e+05um H, 3.646e+05um V)
[04/06 17:07:10    345s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       
[04/06 17:07:10    345s] (I)       ============  Phase 1b Route ============
[04/06 17:07:10    345s] (I)       Started Phase 1b ( Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] (I)       Usage: 66391 = (33833 H, 32558 V) = (25.95% H, 22.02% V) = (3.789e+05um H, 3.646e+05um V)
[04/06 17:07:10    345s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/06 17:07:10    345s] 
[04/06 17:07:10    345s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1676.03 MB )
[04/06 17:07:10    345s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:07:10    345s] Finished Early Global Route rough congestion estimation: mem = 1676.0M
[04/06 17:07:10    345s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.140, MEM:1676.0M
[04/06 17:07:10    345s] earlyGlobalRoute rough estimation gcell size 8 row height
[04/06 17:07:10    345s] OPERPROF: Starting CDPad at level 1, MEM:1676.0M
[04/06 17:07:10    345s] CDPadU 0.818 -> 0.819. R=0.687, N=34262, GS=11.200
[04/06 17:07:10    345s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.054, MEM:1676.0M
[04/06 17:07:10    345s] OPERPROF: Starting npMain at level 1, MEM:1676.0M
[04/06 17:07:10    345s] OPERPROF:   Starting npPlace at level 2, MEM:1676.0M
[04/06 17:07:10    345s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.184, MEM:1667.0M
[04/06 17:07:10    345s] OPERPROF: Finished npMain at level 1, CPU:0.380, REAL:0.379, MEM:1667.0M
[04/06 17:07:10    345s] Global placement CDP skipped at cutLevel 9.
[04/06 17:07:10    345s] Iteration  9: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
[04/06 17:07:10    345s]               Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
[04/06 17:07:10    345s]               cpu = 0:00:08.5 real = 0:00:08.0 mem = 1667.0M
[04/06 17:07:10    345s] Iteration 10: Total net bbox = 7.626e+05 (4.13e+05 3.50e+05)
[04/06 17:07:10    345s]               Est.  stn bbox = 1.026e+06 (5.47e+05 4.80e+05)
[04/06 17:07:10    345s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1667.0M
[04/06 17:07:10    345s] OPERPROF: Starting npMain at level 1, MEM:1667.0M
[04/06 17:07:11    346s] OPERPROF:   Starting npPlace at level 2, MEM:1667.0M
[04/06 17:07:13    348s] OPERPROF:   Finished npPlace at level 2, CPU:2.320, REAL:2.320, MEM:1666.6M
[04/06 17:07:13    348s] OPERPROF: Finished npMain at level 1, CPU:2.510, REAL:2.498, MEM:1666.6M
[04/06 17:07:13    348s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1666.6M
[04/06 17:07:13    348s] Starting Early Global Route rough congestion estimation: mem = 1666.6M
[04/06 17:07:13    348s] (I)       Started Loading and Dumping File ( Curr Mem: 1666.58 MB )
[04/06 17:07:13    348s] (I)       Reading DB...
[04/06 17:07:13    348s] (I)       Read data from FE... (mem=1666.6M)
[04/06 17:07:13    348s] (I)       Read nodes and places... (mem=1666.6M)
[04/06 17:07:13    348s] (I)       Done Read nodes and places (cpu=0.020s, mem=1666.6M)
[04/06 17:07:13    348s] (I)       Read nets... (mem=1666.6M)
[04/06 17:07:13    348s] (I)       Done Read nets (cpu=0.050s, mem=1666.6M)
[04/06 17:07:13    348s] (I)       Done Read data from FE (cpu=0.070s, mem=1666.6M)
[04/06 17:07:13    348s] (I)       before initializing RouteDB syMemory usage = 1666.6 MB
[04/06 17:07:13    348s] (I)       == Non-default Options ==
[04/06 17:07:13    348s] (I)       Print mode                                         : 2
[04/06 17:07:13    348s] (I)       Stop if highly congested                           : false
[04/06 17:07:13    348s] (I)       Maximum routing layer                              : 10
[04/06 17:07:13    348s] (I)       Assign partition pins                              : false
[04/06 17:07:13    348s] (I)       Support large GCell                                : true
[04/06 17:07:13    348s] (I)       Number of rows per GCell                           : 4
[04/06 17:07:13    348s] (I)       Max num rows per GCell                             : 32
[04/06 17:07:13    348s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:07:13    348s] (I)       Use row-based GCell size
[04/06 17:07:13    348s] (I)       GCell unit size  : 2800
[04/06 17:07:13    348s] (I)       GCell multiplier : 4
[04/06 17:07:13    348s] (I)       build grid graph
[04/06 17:07:13    348s] (I)       build grid graph start
[04/06 17:07:13    348s] [NR-eGR] Track table information for default rule: 
[04/06 17:07:13    348s] [NR-eGR] metal1 has no routable track
[04/06 17:07:13    348s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:07:13    348s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:07:13    348s] (I)       build grid graph end
[04/06 17:07:13    348s] (I)       ===========================================================================
[04/06 17:07:13    348s] (I)       == Report All Rule Vias ==
[04/06 17:07:13    348s] (I)       ===========================================================================
[04/06 17:07:13    348s] (I)        Via Rule : (Default)
[04/06 17:07:13    348s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:07:13    348s] (I)       ---------------------------------------------------------------------------
[04/06 17:07:13    348s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 17:07:13    348s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 17:07:13    348s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:07:13    348s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:07:13    348s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:07:13    348s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:07:13    348s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:07:13    348s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:07:13    348s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:07:13    348s] (I)       ===========================================================================
[04/06 17:07:13    348s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1666.58 MB )
[04/06 17:07:13    348s] (I)       Num PG vias on layer 2 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 3 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 4 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 5 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 6 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 7 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 8 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 9 : 0
[04/06 17:07:13    348s] (I)       Num PG vias on layer 10 : 0
[04/06 17:07:13    348s] [NR-eGR] Read 7944 PG shapes
[04/06 17:07:13    348s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.58 MB )
[04/06 17:07:13    348s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:07:13    348s] [NR-eGR] #Instance Blockages : 0
[04/06 17:07:13    348s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:07:13    348s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:07:13    348s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:07:13    348s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:07:13    348s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:07:13    348s] (I)       readDataFromPlaceDB
[04/06 17:07:13    348s] (I)       Read net information..
[04/06 17:07:13    348s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 17:07:13    348s] (I)       Read testcase time = 0.010 seconds
[04/06 17:07:13    348s] 
[04/06 17:07:13    348s] (I)       early_global_route_priority property id does not exist.
[04/06 17:07:13    348s] (I)       Start initializing grid graph
[04/06 17:07:13    348s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:07:13    348s] (I)       End initializing grid graph
[04/06 17:07:13    348s] (I)       Model blockages into capacity
[04/06 17:07:13    348s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:07:13    348s] (I)       Started Modeling ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:07:13    348s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:07:13    348s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       -- layer congestion ratio --
[04/06 17:07:13    348s] (I)       Layer 1 : 0.100000
[04/06 17:07:13    348s] (I)       Layer 2 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 3 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 4 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 5 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 6 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 7 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 8 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 9 : 0.700000
[04/06 17:07:13    348s] (I)       Layer 10 : 0.700000
[04/06 17:07:13    348s] (I)       ----------------------------
[04/06 17:07:13    348s] (I)       Number of ignored nets = 0
[04/06 17:07:13    348s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:07:13    348s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:07:13    348s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:07:13    348s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:07:13    348s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:07:13    348s] (I)       Before initializing Early Global Route syMemory usage = 1676.0 MB
[04/06 17:07:13    348s] (I)       Ndr track 0 does not exist
[04/06 17:07:13    348s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:07:13    348s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:07:13    348s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:07:13    348s] (I)       Site width          :   380  (dbu)
[04/06 17:07:13    348s] (I)       Row height          :  2800  (dbu)
[04/06 17:07:13    348s] (I)       GCell width         : 11200  (dbu)
[04/06 17:07:13    348s] (I)       GCell height        : 11200  (dbu)
[04/06 17:07:13    348s] (I)       Grid                :    62    61    10
[04/06 17:07:13    348s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:07:13    348s] (I)       Vertical capacity   :     0 11200     0 11200     0 11200     0 11200     0 11200
[04/06 17:07:13    348s] (I)       Horizontal capacity :     0     0 11200     0 11200     0 11200     0 11200     0
[04/06 17:07:13    348s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:13    348s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:13    348s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:07:13    348s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:07:13    348s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:07:13    348s] (I)       Num tracks per GCell: 41.48 29.47 40.00 20.00 20.00 20.00  6.67  6.67  3.50  3.33
[04/06 17:07:13    348s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:07:13    348s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:07:13    348s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:07:13    348s] (I)       --------------------------------------------------------
[04/06 17:07:13    348s] 
[04/06 17:07:13    348s] [NR-eGR] ============ Routing rule table ============
[04/06 17:07:13    348s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 17:07:13    348s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:07:13    348s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:07:13    348s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:13    348s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:13    348s] [NR-eGR] ========================================
[04/06 17:07:13    348s] [NR-eGR] 
[04/06 17:07:13    348s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer2 : = 2574 / 110288 (2.33%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer3 : = 1150 / 150908 (0.76%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer4 : = 1755 / 74786 (2.35%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer5 : = 1150 / 75392 (1.53%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer6 : = 2106 / 74786 (2.82%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer7 : = 1074 / 25110 (4.28%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer8 : = 819 / 24888 (3.29%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer9 : = 1414 / 13144 (10.76%)
[04/06 17:07:13    348s] (I)       blocked tracks on layer10 : = 3515 / 12444 (28.25%)
[04/06 17:07:13    348s] (I)       After initializing Early Global Route syMemory usage = 1676.0 MB
[04/06 17:07:13    348s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Reset routing kernel
[04/06 17:07:13    348s] (I)       ============= Initialization =============
[04/06 17:07:13    348s] (I)       numLocalWires=54511  numGlobalNetBranches=12866  numLocalNetBranches=14476
[04/06 17:07:13    348s] (I)       totalPins=136291  totalGlobalPin=97061 (71.22%)
[04/06 17:07:13    348s] (I)       Started Build MST ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Generate topology with single threads
[04/06 17:07:13    348s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       total 2D Cap : 551734 = (260927 H, 290807 V)
[04/06 17:07:13    348s] (I)       
[04/06 17:07:13    348s] (I)       ============  Phase 1a Route ============
[04/06 17:07:13    348s] (I)       Started Phase 1a ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Started Pattern routing ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:07:13    348s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Usage: 132448 = (67304 H, 65144 V) = (25.79% H, 22.40% V) = (3.769e+05um H, 3.648e+05um V)
[04/06 17:07:13    348s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       
[04/06 17:07:13    348s] (I)       ============  Phase 1b Route ============
[04/06 17:07:13    348s] (I)       Started Phase 1b ( Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] (I)       Usage: 132448 = (67304 H, 65144 V) = (25.79% H, 22.40% V) = (3.769e+05um H, 3.648e+05um V)
[04/06 17:07:13    348s] (I)       eGR overflow: 0.00% H + 0.00% V
[04/06 17:07:13    348s] 
[04/06 17:07:13    348s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1675.96 MB )
[04/06 17:07:13    348s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:07:13    348s] Finished Early Global Route rough congestion estimation: mem = 1676.0M
[04/06 17:07:13    348s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.159, MEM:1676.0M
[04/06 17:07:13    348s] earlyGlobalRoute rough estimation gcell size 4 row height
[04/06 17:07:13    348s] OPERPROF: Starting CDPad at level 1, MEM:1676.0M
[04/06 17:07:13    348s] CDPadU 0.819 -> 0.822. R=0.687, N=34262, GS=5.600
[04/06 17:07:13    348s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.062, MEM:1676.0M
[04/06 17:07:13    348s] OPERPROF: Starting npMain at level 1, MEM:1676.0M
[04/06 17:07:13    348s] OPERPROF:   Starting npPlace at level 2, MEM:1676.0M
[04/06 17:07:13    348s] OPERPROF:   Finished npPlace at level 2, CPU:0.180, REAL:0.179, MEM:1667.0M
[04/06 17:07:13    349s] OPERPROF: Finished npMain at level 1, CPU:0.360, REAL:0.360, MEM:1667.0M
[04/06 17:07:13    349s] Global placement CDP skipped at cutLevel 11.
[04/06 17:07:13    349s] Iteration 11: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
[04/06 17:07:13    349s]               Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
[04/06 17:07:13    349s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1667.0M
[04/06 17:07:14    349s] Iteration 12: Total net bbox = 7.647e+05 (4.14e+05 3.51e+05)
[04/06 17:07:14    349s]               Est.  stn bbox = 1.030e+06 (5.49e+05 4.81e+05)
[04/06 17:07:14    349s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1667.0M
[04/06 17:07:14    349s] OPERPROF: Starting npMain at level 1, MEM:1667.0M
[04/06 17:07:14    349s] OPERPROF:   Starting npPlace at level 2, MEM:1667.0M
[04/06 17:07:26    361s] OPERPROF:   Finished npPlace at level 2, CPU:12.550, REAL:12.526, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF: Finished npMain at level 1, CPU:12.740, REAL:12.722, MEM:1671.5M
[04/06 17:07:26    361s] Iteration 13: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
[04/06 17:07:26    361s]               Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
[04/06 17:07:26    361s]               cpu = 0:00:12.8 real = 0:00:12.0 mem = 1671.5M
[04/06 17:07:26    361s] [adp] clock
[04/06 17:07:26    361s] [adp] weight, nr nets, wire length
[04/06 17:07:26    361s] [adp]      0        1  659.368000
[04/06 17:07:26    361s] [adp] data
[04/06 17:07:26    361s] [adp] weight, nr nets, wire length
[04/06 17:07:26    361s] [adp]      0    42646  753296.900500
[04/06 17:07:26    361s] [adp] 0.000000|0.000000|0.000000
[04/06 17:07:26    361s] Iteration 14: Total net bbox = 7.540e+05 (4.08e+05 3.46e+05)
[04/06 17:07:26    361s]               Est.  stn bbox = 1.009e+06 (5.38e+05 4.71e+05)
[04/06 17:07:26    361s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1671.5M
[04/06 17:07:26    361s] Clear WL Bound Manager after Global Placement... 
[04/06 17:07:26    361s] Finished Global Placement (cpu=0:00:48.7, real=0:00:48.0, mem=1671.5M)
[04/06 17:07:26    361s] Keep Tdgp Graph and DB for later use
[04/06 17:07:26    361s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/06 17:07:26    361s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1671.5M
[04/06 17:07:26    361s] Solver runtime cpu: 0:00:37.4 real: 0:00:37.4
[04/06 17:07:26    361s] Core Placement runtime cpu: 0:00:47.8 real: 0:00:47.0
[04/06 17:07:26    361s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/06 17:07:26    361s] Type 'man IMPSP-9025' for more detail.
[04/06 17:07:26    361s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1671.5M
[04/06 17:07:26    361s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:26    361s] All LLGs are deleted
[04/06 17:07:26    361s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1671.5M
[04/06 17:07:26    361s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:07:26    361s] Fast DP-INIT is on for default
[04/06 17:07:26    361s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:07:26    361s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.030, REAL:0.014, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:       Starting CMU at level 4, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.021, MEM:1671.5M
[04/06 17:07:26    361s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1671.5MB).
[04/06 17:07:26    361s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.046, MEM:1671.5M
[04/06 17:07:26    361s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.046, MEM:1671.5M
[04/06 17:07:26    361s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.2
[04/06 17:07:26    361s] OPERPROF: Starting RefinePlace at level 1, MEM:1671.5M
[04/06 17:07:26    361s] *** Starting refinePlace (0:06:02 mem=1671.5M) ***
[04/06 17:07:26    362s] Total net bbox length = 7.540e+05 (4.080e+05 3.460e+05) (ext = 2.509e+05)
[04/06 17:07:26    362s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:07:26    362s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1671.5M
[04/06 17:07:26    362s] Starting refinePlace ...
[04/06 17:07:26    362s] ** Cut row section cpu time 0:00:00.0.
[04/06 17:07:26    362s]    Spread Effort: high, standalone mode, useDDP on.
[04/06 17:07:27    362s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1671.5MB) @(0:06:02 - 0:06:02).
[04/06 17:07:27    362s] Move report: preRPlace moves 34262 insts, mean move: 0.48 um, max move: 3.35 um
[04/06 17:07:27    362s] 	Max move on inst (U95631): (24.93, 208.14) --> (26.22, 206.08)
[04/06 17:07:27    362s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[04/06 17:07:27    362s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:07:27    362s] Placement tweakage begins.
[04/06 17:07:27    362s] wire length = 7.246e+05
[04/06 17:07:29    364s] wire length = 7.015e+05
[04/06 17:07:29    364s] Placement tweakage ends.
[04/06 17:07:29    364s] Move report: tweak moves 9510 insts, mean move: 2.55 um, max move: 27.55 um
[04/06 17:07:29    364s] 	Max move on inst (U35225): (178.22, 106.68) --> (150.67, 106.68)
[04/06 17:07:29    364s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.5, real=0:00:02.0, mem=1688.3MB) @(0:06:02 - 0:06:05).
[04/06 17:07:29    364s] 
[04/06 17:07:29    364s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:07:30    365s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:07:30    365s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1688.3MB) @(0:06:05 - 0:06:05).
[04/06 17:07:30    365s] Move report: Detail placement moves 34262 insts, mean move: 1.07 um, max move: 27.88 um
[04/06 17:07:30    365s] 	Max move on inst (U35225): (178.15, 107.08) --> (150.67, 106.68)
[04/06 17:07:30    365s] 	Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1688.3MB
[04/06 17:07:30    365s] Statistics of distance of Instance movement in refine placement:
[04/06 17:07:30    365s]   maximum (X+Y) =        27.88 um
[04/06 17:07:30    365s]   inst (U35225) with max move: (178.145, 107.085) -> (150.67, 106.68)
[04/06 17:07:30    365s]   mean    (X+Y) =         1.07 um
[04/06 17:07:30    365s] Summary Report:
[04/06 17:07:30    365s] Instances move: 34262 (out of 34262 movable)
[04/06 17:07:30    365s] Instances flipped: 0
[04/06 17:07:30    365s] Mean displacement: 1.07 um
[04/06 17:07:30    365s] Max displacement: 27.88 um (Instance: U35225) (178.145, 107.085) -> (150.67, 106.68)
[04/06 17:07:30    365s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[04/06 17:07:30    365s] Total instances moved : 34262
[04/06 17:07:30    365s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.180, REAL:3.178, MEM:1688.3M
[04/06 17:07:30    365s] Total net bbox length = 7.362e+05 (3.883e+05 3.479e+05) (ext = 2.503e+05)
[04/06 17:07:30    365s] Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1688.3MB
[04/06 17:07:30    365s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:04.0, mem=1688.3MB) @(0:06:02 - 0:06:05).
[04/06 17:07:30    365s] *** Finished refinePlace (0:06:05 mem=1688.3M) ***
[04/06 17:07:30    365s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.2
[04/06 17:07:30    365s] OPERPROF: Finished RefinePlace at level 1, CPU:3.230, REAL:3.227, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.008, MEM:1688.3M
[04/06 17:07:30    365s] All LLGs are deleted
[04/06 17:07:30    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1688.3M
[04/06 17:07:30    365s] *** Finished Initial Placement (cpu=0:00:53.9, real=0:00:54.0, mem=1688.3M) ***
[04/06 17:07:30    365s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:30    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1688.3M
[04/06 17:07:30    365s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:07:30    365s] Fast DP-INIT is on for default
[04/06 17:07:30    365s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:07:30    365s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.015, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.020, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.010, MEM:1688.3M
[04/06 17:07:30    365s] default core: bins with density > 0.750 = 45.75 % ( 242 / 529 )
[04/06 17:07:30    365s] Density distribution unevenness ratio = 9.497%
[04/06 17:07:30    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1688.3M
[04/06 17:07:30    365s] All LLGs are deleted
[04/06 17:07:30    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1688.3M
[04/06 17:07:30    365s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/06 17:07:30    365s] 
[04/06 17:07:30    365s] *** Start incrementalPlace ***
[04/06 17:07:30    365s] User Input Parameters:
[04/06 17:07:30    365s] - Congestion Driven    : On
[04/06 17:07:30    365s] - Timing Driven        : On
[04/06 17:07:30    365s] - Area-Violation Based : On
[04/06 17:07:30    365s] - Start Rollback Level : -5
[04/06 17:07:30    365s] - Legalized            : On
[04/06 17:07:30    365s] - Window Based         : Off
[04/06 17:07:30    365s] - eDen incr mode       : Off
[04/06 17:07:30    365s] - Small incr mode      : Off
[04/06 17:07:30    365s] 
[04/06 17:07:30    365s] Init WL Bound for IncrIp in placeDesign ... 
[04/06 17:07:30    365s] No Views given, use default active views for adaptive view pruning
[04/06 17:07:30    365s] SKP will enable view:
[04/06 17:07:30    365s]   worst
[04/06 17:07:30    365s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1688.3M
[04/06 17:07:30    365s] Starting Early Global Route congestion estimation: mem = 1688.3M
[04/06 17:07:30    365s] (I)       Started Loading and Dumping File ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Reading DB...
[04/06 17:07:30    365s] (I)       Read data from FE... (mem=1688.3M)
[04/06 17:07:30    365s] (I)       Read nodes and places... (mem=1688.3M)
[04/06 17:07:30    365s] (I)       Done Read nodes and places (cpu=0.020s, mem=1688.3M)
[04/06 17:07:30    365s] (I)       Read nets... (mem=1688.3M)
[04/06 17:07:30    365s] (I)       Done Read nets (cpu=0.050s, mem=1688.3M)
[04/06 17:07:30    365s] (I)       Done Read data from FE (cpu=0.070s, mem=1688.3M)
[04/06 17:07:30    365s] (I)       before initializing RouteDB syMemory usage = 1688.3 MB
[04/06 17:07:30    365s] (I)       == Non-default Options ==
[04/06 17:07:30    365s] (I)       Maximum routing layer                              : 10
[04/06 17:07:30    365s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 17:07:30    365s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:07:30    365s] (I)       Use row-based GCell size
[04/06 17:07:30    365s] (I)       GCell unit size  : 2800
[04/06 17:07:30    365s] (I)       GCell multiplier : 1
[04/06 17:07:30    365s] (I)       build grid graph
[04/06 17:07:30    365s] (I)       build grid graph start
[04/06 17:07:30    365s] [NR-eGR] Track table information for default rule: 
[04/06 17:07:30    365s] [NR-eGR] metal1 has no routable track
[04/06 17:07:30    365s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:07:30    365s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:07:30    365s] (I)       build grid graph end
[04/06 17:07:30    365s] (I)       ===========================================================================
[04/06 17:07:30    365s] (I)       == Report All Rule Vias ==
[04/06 17:07:30    365s] (I)       ===========================================================================
[04/06 17:07:30    365s] (I)        Via Rule : (Default)
[04/06 17:07:30    365s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:07:30    365s] (I)       ---------------------------------------------------------------------------
[04/06 17:07:30    365s] (I)        1    9 : via1_8                      8 : via1_7                   
[04/06 17:07:30    365s] (I)        2   10 : via2_8                     12 : via2_5                   
[04/06 17:07:30    365s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:07:30    365s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:07:30    365s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:07:30    365s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:07:30    365s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:07:30    365s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:07:30    365s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:07:30    365s] (I)       ===========================================================================
[04/06 17:07:30    365s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Num PG vias on layer 2 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 3 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 4 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 5 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 6 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 7 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 8 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 9 : 0
[04/06 17:07:30    365s] (I)       Num PG vias on layer 10 : 0
[04/06 17:07:30    365s] [NR-eGR] Read 7944 PG shapes
[04/06 17:07:30    365s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:07:30    365s] [NR-eGR] #Instance Blockages : 0
[04/06 17:07:30    365s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:07:30    365s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:07:30    365s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:07:30    365s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:07:30    365s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:07:30    365s] (I)       readDataFromPlaceDB
[04/06 17:07:30    365s] (I)       Read net information..
[04/06 17:07:30    365s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 17:07:30    365s] (I)       Read testcase time = 0.010 seconds
[04/06 17:07:30    365s] 
[04/06 17:07:30    365s] (I)       early_global_route_priority property id does not exist.
[04/06 17:07:30    365s] (I)       Start initializing grid graph
[04/06 17:07:30    365s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:07:30    365s] (I)       End initializing grid graph
[04/06 17:07:30    365s] (I)       Model blockages into capacity
[04/06 17:07:30    365s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:07:30    365s] (I)       Started Modeling ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:07:30    365s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:07:30    365s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       -- layer congestion ratio --
[04/06 17:07:30    365s] (I)       Layer 1 : 0.100000
[04/06 17:07:30    365s] (I)       Layer 2 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 3 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 4 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 5 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 6 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 7 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 8 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 9 : 0.700000
[04/06 17:07:30    365s] (I)       Layer 10 : 0.700000
[04/06 17:07:30    365s] (I)       ----------------------------
[04/06 17:07:30    365s] (I)       Number of ignored nets = 0
[04/06 17:07:30    365s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:07:30    365s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:07:30    365s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:07:30    365s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:07:30    365s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:07:30    365s] (I)       Before initializing Early Global Route syMemory usage = 1688.3 MB
[04/06 17:07:30    365s] (I)       Ndr track 0 does not exist
[04/06 17:07:30    365s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:07:30    365s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:07:30    365s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:07:30    365s] (I)       Site width          :   380  (dbu)
[04/06 17:07:30    365s] (I)       Row height          :  2800  (dbu)
[04/06 17:07:30    365s] (I)       GCell width         :  2800  (dbu)
[04/06 17:07:30    365s] (I)       GCell height        :  2800  (dbu)
[04/06 17:07:30    365s] (I)       Grid                :   246   244    10
[04/06 17:07:30    365s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:07:30    365s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:07:30    365s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:07:30    365s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:30    365s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:30    365s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:07:30    365s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:07:30    365s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:07:30    365s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:07:30    365s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:07:30    365s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:07:30    365s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:07:30    365s] (I)       --------------------------------------------------------
[04/06 17:07:30    365s] 
[04/06 17:07:30    365s] [NR-eGR] ============ Routing rule table ============
[04/06 17:07:30    365s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 17:07:30    365s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:07:30    365s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:07:30    365s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:30    365s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:30    365s] [NR-eGR] ========================================
[04/06 17:07:30    365s] [NR-eGR] 
[04/06 17:07:30    365s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:07:30    365s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:07:30    365s] (I)       After initializing Early Global Route syMemory usage = 1688.3 MB
[04/06 17:07:30    365s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Reset routing kernel
[04/06 17:07:30    365s] (I)       Started Global Routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       ============= Initialization =============
[04/06 17:07:30    365s] (I)       totalPins=136291  totalGlobalPin=133649 (98.06%)
[04/06 17:07:30    365s] (I)       Started Net group 1 ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Build MST ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Generate topology with single threads
[04/06 17:07:30    365s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:07:30    365s] [NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1a Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1a ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Pattern routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Pattern routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:07:30    365s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Usage: 494250 = (244066 H, 250184 V) = (23.49% H, 21.54% V) = (3.417e+05um H, 3.503e+05um V)
[04/06 17:07:30    365s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1b Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1b ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Monotonic routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Usage: 494400 = (244143 H, 250257 V) = (23.50% H, 21.55% V) = (3.418e+05um H, 3.504e+05um V)
[04/06 17:07:30    365s] (I)       Overflow of layer group 1: 0.12% H + 0.21% V. EstWL: 6.921600e+05um
[04/06 17:07:30    365s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1c Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1c ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Two level routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Level2 Grid: 50 x 49
[04/06 17:07:30    365s] (I)       Started Two Level Routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Usage: 494400 = (244143 H, 250257 V) = (23.50% H, 21.55% V) = (3.418e+05um H, 3.504e+05um V)
[04/06 17:07:30    365s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1d Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1d ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Detoured routing ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Usage: 494423 = (244158 H, 250265 V) = (23.50% H, 21.55% V) = (3.418e+05um H, 3.504e+05um V)
[04/06 17:07:30    365s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1e Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1e ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Route legalization ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Usage: 494423 = (244158 H, 250265 V) = (23.50% H, 21.55% V) = (3.418e+05um H, 3.504e+05um V)
[04/06 17:07:30    365s] [NR-eGR] Early Global Route overflow of layer group 1: 0.09% H + 0.19% V. EstWL: 6.921922e+05um
[04/06 17:07:30    365s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Layer assignment ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Running layer assignment with 1 threads
[04/06 17:07:30    365s] (I)       Finished Layer assignment ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] (I)       ============  Phase 1l Route ============
[04/06 17:07:30    365s] (I)       Started Phase 1l ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       
[04/06 17:07:30    365s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:07:30    365s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:07:30    365s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:07:30    365s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/06 17:07:30    365s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:07:30    365s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:30    365s] [NR-eGR]  metal2  (2)       276( 0.46%)        10( 0.02%)   ( 0.48%) 
[04/06 17:07:30    365s] [NR-eGR]  metal3  (3)       201( 0.34%)         9( 0.02%)   ( 0.35%) 
[04/06 17:07:30    365s] [NR-eGR]  metal4  (4)       444( 0.74%)         8( 0.01%)   ( 0.76%) 
[04/06 17:07:30    365s] [NR-eGR]  metal5  (5)       164( 0.27%)         0( 0.00%)   ( 0.27%) 
[04/06 17:07:30    365s] [NR-eGR]  metal6  (6)        97( 0.16%)         3( 0.01%)   ( 0.17%) 
[04/06 17:07:30    365s] [NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/06 17:07:30    365s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:30    365s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:30    365s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:30    365s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:07:30    365s] [NR-eGR] Total             1192( 0.24%)        30( 0.01%)   ( 0.24%) 
[04/06 17:07:30    365s] [NR-eGR] 
[04/06 17:07:30    365s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:07:30    365s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.04% V
[04/06 17:07:30    365s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.05% V
[04/06 17:07:30    365s] Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1688.3M
[04/06 17:07:30    365s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.490, REAL:0.491, MEM:1688.3M
[04/06 17:07:30    365s] OPERPROF: Starting HotSpotCal at level 1, MEM:1688.3M
[04/06 17:07:30    365s] [hotspot] +------------+---------------+---------------+
[04/06 17:07:30    365s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:07:30    365s] [hotspot] +------------+---------------+---------------+
[04/06 17:07:30    365s] [hotspot] | normalized |          0.44 |          0.44 |
[04/06 17:07:30    365s] [hotspot] +------------+---------------+---------------+
[04/06 17:07:30    365s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.44, normalized total congestion hotspot area = 0.44 (area is in unit of 4 std-cell row bins)
[04/06 17:07:30    365s] [hotspot] max/total 0.44/0.44, big hotspot (>10) total 0.00
[04/06 17:07:30    365s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[04/06 17:07:30    365s] [hotspot] +-----+-------------------------------------+---------------+
[04/06 17:07:30    365s] [hotspot] | top |            hotspot bbox             | hotspot score |
[04/06 17:07:30    365s] [hotspot] +-----+-------------------------------------+---------------+
[04/06 17:07:30    365s] [hotspot] |  1  |    33.87    67.48    45.07    78.68 |        0.44   |
[04/06 17:07:30    365s] [hotspot] +-----+-------------------------------------+---------------+
[04/06 17:07:30    365s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1688.3M
[04/06 17:07:30    365s] Skipped repairing congestion.
[04/06 17:07:30    365s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1688.3M
[04/06 17:07:30    365s] Starting Early Global Route wiring: mem = 1688.3M
[04/06 17:07:30    365s] (I)       ============= track Assignment ============
[04/06 17:07:30    365s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Started Track Assignment ( Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 17:07:30    365s] (I)       Running track assignment with 1 threads
[04/06 17:07:30    365s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:30    365s] (I)       Run Multi-thread track assignment
[04/06 17:07:31    366s] (I)       Finished Track Assignment ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Started Export DB wires ( Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Started Export all nets ( Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Started Set wire vias ( Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1688.30 MB )
[04/06 17:07:31    366s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:31    366s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[04/06 17:07:31    366s] [NR-eGR] metal2  (2V) length: 1.401456e+05um, number of vias: 163282
[04/06 17:07:31    366s] [NR-eGR] metal3  (3H) length: 2.520075e+05um, number of vias: 72460
[04/06 17:07:31    366s] [NR-eGR] metal4  (4V) length: 1.219617e+05um, number of vias: 22459
[04/06 17:07:31    366s] [NR-eGR] metal5  (5H) length: 8.557188e+04um, number of vias: 18648
[04/06 17:07:31    366s] [NR-eGR] metal6  (6V) length: 1.012774e+05um, number of vias: 3035
[04/06 17:07:31    366s] [NR-eGR] metal7  (7H) length: 1.394248e+04um, number of vias: 1465
[04/06 17:07:31    366s] [NR-eGR] metal8  (8V) length: 1.332295e+04um, number of vias: 8
[04/06 17:07:31    366s] [NR-eGR] metal9  (9H) length: 3.360000e+00um, number of vias: 0
[04/06 17:07:31    366s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 17:07:31    366s] [NR-eGR] Total length: 7.282329e+05um, number of vias: 417648
[04/06 17:07:31    366s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:31    366s] [NR-eGR] Total eGR-routed clock nets wire length: 3.511370e+03um 
[04/06 17:07:31    366s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:31    366s] Early Global Route wiring runtime: 0.65 seconds, mem = 1688.3M
[04/06 17:07:31    366s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.651, MEM:1688.3M
[04/06 17:07:31    366s] 0 delay mode for cte disabled.
[04/06 17:07:31    366s] SKP cleared!
[04/06 17:07:31    366s] 
[04/06 17:07:31    366s] *** Finished incrementalPlace (cpu=0:00:01.2, real=0:00:01.0)***
[04/06 17:07:31    366s] Tdgp not successfully inited but do clear! skip clearing
[04/06 17:07:31    366s] **placeDesign ... cpu = 0: 0:57, real = 0: 0:57, mem = 1488.3M **
[04/06 17:07:31    366s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:07:31    366s] VSMManager cleared!
[04/06 17:07:31    366s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1220.8M, totSessionCpu=0:06:07 **
[04/06 17:07:31    366s] **WARN: (IMPOPT-576):	771 nets have unplaced terms. 
[04/06 17:07:31    366s] Type 'man IMPOPT-576' for more detail.
[04/06 17:07:31    366s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/06 17:07:31    366s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:31    366s] GigaOpt running with 1 threads.
[04/06 17:07:31    366s] Info: 1 threads available for lower-level modules during optimization.
[04/06 17:07:31    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:1488.3M
[04/06 17:07:31    366s] #spOpts: N=45 minPadR=1.1 
[04/06 17:07:31    366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1488.3M
[04/06 17:07:31    366s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1488.3M
[04/06 17:07:31    366s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:07:31    366s] Fast DP-INIT is on for default
[04/06 17:07:31    366s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:07:31    366s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.015, MEM:1496.3M
[04/06 17:07:31    366s] OPERPROF:     Starting CMU at level 3, MEM:1496.3M
[04/06 17:07:31    366s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1496.3M
[04/06 17:07:31    366s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.021, MEM:1496.3M
[04/06 17:07:31    366s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1496.3MB).
[04/06 17:07:31    366s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.046, MEM:1496.3M
[04/06 17:07:31    366s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:31    366s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:31    366s] LayerId::1 widthSet size::1
[04/06 17:07:31    366s] LayerId::2 widthSet size::1
[04/06 17:07:31    366s] LayerId::3 widthSet size::1
[04/06 17:07:31    366s] LayerId::4 widthSet size::1
[04/06 17:07:31    366s] LayerId::5 widthSet size::1
[04/06 17:07:31    366s] LayerId::6 widthSet size::1
[04/06 17:07:31    366s] LayerId::7 widthSet size::1
[04/06 17:07:31    366s] LayerId::8 widthSet size::1
[04/06 17:07:31    366s] LayerId::9 widthSet size::1
[04/06 17:07:31    366s] LayerId::10 widthSet size::1
[04/06 17:07:31    366s] Updating RC grid for preRoute extraction ...
[04/06 17:07:31    366s] Initializing multi-corner resistance tables ...
[04/06 17:07:31    366s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:31    366s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:31    366s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.385483 ; uaWl: 1.000000 ; uaWlH: 0.461500 ; aWlH: 0.000000 ; Pmax: 0.894400 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/06 17:07:31    366s] 
[04/06 17:07:31    366s] Creating Lib Analyzer ...
[04/06 17:07:31    366s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:31    367s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:07:31    367s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:07:31    367s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:07:31    367s] 
[04/06 17:07:31    367s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:32    367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:07 mem=1502.3M
[04/06 17:07:32    367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:07 mem=1502.3M
[04/06 17:07:32    367s] Creating Lib Analyzer, finished. 
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:07:32    367s] Type 'man IMPOPT-665' for more detail.
[04/06 17:07:32    367s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/06 17:07:32    367s] To increase the message display limit, refer to the product command reference manual.
[04/06 17:07:32    367s] #optDebug: fT-S <1 2 3 1 0>
[04/06 17:07:32    367s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/06 17:07:32    367s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/06 17:07:32    367s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1226.8M, totSessionCpu=0:06:07 **
[04/06 17:07:32    367s] *** optDesign -preCTS ***
[04/06 17:07:32    367s] DRC Margin: user margin 0.0; extra margin 0.2
[04/06 17:07:32    367s] Setup Target Slack: user slack 0; extra slack 0.0
[04/06 17:07:32    367s] Hold Target Slack: user slack 0
[04/06 17:07:32    367s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/06 17:07:32    367s] Type 'man IMPOPT-3195' for more detail.
[04/06 17:07:32    367s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1504.0M
[04/06 17:07:32    367s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1504.0M
[04/06 17:07:32    367s] Multi-VT timing optimization disabled based on library information.
[04/06 17:07:32    367s] Deleting Cell Server ...
[04/06 17:07:32    367s] Deleting Lib Analyzer.
[04/06 17:07:32    367s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:07:32    367s] Summary for sequential cells identification: 
[04/06 17:07:32    367s]   Identified SBFF number: 16
[04/06 17:07:32    367s]   Identified MBFF number: 0
[04/06 17:07:32    367s]   Identified SB Latch number: 0
[04/06 17:07:32    367s]   Identified MB Latch number: 0
[04/06 17:07:32    367s]   Not identified SBFF number: 0
[04/06 17:07:32    367s]   Not identified MBFF number: 0
[04/06 17:07:32    367s]   Not identified SB Latch number: 0
[04/06 17:07:32    367s]   Not identified MB Latch number: 0
[04/06 17:07:32    367s]   Number of sequential cells which are not FFs: 13
[04/06 17:07:32    367s]  Visiting view : worst
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:07:32    367s]  Visiting view : fast
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:07:32    367s]  Setting StdDelay to 8.40
[04/06 17:07:32    367s] Creating Cell Server, finished. 
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] Deleting Cell Server ...
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] Creating Lib Analyzer ...
[04/06 17:07:32    367s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:07:32    367s] Summary for sequential cells identification: 
[04/06 17:07:32    367s]   Identified SBFF number: 16
[04/06 17:07:32    367s]   Identified MBFF number: 0
[04/06 17:07:32    367s]   Identified SB Latch number: 0
[04/06 17:07:32    367s]   Identified MB Latch number: 0
[04/06 17:07:32    367s]   Not identified SBFF number: 0
[04/06 17:07:32    367s]   Not identified MBFF number: 0
[04/06 17:07:32    367s]   Not identified SB Latch number: 0
[04/06 17:07:32    367s]   Not identified MB Latch number: 0
[04/06 17:07:32    367s]   Number of sequential cells which are not FFs: 13
[04/06 17:07:32    367s]  Visiting view : worst
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:07:32    367s]  Visiting view : fast
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:07:32    367s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:07:32    367s]  Setting StdDelay to 8.40
[04/06 17:07:32    367s] Creating Cell Server, finished. 
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:32    367s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:07:32    367s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:07:32    367s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:32    367s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:08 mem=1504.0M
[04/06 17:07:32    367s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:08 mem=1504.0M
[04/06 17:07:32    367s] Creating Lib Analyzer, finished. 
[04/06 17:07:32    367s] All LLGs are deleted
[04/06 17:07:32    367s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1504.0M
[04/06 17:07:32    367s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1504.0M
[04/06 17:07:32    367s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1504.0M
[04/06 17:07:32    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1504.0M
[04/06 17:07:32    367s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1503.98 MB )
[04/06 17:07:32    367s] (I)       Started Loading and Dumping File ( Curr Mem: 1503.98 MB )
[04/06 17:07:32    367s] (I)       Reading DB...
[04/06 17:07:32    367s] (I)       Read data from FE... (mem=1504.0M)
[04/06 17:07:32    367s] (I)       Read nodes and places... (mem=1504.0M)
[04/06 17:07:32    367s] (I)       Number of ignored instance 0
[04/06 17:07:32    367s] (I)       Number of inbound cells 0
[04/06 17:07:32    367s] (I)       numMoveCells=34262, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[04/06 17:07:32    367s] (I)       cell height: 2800, count: 34262
[04/06 17:07:32    367s] (I)       Done Read nodes and places (cpu=0.020s, mem=1518.9M)
[04/06 17:07:32    367s] (I)       Read nets... (mem=1518.9M)
[04/06 17:07:32    367s] (I)       Number of nets = 42391 ( 256 ignored )
[04/06 17:07:32    367s] (I)       Done Read nets (cpu=0.050s, mem=1535.9M)
[04/06 17:07:32    367s] (I)       Read rows... (mem=1535.9M)
[04/06 17:07:32    367s] (I)       Done Read rows (cpu=0.000s, mem=1535.9M)
[04/06 17:07:32    367s] (I)       Identified Clock instances: Flop 768, Clock buffer/inverter 0, Gate 0, Logic 0
[04/06 17:07:32    367s] (I)       Read module constraints... (mem=1535.9M)
[04/06 17:07:32    367s] (I)       Done Read module constraints (cpu=0.000s, mem=1535.9M)
[04/06 17:07:32    367s] (I)       Done Read data from FE (cpu=0.080s, mem=1535.9M)
[04/06 17:07:32    367s] (I)       before initializing RouteDB syMemory usage = 1535.9 MB
[04/06 17:07:32    367s] (I)       == Non-default Options ==
[04/06 17:07:32    367s] (I)       Maximum routing layer                              : 10
[04/06 17:07:32    367s] (I)       Buffering-aware routing                            : true
[04/06 17:07:32    367s] (I)       Spread congestion away from blockages              : true
[04/06 17:07:32    367s] (I)       Overflow penalty cost                              : 10
[04/06 17:07:32    367s] (I)       Punch through distance                             : 3946.430000
[04/06 17:07:32    367s] (I)       Source-to-sink ratio                               : 0.300000
[04/06 17:07:32    367s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:07:32    367s] (I)       Use row-based GCell size
[04/06 17:07:32    367s] (I)       GCell unit size  : 2800
[04/06 17:07:32    367s] (I)       GCell multiplier : 1
[04/06 17:07:32    367s] (I)       build grid graph
[04/06 17:07:32    367s] (I)       build grid graph start
[04/06 17:07:32    367s] [NR-eGR] Track table information for default rule: 
[04/06 17:07:32    367s] [NR-eGR] metal1 has no routable track
[04/06 17:07:32    367s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:07:32    367s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:07:32    367s] (I)       build grid graph end
[04/06 17:07:32    367s] (I)       ===========================================================================
[04/06 17:07:32    367s] (I)       == Report All Rule Vias ==
[04/06 17:07:32    367s] (I)       ===========================================================================
[04/06 17:07:32    367s] (I)        Via Rule : (Default)
[04/06 17:07:32    367s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:07:32    367s] (I)       ---------------------------------------------------------------------------
[04/06 17:07:32    367s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:07:32    367s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:07:32    367s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:07:32    367s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:07:32    367s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:07:32    367s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:07:32    367s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:07:32    367s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:07:32    367s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:07:32    367s] (I)       ===========================================================================
[04/06 17:07:32    367s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1535.85 MB )
[04/06 17:07:32    367s] (I)       Num PG vias on layer 2 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 3 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 4 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 5 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 6 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 7 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 8 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 9 : 0
[04/06 17:07:32    367s] (I)       Num PG vias on layer 10 : 0
[04/06 17:07:32    367s] [NR-eGR] Read 7944 PG shapes
[04/06 17:07:32    367s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1535.85 MB )
[04/06 17:07:32    367s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:07:32    367s] [NR-eGR] #Instance Blockages : 0
[04/06 17:07:32    367s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:07:32    367s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:07:32    367s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:07:32    367s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:07:32    367s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:07:32    367s] (I)       readDataFromPlaceDB
[04/06 17:07:32    367s] (I)       Read net information..
[04/06 17:07:32    367s] [NR-eGR] Read numTotalNets=42391  numIgnoredNets=0
[04/06 17:07:32    367s] (I)       Read testcase time = 0.010 seconds
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] (I)       early_global_route_priority property id does not exist.
[04/06 17:07:32    367s] (I)       Start initializing grid graph
[04/06 17:07:32    367s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:07:32    367s] (I)       End initializing grid graph
[04/06 17:07:32    367s] (I)       Model blockages into capacity
[04/06 17:07:32    367s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:07:32    367s] (I)       Started Modeling ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:07:32    367s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:07:32    367s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       -- layer congestion ratio --
[04/06 17:07:32    367s] (I)       Layer 1 : 0.100000
[04/06 17:07:32    367s] (I)       Layer 2 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 3 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 4 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 5 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 6 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 7 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 8 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 9 : 0.700000
[04/06 17:07:32    367s] (I)       Layer 10 : 0.700000
[04/06 17:07:32    367s] (I)       ----------------------------
[04/06 17:07:32    367s] (I)       Number of ignored nets = 0
[04/06 17:07:32    367s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:07:32    367s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:07:32    367s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:07:32    367s] (I)       Constructing bin map
[04/06 17:07:32    367s] (I)       Initialize bin information with width=5600 height=5600
[04/06 17:07:32    367s] (I)       Done constructing bin map
[04/06 17:07:32    367s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:07:32    367s] (I)       Before initializing Early Global Route syMemory usage = 1545.2 MB
[04/06 17:07:32    367s] (I)       Ndr track 0 does not exist
[04/06 17:07:32    367s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:07:32    367s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:07:32    367s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:07:32    367s] (I)       Site width          :   380  (dbu)
[04/06 17:07:32    367s] (I)       Row height          :  2800  (dbu)
[04/06 17:07:32    367s] (I)       GCell width         :  2800  (dbu)
[04/06 17:07:32    367s] (I)       GCell height        :  2800  (dbu)
[04/06 17:07:32    367s] (I)       Grid                :   246   244    10
[04/06 17:07:32    367s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:07:32    367s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:07:32    367s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:07:32    367s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:32    367s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:07:32    367s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:07:32    367s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:07:32    367s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:07:32    367s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:07:32    367s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:07:32    367s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:07:32    367s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:07:32    367s] (I)       --------------------------------------------------------
[04/06 17:07:32    367s] 
[04/06 17:07:32    367s] [NR-eGR] ============ Routing rule table ============
[04/06 17:07:32    367s] [NR-eGR] Rule id: 0  Nets: 42391 
[04/06 17:07:32    367s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:07:32    367s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:07:32    367s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:32    367s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:07:32    367s] [NR-eGR] ========================================
[04/06 17:07:32    367s] [NR-eGR] 
[04/06 17:07:32    367s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:07:32    367s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:07:32    367s] (I)       After initializing Early Global Route syMemory usage = 1545.2 MB
[04/06 17:07:32    367s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Reset routing kernel
[04/06 17:07:32    367s] (I)       Started Global Routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       ============= Initialization =============
[04/06 17:07:32    367s] (I)       totalPins=136291  totalGlobalPin=133649 (98.06%)
[04/06 17:07:32    367s] (I)       Started Net group 1 ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Started Build MST ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Generate topology with single threads
[04/06 17:07:32    367s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:07:32    367s] (I)       #blocked areas for congestion spreading : 0
[04/06 17:07:32    367s] [NR-eGR] Layer group 1: route 42391 net(s) in layer range [2, 10]
[04/06 17:07:32    367s] (I)       
[04/06 17:07:32    367s] (I)       ============  Phase 1a Route ============
[04/06 17:07:32    367s] (I)       Started Phase 1a ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Started Pattern routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:07:32    367s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    367s] (I)       Usage: 510742 = (250708 H, 260034 V) = (24.13% H, 22.39% V) = (3.510e+05um H, 3.640e+05um V)
[04/06 17:07:32    368s] (I)       Finished Phase 1a ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       
[04/06 17:07:32    368s] (I)       ============  Phase 1b Route ============
[04/06 17:07:32    368s] (I)       Started Phase 1b ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Monotonic routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Usage: 511029 = (250851 H, 260178 V) = (24.15% H, 22.40% V) = (3.512e+05um H, 3.642e+05um V)
[04/06 17:07:32    368s] (I)       Overflow of layer group 1: 0.15% H + 0.17% V. EstWL: 7.154406e+05um
[04/06 17:07:32    368s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       
[04/06 17:07:32    368s] (I)       ============  Phase 1c Route ============
[04/06 17:07:32    368s] (I)       Started Phase 1c ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Two level routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Level2 Grid: 50 x 49
[04/06 17:07:32    368s] (I)       Started Two Level Routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Usage: 511029 = (250851 H, 260178 V) = (24.15% H, 22.40% V) = (3.512e+05um H, 3.642e+05um V)
[04/06 17:07:32    368s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       
[04/06 17:07:32    368s] (I)       ============  Phase 1d Route ============
[04/06 17:07:32    368s] (I)       Started Phase 1d ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Detoured routing ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Usage: 511079 = (250884 H, 260195 V) = (24.15% H, 22.40% V) = (3.512e+05um H, 3.643e+05um V)
[04/06 17:07:32    368s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       
[04/06 17:07:32    368s] (I)       ============  Phase 1e Route ============
[04/06 17:07:32    368s] (I)       Started Phase 1e ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Route legalization ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Usage: 511079 = (250884 H, 260195 V) = (24.15% H, 22.40% V) = (3.512e+05um H, 3.643e+05um V)
[04/06 17:07:32    368s] [NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.16% V. EstWL: 7.155106e+05um
[04/06 17:07:32    368s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Started Layer assignment ( Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:32    368s] (I)       Running layer assignment with 1 threads
[04/06 17:07:33    368s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Finished Net group 1 ( CPU: 0.41 sec, Real: 0.41 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       
[04/06 17:07:33    368s] (I)       ============  Phase 1l Route ============
[04/06 17:07:33    368s] (I)       Started Phase 1l ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       
[04/06 17:07:33    368s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:07:33    368s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:07:33    368s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:07:33    368s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/06 17:07:33    368s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:07:33    368s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:33    368s] [NR-eGR]  metal2  (2)       314( 0.53%)        17( 0.03%)   ( 0.55%) 
[04/06 17:07:33    368s] [NR-eGR]  metal3  (3)       195( 0.33%)         9( 0.02%)   ( 0.34%) 
[04/06 17:07:33    368s] [NR-eGR]  metal4  (4)       456( 0.76%)         8( 0.01%)   ( 0.78%) 
[04/06 17:07:33    368s] [NR-eGR]  metal5  (5)       139( 0.23%)         1( 0.00%)   ( 0.23%) 
[04/06 17:07:33    368s] [NR-eGR]  metal6  (6)       101( 0.17%)         0( 0.00%)   ( 0.17%) 
[04/06 17:07:33    368s] [NR-eGR]  metal7  (7)        15( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/06 17:07:33    368s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:33    368s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:33    368s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:07:33    368s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:07:33    368s] [NR-eGR] Total             1220( 0.24%)        35( 0.01%)   ( 0.25%) 
[04/06 17:07:33    368s] [NR-eGR] 
[04/06 17:07:33    368s] (I)       Finished Global Routing ( CPU: 0.43 sec, Real: 0.42 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:07:33    368s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.03% V
[04/06 17:07:33    368s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.04% V
[04/06 17:07:33    368s] (I)       ============= track Assignment ============
[04/06 17:07:33    368s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Started Track Assignment ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 17:07:33    368s] (I)       Running track assignment with 1 threads
[04/06 17:07:33    368s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] (I)       Run Multi-thread track assignment
[04/06 17:07:33    368s] (I)       Finished Track Assignment ( CPU: 0.42 sec, Real: 0.42 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Started Export DB wires ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Started Export all nets ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Started Set wire vias ( Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:33    368s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 136291
[04/06 17:07:33    368s] [NR-eGR] metal2  (2V) length: 1.466840e+05um, number of vias: 164152
[04/06 17:07:33    368s] [NR-eGR] metal3  (3H) length: 2.594662e+05um, number of vias: 72044
[04/06 17:07:33    368s] [NR-eGR] metal4  (4V) length: 1.247793e+05um, number of vias: 22396
[04/06 17:07:33    368s] [NR-eGR] metal5  (5H) length: 8.760236e+04um, number of vias: 18599
[04/06 17:07:33    368s] [NR-eGR] metal6  (6V) length: 1.051669e+05um, number of vias: 3059
[04/06 17:07:33    368s] [NR-eGR] metal7  (7H) length: 1.400334e+04um, number of vias: 1453
[04/06 17:07:33    368s] [NR-eGR] metal8  (8V) length: 1.432665e+04um, number of vias: 10
[04/06 17:07:33    368s] [NR-eGR] metal9  (9H) length: 4.200000e+00um, number of vias: 0
[04/06 17:07:33    368s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 17:07:33    368s] [NR-eGR] Total length: 7.520329e+05um, number of vias: 418004
[04/06 17:07:33    368s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:33    368s] [NR-eGR] Total eGR-routed clock nets wire length: 4.052180e+03um 
[04/06 17:07:33    368s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:07:33    368s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.26 sec, Real: 1.26 sec, Curr Mem: 1545.23 MB )
[04/06 17:07:33    368s] Extraction called for design 'MAC_512' of instances=34262 and nets=42649 using extraction engine 'preRoute' .
[04/06 17:07:33    368s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:07:33    368s] RC Extraction called in multi-corner(1) mode.
[04/06 17:07:33    368s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:07:33    368s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:07:33    368s] RCMode: PreRoute
[04/06 17:07:33    368s]       RC Corner Indexes            0   
[04/06 17:07:33    368s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:07:33    368s] Resistance Scaling Factor    : 1.00000 
[04/06 17:07:33    368s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:07:33    368s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:07:33    368s] Shrink Factor                : 1.00000
[04/06 17:07:33    368s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:07:33    369s] LayerId::1 widthSet size::1
[04/06 17:07:33    369s] LayerId::2 widthSet size::1
[04/06 17:07:33    369s] LayerId::3 widthSet size::1
[04/06 17:07:33    369s] LayerId::4 widthSet size::1
[04/06 17:07:33    369s] LayerId::5 widthSet size::1
[04/06 17:07:33    369s] LayerId::6 widthSet size::1
[04/06 17:07:33    369s] LayerId::7 widthSet size::1
[04/06 17:07:33    369s] LayerId::8 widthSet size::1
[04/06 17:07:33    369s] LayerId::9 widthSet size::1
[04/06 17:07:33    369s] LayerId::10 widthSet size::1
[04/06 17:07:33    369s] Updating RC grid for preRoute extraction ...
[04/06 17:07:33    369s] Initializing multi-corner resistance tables ...
[04/06 17:07:33    369s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:33    369s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.388281 ; uaWl: 1.000000 ; uaWlH: 0.459930 ; aWlH: 0.000000 ; Pmax: 0.894000 ; wcR: 0.535700 ; newSi: 0.095200 ; pMod: 80 ; 
[04/06 17:07:34    369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1545.234M)
[04/06 17:07:34    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1545.2M
[04/06 17:07:34    369s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1545.2M
[04/06 17:07:34    369s] Fast DP-INIT is on for default
[04/06 17:07:34    369s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.015, MEM:1545.2M
[04/06 17:07:34    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.019, MEM:1545.2M
[04/06 17:07:34    369s] Starting delay calculation for Setup views
[04/06 17:07:34    369s] #################################################################################
[04/06 17:07:34    369s] # Design Stage: PreRoute
[04/06 17:07:34    369s] # Design Name: MAC_512
[04/06 17:07:34    369s] # Design Mode: 45nm
[04/06 17:07:34    369s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:07:34    369s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:07:34    369s] # Signoff Settings: SI Off 
[04/06 17:07:34    369s] #################################################################################
[04/06 17:07:35    370s] Calculate delays in BcWc mode...
[04/06 17:07:35    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 1545.2M, InitMEM = 1545.2M)
[04/06 17:07:35    370s] Start delay calculation (fullDC) (1 T). (MEM=1545.23)
[04/06 17:07:35    370s] End AAE Lib Interpolated Model. (MEM=1561.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:07:35    370s] First Iteration Infinite Tw... 
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:35    370s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:41    376s] Total number of fetched objects 43415
[04/06 17:07:41    376s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:07:41    376s] End delay calculation. (MEM=1604.73 CPU=0:00:05.5 REAL=0:00:05.0)
[04/06 17:07:41    376s] End delay calculation (fullDC). (MEM=1577.66 CPU=0:00:06.5 REAL=0:00:06.0)
[04/06 17:07:41    376s] *** CDM Built up (cpu=0:00:07.6  real=0:00:07.0  mem= 1577.7M) ***
[04/06 17:07:42    377s] *** Done Building Timing Graph (cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:06:17 mem=1577.7M)
[04/06 17:07:42    377s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.696  |
|           TNS (ns):| -2911.0 |
|    Violating Paths:|   509   |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    353 (353)     |   -0.504   |    353 (353)     |
|   max_tran     |  14637 (65504)   |   -2.265   |  14637 (69875)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.682%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1270.4M, totSessionCpu=0:06:18 **
[04/06 17:07:42    377s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/06 17:07:42    377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:07:42    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=1531.9M
[04/06 17:07:42    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1531.9M
[04/06 17:07:42    377s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:42    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:     Starting CMU at level 3, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1531.9M
[04/06 17:07:42    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1531.9MB).
[04/06 17:07:42    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1531.9M
[04/06 17:07:42    377s] TotalInstCnt at PhyDesignMc Initialization: 34,262
[04/06 17:07:42    377s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=1531.9M
[04/06 17:07:42    377s] TotalInstCnt at PhyDesignMc Destruction: 34,262
[04/06 17:07:42    377s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:07:42    377s] ### Creating PhyDesignMc. totSessionCpu=0:06:18 mem=1531.9M
[04/06 17:07:42    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1531.9M
[04/06 17:07:42    377s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:42    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:     Starting CMU at level 3, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1531.9M
[04/06 17:07:42    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1531.9M
[04/06 17:07:42    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1531.9MB).
[04/06 17:07:42    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:1531.9M
[04/06 17:07:42    378s] TotalInstCnt at PhyDesignMc Initialization: 34,262
[04/06 17:07:42    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:18 mem=1531.9M
[04/06 17:07:42    378s] TotalInstCnt at PhyDesignMc Destruction: 34,262
[04/06 17:07:42    378s] *** Starting optimizing excluded clock nets MEM= 1531.9M) ***
[04/06 17:07:42    378s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1531.9M) ***
[04/06 17:07:43    378s] The useful skew maximum allowed delay is: 0.3
[04/06 17:07:43    378s] Deleting Lib Analyzer.
[04/06 17:07:43    378s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:07:43    378s] ### Creating LA Mngr. totSessionCpu=0:06:19 mem=1532.9M
[04/06 17:07:43    378s] ### Creating LA Mngr, finished. totSessionCpu=0:06:19 mem=1532.9M
[04/06 17:07:43    378s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/06 17:07:43    378s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:18.9/1:14:06.5 (0.1), mem = 1532.9M
[04/06 17:07:43    378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.1
[04/06 17:07:43    378s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:07:43    378s] ### Creating PhyDesignMc. totSessionCpu=0:06:19 mem=1540.9M
[04/06 17:07:43    378s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.9M
[04/06 17:07:43    378s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:43    378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.9M
[04/06 17:07:43    378s] OPERPROF:     Starting CMU at level 3, MEM:1540.9M
[04/06 17:07:43    378s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1540.9M
[04/06 17:07:43    378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1540.9M
[04/06 17:07:43    378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.9MB).
[04/06 17:07:43    378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1540.9M
[04/06 17:07:43    378s] TotalInstCnt at PhyDesignMc Initialization: 34,262
[04/06 17:07:43    378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:19 mem=1540.9M
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:43    378s] 
[04/06 17:07:43    378s] Footprint cell information for calculating maxBufDist
[04/06 17:07:43    378s] *info: There are 9 candidate Buffer cells
[04/06 17:07:43    378s] *info: There are 6 candidate Inverter cells
[04/06 17:07:43    378s] 
[04/06 17:07:43    378s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:44    379s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:44    379s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:44    379s] 
[04/06 17:07:44    379s] Creating Lib Analyzer ...
[04/06 17:07:44    379s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:44    379s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:07:44    379s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:07:44    379s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:07:44    379s] 
[04/06 17:07:44    379s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:44    379s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:20 mem=1710.1M
[04/06 17:07:44    379s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:20 mem=1710.1M
[04/06 17:07:44    379s] Creating Lib Analyzer, finished. 
[04/06 17:07:44    379s] 
[04/06 17:07:44    379s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:07:45    380s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1729.1M
[04/06 17:07:45    380s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1729.1M
[04/06 17:07:45    380s] 
[04/06 17:07:45    380s] Netlist preparation processing... 
[04/06 17:07:45    380s] Removed 0 instance
[04/06 17:07:45    380s] *info: Marking 0 isolation instances dont touch
[04/06 17:07:45    380s] *info: Marking 0 level shifter instances dont touch
[04/06 17:07:45    380s] TotalInstCnt at PhyDesignMc Destruction: 34,262
[04/06 17:07:45    380s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.1
[04/06 17:07:45    380s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:06:21.0/1:14:08.6 (0.1), mem = 1710.1M
[04/06 17:07:45    380s] 
[04/06 17:07:45    380s] =============================================================================================
[04/06 17:07:45    380s]  Step TAT Report for SimplifyNetlist #1
[04/06 17:07:45    380s] =============================================================================================
[04/06 17:07:45    380s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:07:45    380s] ---------------------------------------------------------------------------------------------
[04/06 17:07:45    380s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:07:45    380s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:45    380s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:07:45    380s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:07:45    380s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  11.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:07:45    380s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:45    380s] [ MISC                   ]          0:00:01.5  (  67.9 % )     0:00:01.5 /  0:00:01.5    1.0
[04/06 17:07:45    380s] ---------------------------------------------------------------------------------------------
[04/06 17:07:45    380s]  SimplifyNetlist #1 TOTAL           0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/06 17:07:45    380s] ---------------------------------------------------------------------------------------------
[04/06 17:07:45    380s] 
[04/06 17:07:46    381s] Deleting Lib Analyzer.
[04/06 17:07:46    381s] Begin: GigaOpt high fanout net optimization
[04/06 17:07:46    381s] GigaOpt HFN: use maxLocalDensity 1.2
[04/06 17:07:46    381s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/06 17:07:46    381s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:07:46    381s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:21.3/1:14:08.9 (0.1), mem = 1629.1M
[04/06 17:07:46    381s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.2
[04/06 17:07:46    381s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:07:46    381s] ### Creating PhyDesignMc. totSessionCpu=0:06:21 mem=1629.1M
[04/06 17:07:46    381s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:07:46    381s] OPERPROF: Starting DPlace-Init at level 1, MEM:1629.1M
[04/06 17:07:46    381s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:46    381s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1629.1M
[04/06 17:07:46    381s] OPERPROF:     Starting CMU at level 3, MEM:1629.1M
[04/06 17:07:46    381s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1629.1M
[04/06 17:07:46    381s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1629.1M
[04/06 17:07:46    381s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1629.1MB).
[04/06 17:07:46    381s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1629.1M
[04/06 17:07:46    381s] TotalInstCnt at PhyDesignMc Initialization: 34,262
[04/06 17:07:46    381s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:21 mem=1629.1M
[04/06 17:07:46    381s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:46    381s] 
[04/06 17:07:46    381s] Creating Lib Analyzer ...
[04/06 17:07:46    381s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:07:46    381s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:07:46    381s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:07:46    381s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:07:46    381s] 
[04/06 17:07:46    381s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:07:46    381s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:22 mem=1629.1M
[04/06 17:07:46    381s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:22 mem=1629.1M
[04/06 17:07:46    381s] Creating Lib Analyzer, finished. 
[04/06 17:07:46    381s] 
[04/06 17:07:46    381s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:07:48    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/06 17:07:48    383s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1648.1M
[04/06 17:07:48    383s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1648.1M
[04/06 17:07:48    383s] +----------+---------+--------+---------+------------+--------+
[04/06 17:07:48    383s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/06 17:07:48    383s] +----------+---------+--------+---------+------------+--------+
[04/06 17:07:48    383s] |    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1648.1M|
[04/06 17:07:48    383s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/06 17:07:48    383s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:07:48    383s] |    68.68%|        -|  -7.696|-2910.958|   0:00:00.0| 1667.2M|
[04/06 17:07:48    383s] +----------+---------+--------+---------+------------+--------+
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1667.2M) ***
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] ###############################################################################
[04/06 17:07:48    383s] #
[04/06 17:07:48    383s] #  Large fanout net report:  
[04/06 17:07:48    383s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:07:48    383s] #     - current density: 68.68
[04/06 17:07:48    383s] #
[04/06 17:07:48    383s] #  List of high fanout nets:
[04/06 17:07:48    383s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:07:48    383s] #        Net(2):  en: (fanouts = 768)
[04/06 17:07:48    383s] #
[04/06 17:07:48    383s] ###############################################################################
[04/06 17:07:48    383s] Bottom Preferred Layer:
[04/06 17:07:48    383s]     None
[04/06 17:07:48    383s] Via Pillar Rule:
[04/06 17:07:48    383s]     None
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] =======================================================================
[04/06 17:07:48    383s]                 Reasons for remaining drv violations
[04/06 17:07:48    383s] =======================================================================
[04/06 17:07:48    383s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] HFNFixing failure reasons
[04/06 17:07:48    383s] ------------------------------------------------
[04/06 17:07:48    383s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] TotalInstCnt at PhyDesignMc Destruction: 34,262
[04/06 17:07:48    383s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.2
[04/06 17:07:48    383s] *** DrvOpt [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:06:23.4/1:14:11.1 (0.1), mem = 1648.1M
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] =============================================================================================
[04/06 17:07:48    383s]  Step TAT Report for DrvOpt #1
[04/06 17:07:48    383s] =============================================================================================
[04/06 17:07:48    383s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:07:48    383s] ---------------------------------------------------------------------------------------------
[04/06 17:07:48    383s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:07:48    383s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.3 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:07:48    383s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:07:48    383s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:07:48    383s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:07:48    383s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.9
[04/06 17:07:48    383s] [ MISC                   ]          0:00:01.6  (  72.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/06 17:07:48    383s] ---------------------------------------------------------------------------------------------
[04/06 17:07:48    383s]  DrvOpt #1 TOTAL                    0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/06 17:07:48    383s] ---------------------------------------------------------------------------------------------
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/06 17:07:48    383s] End: GigaOpt high fanout net optimization
[04/06 17:07:48    383s] Begin: GigaOpt DRV Optimization
[04/06 17:07:48    383s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/06 17:07:48    383s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:07:48    383s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:23.5/1:14:11.2 (0.1), mem = 1648.1M
[04/06 17:07:48    383s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.3
[04/06 17:07:48    383s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:07:48    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:23 mem=1648.1M
[04/06 17:07:48    383s] OPERPROF: Starting DPlace-Init at level 1, MEM:1648.1M
[04/06 17:07:48    383s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:07:48    383s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1648.1M
[04/06 17:07:48    383s] OPERPROF:     Starting CMU at level 3, MEM:1648.1M
[04/06 17:07:48    383s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1648.1M
[04/06 17:07:48    383s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1648.1M
[04/06 17:07:48    383s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1648.1MB).
[04/06 17:07:48    383s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.037, MEM:1648.1M
[04/06 17:07:48    383s] TotalInstCnt at PhyDesignMc Initialization: 34,262
[04/06 17:07:48    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:24 mem=1648.1M
[04/06 17:07:48    383s] 
[04/06 17:07:48    383s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:07:50    385s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1667.2M
[04/06 17:07:50    385s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1667.2M
[04/06 17:07:50    385s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:07:50    385s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/06 17:07:50    385s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:07:50    385s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/06 17:07:50    385s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:07:50    385s] Info: violation cost 393012.906250 (cap = 3256.830566, tran = 389734.750000, len = 0.000000, fanout load = 0.000000, fanout count = 21.000000, glitch 0.000000)
[04/06 17:07:50    385s] | 17340| 77522|    -2.30|   364|   364|    -0.52|     0|     0|     0|     0|    -7.70| -2910.96|       0|       0|       0|  68.68|          |         |
[04/06 17:07:50    385s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[04/06 17:07:53    388s] Dumping Information for Job 4 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
[04/06 17:08:11    406s] Info: violation cost 18.131285 (cap = 0.000000, tran = 0.131285, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:08:11    406s] |     2|    29|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.57|  -116.01|     921|      43|      28|  70.02| 0:00:21.0|  1719.4M|
[04/06 17:08:11    406s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:08:11    406s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.61|  -120.01|       2|       0|       2|  70.02| 0:00:00.0|  1720.9M|
[04/06 17:08:11    406s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] ###############################################################################
[04/06 17:08:11    406s] #
[04/06 17:08:11    406s] #  Large fanout net report:  
[04/06 17:08:11    406s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:08:11    406s] #     - current density: 70.02
[04/06 17:08:11    406s] #
[04/06 17:08:11    406s] #  List of high fanout nets:
[04/06 17:08:11    406s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:08:11    406s] #        Net(2):  en: (fanouts = 768)
[04/06 17:08:11    406s] #
[04/06 17:08:11    406s] ###############################################################################
[04/06 17:08:11    406s] Bottom Preferred Layer:
[04/06 17:08:11    406s] +---------------+------------+----------+
[04/06 17:08:11    406s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:08:11    406s] +---------------+------------+----------+
[04/06 17:08:11    406s] | metal4 (z=4)  |        137 | default  |
[04/06 17:08:11    406s] +---------------+------------+----------+
[04/06 17:08:11    406s] Via Pillar Rule:
[04/06 17:08:11    406s]     None
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] =======================================================================
[04/06 17:08:11    406s]                 Reasons for remaining drv violations
[04/06 17:08:11    406s] =======================================================================
[04/06 17:08:11    406s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] MultiBuffering failure reasons
[04/06 17:08:11    406s] ------------------------------------------------
[04/06 17:08:11    406s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] *** Finish DRV Fixing (cpu=0:00:21.6 real=0:00:21.0 mem=1720.9M) ***
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] TotalInstCnt at PhyDesignMc Destruction: 35,228
[04/06 17:08:11    406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.3
[04/06 17:08:11    406s] *** DrvOpt [finish] : cpu/real = 0:00:23.3/0:00:23.3 (1.0), totSession cpu/real = 0:06:46.8/1:14:34.5 (0.1), mem = 1701.8M
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] =============================================================================================
[04/06 17:08:11    406s]  Step TAT Report for DrvOpt #2
[04/06 17:08:11    406s] =============================================================================================
[04/06 17:08:11    406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:08:11    406s] ---------------------------------------------------------------------------------------------
[04/06 17:08:11    406s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:08:11    406s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:11    406s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:08:11    406s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:08:11    406s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:11    406s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:21.0 /  0:00:21.0    1.0
[04/06 17:08:11    406s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:11    406s] [ OptEval                ]      6   0:00:06.0  (  25.5 % )     0:00:06.0 /  0:00:06.0    1.0
[04/06 17:08:11    406s] [ OptCommit              ]      6   0:00:01.1  (   4.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/06 17:08:11    406s] [ IncrTimingUpdate       ]      5   0:00:03.2  (  13.6 % )     0:00:03.2 /  0:00:03.2    1.0
[04/06 17:08:11    406s] [ PostCommitDelayCalc    ]      5   0:00:10.7  (  45.9 % )     0:00:10.7 /  0:00:10.7    1.0
[04/06 17:08:11    406s] [ DrvFindVioNets         ]      3   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.1
[04/06 17:08:11    406s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[04/06 17:08:11    406s] [ MISC                   ]          0:00:01.7  (   7.2 % )     0:00:01.7 /  0:00:01.7    1.0
[04/06 17:08:11    406s] ---------------------------------------------------------------------------------------------
[04/06 17:08:11    406s]  DrvOpt #2 TOTAL                    0:00:23.4  ( 100.0 % )     0:00:23.4 /  0:00:23.4    1.0
[04/06 17:08:11    406s] ---------------------------------------------------------------------------------------------
[04/06 17:08:11    406s] 
[04/06 17:08:11    406s] End: GigaOpt DRV Optimization
[04/06 17:08:11    406s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/06 17:08:11    406s] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1393.6M, totSessionCpu=0:06:47 **
[04/06 17:08:11    407s] 
[04/06 17:08:11    407s] Active setup views:
[04/06 17:08:11    407s]  worst
[04/06 17:08:11    407s]   Dominating endpoints: 0
[04/06 17:08:11    407s]   Dominating TNS: -0.000
[04/06 17:08:11    407s] 
[04/06 17:08:11    407s] Deleting Lib Analyzer.
[04/06 17:08:11    407s] Begin: GigaOpt Global Optimization
[04/06 17:08:11    407s] *info: use new DP (enabled)
[04/06 17:08:11    407s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/06 17:08:11    407s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:08:12    407s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.1/1:14:34.8 (0.1), mem = 1655.8M
[04/06 17:08:12    407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.4
[04/06 17:08:12    407s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:08:12    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=1655.8M
[04/06 17:08:12    407s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:08:12    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:1655.8M
[04/06 17:08:12    407s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:08:12    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1655.8M
[04/06 17:08:12    407s] OPERPROF:     Starting CMU at level 3, MEM:1655.8M
[04/06 17:08:12    407s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1655.8M
[04/06 17:08:12    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1655.8M
[04/06 17:08:12    407s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1655.8MB).
[04/06 17:08:12    407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.042, MEM:1655.8M
[04/06 17:08:12    407s] TotalInstCnt at PhyDesignMc Initialization: 35,228
[04/06 17:08:12    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:47 mem=1655.8M
[04/06 17:08:12    407s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:08:12    407s] 
[04/06 17:08:12    407s] Creating Lib Analyzer ...
[04/06 17:08:12    407s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:08:12    407s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:08:12    407s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:08:12    407s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:08:12    407s] 
[04/06 17:08:12    407s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:08:12    407s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:48 mem=1655.8M
[04/06 17:08:12    407s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:48 mem=1655.8M
[04/06 17:08:12    407s] Creating Lib Analyzer, finished. 
[04/06 17:08:12    407s] 
[04/06 17:08:12    407s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:08:14    409s] *info: 1 clock net excluded
[04/06 17:08:14    409s] *info: 2 special nets excluded.
[04/06 17:08:14    409s] *info: 2 no-driver nets excluded.
[04/06 17:08:14    410s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1674.9M
[04/06 17:08:14    410s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1674.9M
[04/06 17:08:15    410s] ** GigaOpt Global Opt WNS Slack -0.614  TNS Slack -120.005 
[04/06 17:08:15    410s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:08:15    410s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[04/06 17:08:15    410s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:08:15    410s] |  -0.614|-120.005|    70.02%|   0:00:00.0| 1674.9M|     worst|  default| acc_reg_reg[511]/D  |
[04/06 17:08:18    413s] |   0.000|   0.000|    70.03%|   0:00:03.0| 1722.6M|        NA|       NA| NA                  |
[04/06 17:08:18    413s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:08:18    413s] 
[04/06 17:08:18    413s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1722.6M) ***
[04/06 17:08:18    413s] 
[04/06 17:08:18    413s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:03.0 mem=1722.6M) ***
[04/06 17:08:18    413s] Bottom Preferred Layer:
[04/06 17:08:18    413s] +---------------+------------+----------+
[04/06 17:08:18    413s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:08:18    413s] +---------------+------------+----------+
[04/06 17:08:18    413s] | metal4 (z=4)  |        138 | default  |
[04/06 17:08:18    413s] +---------------+------------+----------+
[04/06 17:08:18    413s] Via Pillar Rule:
[04/06 17:08:18    413s]     None
[04/06 17:08:18    413s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/06 17:08:18    413s] TotalInstCnt at PhyDesignMc Destruction: 35,233
[04/06 17:08:18    413s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.4
[04/06 17:08:18    413s] *** SetupOpt [finish] : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:06:53.8/1:14:41.5 (0.1), mem = 1703.5M
[04/06 17:08:18    413s] 
[04/06 17:08:18    413s] =============================================================================================
[04/06 17:08:18    413s]  Step TAT Report for GlobalOpt #1
[04/06 17:08:18    413s] =============================================================================================
[04/06 17:08:18    413s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:08:18    413s] ---------------------------------------------------------------------------------------------
[04/06 17:08:18    413s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:08:18    413s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:08:18    413s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:18    413s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:08:18    413s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:08:18    413s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:18    413s] [ TransformInit          ]      1   0:00:02.4  (  36.3 % )     0:00:02.4 /  0:00:02.4    1.0
[04/06 17:08:18    413s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:08:18    413s] [ OptGetWeight           ]      1   0:00:01.5  (  21.7 % )     0:00:01.5 /  0:00:01.5    1.0
[04/06 17:08:18    413s] [ OptEval                ]      1   0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:08:18    413s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/06 17:08:18    413s] [ IncrTimingUpdate       ]      1   0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:08:18    413s] [ PostCommitDelayCalc    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:08:18    413s] [ SetupOptGetWorkingSet  ]      1   0:00:00.4  (   5.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:08:18    413s] [ SetupOptGetActiveNode  ]      1   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:08:18    413s] [ SetupOptSlackGraph     ]      1   0:00:00.5  (   6.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:08:18    413s] [ MISC                   ]          0:00:00.3  (   4.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:08:18    413s] ---------------------------------------------------------------------------------------------
[04/06 17:08:18    413s]  GlobalOpt #1 TOTAL                 0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:06.7    1.0
[04/06 17:08:18    413s] ---------------------------------------------------------------------------------------------
[04/06 17:08:18    413s] 
[04/06 17:08:18    413s] End: GigaOpt Global Optimization
[04/06 17:08:18    413s] *** Timing Is met
[04/06 17:08:18    413s] *** Check timing (0:00:00.0)
[04/06 17:08:18    413s] Deleting Lib Analyzer.
[04/06 17:08:18    413s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/06 17:08:18    413s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:08:18    413s] ### Creating LA Mngr. totSessionCpu=0:06:54 mem=1657.5M
[04/06 17:08:18    413s] ### Creating LA Mngr, finished. totSessionCpu=0:06:54 mem=1657.5M
[04/06 17:08:18    413s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/06 17:08:18    413s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:08:18    413s] ### Creating PhyDesignMc. totSessionCpu=0:06:54 mem=1676.6M
[04/06 17:08:18    413s] OPERPROF: Starting DPlace-Init at level 1, MEM:1676.6M
[04/06 17:08:18    413s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:08:18    413s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1676.6M
[04/06 17:08:18    413s] OPERPROF:     Starting CMU at level 3, MEM:1676.6M
[04/06 17:08:18    413s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1676.6M
[04/06 17:08:18    413s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1676.6M
[04/06 17:08:18    413s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1676.6MB).
[04/06 17:08:18    413s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1676.6M
[04/06 17:08:18    414s] TotalInstCnt at PhyDesignMc Initialization: 35,233
[04/06 17:08:18    414s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:54 mem=1676.6M
[04/06 17:08:18    414s] Begin: Area Reclaim Optimization
[04/06 17:08:18    414s] 
[04/06 17:08:18    414s] Creating Lib Analyzer ...
[04/06 17:08:18    414s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:08:19    414s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:08:19    414s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:08:19    414s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:08:19    414s] 
[04/06 17:08:19    414s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:08:19    414s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:54 mem=1678.6M
[04/06 17:08:19    414s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:54 mem=1678.6M
[04/06 17:08:19    414s] Creating Lib Analyzer, finished. 
[04/06 17:08:19    414s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.3/1:14:42.0 (0.1), mem = 1678.6M
[04/06 17:08:19    414s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.5
[04/06 17:08:19    414s] 
[04/06 17:08:19    414s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:08:19    414s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1678.6M
[04/06 17:08:19    414s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1678.6M
[04/06 17:08:19    414s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.03
[04/06 17:08:19    414s] +----------+---------+--------+--------+------------+--------+
[04/06 17:08:19    414s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/06 17:08:19    414s] +----------+---------+--------+--------+------------+--------+
[04/06 17:08:19    414s] |    70.03%|        -|   0.000|   0.000|   0:00:00.0| 1678.6M|
[04/06 17:08:19    414s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[04/06 17:08:21    417s] |    70.03%|      125|   0.000|   0.000|   0:00:02.0| 1721.3M|
[04/06 17:08:22    417s] |    70.03%|        0|   0.000|   0.000|   0:00:01.0| 1721.3M|
[04/06 17:08:23    418s] |    70.03%|        6|   0.000|   0.000|   0:00:01.0| 1721.3M|
[04/06 17:08:23    418s] |    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1721.3M|
[04/06 17:08:23    418s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[04/06 17:08:23    419s] |    70.03%|        0|   0.000|   0.000|   0:00:00.0| 1721.3M|
[04/06 17:08:23    419s] +----------+---------+--------+--------+------------+--------+
[04/06 17:08:23    419s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.03
[04/06 17:08:23    419s] 
[04/06 17:08:23    419s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[04/06 17:08:23    419s] --------------------------------------------------------------
[04/06 17:08:23    419s] |                                   | Total     | Sequential |
[04/06 17:08:23    419s] --------------------------------------------------------------
[04/06 17:08:23    419s] | Num insts resized                 |       6  |       0    |
[04/06 17:08:23    419s] | Num insts undone                  |       0  |       0    |
[04/06 17:08:23    419s] | Num insts Downsized               |       6  |       0    |
[04/06 17:08:23    419s] | Num insts Samesized               |       0  |       0    |
[04/06 17:08:23    419s] | Num insts Upsized                 |       0  |       0    |
[04/06 17:08:23    419s] | Num multiple commits+uncommits    |       0  |       -    |
[04/06 17:08:23    419s] --------------------------------------------------------------
[04/06 17:08:24    419s] Bottom Preferred Layer:
[04/06 17:08:24    419s] +---------------+------------+----------+
[04/06 17:08:24    419s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:08:24    419s] +---------------+------------+----------+
[04/06 17:08:24    419s] | metal4 (z=4)  |         13 | default  |
[04/06 17:08:24    419s] +---------------+------------+----------+
[04/06 17:08:24    419s] Via Pillar Rule:
[04/06 17:08:24    419s]     None
[04/06 17:08:24    419s] End: Core Area Reclaim Optimization (cpu = 0:00:05.0) (real = 0:00:05.0) **
[04/06 17:08:24    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.5
[04/06 17:08:24    419s] *** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:06:59.1/1:14:46.8 (0.1), mem = 1721.3M
[04/06 17:08:24    419s] 
[04/06 17:08:24    419s] =============================================================================================
[04/06 17:08:24    419s]  Step TAT Report for AreaOpt #1
[04/06 17:08:24    419s] =============================================================================================
[04/06 17:08:24    419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:08:24    419s] ---------------------------------------------------------------------------------------------
[04/06 17:08:24    419s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:08:24    419s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:08:24    419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:24    419s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:08:24    419s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:24    419s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.6 % )     0:00:03.8 /  0:00:03.8    1.0
[04/06 17:08:24    419s] [ OptGetWeight           ]    172   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:08:24    419s] [ OptEval                ]    172   0:00:01.2  (  24.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/06 17:08:24    419s] [ OptCommit              ]    172   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[04/06 17:08:24    419s] [ IncrTimingUpdate       ]     11   0:00:01.3  (  26.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/06 17:08:24    419s] [ PostCommitDelayCalc    ]    172   0:00:01.1  (  22.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/06 17:08:24    419s] [ MISC                   ]          0:00:00.8  (  15.1 % )     0:00:00.8 /  0:00:00.7    1.0
[04/06 17:08:24    419s] ---------------------------------------------------------------------------------------------
[04/06 17:08:24    419s]  AreaOpt #1 TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[04/06 17:08:24    419s] ---------------------------------------------------------------------------------------------
[04/06 17:08:24    419s] 
[04/06 17:08:24    419s] Executing incremental physical updates
[04/06 17:08:24    419s] Executing incremental physical updates
[04/06 17:08:24    419s] TotalInstCnt at PhyDesignMc Destruction: 35,233
[04/06 17:08:24    419s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1659.21M, totSessionCpu=0:06:59).
[04/06 17:08:24    419s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1659.2M
[04/06 17:08:24    419s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1659.2M
[04/06 17:08:24    419s] **INFO: Flow update: Design is easy to close.
[04/06 17:08:24    419s] 
[04/06 17:08:24    419s] *** Start incrementalPlace ***
[04/06 17:08:24    419s] User Input Parameters:
[04/06 17:08:24    419s] - Congestion Driven    : On
[04/06 17:08:24    419s] - Timing Driven        : On
[04/06 17:08:24    419s] - Area-Violation Based : On
[04/06 17:08:24    419s] - Start Rollback Level : -5
[04/06 17:08:24    419s] - Legalized            : On
[04/06 17:08:24    419s] - Window Based         : Off
[04/06 17:08:24    419s] - eDen incr mode       : Off
[04/06 17:08:24    419s] - Small incr mode      : Off
[04/06 17:08:24    419s] 
[04/06 17:08:24    419s] no activity file in design. spp won't run.
[04/06 17:08:24    419s] Effort level <high> specified for reg2reg path_group
[04/06 17:08:24    419s] Collecting buffer chain nets ...
[04/06 17:08:24    419s] No Views given, use default active views for adaptive view pruning
[04/06 17:08:24    419s] SKP will enable view:
[04/06 17:08:24    419s]   worst
[04/06 17:08:24    419s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1661.2M
[04/06 17:08:24    419s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1661.2M
[04/06 17:08:24    419s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1661.2M
[04/06 17:08:24    419s] Starting Early Global Route congestion estimation: mem = 1661.2M
[04/06 17:08:24    419s] (I)       Started Loading and Dumping File ( Curr Mem: 1661.21 MB )
[04/06 17:08:24    419s] (I)       Reading DB...
[04/06 17:08:24    419s] (I)       Read data from FE... (mem=1661.2M)
[04/06 17:08:24    419s] (I)       Read nodes and places... (mem=1661.2M)
[04/06 17:08:24    419s] (I)       Done Read nodes and places (cpu=0.030s, mem=1676.1M)
[04/06 17:08:24    419s] (I)       Read nets... (mem=1676.1M)
[04/06 17:08:24    420s] (I)       Done Read nets (cpu=0.060s, mem=1691.6M)
[04/06 17:08:24    420s] (I)       Done Read data from FE (cpu=0.090s, mem=1691.6M)
[04/06 17:08:24    420s] (I)       before initializing RouteDB syMemory usage = 1691.6 MB
[04/06 17:08:24    420s] (I)       == Non-default Options ==
[04/06 17:08:24    420s] (I)       Maximum routing layer                              : 10
[04/06 17:08:24    420s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 17:08:24    420s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:08:24    420s] (I)       Use row-based GCell size
[04/06 17:08:24    420s] (I)       GCell unit size  : 2800
[04/06 17:08:24    420s] (I)       GCell multiplier : 1
[04/06 17:08:24    420s] (I)       build grid graph
[04/06 17:08:24    420s] (I)       build grid graph start
[04/06 17:08:24    420s] [NR-eGR] Track table information for default rule: 
[04/06 17:08:24    420s] [NR-eGR] metal1 has no routable track
[04/06 17:08:24    420s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:08:24    420s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:08:24    420s] (I)       build grid graph end
[04/06 17:08:24    420s] (I)       ===========================================================================
[04/06 17:08:24    420s] (I)       == Report All Rule Vias ==
[04/06 17:08:24    420s] (I)       ===========================================================================
[04/06 17:08:24    420s] (I)        Via Rule : (Default)
[04/06 17:08:24    420s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:08:24    420s] (I)       ---------------------------------------------------------------------------
[04/06 17:08:24    420s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:08:24    420s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:08:24    420s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:08:24    420s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:08:24    420s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:08:24    420s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:08:24    420s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:08:24    420s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:08:24    420s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:08:24    420s] (I)       ===========================================================================
[04/06 17:08:24    420s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1691.59 MB )
[04/06 17:08:24    420s] (I)       Num PG vias on layer 2 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 3 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 4 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 5 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 6 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 7 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 8 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 9 : 0
[04/06 17:08:24    420s] (I)       Num PG vias on layer 10 : 0
[04/06 17:08:24    420s] [NR-eGR] Read 7944 PG shapes
[04/06 17:08:24    420s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1691.59 MB )
[04/06 17:08:24    420s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:08:24    420s] [NR-eGR] #Instance Blockages : 0
[04/06 17:08:24    420s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:08:24    420s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:08:24    420s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:08:24    420s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:08:24    420s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:08:24    420s] (I)       readDataFromPlaceDB
[04/06 17:08:24    420s] (I)       Read net information..
[04/06 17:08:25    420s] [NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[04/06 17:08:25    420s] (I)       Read testcase time = 0.010 seconds
[04/06 17:08:25    420s] 
[04/06 17:08:25    420s] (I)       early_global_route_priority property id does not exist.
[04/06 17:08:25    420s] (I)       Start initializing grid graph
[04/06 17:08:25    420s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:08:25    420s] (I)       End initializing grid graph
[04/06 17:08:25    420s] (I)       Model blockages into capacity
[04/06 17:08:25    420s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:08:25    420s] (I)       Started Modeling ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:08:25    420s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:08:25    420s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       -- layer congestion ratio --
[04/06 17:08:25    420s] (I)       Layer 1 : 0.100000
[04/06 17:08:25    420s] (I)       Layer 2 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 3 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 4 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 5 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 6 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 7 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 8 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 9 : 0.700000
[04/06 17:08:25    420s] (I)       Layer 10 : 0.700000
[04/06 17:08:25    420s] (I)       ----------------------------
[04/06 17:08:25    420s] (I)       Number of ignored nets = 0
[04/06 17:08:25    420s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:08:25    420s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:08:25    420s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:08:25    420s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:08:25    420s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:08:25    420s] (I)       Before initializing Early Global Route syMemory usage = 1701.2 MB
[04/06 17:08:25    420s] (I)       Ndr track 0 does not exist
[04/06 17:08:25    420s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:08:25    420s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:08:25    420s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:08:25    420s] (I)       Site width          :   380  (dbu)
[04/06 17:08:25    420s] (I)       Row height          :  2800  (dbu)
[04/06 17:08:25    420s] (I)       GCell width         :  2800  (dbu)
[04/06 17:08:25    420s] (I)       GCell height        :  2800  (dbu)
[04/06 17:08:25    420s] (I)       Grid                :   246   244    10
[04/06 17:08:25    420s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:08:25    420s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:08:25    420s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:08:25    420s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:08:25    420s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:08:25    420s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:08:25    420s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:08:25    420s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:08:25    420s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:08:25    420s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:08:25    420s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:08:25    420s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:08:25    420s] (I)       --------------------------------------------------------
[04/06 17:08:25    420s] 
[04/06 17:08:25    420s] [NR-eGR] ============ Routing rule table ============
[04/06 17:08:25    420s] [NR-eGR] Rule id: 0  Nets: 43362 
[04/06 17:08:25    420s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:08:25    420s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:08:25    420s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:08:25    420s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:08:25    420s] [NR-eGR] ========================================
[04/06 17:08:25    420s] [NR-eGR] 
[04/06 17:08:25    420s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:08:25    420s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:08:25    420s] (I)       After initializing Early Global Route syMemory usage = 1701.2 MB
[04/06 17:08:25    420s] (I)       Finished Loading and Dumping File ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Reset routing kernel
[04/06 17:08:25    420s] (I)       Started Global Routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       ============= Initialization =============
[04/06 17:08:25    420s] (I)       totalPins=138233  totalGlobalPin=134987 (97.65%)
[04/06 17:08:25    420s] (I)       Started Net group 1 ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Net group 1 ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Build MST ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Generate topology with single threads
[04/06 17:08:25    420s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:08:25    420s] [NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1a Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1a ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Pattern routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/06 17:08:25    420s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Usage: 502701 = (247621 H, 255080 V) = (23.84% H, 21.96% V) = (3.467e+05um H, 3.571e+05um V)
[04/06 17:08:25    420s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1b Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1b ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Monotonic routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Usage: 502808 = (247677 H, 255131 V) = (23.84% H, 21.96% V) = (3.467e+05um H, 3.572e+05um V)
[04/06 17:08:25    420s] (I)       Overflow of layer group 1: 0.07% H + 0.14% V. EstWL: 7.039312e+05um
[04/06 17:08:25    420s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1c Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1c ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Two level routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Level2 Grid: 50 x 49
[04/06 17:08:25    420s] (I)       Started Two Level Routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Usage: 502808 = (247677 H, 255131 V) = (23.84% H, 21.96% V) = (3.467e+05um H, 3.572e+05um V)
[04/06 17:08:25    420s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1d Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1d ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Detoured routing ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Usage: 502833 = (247696 H, 255137 V) = (23.84% H, 21.97% V) = (3.468e+05um H, 3.572e+05um V)
[04/06 17:08:25    420s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1e Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1e ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Route legalization ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Usage: 502833 = (247696 H, 255137 V) = (23.84% H, 21.97% V) = (3.468e+05um H, 3.572e+05um V)
[04/06 17:08:25    420s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.10% V. EstWL: 7.039662e+05um
[04/06 17:08:25    420s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Started Layer assignment ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Running layer assignment with 1 threads
[04/06 17:08:25    420s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Net group 1 ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] (I)       ============  Phase 1l Route ============
[04/06 17:08:25    420s] (I)       Started Phase 1l ( Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       
[04/06 17:08:25    420s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:08:25    420s] [NR-eGR]                        OverCon           OverCon           OverCon            
[04/06 17:08:25    420s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[04/06 17:08:25    420s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[04/06 17:08:25    420s] [NR-eGR] --------------------------------------------------------------------------------
[04/06 17:08:25    420s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:08:25    420s] [NR-eGR]  metal2  (2)       324( 0.54%)        12( 0.02%)         1( 0.00%)   ( 0.56%) 
[04/06 17:08:25    420s] [NR-eGR]  metal3  (3)       219( 0.37%)         3( 0.01%)         0( 0.00%)   ( 0.37%) 
[04/06 17:08:25    420s] [NR-eGR]  metal4  (4)       467( 0.78%)        10( 0.02%)         0( 0.00%)   ( 0.80%) 
[04/06 17:08:25    420s] [NR-eGR]  metal5  (5)       154( 0.26%)         1( 0.00%)         0( 0.00%)   ( 0.26%) 
[04/06 17:08:25    420s] [NR-eGR]  metal6  (6)       119( 0.20%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[04/06 17:08:25    420s] [NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/06 17:08:25    420s] [NR-eGR]  metal8  (8)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[04/06 17:08:25    420s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:08:25    420s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:08:25    420s] [NR-eGR] --------------------------------------------------------------------------------
[04/06 17:08:25    420s] [NR-eGR] Total             1293( 0.26%)        26( 0.01%)         1( 0.00%)   ( 0.26%) 
[04/06 17:08:25    420s] [NR-eGR] 
[04/06 17:08:25    420s] (I)       Finished Global Routing ( CPU: 0.40 sec, Real: 0.40 sec, Curr Mem: 1701.19 MB )
[04/06 17:08:25    420s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:08:25    420s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.03% H + 0.05% V
[04/06 17:08:25    420s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.06% V
[04/06 17:08:25    420s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 1701.2M
[04/06 17:08:25    420s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.550, REAL:0.550, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF: Starting HotSpotCal at level 1, MEM:1701.2M
[04/06 17:08:25    420s] [hotspot] +------------+---------------+---------------+
[04/06 17:08:25    420s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:08:25    420s] [hotspot] +------------+---------------+---------------+
[04/06 17:08:25    420s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:08:25    420s] [hotspot] +------------+---------------+---------------+
[04/06 17:08:25    420s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:08:25    420s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:08:25    420s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1701.2M
[04/06 17:08:25    420s] 
[04/06 17:08:25    420s] === incrementalPlace Internal Loop 1 ===
[04/06 17:08:25    420s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/06 17:08:25    420s] OPERPROF: Starting IPInitSPData at level 1, MEM:1701.2M
[04/06 17:08:25    420s] #spOpts: N=45 minPadR=1.1 
[04/06 17:08:25    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:   Starting post-place ADS at level 2, MEM:1701.2M
[04/06 17:08:25    420s] ADSU 0.700 -> 0.700. GS 11.200
[04/06 17:08:25    420s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.053, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:   Starting spMPad at level 2, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:     Starting spContextMPad at level 3, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.007, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1701.2M
[04/06 17:08:25    420s] no activity file in design. spp won't run.
[04/06 17:08:25    420s] [spp] 0
[04/06 17:08:25    420s] [adp] 0:1:1:3
[04/06 17:08:25    420s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.006, MEM:1701.2M
[04/06 17:08:25    420s] SP #FI/SF FL/PI 0/0 35233/0
[04/06 17:08:25    420s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.130, MEM:1701.2M
[04/06 17:08:25    420s] PP off. flexM 0
[04/06 17:08:25    420s] OPERPROF: Starting CDPad at level 1, MEM:1701.2M
[04/06 17:08:25    420s] 3DP is on.
[04/06 17:08:25    420s] 3DP OF M2 0.007, M4 0.010. Diff 0
[04/06 17:08:25    420s] design sh 0.109.
[04/06 17:08:25    420s] design sh 0.105.
[04/06 17:08:25    420s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[04/06 17:08:25    420s] design sh 0.093.
[04/06 17:08:25    420s] CDPadU 0.912 -> 0.833. R=0.700, N=35233, GS=1.400
[04/06 17:08:25    420s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.222, MEM:1701.2M
[04/06 17:08:25    420s] OPERPROF: Starting InitSKP at level 1, MEM:1701.2M
[04/06 17:08:25    420s] no activity file in design. spp won't run.
[04/06 17:08:26    421s] no activity file in design. spp won't run.
[04/06 17:08:29    424s] *** Finished SKP initialization (cpu=0:00:03.3, real=0:00:04.0)***
[04/06 17:08:29    424s] OPERPROF: Finished InitSKP at level 1, CPU:3.310, REAL:3.310, MEM:1765.8M
[04/06 17:08:29    424s] NP #FI/FS/SF FL/PI: 0/0/0 35233/0
[04/06 17:08:29    424s] no activity file in design. spp won't run.
[04/06 17:08:29    424s] 
[04/06 17:08:29    424s] AB Est...
[04/06 17:08:29    424s] OPERPROF: Starting npPlace at level 1, MEM:1773.2M
[04/06 17:08:29    424s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.069, MEM:1837.4M
[04/06 17:08:29    424s] Iteration  4: Skipped, with CDP Off
[04/06 17:08:29    424s] 
[04/06 17:08:29    424s] AB Est...
[04/06 17:08:29    424s] OPERPROF: Starting npPlace at level 1, MEM:1837.4M
[04/06 17:08:29    424s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.064, MEM:1837.4M
[04/06 17:08:29    424s] Iteration  5: Skipped, with CDP Off
[04/06 17:08:29    424s] 
[04/06 17:08:29    424s] AB Est...
[04/06 17:08:29    424s] OPERPROF: Starting npPlace at level 1, MEM:1837.4M
[04/06 17:08:29    424s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.063, MEM:1837.4M
[04/06 17:08:29    424s] Iteration  6: Skipped, with CDP Off
[04/06 17:08:29    424s] OPERPROF: Starting npPlace at level 1, MEM:1837.4M
[04/06 17:08:29    424s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/06 17:08:29    424s] No instances found in the vector
[04/06 17:08:29    424s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1837.4M, DRC: 0)
[04/06 17:08:29    424s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:08:35    430s] Iteration  7: Total net bbox = 6.076e+05 (3.02e+05 3.06e+05)
[04/06 17:08:35    430s]               Est.  stn bbox = 8.805e+05 (4.37e+05 4.43e+05)
[04/06 17:08:35    430s]               cpu = 0:00:05.9 real = 0:00:06.0 mem = 1948.9M
[04/06 17:08:35    430s] OPERPROF: Finished npPlace at level 1, CPU:5.920, REAL:5.906, MEM:1948.9M
[04/06 17:08:35    430s] no activity file in design. spp won't run.
[04/06 17:08:35    430s] NP #FI/FS/SF FL/PI: 0/0/0 35233/0
[04/06 17:08:35    430s] no activity file in design. spp won't run.
[04/06 17:08:35    430s] OPERPROF: Starting npPlace at level 1, MEM:1948.9M
[04/06 17:08:35    431s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/06 17:08:35    431s] No instances found in the vector
[04/06 17:08:35    431s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1948.9M, DRC: 0)
[04/06 17:08:35    431s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:08:39    434s] Iteration  8: Total net bbox = 6.052e+05 (3.00e+05 3.05e+05)
[04/06 17:08:39    434s]               Est.  stn bbox = 8.741e+05 (4.34e+05 4.40e+05)
[04/06 17:08:39    434s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1929.9M
[04/06 17:08:39    434s] OPERPROF: Finished npPlace at level 1, CPU:3.810, REAL:3.791, MEM:1929.9M
[04/06 17:08:39    434s] no activity file in design. spp won't run.
[04/06 17:08:39    434s] NP #FI/FS/SF FL/PI: 0/0/0 35233/0
[04/06 17:08:39    434s] no activity file in design. spp won't run.
[04/06 17:08:39    435s] OPERPROF: Starting npPlace at level 1, MEM:1929.9M
[04/06 17:08:40    435s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/06 17:08:40    435s] No instances found in the vector
[04/06 17:08:40    435s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1929.9M, DRC: 0)
[04/06 17:08:40    435s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:08:46    442s] Iteration  9: Total net bbox = 5.974e+05 (2.96e+05 3.01e+05)
[04/06 17:08:47    442s]               Est.  stn bbox = 8.627e+05 (4.28e+05 4.34e+05)
[04/06 17:08:47    442s]               cpu = 0:00:07.0 real = 0:00:07.0 mem = 1932.8M
[04/06 17:08:47    442s] OPERPROF: Finished npPlace at level 1, CPU:7.040, REAL:7.023, MEM:1932.8M
[04/06 17:08:47    442s] no activity file in design. spp won't run.
[04/06 17:08:47    442s] NP #FI/FS/SF FL/PI: 0/0/0 35233/0
[04/06 17:08:47    442s] no activity file in design. spp won't run.
[04/06 17:08:47    442s] OPERPROF: Starting npPlace at level 1, MEM:1932.8M
[04/06 17:08:47    442s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[04/06 17:08:47    442s] No instances found in the vector
[04/06 17:08:47    442s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1932.8M, DRC: 0)
[04/06 17:08:47    442s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:08:47    442s] Starting Early Global Route supply map. mem = 1945.7M
[04/06 17:08:47    442s] Finished Early Global Route supply map. mem = 1967.2M
[04/06 17:09:02    457s] Iteration 10: Total net bbox = 6.154e+05 (3.05e+05 3.11e+05)
[04/06 17:09:02    457s]               Est.  stn bbox = 8.812e+05 (4.37e+05 4.44e+05)
[04/06 17:09:02    457s]               cpu = 0:00:14.8 real = 0:00:15.0 mem = 1935.6M
[04/06 17:09:02    457s] OPERPROF: Finished npPlace at level 1, CPU:14.790, REAL:14.793, MEM:1935.6M
[04/06 17:09:02    457s] no activity file in design. spp won't run.
[04/06 17:09:02    457s] NP #FI/FS/SF FL/PI: 0/0/0 35233/0
[04/06 17:09:02    457s] no activity file in design. spp won't run.
[04/06 17:09:02    457s] OPERPROF: Starting npPlace at level 1, MEM:1935.6M
[04/06 17:09:02    457s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[04/06 17:09:02    457s] No instances found in the vector
[04/06 17:09:02    457s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1935.6M, DRC: 0)
[04/06 17:09:02    457s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:09:08    464s] Iteration 11: Total net bbox = 6.066e+05 (2.99e+05 3.08e+05)
[04/06 17:09:08    464s]               Est.  stn bbox = 8.697e+05 (4.29e+05 4.40e+05)
[04/06 17:09:08    464s]               cpu = 0:00:06.5 real = 0:00:06.0 mem = 1938.5M
[04/06 17:09:08    464s] OPERPROF: Finished npPlace at level 1, CPU:6.520, REAL:6.505, MEM:1938.5M
[04/06 17:09:08    464s] Move report: Timing Driven Placement moves 35233 insts, mean move: 11.51 um, max move: 118.53 um
[04/06 17:09:08    464s] 	Max move on inst (U35225): (150.67, 106.68) --> (239.97, 135.91)
[04/06 17:09:08    464s] no activity file in design. spp won't run.
[04/06 17:09:08    464s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1938.5M
[04/06 17:09:08    464s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1938.5M
[04/06 17:09:08    464s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:1938.5M
[04/06 17:09:08    464s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1938.5M
[04/06 17:09:08    464s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.016, MEM:1938.5M
[04/06 17:09:09    464s] 
[04/06 17:09:09    464s] Finished Incremental Placement (cpu=0:00:43.6, real=0:00:43.0, mem=1938.5M)
[04/06 17:09:09    464s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/06 17:09:09    464s] Type 'man IMPSP-9025' for more detail.
[04/06 17:09:09    464s] CongRepair sets shifter mode to gplace
[04/06 17:09:09    464s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1938.5M
[04/06 17:09:09    464s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:09:09    464s] All LLGs are deleted
[04/06 17:09:09    464s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1938.5M
[04/06 17:09:09    464s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1938.5M
[04/06 17:09:09    464s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:09:09    464s] Fast DP-INIT is on for default
[04/06 17:09:09    464s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:09:09    464s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.017, MEM:1939.3M
[04/06 17:09:09    464s] OPERPROF:         Starting CMU at level 5, MEM:1939.3M
[04/06 17:09:09    464s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:1939.3M
[04/06 17:09:09    464s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.022, MEM:1939.3M
[04/06 17:09:09    464s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1939.3MB).
[04/06 17:09:09    464s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.043, MEM:1939.3M
[04/06 17:09:09    464s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.043, MEM:1939.3M
[04/06 17:09:09    464s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.3
[04/06 17:09:09    464s] OPERPROF:   Starting RefinePlace at level 2, MEM:1939.3M
[04/06 17:09:09    464s] *** Starting refinePlace (0:07:44 mem=1939.3M) ***
[04/06 17:09:09    464s] Total net bbox length = 8.707e+05 (4.656e+05 4.051e+05) (ext = 2.525e+05)
[04/06 17:09:09    464s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:09    464s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1939.3M
[04/06 17:09:09    464s] Starting refinePlace ...
[04/06 17:09:09    464s] ** Cut row section cpu time 0:00:00.0.
[04/06 17:09:09    464s]    Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:09:09    464s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1939.3MB) @(0:07:44 - 0:07:45).
[04/06 17:09:09    464s] Move report: preRPlace moves 35232 insts, mean move: 0.44 um, max move: 2.62 um
[04/06 17:09:09    464s] 	Max move on inst (U72801): (253.10, 292.21) --> (253.65, 294.28)
[04/06 17:09:09    464s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[04/06 17:09:09    464s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:09:09    464s] Placement tweakage begins.
[04/06 17:09:09    464s] wire length = 7.583e+05
[04/06 17:09:11    466s] wire length = 7.343e+05
[04/06 17:09:11    466s] Placement tweakage ends.
[04/06 17:09:11    466s] Move report: tweak moves 6810 insts, mean move: 1.82 um, max move: 20.90 um
[04/06 17:09:11    466s] 	Max move on inst (FE_OFC2_n3615): (62.32, 119.28) --> (41.42, 119.28)
[04/06 17:09:11    466s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1939.3MB) @(0:07:45 - 0:07:47).
[04/06 17:09:11    466s] 
[04/06 17:09:11    466s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:09:11    466s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:11    466s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1939.3MB) @(0:07:47 - 0:07:47).
[04/06 17:09:11    466s] Move report: Detail placement moves 35232 insts, mean move: 0.76 um, max move: 21.35 um
[04/06 17:09:11    466s] 	Max move on inst (FE_OFC2_n3615): (62.27, 119.78) --> (41.42, 119.28)
[04/06 17:09:11    466s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 1939.3MB
[04/06 17:09:11    466s] Statistics of distance of Instance movement in refine placement:
[04/06 17:09:11    466s]   maximum (X+Y) =        21.35 um
[04/06 17:09:11    466s]   inst (FE_OFC2_n3615) with max move: (62.269, 119.78) -> (41.42, 119.28)
[04/06 17:09:11    466s]   mean    (X+Y) =         0.76 um
[04/06 17:09:11    466s] Total instances flipped for legalization: 1
[04/06 17:09:11    466s] Summary Report:
[04/06 17:09:11    466s] Instances move: 35232 (out of 35233 movable)
[04/06 17:09:11    466s] Instances flipped: 1
[04/06 17:09:11    466s] Mean displacement: 0.76 um
[04/06 17:09:11    466s] Max displacement: 21.35 um (Instance: FE_OFC2_n3615) (62.269, 119.78) -> (41.42, 119.28)
[04/06 17:09:11    466s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[04/06 17:09:11    466s] Total instances moved : 35232
[04/06 17:09:11    466s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.750, REAL:2.750, MEM:1939.3M
[04/06 17:09:11    467s] Total net bbox length = 8.529e+05 (4.455e+05 4.074e+05) (ext = 2.521e+05)
[04/06 17:09:11    467s] Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1939.3MB
[04/06 17:09:11    467s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:02.0, mem=1939.3MB) @(0:07:44 - 0:07:47).
[04/06 17:09:11    467s] *** Finished refinePlace (0:07:47 mem=1939.3M) ***
[04/06 17:09:11    467s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.3
[04/06 17:09:11    467s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.800, REAL:2.801, MEM:1939.3M
[04/06 17:09:11    467s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.930, REAL:2.910, MEM:1939.3M
[04/06 17:09:11    467s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1939.3M
[04/06 17:09:11    467s] Starting Early Global Route congestion estimation: mem = 1939.3M
[04/06 17:09:11    467s] (I)       Started Loading and Dumping File ( Curr Mem: 1939.27 MB )
[04/06 17:09:11    467s] (I)       Reading DB...
[04/06 17:09:11    467s] (I)       Read data from FE... (mem=1939.3M)
[04/06 17:09:11    467s] (I)       Read nodes and places... (mem=1939.3M)
[04/06 17:09:11    467s] (I)       Done Read nodes and places (cpu=0.020s, mem=1939.3M)
[04/06 17:09:11    467s] (I)       Read nets... (mem=1939.3M)
[04/06 17:09:11    467s] (I)       Done Read nets (cpu=0.060s, mem=1939.3M)
[04/06 17:09:11    467s] (I)       Done Read data from FE (cpu=0.080s, mem=1939.3M)
[04/06 17:09:11    467s] (I)       before initializing RouteDB syMemory usage = 1939.3 MB
[04/06 17:09:11    467s] (I)       == Non-default Options ==
[04/06 17:09:11    467s] (I)       Maximum routing layer                              : 10
[04/06 17:09:11    467s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 17:09:11    467s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:09:11    467s] (I)       Use row-based GCell size
[04/06 17:09:11    467s] (I)       GCell unit size  : 2800
[04/06 17:09:11    467s] (I)       GCell multiplier : 1
[04/06 17:09:11    467s] (I)       build grid graph
[04/06 17:09:11    467s] (I)       build grid graph start
[04/06 17:09:11    467s] [NR-eGR] Track table information for default rule: 
[04/06 17:09:11    467s] [NR-eGR] metal1 has no routable track
[04/06 17:09:11    467s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:09:11    467s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:09:11    467s] (I)       build grid graph end
[04/06 17:09:11    467s] (I)       ===========================================================================
[04/06 17:09:11    467s] (I)       == Report All Rule Vias ==
[04/06 17:09:11    467s] (I)       ===========================================================================
[04/06 17:09:11    467s] (I)        Via Rule : (Default)
[04/06 17:09:11    467s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:09:11    467s] (I)       ---------------------------------------------------------------------------
[04/06 17:09:11    467s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:09:11    467s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:09:11    467s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:09:11    467s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:09:11    467s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:09:11    467s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:09:11    467s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:09:11    467s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:09:11    467s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:09:11    467s] (I)       ===========================================================================
[04/06 17:09:12    467s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Num PG vias on layer 2 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 3 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 4 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 5 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 6 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 7 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 8 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 9 : 0
[04/06 17:09:12    467s] (I)       Num PG vias on layer 10 : 0
[04/06 17:09:12    467s] [NR-eGR] Read 7944 PG shapes
[04/06 17:09:12    467s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:09:12    467s] [NR-eGR] #Instance Blockages : 0
[04/06 17:09:12    467s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:09:12    467s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:09:12    467s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:09:12    467s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:09:12    467s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:09:12    467s] (I)       readDataFromPlaceDB
[04/06 17:09:12    467s] (I)       Read net information..
[04/06 17:09:12    467s] [NR-eGR] Read numTotalNets=43362  numIgnoredNets=0
[04/06 17:09:12    467s] (I)       Read testcase time = 0.010 seconds
[04/06 17:09:12    467s] 
[04/06 17:09:12    467s] (I)       early_global_route_priority property id does not exist.
[04/06 17:09:12    467s] (I)       Start initializing grid graph
[04/06 17:09:12    467s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:09:12    467s] (I)       End initializing grid graph
[04/06 17:09:12    467s] (I)       Model blockages into capacity
[04/06 17:09:12    467s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:09:12    467s] (I)       Started Modeling ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:09:12    467s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:09:12    467s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       -- layer congestion ratio --
[04/06 17:09:12    467s] (I)       Layer 1 : 0.100000
[04/06 17:09:12    467s] (I)       Layer 2 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 3 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 4 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 5 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 6 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 7 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 8 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 9 : 0.700000
[04/06 17:09:12    467s] (I)       Layer 10 : 0.700000
[04/06 17:09:12    467s] (I)       ----------------------------
[04/06 17:09:12    467s] (I)       Number of ignored nets = 0
[04/06 17:09:12    467s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:09:12    467s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:09:12    467s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:09:12    467s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:09:12    467s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:09:12    467s] (I)       Before initializing Early Global Route syMemory usage = 1939.3 MB
[04/06 17:09:12    467s] (I)       Ndr track 0 does not exist
[04/06 17:09:12    467s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:09:12    467s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:09:12    467s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:09:12    467s] (I)       Site width          :   380  (dbu)
[04/06 17:09:12    467s] (I)       Row height          :  2800  (dbu)
[04/06 17:09:12    467s] (I)       GCell width         :  2800  (dbu)
[04/06 17:09:12    467s] (I)       GCell height        :  2800  (dbu)
[04/06 17:09:12    467s] (I)       Grid                :   246   244    10
[04/06 17:09:12    467s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:09:12    467s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:09:12    467s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:09:12    467s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:09:12    467s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:09:12    467s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:09:12    467s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:09:12    467s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:09:12    467s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:09:12    467s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:09:12    467s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:09:12    467s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:09:12    467s] (I)       --------------------------------------------------------
[04/06 17:09:12    467s] 
[04/06 17:09:12    467s] [NR-eGR] ============ Routing rule table ============
[04/06 17:09:12    467s] [NR-eGR] Rule id: 0  Nets: 43362 
[04/06 17:09:12    467s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:09:12    467s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:09:12    467s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:09:12    467s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:09:12    467s] [NR-eGR] ========================================
[04/06 17:09:12    467s] [NR-eGR] 
[04/06 17:09:12    467s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:09:12    467s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:09:12    467s] (I)       After initializing Early Global Route syMemory usage = 1939.3 MB
[04/06 17:09:12    467s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Reset routing kernel
[04/06 17:09:12    467s] (I)       Started Global Routing ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       ============= Initialization =============
[04/06 17:09:12    467s] (I)       totalPins=138233  totalGlobalPin=134811 (97.52%)
[04/06 17:09:12    467s] (I)       Started Net group 1 ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Net group 1 ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Build MST ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Generate topology with single threads
[04/06 17:09:12    467s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:09:12    467s] [NR-eGR] Layer group 1: route 43362 net(s) in layer range [2, 10]
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1a Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1a ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Pattern routing ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Usage: 515695 = (252315 H, 263380 V) = (24.29% H, 22.68% V) = (3.532e+05um H, 3.687e+05um V)
[04/06 17:09:12    467s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1b Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1b ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Usage: 515695 = (252315 H, 263380 V) = (24.29% H, 22.68% V) = (3.532e+05um H, 3.687e+05um V)
[04/06 17:09:12    467s] (I)       Overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 7.219730e+05um
[04/06 17:09:12    467s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1c Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1c ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Usage: 515695 = (252315 H, 263380 V) = (24.29% H, 22.68% V) = (3.532e+05um H, 3.687e+05um V)
[04/06 17:09:12    467s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1d Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1d ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Usage: 515695 = (252315 H, 263380 V) = (24.29% H, 22.68% V) = (3.532e+05um H, 3.687e+05um V)
[04/06 17:09:12    467s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1e Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1e ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Route legalization ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Usage: 515695 = (252315 H, 263380 V) = (24.29% H, 22.68% V) = (3.532e+05um H, 3.687e+05um V)
[04/06 17:09:12    467s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.03% V. EstWL: 7.219730e+05um
[04/06 17:09:12    467s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Layer assignment ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Running layer assignment with 1 threads
[04/06 17:09:12    467s] (I)       Finished Layer assignment ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Net group 1 ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] (I)       ============  Phase 1l Route ============
[04/06 17:09:12    467s] (I)       Started Phase 1l ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       
[04/06 17:09:12    467s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:09:12    467s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:09:12    467s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:09:12    467s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/06 17:09:12    467s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:09:12    467s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:12    467s] [NR-eGR]  metal2  (2)       116( 0.19%)         2( 0.00%)   ( 0.20%) 
[04/06 17:09:12    467s] [NR-eGR]  metal3  (3)        46( 0.08%)         0( 0.00%)   ( 0.08%) 
[04/06 17:09:12    467s] [NR-eGR]  metal4  (4)       223( 0.37%)         4( 0.01%)   ( 0.38%) 
[04/06 17:09:12    467s] [NR-eGR]  metal5  (5)        61( 0.10%)         0( 0.00%)   ( 0.10%) 
[04/06 17:09:12    467s] [NR-eGR]  metal6  (6)        26( 0.04%)         0( 0.00%)   ( 0.04%) 
[04/06 17:09:12    467s] [NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/06 17:09:12    467s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:12    467s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:12    467s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:12    467s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:09:12    467s] [NR-eGR] Total              477( 0.10%)         6( 0.00%)   ( 0.10%) 
[04/06 17:09:12    467s] [NR-eGR] 
[04/06 17:09:12    467s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:09:12    467s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:09:12    467s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/06 17:09:12    467s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1939.3M
[04/06 17:09:12    467s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.500, REAL:0.497, MEM:1939.3M
[04/06 17:09:12    467s] OPERPROF: Starting HotSpotCal at level 1, MEM:1939.3M
[04/06 17:09:12    467s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:12    467s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:09:12    467s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:12    467s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:09:12    467s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:12    467s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:09:12    467s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:09:12    467s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1939.3M
[04/06 17:09:12    467s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1939.3M
[04/06 17:09:12    467s] Starting Early Global Route wiring: mem = 1939.3M
[04/06 17:09:12    467s] (I)       ============= track Assignment ============
[04/06 17:09:12    467s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Started Track Assignment ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 17:09:12    467s] (I)       Running track assignment with 1 threads
[04/06 17:09:12    467s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    467s] (I)       Run Multi-thread track assignment
[04/06 17:09:12    468s] (I)       Finished Track Assignment ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    468s] [NR-eGR] Started Export DB wires ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    468s] [NR-eGR] Started Export all nets ( Curr Mem: 1939.27 MB )
[04/06 17:09:12    468s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:12    468s] [NR-eGR] Started Set wire vias ( Curr Mem: 1939.27 MB )
[04/06 17:09:13    468s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:13    468s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1939.27 MB )
[04/06 17:09:13    468s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:09:13    468s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138233
[04/06 17:09:13    468s] [NR-eGR] metal2  (2V) length: 1.453205e+05um, number of vias: 165669
[04/06 17:09:13    468s] [NR-eGR] metal3  (3H) length: 2.615046e+05um, number of vias: 73569
[04/06 17:09:13    468s] [NR-eGR] metal4  (4V) length: 1.255023e+05um, number of vias: 22987
[04/06 17:09:13    468s] [NR-eGR] metal5  (5H) length: 8.730045e+04um, number of vias: 18689
[04/06 17:09:13    468s] [NR-eGR] metal6  (6V) length: 1.092631e+05um, number of vias: 2942
[04/06 17:09:13    468s] [NR-eGR] metal7  (7H) length: 1.423781e+04um, number of vias: 1415
[04/06 17:09:13    468s] [NR-eGR] metal8  (8V) length: 1.455902e+04um, number of vias: 12
[04/06 17:09:13    468s] [NR-eGR] metal9  (9H) length: 5.040000e+00um, number of vias: 0
[04/06 17:09:13    468s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 17:09:13    468s] [NR-eGR] Total length: 7.576929e+05um, number of vias: 423516
[04/06 17:09:13    468s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:09:13    468s] [NR-eGR] Total eGR-routed clock nets wire length: 3.401915e+03um 
[04/06 17:09:13    468s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:09:13    468s] Early Global Route wiring runtime: 0.69 seconds, mem = 1939.3M
[04/06 17:09:13    468s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.690, REAL:0.693, MEM:1939.3M
[04/06 17:09:13    468s] 0 delay mode for cte disabled.
[04/06 17:09:13    468s] SKP cleared!
[04/06 17:09:13    468s] 
[04/06 17:09:13    468s] *** Finished incrementalPlace (cpu=0:00:48.8, real=0:00:49.0)***
[04/06 17:09:13    468s] All LLGs are deleted
[04/06 17:09:13    468s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1939.3M
[04/06 17:09:13    468s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.009, MEM:1939.3M
[04/06 17:09:13    468s] Start to check current routing status for nets...
[04/06 17:09:13    468s] All nets are already routed correctly.
[04/06 17:09:13    468s] End to check current routing status for nets (mem=1939.3M)
[04/06 17:09:13    468s] Extraction called for design 'MAC_512' of instances=35233 and nets=43620 using extraction engine 'preRoute' .
[04/06 17:09:13    468s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:09:13    468s] RC Extraction called in multi-corner(1) mode.
[04/06 17:09:13    468s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:09:13    468s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:09:13    468s] RCMode: PreRoute
[04/06 17:09:13    468s]       RC Corner Indexes            0   
[04/06 17:09:13    468s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:09:13    468s] Resistance Scaling Factor    : 1.00000 
[04/06 17:09:13    468s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:09:13    468s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:09:13    468s] Shrink Factor                : 1.00000
[04/06 17:09:13    468s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:09:13    468s] LayerId::1 widthSet size::1
[04/06 17:09:13    468s] LayerId::2 widthSet size::1
[04/06 17:09:13    468s] LayerId::3 widthSet size::1
[04/06 17:09:13    468s] LayerId::4 widthSet size::1
[04/06 17:09:13    468s] LayerId::5 widthSet size::1
[04/06 17:09:13    468s] LayerId::6 widthSet size::1
[04/06 17:09:13    468s] LayerId::7 widthSet size::1
[04/06 17:09:13    468s] LayerId::8 widthSet size::1
[04/06 17:09:13    468s] LayerId::9 widthSet size::1
[04/06 17:09:13    468s] LayerId::10 widthSet size::1
[04/06 17:09:13    468s] Updating RC grid for preRoute extraction ...
[04/06 17:09:13    468s] Initializing multi-corner resistance tables ...
[04/06 17:09:13    468s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:09:13    468s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.369159 ; uaWl: 0.981014 ; uaWlH: 0.444418 ; aWlH: 0.018656 ; Pmax: 0.890100 ; wcR: 0.535700 ; newSi: 0.098100 ; pMod: 80 ; 
[04/06 17:09:13    468s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1939.266M)
[04/06 17:09:14    469s] Compute RC Scale Done ...
[04/06 17:09:14    469s] **optDesign ... cpu = 0:01:43, real = 0:01:43, mem = 1370.1M, totSessionCpu=0:07:50 **
[04/06 17:09:14    469s] #################################################################################
[04/06 17:09:14    469s] # Design Stage: PreRoute
[04/06 17:09:14    469s] # Design Name: MAC_512
[04/06 17:09:14    469s] # Design Mode: 45nm
[04/06 17:09:14    469s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:09:14    469s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:09:14    469s] # Signoff Settings: SI Off 
[04/06 17:09:14    469s] #################################################################################
[04/06 17:09:15    470s] Calculate delays in BcWc mode...
[04/06 17:09:15    470s] Topological Sorting (REAL = 0:00:00.0, MEM = 1728.5M, InitMEM = 1723.1M)
[04/06 17:09:15    470s] Start delay calculation (fullDC) (1 T). (MEM=1728.45)
[04/06 17:09:15    471s] End AAE Lib Interpolated Model. (MEM=1745.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:09:21    476s] Total number of fetched objects 44386
[04/06 17:09:21    476s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:09:21    476s] End delay calculation. (MEM=1760.88 CPU=0:00:05.2 REAL=0:00:05.0)
[04/06 17:09:21    476s] End delay calculation (fullDC). (MEM=1760.88 CPU=0:00:06.2 REAL=0:00:06.0)
[04/06 17:09:21    476s] *** CDM Built up (cpu=0:00:07.3  real=0:00:07.0  mem= 1760.9M) ***
[04/06 17:09:23    478s] Deleting Lib Analyzer.
[04/06 17:09:23    478s] Begin: GigaOpt DRV Optimization
[04/06 17:09:23    478s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/06 17:09:23    478s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:09:23    478s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:58.3/1:15:45.8 (0.1), mem = 1776.9M
[04/06 17:09:23    478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.6
[04/06 17:09:23    478s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:09:23    478s] ### Creating PhyDesignMc. totSessionCpu=0:07:58 mem=1776.9M
[04/06 17:09:23    478s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:09:23    478s] OPERPROF: Starting DPlace-Init at level 1, MEM:1776.9M
[04/06 17:09:23    478s] #spOpts: N=45 minPadR=1.1 
[04/06 17:09:23    478s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1776.9M
[04/06 17:09:23    478s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1776.9M
[04/06 17:09:23    478s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:09:23    478s] Fast DP-INIT is on for default
[04/06 17:09:23    478s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:09:23    478s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.017, MEM:1792.9M
[04/06 17:09:23    478s] OPERPROF:     Starting CMU at level 3, MEM:1792.9M
[04/06 17:09:23    478s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1792.9M
[04/06 17:09:23    478s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.022, MEM:1792.9M
[04/06 17:09:23    478s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1792.9MB).
[04/06 17:09:23    478s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.044, MEM:1792.9M
[04/06 17:09:23    478s] TotalInstCnt at PhyDesignMc Initialization: 35,233
[04/06 17:09:23    478s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:58 mem=1792.9M
[04/06 17:09:23    478s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:09:23    478s] 
[04/06 17:09:23    478s] Creating Lib Analyzer ...
[04/06 17:09:23    478s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:09:23    478s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:09:23    478s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:09:23    478s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:09:23    478s] 
[04/06 17:09:23    478s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:09:23    478s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:59 mem=1792.9M
[04/06 17:09:23    478s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:59 mem=1792.9M
[04/06 17:09:23    478s] Creating Lib Analyzer, finished. 
[04/06 17:09:23    478s] 
[04/06 17:09:23    478s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:09:23    478s] ### Creating LA Mngr. totSessionCpu=0:07:59 mem=1792.9M
[04/06 17:09:23    478s] ### Creating LA Mngr, finished. totSessionCpu=0:07:59 mem=1792.9M
[04/06 17:09:25    481s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1812.0M
[04/06 17:09:25    481s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1812.0M
[04/06 17:09:26    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:26    481s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/06 17:09:26    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:26    481s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/06 17:09:26    481s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:26    481s] Info: violation cost 1094.103027 (cap = 2.247250, tran = 1073.855469, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:26    481s] |    93|  2834|    -0.24|    37|    37|    -0.02|     0|     0|     0|     0|    -0.12|   -16.28|       0|       0|       0|  70.03|          |         |
[04/06 17:09:32    487s] Info: violation cost 18.065643 (cap = 0.000000, tran = 0.065642, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:32    488s] |     1|    11|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|     200|      14|      99|  70.18| 0:00:06.0|  1858.1M|
[04/06 17:09:32    488s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:32    488s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1858.1M|
[04/06 17:09:32    488s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:32    488s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.57|       0|       0|       0|  70.18| 0:00:00.0|  1858.1M|
[04/06 17:09:32    488s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] ###############################################################################
[04/06 17:09:32    488s] #
[04/06 17:09:32    488s] #  Large fanout net report:  
[04/06 17:09:32    488s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:09:32    488s] #     - current density: 70.18
[04/06 17:09:32    488s] #
[04/06 17:09:32    488s] #  List of high fanout nets:
[04/06 17:09:32    488s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:09:32    488s] #        Net(2):  en: (fanouts = 768)
[04/06 17:09:32    488s] #
[04/06 17:09:32    488s] ###############################################################################
[04/06 17:09:32    488s] Bottom Preferred Layer:
[04/06 17:09:32    488s] +---------------+------------+----------+
[04/06 17:09:32    488s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:09:32    488s] +---------------+------------+----------+
[04/06 17:09:32    488s] | metal4 (z=4)  |         72 | default  |
[04/06 17:09:32    488s] +---------------+------------+----------+
[04/06 17:09:32    488s] Via Pillar Rule:
[04/06 17:09:32    488s]     None
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] =======================================================================
[04/06 17:09:32    488s]                 Reasons for remaining drv violations
[04/06 17:09:32    488s] =======================================================================
[04/06 17:09:32    488s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] MultiBuffering failure reasons
[04/06 17:09:32    488s] ------------------------------------------------
[04/06 17:09:32    488s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] 
[04/06 17:09:32    488s] *** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=1858.1M) ***
[04/06 17:09:32    488s] 
[04/06 17:09:33    488s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:       Starting CMU at level 4, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.038, MEM:1858.1M
[04/06 17:09:33    488s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1858.1M
[04/06 17:09:33    488s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.4
[04/06 17:09:33    488s] OPERPROF: Starting RefinePlace at level 1, MEM:1858.1M
[04/06 17:09:33    488s] *** Starting refinePlace (0:08:08 mem=1858.1M) ***
[04/06 17:09:33    488s] Total net bbox length = 8.630e+05 (4.507e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:33    488s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:33    488s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1858.1M
[04/06 17:09:33    488s] Starting refinePlace ...
[04/06 17:09:33    488s] ** Cut row section cpu time 0:00:00.0.
[04/06 17:09:33    488s]    Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:09:33    488s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1858.1MB) @(0:08:08 - 0:08:09).
[04/06 17:09:33    488s] Move report: preRPlace moves 645 insts, mean move: 0.33 um, max move: 2.35 um
[04/06 17:09:33    488s] 	Max move on inst (U44478): (240.35, 84.28) --> (241.30, 82.88)
[04/06 17:09:33    488s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[04/06 17:09:33    488s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:09:33    488s] 
[04/06 17:09:33    488s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:09:33    488s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:33    488s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1858.1MB) @(0:08:09 - 0:08:09).
[04/06 17:09:33    488s] Move report: Detail placement moves 645 insts, mean move: 0.33 um, max move: 2.35 um
[04/06 17:09:33    488s] 	Max move on inst (U44478): (240.35, 84.28) --> (241.30, 82.88)
[04/06 17:09:33    488s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1858.1MB
[04/06 17:09:33    488s] Statistics of distance of Instance movement in refine placement:
[04/06 17:09:33    488s]   maximum (X+Y) =         2.35 um
[04/06 17:09:33    488s]   inst (U44478) with max move: (240.35, 84.28) -> (241.3, 82.88)
[04/06 17:09:33    488s]   mean    (X+Y) =         0.33 um
[04/06 17:09:33    488s] Summary Report:
[04/06 17:09:33    488s] Instances move: 645 (out of 35447 movable)
[04/06 17:09:33    488s] Instances flipped: 0
[04/06 17:09:33    488s] Mean displacement: 0.33 um
[04/06 17:09:33    488s] Max displacement: 2.35 um (Instance: U44478) (240.35, 84.28) -> (241.3, 82.88)
[04/06 17:09:33    488s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[04/06 17:09:33    488s] Total instances moved : 645
[04/06 17:09:33    488s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.660, REAL:0.658, MEM:1858.1M
[04/06 17:09:33    488s] Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:33    488s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1858.1MB
[04/06 17:09:33    488s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1858.1MB) @(0:08:08 - 0:08:09).
[04/06 17:09:33    488s] *** Finished refinePlace (0:08:09 mem=1858.1M) ***
[04/06 17:09:33    488s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.4
[04/06 17:09:33    488s] OPERPROF: Finished RefinePlace at level 1, CPU:0.700, REAL:0.702, MEM:1858.1M
[04/06 17:09:33    489s] *** maximum move = 2.35 um ***
[04/06 17:09:33    489s] *** Finished re-routing un-routed nets (1858.1M) ***
[04/06 17:09:33    489s] OPERPROF: Starting DPlace-Init at level 1, MEM:1858.1M
[04/06 17:09:33    489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF:     Starting CMU at level 3, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1858.1M
[04/06 17:09:34    489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1858.1M
[04/06 17:09:34    489s] 
[04/06 17:09:34    489s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=1858.1M) ***
[04/06 17:09:34    489s] TotalInstCnt at PhyDesignMc Destruction: 35,447
[04/06 17:09:34    489s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.6
[04/06 17:09:34    489s] *** DrvOpt [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), totSession cpu/real = 0:08:09.4/1:15:57.0 (0.1), mem = 1839.0M
[04/06 17:09:34    489s] 
[04/06 17:09:34    489s] =============================================================================================
[04/06 17:09:34    489s]  Step TAT Report for DrvOpt #3
[04/06 17:09:34    489s] =============================================================================================
[04/06 17:09:34    489s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:09:34    489s] ---------------------------------------------------------------------------------------------
[04/06 17:09:34    489s] [ RefinePlace            ]      1   0:00:01.2  (  10.4 % )     0:00:01.2 /  0:00:01.2    1.0
[04/06 17:09:34    489s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:34    489s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:34    489s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:34    489s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    1.2
[04/06 17:09:34    489s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:09:34    489s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:34    489s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:06.5    1.0
[04/06 17:09:34    489s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:34    489s] [ OptEval                ]      4   0:00:04.0  (  35.7 % )     0:00:04.0 /  0:00:04.0    1.0
[04/06 17:09:34    489s] [ OptCommit              ]      4   0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:09:34    489s] [ IncrTimingUpdate       ]      3   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/06 17:09:34    489s] [ PostCommitDelayCalc    ]      4   0:00:01.7  (  14.9 % )     0:00:01.7 /  0:00:01.7    1.0
[04/06 17:09:34    489s] [ DrvFindVioNets         ]      4   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:34    489s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:34    489s] [ MISC                   ]          0:00:02.6  (  23.1 % )     0:00:02.6 /  0:00:02.6    1.0
[04/06 17:09:34    489s] ---------------------------------------------------------------------------------------------
[04/06 17:09:34    489s]  DrvOpt #3 TOTAL                    0:00:11.2  ( 100.0 % )     0:00:11.2 /  0:00:11.2    1.0
[04/06 17:09:34    489s] ---------------------------------------------------------------------------------------------
[04/06 17:09:34    489s] 
[04/06 17:09:34    489s] End: GigaOpt DRV Optimization
[04/06 17:09:34    489s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/06 17:09:34    489s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1753.0M
[04/06 17:09:34    489s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1753.0M
[04/06 17:09:34    489s] 
------------------------------------------------------------
     Summary (cpu=0.19min real=0.18min mem=1753.0M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.042  | -0.042  |  3.537  |
|           TNS (ns):| -1.568  | -1.568  |  0.000  |
|    Violating Paths:|   108   |   108   |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.180%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1414.0M, totSessionCpu=0:08:10 **
[04/06 17:09:34    489s] *** Timing NOT met, worst failing slack is -0.042
[04/06 17:09:34    489s] *** Check timing (0:00:00.0)
[04/06 17:09:34    489s] Deleting Lib Analyzer.
[04/06 17:09:34    489s] Begin: GigaOpt Optimization in WNS mode
[04/06 17:09:34    489s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/06 17:09:34    489s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:09:34    489s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:09.9/1:15:57.5 (0.1), mem = 1753.0M
[04/06 17:09:34    489s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.7
[04/06 17:09:34    489s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:09:34    489s] ### Creating PhyDesignMc. totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:34    489s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:09:34    489s] OPERPROF: Starting DPlace-Init at level 1, MEM:1753.0M
[04/06 17:09:34    489s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:09:34    489s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1753.0M
[04/06 17:09:34    489s] OPERPROF:     Starting CMU at level 3, MEM:1753.0M
[04/06 17:09:34    489s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1753.0M
[04/06 17:09:34    489s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.009, MEM:1753.0M
[04/06 17:09:34    489s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1753.0MB).
[04/06 17:09:34    489s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:1753.0M
[04/06 17:09:34    490s] TotalInstCnt at PhyDesignMc Initialization: 35,447
[04/06 17:09:34    490s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:34    490s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:09:34    490s] 
[04/06 17:09:34    490s] Creating Lib Analyzer ...
[04/06 17:09:34    490s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:09:34    490s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:09:34    490s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:09:34    490s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:09:34    490s] 
[04/06 17:09:34    490s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:09:35    490s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:35    490s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:35    490s] Creating Lib Analyzer, finished. 
[04/06 17:09:35    490s] 
[04/06 17:09:35    490s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/06 17:09:35    490s] ### Creating LA Mngr. totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:35    490s] ### Creating LA Mngr, finished. totSessionCpu=0:08:10 mem=1753.0M
[04/06 17:09:37    492s] *info: 1 clock net excluded
[04/06 17:09:37    492s] *info: 2 special nets excluded.
[04/06 17:09:37    492s] *info: 2 no-driver nets excluded.
[04/06 17:09:37    492s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3141.1
[04/06 17:09:38    493s] PathGroup :  reg2reg  TargetSlack : 0.0084 
[04/06 17:09:39    494s] ** GigaOpt Optimizer WNS Slack -0.042 TNS Slack -1.569 Density 70.18
[04/06 17:09:39    494s] Optimizer WNS Pass 0
[04/06 17:09:39    494s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS -0.042 TNS -1.569; HEPG WNS -0.042 TNS -1.569; all paths WNS -0.042 TNS -1.569
[04/06 17:09:39    494s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1772.1M
[04/06 17:09:39    494s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1772.1M
[04/06 17:09:39    494s] Active Path Group: reg2reg  
[04/06 17:09:39    494s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:09:39    494s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[04/06 17:09:39    494s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:09:39    494s] |  -0.042|   -0.042|  -1.569|   -1.569|    70.18%|   0:00:00.0| 1772.1M|     worst|  reg2reg| acc_reg_reg[442]/D  |
[04/06 17:09:39    495s] |   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1833.9M|     worst|  reg2reg| acc_reg_reg[442]/D  |
[04/06 17:09:39    495s] |   0.012|    0.012|   0.000|    0.000|    70.18%|   0:00:00.0| 1833.9M|     worst|  reg2reg| acc_reg_reg[442]/D  |
[04/06 17:09:39    495s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:09:39    495s] 
[04/06 17:09:39    495s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=1833.9M) ***
[04/06 17:09:39    495s] 
[04/06 17:09:39    495s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1833.9M) ***
[04/06 17:09:39    495s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.537 TNS 0.000; reg2reg* WNS 0.012 TNS 0.000; HEPG WNS 0.012 TNS 0.000; all paths WNS 0.012 TNS 0.000
[04/06 17:09:39    495s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
[04/06 17:09:39    495s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3141.1
[04/06 17:09:39    495s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:       Starting CMU at level 4, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1833.9M
[04/06 17:09:39    495s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1833.9M
[04/06 17:09:39    495s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.5
[04/06 17:09:39    495s] OPERPROF: Starting RefinePlace at level 1, MEM:1833.9M
[04/06 17:09:39    495s] *** Starting refinePlace (0:08:15 mem=1833.9M) ***
[04/06 17:09:39    495s] Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:40    495s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:40    495s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:1833.9M
[04/06 17:09:40    495s] default core: bins with density > 0.750 = 37.43 % ( 198 / 529 )
[04/06 17:09:40    495s] Density distribution unevenness ratio = 5.626%
[04/06 17:09:40    495s] RPlace IncrNP Skipped
[04/06 17:09:40    495s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1833.9MB) @(0:08:15 - 0:08:15).
[04/06 17:09:40    495s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.013, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1833.9M
[04/06 17:09:40    495s] Starting refinePlace ...
[04/06 17:09:40    495s]   Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:09:40    495s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1833.9MB) @(0:08:15 - 0:08:15).
[04/06 17:09:40    495s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:40    495s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:09:40    495s] 
[04/06 17:09:40    495s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:09:40    495s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:40    495s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1833.9MB) @(0:08:15 - 0:08:16).
[04/06 17:09:40    495s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:40    495s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1833.9MB
[04/06 17:09:40    495s] Statistics of distance of Instance movement in refine placement:
[04/06 17:09:40    495s]   maximum (X+Y) =         0.00 um
[04/06 17:09:40    495s]   mean    (X+Y) =         0.00 um
[04/06 17:09:40    495s] Summary Report:
[04/06 17:09:40    495s] Instances move: 0 (out of 35447 movable)
[04/06 17:09:40    495s] Instances flipped: 0
[04/06 17:09:40    495s] Mean displacement: 0.00 um
[04/06 17:09:40    495s] Max displacement: 0.00 um 
[04/06 17:09:40    495s] Total instances moved : 0
[04/06 17:09:40    495s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.358, MEM:1833.9M
[04/06 17:09:40    495s] Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:40    495s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1833.9MB
[04/06 17:09:40    495s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1833.9MB) @(0:08:15 - 0:08:16).
[04/06 17:09:40    495s] *** Finished refinePlace (0:08:16 mem=1833.9M) ***
[04/06 17:09:40    495s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.5
[04/06 17:09:40    495s] OPERPROF: Finished RefinePlace at level 1, CPU:0.410, REAL:0.414, MEM:1833.9M
[04/06 17:09:40    495s] *** maximum move = 0.00 um ***
[04/06 17:09:40    495s] *** Finished re-routing un-routed nets (1833.9M) ***
[04/06 17:09:40    495s] OPERPROF: Starting DPlace-Init at level 1, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:     Starting CMU at level 3, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1833.9M
[04/06 17:09:40    495s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:1833.9M
[04/06 17:09:40    495s] 
[04/06 17:09:40    495s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1833.9M) ***
[04/06 17:09:40    495s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3141.1
[04/06 17:09:40    496s] ** GigaOpt Optimizer WNS Slack 0.012 TNS Slack 0.000 Density 70.18
[04/06 17:09:40    496s] Bottom Preferred Layer:
[04/06 17:09:40    496s] +---------------+------------+----------+
[04/06 17:09:40    496s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:09:40    496s] +---------------+------------+----------+
[04/06 17:09:40    496s] | metal4 (z=4)  |         72 | default  |
[04/06 17:09:40    496s] +---------------+------------+----------+
[04/06 17:09:40    496s] Via Pillar Rule:
[04/06 17:09:40    496s]     None
[04/06 17:09:40    496s] 
[04/06 17:09:40    496s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1833.9M) ***
[04/06 17:09:40    496s] 
[04/06 17:09:40    496s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3141.1
[04/06 17:09:40    496s] TotalInstCnt at PhyDesignMc Destruction: 35,447
[04/06 17:09:40    496s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.7
[04/06 17:09:40    496s] *** SetupOpt [finish] : cpu/real = 0:00:06.3/0:00:06.3 (1.0), totSession cpu/real = 0:08:16.2/1:16:03.8 (0.1), mem = 1814.8M
[04/06 17:09:40    496s] 
[04/06 17:09:40    496s] =============================================================================================
[04/06 17:09:40    496s]  Step TAT Report for WnsOpt #1
[04/06 17:09:40    496s] =============================================================================================
[04/06 17:09:40    496s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:09:40    496s] ---------------------------------------------------------------------------------------------
[04/06 17:09:40    496s] [ RefinePlace            ]      1   0:00:00.9  (  14.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:09:40    496s] [ SlackTraversorInit     ]      2   0:00:00.7  (  11.9 % )     0:00:00.7 /  0:00:00.8    1.0
[04/06 17:09:40    496s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:41    496s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:41    496s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.0
[04/06 17:09:41    496s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ TransformInit          ]      1   0:00:02.4  (  38.8 % )     0:00:02.4 /  0:00:02.5    1.0
[04/06 17:09:41    496s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:09:41    496s] [ OptGetWeight           ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:41    496s] [ OptEval                ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:41    496s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:41    496s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[04/06 17:09:41    496s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:41    496s] [ MISC                   ]          0:00:01.3  (  19.8 % )     0:00:01.3 /  0:00:01.2    1.0
[04/06 17:09:41    496s] ---------------------------------------------------------------------------------------------
[04/06 17:09:41    496s]  WnsOpt #1 TOTAL                    0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[04/06 17:09:41    496s] ---------------------------------------------------------------------------------------------
[04/06 17:09:41    496s] 
[04/06 17:09:41    496s] End: GigaOpt Optimization in WNS mode
[04/06 17:09:41    496s] *** Timing Is met
[04/06 17:09:41    496s] *** Check timing (0:00:00.0)
[04/06 17:09:41    496s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/06 17:09:41    496s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:09:41    496s] ### Creating LA Mngr. totSessionCpu=0:08:16 mem=1751.8M
[04/06 17:09:41    496s] ### Creating LA Mngr, finished. totSessionCpu=0:08:16 mem=1751.8M
[04/06 17:09:41    496s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:09:41    496s] ### Creating PhyDesignMc. totSessionCpu=0:08:16 mem=1770.9M
[04/06 17:09:41    496s] OPERPROF: Starting DPlace-Init at level 1, MEM:1770.9M
[04/06 17:09:41    496s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:09:41    496s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1770.9M
[04/06 17:09:41    496s] OPERPROF:     Starting CMU at level 3, MEM:1770.9M
[04/06 17:09:41    496s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1770.9M
[04/06 17:09:41    496s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:1770.9M
[04/06 17:09:41    496s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1770.9MB).
[04/06 17:09:41    496s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1770.9M
[04/06 17:09:41    496s] TotalInstCnt at PhyDesignMc Initialization: 35,447
[04/06 17:09:41    496s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:17 mem=1770.9M
[04/06 17:09:41    496s] Begin: Area Reclaim Optimization
[04/06 17:09:41    496s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:16.6/1:16:04.1 (0.1), mem = 1770.9M
[04/06 17:09:41    496s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.8
[04/06 17:09:41    496s] 
[04/06 17:09:41    496s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:09:41    496s] ### Creating LA Mngr. totSessionCpu=0:08:17 mem=1770.9M
[04/06 17:09:41    496s] ### Creating LA Mngr, finished. totSessionCpu=0:08:17 mem=1770.9M
[04/06 17:09:41    497s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1770.9M
[04/06 17:09:41    497s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1770.9M
[04/06 17:09:42    497s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.18
[04/06 17:09:42    497s] +----------+---------+--------+--------+------------+--------+
[04/06 17:09:42    497s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/06 17:09:42    497s] +----------+---------+--------+--------+------------+--------+
[04/06 17:09:42    497s] |    70.18%|        -|   0.000|   0.000|   0:00:00.0| 1770.9M|
[04/06 17:09:42    497s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[04/06 17:09:43    498s] |    70.18%|       46|   0.000|   0.000|   0:00:01.0| 1813.6M|
[04/06 17:09:43    498s] |    70.16%|       14|   0.000|   0.000|   0:00:00.0| 1814.7M|
[04/06 17:09:45    500s] |    70.15%|       29|   0.000|   0.000|   0:00:02.0| 1814.7M|
[04/06 17:09:45    500s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1814.7M|
[04/06 17:09:45    500s] #optDebug: <stH: 1.4000 MiSeL: 29.1350>
[04/06 17:09:45    500s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1814.7M|
[04/06 17:09:45    500s] +----------+---------+--------+--------+------------+--------+
[04/06 17:09:45    500s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
[04/06 17:09:45    500s] 
[04/06 17:09:45    500s] ** Summary: Restruct = 0 Buffer Deletion = 17 Declone = 7 Resize = 28 **
[04/06 17:09:45    500s] --------------------------------------------------------------
[04/06 17:09:45    500s] |                                   | Total     | Sequential |
[04/06 17:09:45    500s] --------------------------------------------------------------
[04/06 17:09:45    500s] | Num insts resized                 |      28  |       0    |
[04/06 17:09:45    500s] | Num insts undone                  |       1  |       0    |
[04/06 17:09:45    500s] | Num insts Downsized               |      28  |       0    |
[04/06 17:09:45    500s] | Num insts Samesized               |       0  |       0    |
[04/06 17:09:45    500s] | Num insts Upsized                 |       0  |       0    |
[04/06 17:09:45    500s] | Num multiple commits+uncommits    |       0  |       -    |
[04/06 17:09:45    500s] --------------------------------------------------------------
[04/06 17:09:45    500s] Bottom Preferred Layer:
[04/06 17:09:45    500s] +---------------+------------+----------+
[04/06 17:09:45    500s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:09:45    500s] +---------------+------------+----------+
[04/06 17:09:45    500s] | metal4 (z=4)  |         26 | default  |
[04/06 17:09:45    500s] +---------------+------------+----------+
[04/06 17:09:45    500s] Via Pillar Rule:
[04/06 17:09:45    500s]     None
[04/06 17:09:45    500s] End: Core Area Reclaim Optimization (cpu = 0:00:03.9) (real = 0:00:04.0) **
[04/06 17:09:45    500s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:       Starting CMU at level 4, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.038, MEM:1814.7M
[04/06 17:09:45    500s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.038, MEM:1814.7M
[04/06 17:09:45    500s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.6
[04/06 17:09:45    500s] OPERPROF: Starting RefinePlace at level 1, MEM:1814.7M
[04/06 17:09:45    500s] *** Starting refinePlace (0:08:21 mem=1814.7M) ***
[04/06 17:09:45    500s] Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:45    500s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:45    500s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1814.7M
[04/06 17:09:45    500s] Starting refinePlace ...
[04/06 17:09:45    500s] 
[04/06 17:09:45    500s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:09:45    500s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:45    500s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1814.7MB) @(0:08:21 - 0:08:21).
[04/06 17:09:45    500s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:45    500s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1814.7MB
[04/06 17:09:45    500s] Statistics of distance of Instance movement in refine placement:
[04/06 17:09:45    500s]   maximum (X+Y) =         0.00 um
[04/06 17:09:45    500s]   mean    (X+Y) =         0.00 um
[04/06 17:09:45    500s] Summary Report:
[04/06 17:09:45    500s] Instances move: 0 (out of 35423 movable)
[04/06 17:09:45    500s] Instances flipped: 0
[04/06 17:09:45    500s] Mean displacement: 0.00 um
[04/06 17:09:45    500s] Max displacement: 0.00 um 
[04/06 17:09:45    500s] Total instances moved : 0
[04/06 17:09:45    500s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.298, MEM:1814.7M
[04/06 17:09:45    500s] Total net bbox length = 8.631e+05 (4.508e+05 4.123e+05) (ext = 2.521e+05)
[04/06 17:09:45    500s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1814.7MB
[04/06 17:09:45    500s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1814.7MB) @(0:08:21 - 0:08:21).
[04/06 17:09:45    500s] *** Finished refinePlace (0:08:21 mem=1814.7M) ***
[04/06 17:09:45    500s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.6
[04/06 17:09:45    500s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.343, MEM:1814.7M
[04/06 17:09:45    501s] *** maximum move = 0.00 um ***
[04/06 17:09:45    501s] *** Finished re-routing un-routed nets (1814.7M) ***
[04/06 17:09:45    501s] OPERPROF: Starting DPlace-Init at level 1, MEM:1814.7M
[04/06 17:09:45    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF:     Starting CMU at level 3, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1814.7M
[04/06 17:09:46    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1814.7M
[04/06 17:09:46    501s] 
[04/06 17:09:46    501s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1814.7M) ***
[04/06 17:09:46    501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.8
[04/06 17:09:46    501s] *** AreaOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:08:21.3/1:16:08.9 (0.1), mem = 1814.7M
[04/06 17:09:46    501s] 
[04/06 17:09:46    501s] =============================================================================================
[04/06 17:09:46    501s]  Step TAT Report for AreaOpt #2
[04/06 17:09:46    501s] =============================================================================================
[04/06 17:09:46    501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:09:46    501s] ---------------------------------------------------------------------------------------------
[04/06 17:09:46    501s] [ RefinePlace            ]      1   0:00:00.8  (  17.1 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:09:46    501s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:46    501s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:46    501s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:09:46    501s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:46    501s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.8 % )     0:00:02.9 /  0:00:02.9    1.0
[04/06 17:09:46    501s] [ OptGetWeight           ]    207   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:46    501s] [ OptEval                ]    207   0:00:01.0  (  20.2 % )     0:00:01.0 /  0:00:01.0    1.0
[04/06 17:09:46    501s] [ OptCommit              ]    207   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/06 17:09:46    501s] [ IncrTimingUpdate       ]     28   0:00:01.2  (  24.2 % )     0:00:01.2 /  0:00:01.1    1.0
[04/06 17:09:46    501s] [ PostCommitDelayCalc    ]    209   0:00:00.7  (  14.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/06 17:09:46    501s] [ MISC                   ]          0:00:00.8  (  16.5 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:09:46    501s] ---------------------------------------------------------------------------------------------
[04/06 17:09:46    501s]  AreaOpt #2 TOTAL                   0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.8    1.0
[04/06 17:09:46    501s] ---------------------------------------------------------------------------------------------
[04/06 17:09:46    501s] 
[04/06 17:09:46    501s] TotalInstCnt at PhyDesignMc Destruction: 35,423
[04/06 17:09:46    501s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1753.63M, totSessionCpu=0:08:21).
[04/06 17:09:46    501s] **INFO: Flow update: Design timing is met.
[04/06 17:09:46    501s] Begin: GigaOpt postEco DRV Optimization
[04/06 17:09:46    501s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[04/06 17:09:46    501s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:09:46    501s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:21.6/1:16:09.2 (0.1), mem = 1753.6M
[04/06 17:09:46    501s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.9
[04/06 17:09:46    501s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:09:46    501s] ### Creating PhyDesignMc. totSessionCpu=0:08:22 mem=1753.6M
[04/06 17:09:46    501s] OPERPROF: Starting DPlace-Init at level 1, MEM:1753.6M
[04/06 17:09:46    501s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:09:46    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1753.6M
[04/06 17:09:46    501s] OPERPROF:     Starting CMU at level 3, MEM:1753.6M
[04/06 17:09:46    501s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1753.6M
[04/06 17:09:46    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1753.6M
[04/06 17:09:46    501s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1753.6MB).
[04/06 17:09:46    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1753.6M
[04/06 17:09:46    501s] TotalInstCnt at PhyDesignMc Initialization: 35,423
[04/06 17:09:46    501s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:22 mem=1753.6M
[04/06 17:09:46    501s] 
[04/06 17:09:46    501s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:09:46    501s] ### Creating LA Mngr. totSessionCpu=0:08:22 mem=1753.6M
[04/06 17:09:46    501s] ### Creating LA Mngr, finished. totSessionCpu=0:08:22 mem=1753.6M
[04/06 17:09:48    503s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1772.7M
[04/06 17:09:48    503s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1772.7M
[04/06 17:09:48    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:48    503s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/06 17:09:48    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:48    503s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/06 17:09:48    503s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:48    503s] Info: violation cost 25.261871 (cap = 0.000000, tran = 7.261871, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:48    503s] |     6|   131|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15|          |         |
[04/06 17:09:48    503s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:48    503s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       5|       0|       5|  70.15| 0:00:00.0|  1855.0M|
[04/06 17:09:48    504s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:09:48    504s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.15| 0:00:00.0|  1855.0M|
[04/06 17:09:48    504s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] ###############################################################################
[04/06 17:09:48    504s] #
[04/06 17:09:48    504s] #  Large fanout net report:  
[04/06 17:09:48    504s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:09:48    504s] #     - current density: 70.15
[04/06 17:09:48    504s] #
[04/06 17:09:48    504s] #  List of high fanout nets:
[04/06 17:09:48    504s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:09:48    504s] #        Net(2):  en: (fanouts = 768)
[04/06 17:09:48    504s] #
[04/06 17:09:48    504s] ###############################################################################
[04/06 17:09:48    504s] Bottom Preferred Layer:
[04/06 17:09:48    504s] +---------------+------------+----------+
[04/06 17:09:48    504s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:09:48    504s] +---------------+------------+----------+
[04/06 17:09:48    504s] | metal4 (z=4)  |         27 | default  |
[04/06 17:09:48    504s] +---------------+------------+----------+
[04/06 17:09:48    504s] Via Pillar Rule:
[04/06 17:09:48    504s]     None
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] =======================================================================
[04/06 17:09:48    504s]                 Reasons for remaining drv violations
[04/06 17:09:48    504s] =======================================================================
[04/06 17:09:48    504s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] MultiBuffering failure reasons
[04/06 17:09:48    504s] ------------------------------------------------
[04/06 17:09:48    504s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1855.0M) ***
[04/06 17:09:48    504s] 
[04/06 17:09:48    504s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:       Starting CMU at level 4, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.038, MEM:1855.0M
[04/06 17:09:48    504s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.038, MEM:1855.0M
[04/06 17:09:48    504s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.7
[04/06 17:09:48    504s] OPERPROF: Starting RefinePlace at level 1, MEM:1855.0M
[04/06 17:09:48    504s] *** Starting refinePlace (0:08:24 mem=1855.0M) ***
[04/06 17:09:48    504s] Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
[04/06 17:09:48    504s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:09:48    504s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1855.0M
[04/06 17:09:48    504s] Starting refinePlace ...
[04/06 17:09:49    504s] 
[04/06 17:09:49    504s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:09:49    504s] Move report: legalization moves 5 insts, mean move: 1.65 um, max move: 2.80 um
[04/06 17:09:49    504s] 	Max move on inst (FE_OFC1207_FE_OFN148_A_reg_57): (63.08, 253.68) --> (63.08, 256.48)
[04/06 17:09:49    504s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1855.0MB) @(0:08:24 - 0:08:24).
[04/06 17:09:49    504s] Move report: Detail placement moves 5 insts, mean move: 1.65 um, max move: 2.80 um
[04/06 17:09:49    504s] 	Max move on inst (FE_OFC1207_FE_OFN148_A_reg_57): (63.08, 253.68) --> (63.08, 256.48)
[04/06 17:09:49    504s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1855.0MB
[04/06 17:09:49    504s] Statistics of distance of Instance movement in refine placement:
[04/06 17:09:49    504s]   maximum (X+Y) =         2.80 um
[04/06 17:09:49    504s]   inst (FE_OFC1207_FE_OFN148_A_reg_57) with max move: (63.08, 253.68) -> (63.08, 256.48)
[04/06 17:09:49    504s]   mean    (X+Y) =         1.65 um
[04/06 17:09:49    504s] Summary Report:
[04/06 17:09:49    504s] Instances move: 5 (out of 35428 movable)
[04/06 17:09:49    504s] Instances flipped: 0
[04/06 17:09:49    504s] Mean displacement: 1.65 um
[04/06 17:09:49    504s] Max displacement: 2.80 um (Instance: FE_OFC1207_FE_OFN148_A_reg_57) (63.08, 253.68) -> (63.08, 256.48)
[04/06 17:09:49    504s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X1
[04/06 17:09:49    504s] Total instances moved : 5
[04/06 17:09:49    504s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.300, REAL:0.299, MEM:1855.0M
[04/06 17:09:49    504s] Total net bbox length = 8.636e+05 (4.509e+05 4.127e+05) (ext = 2.521e+05)
[04/06 17:09:49    504s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1855.0MB
[04/06 17:09:49    504s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1855.0MB) @(0:08:24 - 0:08:24).
[04/06 17:09:49    504s] *** Finished refinePlace (0:08:25 mem=1855.0M) ***
[04/06 17:09:49    504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.7
[04/06 17:09:49    504s] OPERPROF: Finished RefinePlace at level 1, CPU:0.350, REAL:0.345, MEM:1855.0M
[04/06 17:09:49    504s] *** maximum move = 2.80 um ***
[04/06 17:09:49    504s] *** Finished re-routing un-routed nets (1855.0M) ***
[04/06 17:09:49    504s] OPERPROF: Starting DPlace-Init at level 1, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:     Starting CMU at level 3, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.019, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1855.0M
[04/06 17:09:49    504s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1855.0M
[04/06 17:09:49    504s] 
[04/06 17:09:49    504s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1855.0M) ***
[04/06 17:09:49    504s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:09:49    504s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.9
[04/06 17:09:49    504s] *** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:08:24.9/1:16:12.5 (0.1), mem = 1836.0M
[04/06 17:09:49    504s] 
[04/06 17:09:49    504s] =============================================================================================
[04/06 17:09:49    504s]  Step TAT Report for DrvOpt #4
[04/06 17:09:49    504s] =============================================================================================
[04/06 17:09:49    504s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:09:49    504s] ---------------------------------------------------------------------------------------------
[04/06 17:09:49    504s] [ RefinePlace            ]      1   0:00:00.8  (  24.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:09:49    504s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:49    504s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:49    504s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:09:49    504s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:09:49    504s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:49    504s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:09:49    504s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:09:49    504s] [ OptEval                ]      2   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.2    1.0
[04/06 17:09:49    504s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[04/06 17:09:49    504s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[04/06 17:09:49    504s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:49    504s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:09:49    504s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:09:49    504s] [ MISC                   ]          0:00:01.6  (  48.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/06 17:09:49    504s] ---------------------------------------------------------------------------------------------
[04/06 17:09:49    504s]  DrvOpt #4 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:09:49    504s] ---------------------------------------------------------------------------------------------
[04/06 17:09:49    504s] 
[04/06 17:09:49    504s] End: GigaOpt postEco DRV Optimization
[04/06 17:09:49    505s] 
[04/06 17:09:49    505s] Active setup views:
[04/06 17:09:49    505s]  worst
[04/06 17:09:49    505s]   Dominating endpoints: 0
[04/06 17:09:49    505s]   Dominating TNS: -0.000
[04/06 17:09:49    505s] 
[04/06 17:09:50    505s] Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
[04/06 17:09:50    505s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:09:50    505s] RC Extraction called in multi-corner(1) mode.
[04/06 17:09:50    505s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:09:50    505s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:09:50    505s] RCMode: PreRoute
[04/06 17:09:50    505s]       RC Corner Indexes            0   
[04/06 17:09:50    505s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:09:50    505s] Resistance Scaling Factor    : 1.00000 
[04/06 17:09:50    505s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:09:50    505s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:09:50    505s] Shrink Factor                : 1.00000
[04/06 17:09:50    505s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:09:50    505s] RC Grid backup saved.
[04/06 17:09:50    505s] LayerId::1 widthSet size::1
[04/06 17:09:50    505s] LayerId::2 widthSet size::1
[04/06 17:09:50    505s] LayerId::3 widthSet size::1
[04/06 17:09:50    505s] LayerId::4 widthSet size::1
[04/06 17:09:50    505s] LayerId::5 widthSet size::1
[04/06 17:09:50    505s] LayerId::6 widthSet size::1
[04/06 17:09:50    505s] LayerId::7 widthSet size::1
[04/06 17:09:50    505s] LayerId::8 widthSet size::1
[04/06 17:09:50    505s] LayerId::9 widthSet size::1
[04/06 17:09:50    505s] LayerId::10 widthSet size::1
[04/06 17:09:50    505s] Skipped RC grid update for preRoute extraction.
[04/06 17:09:50    505s] Initializing multi-corner resistance tables ...
[04/06 17:09:50    505s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:09:50    505s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.369159 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.890100 ; wcR: 0.535700 ; newSi: 0.098100 ; pMod: 80 ; 
[04/06 17:09:50    505s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1821.234M)
[04/06 17:09:50    505s] Skewing Data Summary (End_of_FINAL)
[04/06 17:09:50    506s] --------------------------------------------------
[04/06 17:09:50    506s]  Total skewed count:0
[04/06 17:09:50    506s] --------------------------------------------------
[04/06 17:09:50    506s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] (I)       Started Loading and Dumping File ( Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] (I)       Reading DB...
[04/06 17:09:50    506s] (I)       Read data from FE... (mem=1821.2M)
[04/06 17:09:50    506s] (I)       Read nodes and places... (mem=1821.2M)
[04/06 17:09:50    506s] (I)       Done Read nodes and places (cpu=0.020s, mem=1821.2M)
[04/06 17:09:50    506s] (I)       Read nets... (mem=1821.2M)
[04/06 17:09:50    506s] (I)       Done Read nets (cpu=0.050s, mem=1821.2M)
[04/06 17:09:50    506s] (I)       Done Read data from FE (cpu=0.070s, mem=1821.2M)
[04/06 17:09:50    506s] (I)       before initializing RouteDB syMemory usage = 1821.2 MB
[04/06 17:09:50    506s] (I)       == Non-default Options ==
[04/06 17:09:50    506s] (I)       Build term to term wires                           : false
[04/06 17:09:50    506s] (I)       Maximum routing layer                              : 10
[04/06 17:09:50    506s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:09:50    506s] (I)       Use row-based GCell size
[04/06 17:09:50    506s] (I)       GCell unit size  : 2800
[04/06 17:09:50    506s] (I)       GCell multiplier : 1
[04/06 17:09:50    506s] (I)       build grid graph
[04/06 17:09:50    506s] (I)       build grid graph start
[04/06 17:09:50    506s] [NR-eGR] Track table information for default rule: 
[04/06 17:09:50    506s] [NR-eGR] metal1 has no routable track
[04/06 17:09:50    506s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:09:50    506s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:09:50    506s] (I)       build grid graph end
[04/06 17:09:50    506s] (I)       ===========================================================================
[04/06 17:09:50    506s] (I)       == Report All Rule Vias ==
[04/06 17:09:50    506s] (I)       ===========================================================================
[04/06 17:09:50    506s] (I)        Via Rule : (Default)
[04/06 17:09:50    506s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:09:50    506s] (I)       ---------------------------------------------------------------------------
[04/06 17:09:50    506s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:09:50    506s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:09:50    506s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:09:50    506s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:09:50    506s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:09:50    506s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:09:50    506s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:09:50    506s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:09:50    506s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:09:50    506s] (I)       ===========================================================================
[04/06 17:09:50    506s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] (I)       Num PG vias on layer 2 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 3 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 4 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 5 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 6 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 7 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 8 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 9 : 0
[04/06 17:09:50    506s] (I)       Num PG vias on layer 10 : 0
[04/06 17:09:50    506s] [NR-eGR] Read 7944 PG shapes
[04/06 17:09:50    506s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:09:50    506s] [NR-eGR] #Instance Blockages : 0
[04/06 17:09:50    506s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:09:50    506s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:09:50    506s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:09:50    506s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:09:50    506s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:09:50    506s] (I)       readDataFromPlaceDB
[04/06 17:09:50    506s] (I)       Read net information..
[04/06 17:09:50    506s] [NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[04/06 17:09:50    506s] (I)       Read testcase time = 0.010 seconds
[04/06 17:09:50    506s] 
[04/06 17:09:50    506s] (I)       early_global_route_priority property id does not exist.
[04/06 17:09:50    506s] (I)       Start initializing grid graph
[04/06 17:09:50    506s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:09:50    506s] (I)       End initializing grid graph
[04/06 17:09:50    506s] (I)       Model blockages into capacity
[04/06 17:09:50    506s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:09:50    506s] (I)       Started Modeling ( Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:09:50    506s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:09:50    506s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:50    506s] (I)       -- layer congestion ratio --
[04/06 17:09:50    506s] (I)       Layer 1 : 0.100000
[04/06 17:09:50    506s] (I)       Layer 2 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 3 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 4 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 5 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 6 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 7 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 8 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 9 : 0.700000
[04/06 17:09:50    506s] (I)       Layer 10 : 0.700000
[04/06 17:09:50    506s] (I)       ----------------------------
[04/06 17:09:51    506s] (I)       Number of ignored nets = 0
[04/06 17:09:51    506s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:09:51    506s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:09:51    506s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:09:51    506s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:09:51    506s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:09:51    506s] (I)       Before initializing Early Global Route syMemory usage = 1821.2 MB
[04/06 17:09:51    506s] (I)       Ndr track 0 does not exist
[04/06 17:09:51    506s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:09:51    506s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:09:51    506s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:09:51    506s] (I)       Site width          :   380  (dbu)
[04/06 17:09:51    506s] (I)       Row height          :  2800  (dbu)
[04/06 17:09:51    506s] (I)       GCell width         :  2800  (dbu)
[04/06 17:09:51    506s] (I)       GCell height        :  2800  (dbu)
[04/06 17:09:51    506s] (I)       Grid                :   246   244    10
[04/06 17:09:51    506s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:09:51    506s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:09:51    506s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:09:51    506s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:09:51    506s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:09:51    506s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:09:51    506s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:09:51    506s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:09:51    506s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:09:51    506s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:09:51    506s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:09:51    506s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:09:51    506s] (I)       --------------------------------------------------------
[04/06 17:09:51    506s] 
[04/06 17:09:51    506s] [NR-eGR] ============ Routing rule table ============
[04/06 17:09:51    506s] [NR-eGR] Rule id: 0  Nets: 43557 
[04/06 17:09:51    506s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:09:51    506s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:09:51    506s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:09:51    506s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:09:51    506s] [NR-eGR] ========================================
[04/06 17:09:51    506s] [NR-eGR] 
[04/06 17:09:51    506s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:09:51    506s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:09:51    506s] (I)       After initializing Early Global Route syMemory usage = 1821.2 MB
[04/06 17:09:51    506s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Reset routing kernel
[04/06 17:09:51    506s] (I)       Started Global Routing ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       ============= Initialization =============
[04/06 17:09:51    506s] (I)       totalPins=138623  totalGlobalPin=135091 (97.45%)
[04/06 17:09:51    506s] (I)       Started Net group 1 ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Started Net group 1 ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Started Build MST ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Generate topology with single threads
[04/06 17:09:51    506s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:09:51    506s] [NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1a Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1a ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Started Pattern routing ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Usage: 516067 = (252477 H, 263590 V) = (24.30% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:09:51    506s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1b Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1b ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Usage: 516067 = (252477 H, 263590 V) = (24.30% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:09:51    506s] (I)       Overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224938e+05um
[04/06 17:09:51    506s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1c Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1c ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Usage: 516067 = (252477 H, 263590 V) = (24.30% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:09:51    506s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1d Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1d ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Usage: 516067 = (252477 H, 263590 V) = (24.30% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:09:51    506s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1e Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1e ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Started Route legalization ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Usage: 516067 = (252477 H, 263590 V) = (24.30% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:09:51    506s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224938e+05um
[04/06 17:09:51    506s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Started Layer assignment ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Running layer assignment with 1 threads
[04/06 17:09:51    506s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] (I)       ============  Phase 1l Route ============
[04/06 17:09:51    506s] (I)       Started Phase 1l ( Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       
[04/06 17:09:51    506s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:09:51    506s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:09:51    506s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:09:51    506s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/06 17:09:51    506s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:09:51    506s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:51    506s] [NR-eGR]  metal2  (2)       121( 0.20%)         2( 0.00%)   ( 0.21%) 
[04/06 17:09:51    506s] [NR-eGR]  metal3  (3)        58( 0.10%)         0( 0.00%)   ( 0.10%) 
[04/06 17:09:51    506s] [NR-eGR]  metal4  (4)       228( 0.38%)         1( 0.00%)   ( 0.38%) 
[04/06 17:09:51    506s] [NR-eGR]  metal5  (5)        56( 0.09%)         0( 0.00%)   ( 0.09%) 
[04/06 17:09:51    506s] [NR-eGR]  metal6  (6)        40( 0.07%)         0( 0.00%)   ( 0.07%) 
[04/06 17:09:51    506s] [NR-eGR]  metal7  (7)        10( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/06 17:09:51    506s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:51    506s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:51    506s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:09:51    506s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:09:51    506s] [NR-eGR] Total              513( 0.10%)         3( 0.00%)   ( 0.10%) 
[04/06 17:09:51    506s] [NR-eGR] 
[04/06 17:09:51    506s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:09:51    506s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:09:51    506s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/06 17:09:51    506s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 1821.23 MB )
[04/06 17:09:51    506s] OPERPROF: Starting HotSpotCal at level 1, MEM:1821.2M
[04/06 17:09:51    506s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:51    506s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:09:51    506s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:51    506s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:09:51    506s] [hotspot] +------------+---------------+---------------+
[04/06 17:09:51    506s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:09:51    506s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:09:51    506s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1821.2M
[04/06 17:09:51    506s] Starting delay calculation for Setup views
[04/06 17:09:51    506s] #################################################################################
[04/06 17:09:51    506s] # Design Stage: PreRoute
[04/06 17:09:51    506s] # Design Name: MAC_512
[04/06 17:09:51    506s] # Design Mode: 45nm
[04/06 17:09:51    506s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:09:51    506s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:09:51    506s] # Signoff Settings: SI Off 
[04/06 17:09:51    506s] #################################################################################
[04/06 17:09:52    507s] Calculate delays in BcWc mode...
[04/06 17:09:52    507s] Topological Sorting (REAL = 0:00:00.0, MEM = 1811.2M, InitMEM = 1811.2M)
[04/06 17:09:52    507s] Start delay calculation (fullDC) (1 T). (MEM=1811.23)
[04/06 17:09:52    507s] End AAE Lib Interpolated Model. (MEM=1827.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:09:58    513s] Total number of fetched objects 44581
[04/06 17:09:58    513s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:09:58    513s] End delay calculation. (MEM=1795.96 CPU=0:00:05.3 REAL=0:00:06.0)
[04/06 17:09:58    513s] End delay calculation (fullDC). (MEM=1795.96 CPU=0:00:06.3 REAL=0:00:06.0)
[04/06 17:09:58    513s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1796.0M) ***
[04/06 17:09:58    514s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:07.0 totSessionCpu=0:08:34 mem=1796.0M)
[04/06 17:09:58    514s] Reported timing to dir ./timingReports
[04/06 17:09:58    514s] **optDesign ... cpu = 0:02:27, real = 0:02:27, mem = 1414.6M, totSessionCpu=0:08:34 **
[04/06 17:09:58    514s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1717.0M
[04/06 17:09:58    514s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1717.0M
[04/06 17:10:00    515s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:28, real = 0:02:29, mem = 1415.7M, totSessionCpu=0:08:35 **
[04/06 17:10:00    515s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/06 17:10:00    515s] Type 'man IMPOPT-3195' for more detail.
[04/06 17:10:00    515s] *** Finished optDesign ***
[04/06 17:10:00    515s] 
[04/06 17:10:00    515s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:40 real=  0:02:40)
[04/06 17:10:00    515s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.2)
[04/06 17:10:00    515s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:06.8 real=0:00:06.8)
[04/06 17:10:00    515s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.3 real=0:00:10.3)
[04/06 17:10:00    515s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:50.2 real=0:00:50.2)
[04/06 17:10:00    515s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.4 real=0:00:06.4)
[04/06 17:10:00    515s] Info: pop threads available for lower-level modules during optimization.
[04/06 17:10:00    515s] Deleting Lib Analyzer.
[04/06 17:10:00    515s] clean pInstBBox. size 0
[04/06 17:10:00    515s] All LLGs are deleted
[04/06 17:10:00    515s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1732.2M
[04/06 17:10:00    515s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1732.2M
[04/06 17:10:00    515s] Deleting Cell Server ...
[04/06 17:10:00    515s] #optDebug: fT-D <X 1 0 0 0>
[04/06 17:10:00    515s] VSMManager cleared!
[04/06 17:10:00    515s] **place_opt_design ... cpu = 0:03:26, real = 0:03:26, mem = 1656.2M **
[04/06 17:10:00    515s] *** Finished GigaPlace ***
[04/06 17:10:00    515s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/06 17:10:00    515s] 
[04/06 17:10:00    515s] =============================================================================================
[04/06 17:10:00    515s]  Final TAT Report for place_opt_design
[04/06 17:10:00    515s] =============================================================================================
[04/06 17:10:00    515s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:10:00    515s] ---------------------------------------------------------------------------------------------
[04/06 17:10:00    515s] [ WnsOpt                 ]      1   0:00:05.4  (   2.6 % )     0:00:06.3 /  0:00:06.3    1.0
[04/06 17:10:00    515s] [ GlobalOpt              ]      1   0:00:06.7  (   3.3 % )     0:00:06.7 /  0:00:06.7    1.0
[04/06 17:10:00    515s] [ DrvOpt                 ]      4   0:00:38.2  (  18.6 % )     0:00:40.2 /  0:00:40.2    1.0
[04/06 17:10:00    515s] [ SimplifyNetlist        ]      1   0:00:02.2  (   1.1 % )     0:00:02.2 /  0:00:02.2    1.0
[04/06 17:10:00    515s] [ AreaOpt                ]      2   0:00:08.9  (   4.3 % )     0:00:09.8 /  0:00:09.8    1.0
[04/06 17:10:00    515s] [ ViewPruning            ]      8   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:10:00    515s] [ IncrReplace            ]      1   0:00:50.1  (  24.4 % )     0:00:50.1 /  0:00:50.2    1.0
[04/06 17:10:00    515s] [ RefinePlace            ]      4   0:00:03.7  (   1.8 % )     0:00:03.7 /  0:00:03.7    1.0
[04/06 17:10:00    515s] [ TimingUpdate           ]      5   0:00:01.0  (   0.5 % )     0:00:15.5 /  0:00:15.6    1.0
[04/06 17:10:00    515s] [ FullDelayCalc          ]      2   0:00:14.5  (   7.1 % )     0:00:14.5 /  0:00:14.5    1.0
[04/06 17:10:00    515s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:10.2 /  0:00:09.9    1.0
[04/06 17:10:00    515s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.9
[04/06 17:10:00    515s] [ DrvReport              ]      3   0:00:01.7  (   0.8 % )     0:00:01.7 /  0:00:01.4    0.8
[04/06 17:10:00    515s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[04/06 17:10:00    515s] [ MISC                   ]          0:01:12.4  (  35.2 % )     0:01:12.4 /  0:01:12.5    1.0
[04/06 17:10:00    515s] ---------------------------------------------------------------------------------------------
[04/06 17:10:00    515s]  place_opt_design TOTAL             0:03:25.8  ( 100.0 % )     0:03:25.8 /  0:03:25.7    1.0
[04/06 17:10:00    515s] ---------------------------------------------------------------------------------------------
[04/06 17:10:00    515s] 
[04/06 17:15:18    528s] <CMD> fit
[04/06 17:16:05    531s] Starting snapshot creation...
[04/06 17:16:05    531s] <CMD> getDrawView
[04/06 17:16:05    531s] <CMD> setDrawView fplan
[04/06 17:16:05    531s] <CMD> win
[04/06 17:16:05    531s] <CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.fplan.gif
[04/06 17:16:05    531s] <CMD> getDrawView
[04/06 17:16:05    531s] <CMD> setDrawView amoeba
[04/06 17:16:05    531s] <CMD> win
[04/06 17:16:05    531s] <CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.amoeba.gif
[04/06 17:16:05    531s] <CMD> getDrawView
[04/06 17:16:05    531s] <CMD> setDrawView place
[04/06 17:16:05    531s] <CMD> win
[04/06 17:16:05    531s] <CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place.gif
[04/06 17:16:05    531s] OPERPROF: Starting checkPlace at level 1, MEM:1656.2M
[04/06 17:16:05    531s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1656.2M
[04/06 17:16:05    531s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1656.2M
[04/06 17:16:05    531s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1673.0M
[04/06 17:16:05    531s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1673.0M
[04/06 17:16:05    531s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.021, MEM:1673.0M
[04/06 17:16:05    531s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.023, MEM:1673.0M
[04/06 17:16:05    532s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1673.0M
[04/06 17:16:05    532s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:1673.0M
[04/06 17:16:05    532s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.0M
[04/06 17:16:05    532s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.007, MEM:1673.0M
[04/06 17:16:05    532s] OPERPROF: Finished checkPlace at level 1, CPU:0.340, REAL:0.327, MEM:1673.0M
[04/06 17:16:05    532s] Completed snapshot creation (cpu = 0:0:0, real = 0:0:0, mem = 1672.98M, memory increment = 16.74M)
[04/06 17:16:05    532s] Saving snapshot for fplan view to ss_opt_design_res_rca_MAC512.fplan.gif
[04/06 17:16:05    532s] Saving snapshot for amoeba view to ss_opt_design_res_rca_MAC512.amoeba.gif
[04/06 17:16:05    532s] Saving snapshot for place view to ss_opt_design_res_rca_MAC512.place.gif
[04/06 17:16:41    534s] <CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place
[04/06 17:20:08    547s] <CMD> dumpToGIF Snapshot/ss_opt_design_res_rca_MAC512.place.png
[04/06 17:20:28    548s] <CMD> fit
[04/06 17:23:09    555s] <CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -noHtml -outfile checkDesign_opt_design_pre_cts.rpt
[04/06 17:23:09    555s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[04/06 17:23:09    555s] OPERPROF: Starting checkPlace at level 1, MEM:1673.0M
[04/06 17:23:09    555s] #spOpts: N=45 
[04/06 17:23:09    555s] All LLGs are deleted
[04/06 17:23:09    555s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1673.0M
[04/06 17:23:09    555s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:23:09    555s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 17:23:09    555s] SiteArray: use 1,642,496 bytes
[04/06 17:23:09    555s] SiteArray: current memory after site array memory allocation 1673.0M
[04/06 17:23:09    555s] SiteArray: FP blocked sites are writable
[04/06 17:23:09    555s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:23:09    555s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.016, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.018, MEM:1673.0M
[04/06 17:23:09    555s] Begin checking placement ... (start mem=1673.0M, init mem=1673.0M)
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Running CheckPlace using 1 thread in normal mode...
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ...checkPlace normal is done!
[04/06 17:23:09    555s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.009, MEM:1673.0M
[04/06 17:23:09    555s] *info: Recommended don't use cell = 0           
[04/06 17:23:09    555s] *info: Placed = 35428         
[04/06 17:23:09    555s] *info: Unplaced = 0           
[04/06 17:23:09    555s] Placement Density:70.15%(72732/103676)
[04/06 17:23:09    555s] Placement Density (including fixed std cells):70.15%(72732/103676)
[04/06 17:23:09    555s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.0M
[04/06 17:23:09    555s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:1673.0M
[04/06 17:23:09    555s] Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=1673.0M)
[04/06 17:23:09    555s] OPERPROF: Finished checkPlace at level 1, CPU:0.340, REAL:0.319, MEM:1673.0M
[04/06 17:23:09    555s] ############################################################################
[04/06 17:23:09    555s] # Innovus Netlist Design Rule Check
[04/06 17:23:09    555s] # Sun Apr  6 17:23:09 2025

[04/06 17:23:09    555s] ############################################################################
[04/06 17:23:09    555s] Design: MAC_512
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ------ Design Summary:
[04/06 17:23:09    555s] Total Standard Cell Number   (cells) : 35428
[04/06 17:23:09    555s] Total Block Cell Number      (cells) : 0
[04/06 17:23:09    555s] Total I/O Pad Cell Number    (cells) : 0
[04/06 17:23:09    555s] Total Standard Cell Area     ( um^2) : 72731.85
[04/06 17:23:09    555s] Total Block Cell Area        ( um^2) : 0.00
[04/06 17:23:09    555s] Total I/O Pad Cell Area      ( um^2) : 0.00
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ------ Design Statistics:
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Number of Instances            : 35428
[04/06 17:23:09    555s] Number of Non-uniquified Insts : 35426
[04/06 17:23:09    555s] Number of Nets                 : 43815
[04/06 17:23:09    555s] Average number of Pins per Net : 3.19
[04/06 17:23:09    555s] Maximum number of Pins in Net  : 769
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ------ I/O Port summary
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Number of Primary I/O Ports    : 771
[04/06 17:23:09    555s] Number of Input Ports          : 259
[04/06 17:23:09    555s] Number of Output Ports         : 512
[04/06 17:23:09    555s] Number of Bidirectional Ports  : 0
[04/06 17:23:09    555s] Number of Power/Ground Ports   : 0
[04/06 17:23:09    555s] Number of Floating Ports                     *: 0
[04/06 17:23:09    555s] Number of Ports Connected to Multiple Pads   *: 0
[04/06 17:23:09    555s] Number of Ports Connected to Core Instances   : 771
[04/06 17:23:09    555s] **WARN: (IMPREPO-202):	There are 771 Ports connected to core instances.
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ------ Design Rule Checking:
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Number of Output Pins connect to Power/Ground *: 0
[04/06 17:23:09    555s] Number of Insts with Input Pins tied together ?: 0
[04/06 17:23:09    555s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[04/06 17:23:09    555s] Number of Input/InOut Floating Pins            : 0
[04/06 17:23:09    555s] Number of Output Floating Pins                 : 0
[04/06 17:23:09    555s] Number of Output Term Marked TieHi/Lo         *: 0
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Number of nets with tri-state drivers          : 0
[04/06 17:23:09    555s] Number of nets with parallel drivers           : 0
[04/06 17:23:09    555s] Number of nets with multiple drivers           : 0
[04/06 17:23:09    555s] Number of nets with no driver (No FanIn)       : 0
[04/06 17:23:09    555s] Number of Output Floating nets (No FanOut)     : 0
[04/06 17:23:09    555s] Number of High Fanout nets (>50)               : 100
[04/06 17:23:09    555s] **WARN: (IMPREPO-227):	There are 100 High Fanout nets (>50).
[04/06 17:23:09    555s] **WARN: (IMPREPO-213):	There are 771 I/O Pins connected to Non-IO Insts.
[04/06 17:23:09    555s] Checking routing tracks.....
[04/06 17:23:09    555s] Checking other grids.....
[04/06 17:23:09    555s] Checking routing blockage.....
[04/06 17:23:09    555s] Checking components.....
[04/06 17:23:09    555s] Checking constraints (guide/region/fence).....
[04/06 17:23:09    555s] Checking groups.....
[04/06 17:23:09    555s] Checking Ptn Core Box.....
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] Checking Preroutes.....
[04/06 17:23:09    555s] No. of regular pre-routes not on tracks : 0 
[04/06 17:23:09    555s]  Design check done.
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] ---
[04/06 17:23:09    555s] --- Please refer to file checkDesign_opt_design_pre_cts.rpt for detailed report.
[04/06 17:23:09    555s] ---
[04/06 17:23:09    555s] 
[04/06 17:23:09    555s] *** Summary of all messages that are not suppressed in this session:
[04/06 17:23:09    555s] Severity  ID               Count  Summary                                  
[04/06 17:23:09    555s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[04/06 17:23:09    555s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[04/06 17:23:09    555s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[04/06 17:23:09    555s] *** Message Summary: 3 warning(s), 0 error(s)
[04/06 17:23:09    555s] 
[04/06 17:47:42    618s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/06 17:47:42    618s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix MAC_512_preCTS -outDir timingReports
[04/06 17:47:42    618s] #optDebug: fT-S <1 1 0 0 0>
[04/06 17:47:42    618s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:47:42    618s] All LLGs are deleted
[04/06 17:47:42    618s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1673.8M
[04/06 17:47:42    618s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1673.8M
[04/06 17:47:42    618s] Start to check current routing status for nets...
[04/06 17:47:42    618s] All nets are already routed correctly.
[04/06 17:47:42    618s] End to check current routing status for nets (mem=1673.8M)
[04/06 17:47:42    618s] Effort level <high> specified for reg2reg path_group
[04/06 17:47:43    618s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.016, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.020, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1675.8M
[04/06 17:47:43    618s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1675.8M
[04/06 17:47:45    620s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  3.537  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/06 17:47:45    620s] Total CPU time: 2.1 sec
[04/06 17:47:45    620s] Total Real time: 3.0 sec
[04/06 17:47:45    620s] Total Memory Usage: 1673.796875 Mbytes
[04/06 17:47:45    620s] 
[04/06 17:47:45    620s] =============================================================================================
[04/06 17:47:45    620s]  Final TAT Report for timeDesign
[04/06 17:47:45    620s] =============================================================================================
[04/06 17:47:45    620s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:47:45    620s] ---------------------------------------------------------------------------------------------
[04/06 17:47:45    620s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:47:45    620s] [ TimingUpdate           ]      1   0:00:00.5  (  20.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:47:45    620s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.1 % )     0:00:01.8 /  0:00:01.5    0.8
[04/06 17:47:45    620s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:47:45    620s] [ DrvReport              ]      1   0:00:00.3  (  12.3 % )     0:00:00.9 /  0:00:00.7    0.7
[04/06 17:47:45    620s] [ GenerateReports        ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:47:45    620s] [ ReportTranViolation    ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:47:45    620s] [ ReportCapViolation     ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:47:45    620s] [ ReportFanoutViolation  ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:47:45    620s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:47:45    620s] [ GenerateDrvReportData  ]      1   0:00:00.3  (  13.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:47:45    620s] [ ReportAnalysisSummary  ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:47:45    620s] [ MISC                   ]          0:00:00.6  (  25.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/06 17:47:45    620s] ---------------------------------------------------------------------------------------------
[04/06 17:47:45    620s]  timeDesign TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.1    0.9
[04/06 17:47:45    620s] ---------------------------------------------------------------------------------------------
[04/06 17:47:45    620s] 
[04/06 17:47:45    620s] Info: pop threads available for lower-level modules during optimization.
[04/06 17:55:12    638s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[04/06 17:55:12    638s] <CMD> optDesign -preCTS
[04/06 17:55:12    638s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.4M, totSessionCpu=0:10:39 **
[04/06 17:55:12    638s] Executing: place_opt_design -opt
[04/06 17:55:12    638s] *** Starting GigaPlace ***
[04/06 17:55:12    638s] **INFO: User settings:
[04/06 17:55:12    638s] setDesignMode -process                    45
[04/06 17:55:12    638s] setExtractRCMode -coupling_c_th           0.1
[04/06 17:55:12    638s] setExtractRCMode -engine                  preRoute
[04/06 17:55:12    638s] setExtractRCMode -relative_c_th           1
[04/06 17:55:12    638s] setExtractRCMode -total_c_th              0
[04/06 17:55:12    638s] setDelayCalMode -enable_high_fanout       true
[04/06 17:55:12    638s] setDelayCalMode -eng_copyNetPropToNewNet  true
[04/06 17:55:12    638s] setDelayCalMode -ignoreNetLoad            false
[04/06 17:55:12    638s] setOptMode -activeHoldViews               { fast }
[04/06 17:55:12    638s] setOptMode -activeSetupViews              { worst }
[04/06 17:55:12    638s] setOptMode -autoSetupViews                { worst}
[04/06 17:55:12    638s] setOptMode -autoTDGRSetupViews            { worst}
[04/06 17:55:12    638s] setOptMode -drcMargin                     0
[04/06 17:55:12    638s] setOptMode -fixCap                        true
[04/06 17:55:12    638s] setOptMode -fixDrc                        true
[04/06 17:55:12    638s] setOptMode -fixFanoutLoad                 false
[04/06 17:55:12    638s] setOptMode -fixTran                       true
[04/06 17:55:12    638s] setOptMode -optimizeFF                    true
[04/06 17:55:12    638s] setOptMode -setupTargetSlack              0
[04/06 17:55:12    638s] setAnalysisMode -checkType                setup
[04/06 17:55:12    638s] setAnalysisMode -clkSrcPath               true
[04/06 17:55:12    638s] setAnalysisMode -clockPropagation         forcedIdeal
[04/06 17:55:12    638s] setAnalysisMode -usefulSkew               true
[04/06 17:55:12    638s] setAnalysisMode -virtualIPO               false
[04/06 17:55:12    638s] 
[04/06 17:55:12    638s] #optDebug: fT-E <X 2 3 1 0>
[04/06 17:55:12    638s] OPERPROF: Starting DPlace-Init at level 1, MEM:1673.8M
[04/06 17:55:12    638s] #spOpts: N=45 mergeVia=F 
[04/06 17:55:12    638s] All LLGs are deleted
[04/06 17:55:12    638s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1672.2M
[04/06 17:55:12    638s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1672.2M
[04/06 17:55:12    638s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1672.2M
[04/06 17:55:12    638s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:55:12    638s] SiteArray: non-trimmed site array dimensions = 229 x 1702
[04/06 17:55:12    638s] SiteArray: use 1,642,496 bytes
[04/06 17:55:12    638s] SiteArray: current memory after site array memory allocation 1673.8M
[04/06 17:55:12    638s] SiteArray: FP blocked sites are writable
[04/06 17:55:12    638s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:55:12    638s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:     Starting CMU at level 3, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1673.8M
[04/06 17:55:12    638s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.022, MEM:1673.8M
[04/06 17:55:12    638s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1673.8MB).
[04/06 17:55:12    638s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.048, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1673.8M
[04/06 17:55:12    639s] All LLGs are deleted
[04/06 17:55:12    639s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1673.8M
[04/06 17:55:12    639s] VSMManager cleared!
[04/06 17:55:12    639s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1386.4M, totSessionCpu=0:10:39 **
[04/06 17:55:12    639s] **WARN: (IMPOPT-576):	771 nets have unplaced terms. 
[04/06 17:55:12    639s] Type 'man IMPOPT-576' for more detail.
[04/06 17:55:12    639s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/06 17:55:12    639s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:12    639s] GigaOpt running with 1 threads.
[04/06 17:55:12    639s] Info: 1 threads available for lower-level modules during optimization.
[04/06 17:55:12    639s] OPERPROF: Starting DPlace-Init at level 1, MEM:1673.8M
[04/06 17:55:12    639s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:12    639s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1673.8M
[04/06 17:55:12    639s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:55:12    639s] Fast DP-INIT is on for default
[04/06 17:55:12    639s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:55:12    639s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.015, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF:     Starting CMU at level 3, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1673.8M
[04/06 17:55:12    639s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.021, MEM:1673.8M
[04/06 17:55:12    639s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1673.8MB).
[04/06 17:55:12    639s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.046, MEM:1673.8M
[04/06 17:55:12    639s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:55:12    639s] Summary for sequential cells identification: 
[04/06 17:55:12    639s]   Identified SBFF number: 16
[04/06 17:55:12    639s]   Identified MBFF number: 0
[04/06 17:55:12    639s]   Identified SB Latch number: 0
[04/06 17:55:12    639s]   Identified MB Latch number: 0
[04/06 17:55:12    639s]   Not identified SBFF number: 0
[04/06 17:55:12    639s]   Not identified MBFF number: 0
[04/06 17:55:12    639s]   Not identified SB Latch number: 0
[04/06 17:55:12    639s]   Not identified MB Latch number: 0
[04/06 17:55:12    639s]   Number of sequential cells which are not FFs: 13
[04/06 17:55:12    639s]  Visiting view : worst
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Visiting view : fast
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Setting StdDelay to 8.40
[04/06 17:55:12    639s] Creating Cell Server, finished. 
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] Creating Lib Analyzer ...
[04/06 17:55:12    639s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:12    639s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:55:12    639s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:55:12    639s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:12    639s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:39 mem=1679.8M
[04/06 17:55:12    639s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:39 mem=1679.8M
[04/06 17:55:12    639s] Creating Lib Analyzer, finished. 
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[127] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[126] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[125] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[124] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[123] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[122] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[121] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[120] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[119] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[118] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[117] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[116] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[115] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[114] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[113] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[112] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[111] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[110] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[109] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (IMPOPT-665):	A_in[108] : Net has unplaced terms or is connected to uplaced instances in design. 
[04/06 17:55:12    639s] Type 'man IMPOPT-665' for more detail.
[04/06 17:55:12    639s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[04/06 17:55:12    639s] To increase the message display limit, refer to the product command reference manual.
[04/06 17:55:12    639s] #optDebug: fT-S <1 2 3 1 0>
[04/06 17:55:12    639s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1390.7M, totSessionCpu=0:10:39 **
[04/06 17:55:12    639s] *** optDesign -preCTS ***
[04/06 17:55:12    639s] DRC Margin: user margin 0.0; extra margin 0.2
[04/06 17:55:12    639s] Setup Target Slack: user slack 0; extra slack 0.0
[04/06 17:55:12    639s] Hold Target Slack: user slack 0
[04/06 17:55:12    639s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1679.8M
[04/06 17:55:12    639s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1679.8M
[04/06 17:55:12    639s] Multi-VT timing optimization disabled based on library information.
[04/06 17:55:12    639s] Deleting Cell Server ...
[04/06 17:55:12    639s] Deleting Lib Analyzer.
[04/06 17:55:12    639s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:55:12    639s] Summary for sequential cells identification: 
[04/06 17:55:12    639s]   Identified SBFF number: 16
[04/06 17:55:12    639s]   Identified MBFF number: 0
[04/06 17:55:12    639s]   Identified SB Latch number: 0
[04/06 17:55:12    639s]   Identified MB Latch number: 0
[04/06 17:55:12    639s]   Not identified SBFF number: 0
[04/06 17:55:12    639s]   Not identified MBFF number: 0
[04/06 17:55:12    639s]   Not identified SB Latch number: 0
[04/06 17:55:12    639s]   Not identified MB Latch number: 0
[04/06 17:55:12    639s]   Number of sequential cells which are not FFs: 13
[04/06 17:55:12    639s]  Visiting view : worst
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Visiting view : fast
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Setting StdDelay to 8.40
[04/06 17:55:12    639s] Creating Cell Server, finished. 
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] Deleting Cell Server ...
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] Creating Lib Analyzer ...
[04/06 17:55:12    639s] Creating Cell Server ...(0, 0, 0, 0)
[04/06 17:55:12    639s] Summary for sequential cells identification: 
[04/06 17:55:12    639s]   Identified SBFF number: 16
[04/06 17:55:12    639s]   Identified MBFF number: 0
[04/06 17:55:12    639s]   Identified SB Latch number: 0
[04/06 17:55:12    639s]   Identified MB Latch number: 0
[04/06 17:55:12    639s]   Not identified SBFF number: 0
[04/06 17:55:12    639s]   Not identified MBFF number: 0
[04/06 17:55:12    639s]   Not identified SB Latch number: 0
[04/06 17:55:12    639s]   Not identified MB Latch number: 0
[04/06 17:55:12    639s]   Number of sequential cells which are not FFs: 13
[04/06 17:55:12    639s]  Visiting view : worst
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 8.40 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.60 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Visiting view : fast
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 6.00 (1.000) with rcCorner = 0
[04/06 17:55:12    639s]    : PowerDomain = none : Weighted F : unweighted  = 4.50 (1.000) with rcCorner = -1
[04/06 17:55:12    639s]  Setting StdDelay to 8.40
[04/06 17:55:12    639s] Creating Cell Server, finished. 
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:12    639s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:55:12    639s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:55:12    639s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:55:12    639s] 
[04/06 17:55:12    639s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:12    639s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:40 mem=1679.8M
[04/06 17:55:12    639s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:40 mem=1679.8M
[04/06 17:55:12    639s] Creating Lib Analyzer, finished. 
[04/06 17:55:12    639s] All LLGs are deleted
[04/06 17:55:12    639s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1679.8M
[04/06 17:55:12    639s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1679.8M
[04/06 17:55:12    639s] ### Creating LA Mngr. totSessionCpu=0:10:40 mem=1679.8M
[04/06 17:55:12    639s] ### Creating LA Mngr, finished. totSessionCpu=0:10:40 mem=1679.8M
[04/06 17:55:12    639s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1679.81 MB )
[04/06 17:55:12    639s] (I)       Started Loading and Dumping File ( Curr Mem: 1679.81 MB )
[04/06 17:55:12    639s] (I)       Reading DB...
[04/06 17:55:12    639s] (I)       Read data from FE... (mem=1679.8M)
[04/06 17:55:12    639s] (I)       Read nodes and places... (mem=1679.8M)
[04/06 17:55:13    639s] (I)       Number of ignored instance 0
[04/06 17:55:13    639s] (I)       Number of inbound cells 0
[04/06 17:55:13    639s] (I)       numMoveCells=35428, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[04/06 17:55:13    639s] (I)       cell height: 2800, count: 35428
[04/06 17:55:13    639s] (I)       Done Read nodes and places (cpu=0.030s, mem=1694.7M)
[04/06 17:55:13    639s] (I)       Read nets... (mem=1694.7M)
[04/06 17:55:13    639s] (I)       Number of nets = 43557 ( 256 ignored )
[04/06 17:55:13    639s] (I)       Done Read nets (cpu=0.050s, mem=1710.2M)
[04/06 17:55:13    639s] (I)       Read rows... (mem=1710.2M)
[04/06 17:55:13    639s] (I)       Done Read rows (cpu=0.000s, mem=1710.2M)
[04/06 17:55:13    639s] (I)       Identified Clock instances: Flop 768, Clock buffer/inverter 0, Gate 0, Logic 0
[04/06 17:55:13    639s] (I)       Read module constraints... (mem=1710.2M)
[04/06 17:55:13    639s] (I)       Done Read module constraints (cpu=0.000s, mem=1710.2M)
[04/06 17:55:13    639s] (I)       Done Read data from FE (cpu=0.090s, mem=1710.2M)
[04/06 17:55:13    639s] (I)       before initializing RouteDB syMemory usage = 1710.2 MB
[04/06 17:55:13    639s] (I)       == Non-default Options ==
[04/06 17:55:13    639s] (I)       Maximum routing layer                              : 10
[04/06 17:55:13    639s] (I)       Buffering-aware routing                            : true
[04/06 17:55:13    639s] (I)       Spread congestion away from blockages              : true
[04/06 17:55:13    639s] (I)       Overflow penalty cost                              : 10
[04/06 17:55:13    639s] (I)       Punch through distance                             : 3946.430000
[04/06 17:55:13    639s] (I)       Source-to-sink ratio                               : 0.300000
[04/06 17:55:13    639s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:55:13    639s] (I)       Use row-based GCell size
[04/06 17:55:13    639s] (I)       GCell unit size  : 2800
[04/06 17:55:13    639s] (I)       GCell multiplier : 1
[04/06 17:55:13    639s] (I)       build grid graph
[04/06 17:55:13    639s] (I)       build grid graph start
[04/06 17:55:13    639s] [NR-eGR] Track table information for default rule: 
[04/06 17:55:13    639s] [NR-eGR] metal1 has no routable track
[04/06 17:55:13    639s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:55:13    639s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:55:13    639s] (I)       build grid graph end
[04/06 17:55:13    639s] (I)       ===========================================================================
[04/06 17:55:13    639s] (I)       == Report All Rule Vias ==
[04/06 17:55:13    639s] (I)       ===========================================================================
[04/06 17:55:13    639s] (I)        Via Rule : (Default)
[04/06 17:55:13    639s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:55:13    639s] (I)       ---------------------------------------------------------------------------
[04/06 17:55:13    639s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:55:13    639s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:55:13    639s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:55:13    639s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:55:13    639s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:55:13    639s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:55:13    639s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:55:13    639s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:55:13    639s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:55:13    639s] (I)       ===========================================================================
[04/06 17:55:13    639s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1710.19 MB )
[04/06 17:55:13    639s] (I)       Num PG vias on layer 2 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 3 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 4 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 5 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 6 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 7 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 8 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 9 : 0
[04/06 17:55:13    639s] (I)       Num PG vias on layer 10 : 0
[04/06 17:55:13    639s] [NR-eGR] Read 7944 PG shapes
[04/06 17:55:13    639s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1710.19 MB )
[04/06 17:55:13    639s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:55:13    639s] [NR-eGR] #Instance Blockages : 0
[04/06 17:55:13    639s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:55:13    639s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:55:13    639s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:55:13    639s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:55:13    639s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:55:13    639s] (I)       readDataFromPlaceDB
[04/06 17:55:13    639s] (I)       Read net information..
[04/06 17:55:13    639s] [NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[04/06 17:55:13    639s] (I)       Read testcase time = 0.010 seconds
[04/06 17:55:13    639s] 
[04/06 17:55:13    639s] (I)       early_global_route_priority property id does not exist.
[04/06 17:55:13    639s] (I)       Start initializing grid graph
[04/06 17:55:13    639s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:55:13    639s] (I)       End initializing grid graph
[04/06 17:55:13    639s] (I)       Model blockages into capacity
[04/06 17:55:13    639s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:55:13    639s] (I)       Started Modeling ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:55:13    639s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:55:13    639s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       -- layer congestion ratio --
[04/06 17:55:13    639s] (I)       Layer 1 : 0.100000
[04/06 17:55:13    639s] (I)       Layer 2 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 3 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 4 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 5 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 6 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 7 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 8 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 9 : 0.700000
[04/06 17:55:13    639s] (I)       Layer 10 : 0.700000
[04/06 17:55:13    639s] (I)       ----------------------------
[04/06 17:55:13    639s] (I)       Number of ignored nets = 0
[04/06 17:55:13    639s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:55:13    639s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:55:13    639s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:55:13    639s] (I)       Constructing bin map
[04/06 17:55:13    639s] (I)       Initialize bin information with width=5600 height=5600
[04/06 17:55:13    639s] (I)       Done constructing bin map
[04/06 17:55:13    639s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:55:13    639s] (I)       Before initializing Early Global Route syMemory usage = 1719.8 MB
[04/06 17:55:13    639s] (I)       Ndr track 0 does not exist
[04/06 17:55:13    639s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:55:13    639s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:55:13    639s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:55:13    639s] (I)       Site width          :   380  (dbu)
[04/06 17:55:13    639s] (I)       Row height          :  2800  (dbu)
[04/06 17:55:13    639s] (I)       GCell width         :  2800  (dbu)
[04/06 17:55:13    639s] (I)       GCell height        :  2800  (dbu)
[04/06 17:55:13    639s] (I)       Grid                :   246   244    10
[04/06 17:55:13    639s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:55:13    639s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:55:13    639s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:55:13    639s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:55:13    639s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:55:13    639s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:55:13    639s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:55:13    639s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:55:13    639s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:55:13    639s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:55:13    639s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:55:13    639s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:55:13    639s] (I)       --------------------------------------------------------
[04/06 17:55:13    639s] 
[04/06 17:55:13    639s] [NR-eGR] ============ Routing rule table ============
[04/06 17:55:13    639s] [NR-eGR] Rule id: 0  Nets: 43557 
[04/06 17:55:13    639s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:55:13    639s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:55:13    639s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:55:13    639s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:55:13    639s] [NR-eGR] ========================================
[04/06 17:55:13    639s] [NR-eGR] 
[04/06 17:55:13    639s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:55:13    639s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:55:13    639s] (I)       After initializing Early Global Route syMemory usage = 1719.8 MB
[04/06 17:55:13    639s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Reset routing kernel
[04/06 17:55:13    639s] (I)       Started Global Routing ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       ============= Initialization =============
[04/06 17:55:13    639s] (I)       totalPins=138623  totalGlobalPin=135091 (97.45%)
[04/06 17:55:13    639s] (I)       Started Net group 1 ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Started Net group 1 ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Started Build MST ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Generate topology with single threads
[04/06 17:55:13    639s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:55:13    639s] (I)       #blocked areas for congestion spreading : 0
[04/06 17:55:13    639s] [NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[04/06 17:55:13    639s] (I)       
[04/06 17:55:13    639s] (I)       ============  Phase 1a Route ============
[04/06 17:55:13    639s] (I)       Started Phase 1a ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    639s] (I)       Started Pattern routing ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Usage: 523863 = (255111 H, 268752 V) = (24.56% H, 23.14% V) = (3.572e+05um H, 3.763e+05um V)
[04/06 17:55:13    640s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] (I)       ============  Phase 1b Route ============
[04/06 17:55:13    640s] (I)       Started Phase 1b ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Usage: 523863 = (255111 H, 268752 V) = (24.56% H, 23.14% V) = (3.572e+05um H, 3.763e+05um V)
[04/06 17:55:13    640s] (I)       Overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.334082e+05um
[04/06 17:55:13    640s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] (I)       ============  Phase 1c Route ============
[04/06 17:55:13    640s] (I)       Started Phase 1c ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Usage: 523863 = (255111 H, 268752 V) = (24.56% H, 23.14% V) = (3.572e+05um H, 3.763e+05um V)
[04/06 17:55:13    640s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] (I)       ============  Phase 1d Route ============
[04/06 17:55:13    640s] (I)       Started Phase 1d ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Usage: 523863 = (255111 H, 268752 V) = (24.56% H, 23.14% V) = (3.572e+05um H, 3.763e+05um V)
[04/06 17:55:13    640s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] (I)       ============  Phase 1e Route ============
[04/06 17:55:13    640s] (I)       Started Phase 1e ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Started Route legalization ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Usage: 523863 = (255111 H, 268752 V) = (24.56% H, 23.14% V) = (3.572e+05um H, 3.763e+05um V)
[04/06 17:55:13    640s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.07% V. EstWL: 7.334082e+05um
[04/06 17:55:13    640s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Started Layer assignment ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Running layer assignment with 1 threads
[04/06 17:55:13    640s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Net group 1 ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] (I)       ============  Phase 1l Route ============
[04/06 17:55:13    640s] (I)       Started Phase 1l ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       
[04/06 17:55:13    640s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:55:13    640s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:55:13    640s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:55:13    640s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[04/06 17:55:13    640s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:55:13    640s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:13    640s] [NR-eGR]  metal2  (2)       138( 0.23%)         0( 0.00%)   ( 0.23%) 
[04/06 17:55:13    640s] [NR-eGR]  metal3  (3)        47( 0.08%)         0( 0.00%)   ( 0.08%) 
[04/06 17:55:13    640s] [NR-eGR]  metal4  (4)       228( 0.38%)         2( 0.00%)   ( 0.38%) 
[04/06 17:55:13    640s] [NR-eGR]  metal5  (5)        54( 0.09%)         1( 0.00%)   ( 0.09%) 
[04/06 17:55:13    640s] [NR-eGR]  metal6  (6)        25( 0.04%)         0( 0.00%)   ( 0.04%) 
[04/06 17:55:13    640s] [NR-eGR]  metal7  (7)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/06 17:55:13    640s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:13    640s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:13    640s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:13    640s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:55:13    640s] [NR-eGR] Total              500( 0.10%)         3( 0.00%)   ( 0.10%) 
[04/06 17:55:13    640s] [NR-eGR] 
[04/06 17:55:13    640s] (I)       Finished Global Routing ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:55:13    640s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.00% V
[04/06 17:55:13    640s] [NR-eGR] Overflow after Early Global Route 0.01% H + 0.00% V
[04/06 17:55:13    640s] (I)       ============= track Assignment ============
[04/06 17:55:13    640s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Started Track Assignment ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 17:55:13    640s] (I)       Running track assignment with 1 threads
[04/06 17:55:13    640s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] (I)       Run Multi-thread track assignment
[04/06 17:55:13    640s] (I)       Finished Track Assignment ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] [NR-eGR] Started Export DB wires ( Curr Mem: 1719.83 MB )
[04/06 17:55:13    640s] [NR-eGR] Started Export all nets ( Curr Mem: 1719.83 MB )
[04/06 17:55:14    640s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:14    640s] [NR-eGR] Started Set wire vias ( Curr Mem: 1719.83 MB )
[04/06 17:55:14    640s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:14    640s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1719.83 MB )
[04/06 17:55:14    640s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:55:14    640s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138623
[04/06 17:55:14    640s] [NR-eGR] metal2  (2V) length: 1.496888e+05um, number of vias: 167024
[04/06 17:55:14    640s] [NR-eGR] metal3  (3H) length: 2.636862e+05um, number of vias: 73539
[04/06 17:55:14    640s] [NR-eGR] metal4  (4V) length: 1.270638e+05um, number of vias: 23267
[04/06 17:55:14    640s] [NR-eGR] metal5  (5H) length: 8.892508e+04um, number of vias: 18705
[04/06 17:55:14    640s] [NR-eGR] metal6  (6V) length: 1.108793e+05um, number of vias: 2999
[04/06 17:55:14    640s] [NR-eGR] metal7  (7H) length: 1.445344e+04um, number of vias: 1441
[04/06 17:55:14    640s] [NR-eGR] metal8  (8V) length: 1.477148e+04um, number of vias: 17
[04/06 17:55:14    640s] [NR-eGR] metal9  (9H) length: 1.008000e+01um, number of vias: 0
[04/06 17:55:14    640s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 17:55:14    640s] [NR-eGR] Total length: 7.694782e+05um, number of vias: 425615
[04/06 17:55:14    640s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:55:14    640s] [NR-eGR] Total eGR-routed clock nets wire length: 3.851500e+03um 
[04/06 17:55:14    640s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:55:14    641s] Saved RC grid cleaned up.
[04/06 17:55:14    641s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.28 sec, Real: 1.27 sec, Curr Mem: 1705.09 MB )
[04/06 17:55:14    641s] ### Creating LA Mngr. totSessionCpu=0:10:41 mem=1705.1M
[04/06 17:55:14    641s] LayerId::1 widthSet size::1
[04/06 17:55:14    641s] LayerId::2 widthSet size::1
[04/06 17:55:14    641s] LayerId::3 widthSet size::1
[04/06 17:55:14    641s] LayerId::4 widthSet size::1
[04/06 17:55:14    641s] LayerId::5 widthSet size::1
[04/06 17:55:14    641s] LayerId::6 widthSet size::1
[04/06 17:55:14    641s] LayerId::7 widthSet size::1
[04/06 17:55:14    641s] LayerId::8 widthSet size::1
[04/06 17:55:14    641s] LayerId::9 widthSet size::1
[04/06 17:55:14    641s] LayerId::10 widthSet size::1
[04/06 17:55:14    641s] Updating RC grid for preRoute extraction ...
[04/06 17:55:14    641s] Initializing multi-corner resistance tables ...
[04/06 17:55:14    641s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:14    641s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.371664 ; uaWl: 0.978540 ; uaWlH: 0.441694 ; aWlH: 0.021091 ; Pmax: 0.889400 ; wcR: 0.535700 ; newSi: 0.098500 ; pMod: 80 ; 
[04/06 17:55:14    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:41 mem=1705.1M
[04/06 17:55:14    641s] Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
[04/06 17:55:14    641s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:55:14    641s] RC Extraction called in multi-corner(1) mode.
[04/06 17:55:14    641s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:55:14    641s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:55:14    641s] RCMode: PreRoute
[04/06 17:55:14    641s]       RC Corner Indexes            0   
[04/06 17:55:14    641s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:55:14    641s] Resistance Scaling Factor    : 1.00000 
[04/06 17:55:14    641s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:55:14    641s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:55:14    641s] Shrink Factor                : 1.00000
[04/06 17:55:14    641s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:55:14    641s] LayerId::1 widthSet size::1
[04/06 17:55:14    641s] LayerId::2 widthSet size::1
[04/06 17:55:14    641s] LayerId::3 widthSet size::1
[04/06 17:55:14    641s] LayerId::4 widthSet size::1
[04/06 17:55:14    641s] LayerId::5 widthSet size::1
[04/06 17:55:14    641s] LayerId::6 widthSet size::1
[04/06 17:55:14    641s] LayerId::7 widthSet size::1
[04/06 17:55:14    641s] LayerId::8 widthSet size::1
[04/06 17:55:14    641s] LayerId::9 widthSet size::1
[04/06 17:55:14    641s] LayerId::10 widthSet size::1
[04/06 17:55:14    641s] Updating RC grid for preRoute extraction ...
[04/06 17:55:14    641s] Initializing multi-corner resistance tables ...
[04/06 17:55:14    641s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:14    641s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.371664 ; uaWl: 0.978540 ; uaWlH: 0.441694 ; aWlH: 0.021091 ; Pmax: 0.889400 ; wcR: 0.535700 ; newSi: 0.098500 ; pMod: 80 ; 
[04/06 17:55:14    641s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1705.094M)
[04/06 17:55:14    641s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1705.1M
[04/06 17:55:14    641s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1705.1M
[04/06 17:55:14    641s] Fast DP-INIT is on for default
[04/06 17:55:14    641s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.016, MEM:1705.1M
[04/06 17:55:14    641s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.019, MEM:1705.1M
[04/06 17:55:14    641s] Starting delay calculation for Setup views
[04/06 17:55:14    641s] #################################################################################
[04/06 17:55:14    641s] # Design Stage: PreRoute
[04/06 17:55:14    641s] # Design Name: MAC_512
[04/06 17:55:14    641s] # Design Mode: 45nm
[04/06 17:55:14    641s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:55:14    641s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:55:14    641s] # Signoff Settings: SI Off 
[04/06 17:55:14    641s] #################################################################################
[04/06 17:55:15    642s] Calculate delays in BcWc mode...
[04/06 17:55:15    642s] Topological Sorting (REAL = 0:00:00.0, MEM = 1703.1M, InitMEM = 1703.1M)
[04/06 17:55:15    642s] Start delay calculation (fullDC) (1 T). (MEM=1703.09)
[04/06 17:55:15    642s] End AAE Lib Interpolated Model. (MEM=1719.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:55:21    648s] Total number of fetched objects 44581
[04/06 17:55:21    648s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:55:21    648s] End delay calculation. (MEM=1725.98 CPU=0:00:05.2 REAL=0:00:05.0)
[04/06 17:55:21    648s] End delay calculation (fullDC). (MEM=1725.98 CPU=0:00:06.3 REAL=0:00:06.0)
[04/06 17:55:21    648s] *** CDM Built up (cpu=0:00:07.2  real=0:00:07.0  mem= 1726.0M) ***
[04/06 17:55:22    649s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:10:49 mem=1726.0M)
[04/06 17:55:22    649s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.000  |
|           TNS (ns):| -0.000  |
|    Violating Paths:|    1    |
|          All Paths:|  2048   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.153%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:10, mem = 1376.7M, totSessionCpu=0:10:50 **
[04/06 17:55:22    649s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/06 17:55:22    649s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:55:22    649s] ### Creating PhyDesignMc. totSessionCpu=0:10:50 mem=1661.2M
[04/06 17:55:22    649s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.2M
[04/06 17:55:22    649s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:22    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.2M
[04/06 17:55:22    649s] OPERPROF:     Starting CMU at level 3, MEM:1661.2M
[04/06 17:55:22    649s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1661.2M
[04/06 17:55:22    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1661.2M
[04/06 17:55:22    649s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1661.2MB).
[04/06 17:55:22    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1661.2M
[04/06 17:55:22    649s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:55:22    649s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:50 mem=1661.2M
[04/06 17:55:22    649s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:55:22    649s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:55:22    649s] ### Creating PhyDesignMc. totSessionCpu=0:10:50 mem=1661.2M
[04/06 17:55:22    649s] OPERPROF: Starting DPlace-Init at level 1, MEM:1661.2M
[04/06 17:55:23    649s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:23    649s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1661.2M
[04/06 17:55:23    649s] OPERPROF:     Starting CMU at level 3, MEM:1661.2M
[04/06 17:55:23    649s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1661.2M
[04/06 17:55:23    649s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1661.2M
[04/06 17:55:23    649s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1661.2MB).
[04/06 17:55:23    649s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1661.2M
[04/06 17:55:23    649s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:55:23    649s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:50 mem=1661.2M
[04/06 17:55:23    649s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:55:23    649s] *** Starting optimizing excluded clock nets MEM= 1661.2M) ***
[04/06 17:55:23    649s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1661.2M) ***
[04/06 17:55:23    650s] The useful skew maximum allowed delay is: 0.3
[04/06 17:55:23    650s] Deleting Lib Analyzer.
[04/06 17:55:23    650s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:55:23    650s] ### Creating LA Mngr. totSessionCpu=0:10:51 mem=1661.2M
[04/06 17:55:23    650s] ### Creating LA Mngr, finished. totSessionCpu=0:10:51 mem=1661.2M
[04/06 17:55:23    650s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/06 17:55:23    650s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:50.7/2:01:46.6 (0.1), mem = 1661.2M
[04/06 17:55:23    650s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.10
[04/06 17:55:23    650s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:55:23    650s] ### Creating PhyDesignMc. totSessionCpu=0:10:51 mem=1669.2M
[04/06 17:55:23    650s] OPERPROF: Starting DPlace-Init at level 1, MEM:1669.2M
[04/06 17:55:23    650s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:23    650s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1669.2M
[04/06 17:55:23    650s] OPERPROF:     Starting CMU at level 3, MEM:1669.2M
[04/06 17:55:23    650s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1669.2M
[04/06 17:55:23    650s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1669.2M
[04/06 17:55:23    650s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1669.2MB).
[04/06 17:55:23    650s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.035, MEM:1669.2M
[04/06 17:55:24    650s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:55:24    650s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:51 mem=1669.2M
[04/06 17:55:24    650s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:24    650s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:24    650s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:24    651s] 
[04/06 17:55:24    651s] Creating Lib Analyzer ...
[04/06 17:55:24    651s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:24    651s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:55:24    651s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:55:24    651s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:55:24    651s] 
[04/06 17:55:24    651s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:24    651s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:51 mem=1835.2M
[04/06 17:55:24    651s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:51 mem=1835.2M
[04/06 17:55:24    651s] Creating Lib Analyzer, finished. 
[04/06 17:55:24    651s] 
[04/06 17:55:24    651s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:55:25    652s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1854.3M
[04/06 17:55:25    652s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1854.3M
[04/06 17:55:25    652s] 
[04/06 17:55:25    652s] Netlist preparation processing... 
[04/06 17:55:25    652s] Removed 0 instance
[04/06 17:55:25    652s] *info: Marking 0 isolation instances dont touch
[04/06 17:55:25    652s] *info: Marking 0 level shifter instances dont touch
[04/06 17:55:25    652s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:55:25    652s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.10
[04/06 17:55:25    652s] *** AreaOpt [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:10:52.8/2:01:48.7 (0.1), mem = 1835.2M
[04/06 17:55:25    652s] 
[04/06 17:55:25    652s] =============================================================================================
[04/06 17:55:25    652s]  Step TAT Report for SimplifyNetlist #2
[04/06 17:55:25    652s] =============================================================================================
[04/06 17:55:25    652s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:55:25    652s] ---------------------------------------------------------------------------------------------
[04/06 17:55:25    652s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:55:25    652s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:25    652s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.1 % )     0:00:00.2 /  0:00:00.1    1.0
[04/06 17:55:25    652s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:55:25    652s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:55:25    652s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:25    652s] [ MISC                   ]          0:00:01.5  (  72.4 % )     0:00:01.5 /  0:00:01.5    1.0
[04/06 17:55:25    652s] ---------------------------------------------------------------------------------------------
[04/06 17:55:25    652s]  SimplifyNetlist #2 TOTAL           0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[04/06 17:55:25    652s] ---------------------------------------------------------------------------------------------
[04/06 17:55:25    652s] 
[04/06 17:55:26    653s] 
[04/06 17:55:26    653s] Active setup views:
[04/06 17:55:26    653s]  worst
[04/06 17:55:26    653s]   Dominating endpoints: 0
[04/06 17:55:26    653s]   Dominating TNS: -0.000
[04/06 17:55:26    653s] 
[04/06 17:55:26    653s] Deleting Lib Analyzer.
[04/06 17:55:26    653s] Begin: GigaOpt Global Optimization
[04/06 17:55:26    653s] *info: use new DP (enabled)
[04/06 17:55:26    653s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/06 17:55:26    653s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:55:26    653s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:53.4/2:01:49.3 (0.1), mem = 1753.2M
[04/06 17:55:26    653s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.11
[04/06 17:55:26    653s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:55:26    653s] ### Creating PhyDesignMc. totSessionCpu=0:10:53 mem=1753.2M
[04/06 17:55:26    653s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:55:26    653s] OPERPROF: Starting DPlace-Init at level 1, MEM:1753.2M
[04/06 17:55:26    653s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:26    653s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1753.2M
[04/06 17:55:26    653s] OPERPROF:     Starting CMU at level 3, MEM:1753.2M
[04/06 17:55:26    653s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1753.2M
[04/06 17:55:26    653s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1753.2M
[04/06 17:55:26    653s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1753.2MB).
[04/06 17:55:26    653s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:1753.2M
[04/06 17:55:26    653s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:55:26    653s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:54 mem=1753.2M
[04/06 17:55:26    653s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:26    653s] 
[04/06 17:55:26    653s] Creating Lib Analyzer ...
[04/06 17:55:26    653s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:26    653s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:55:26    653s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:55:26    653s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:55:26    653s] 
[04/06 17:55:26    653s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:27    653s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:54 mem=1753.2M
[04/06 17:55:27    653s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:54 mem=1753.2M
[04/06 17:55:27    653s] Creating Lib Analyzer, finished. 
[04/06 17:55:27    653s] 
[04/06 17:55:27    653s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:55:28    655s] *info: 1 clock net excluded
[04/06 17:55:28    655s] *info: 2 special nets excluded.
[04/06 17:55:28    655s] *info: 2 no-driver nets excluded.
[04/06 17:55:29    656s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1772.3M
[04/06 17:55:29    656s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1772.3M
[04/06 17:55:29    656s] ** GigaOpt Global Opt WNS Slack -0.001  TNS Slack -0.001 
[04/06 17:55:29    656s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:55:29    656s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[04/06 17:55:29    656s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:55:29    656s] |  -0.001|  -0.001|    70.15%|   0:00:00.0| 1772.3M|     worst|  default| acc_reg_reg[262]/D  |
[04/06 17:55:29    656s] |   0.000|   0.000|    70.15%|   0:00:00.0| 1816.5M|        NA|       NA| NA                  |
[04/06 17:55:29    656s] +--------+--------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:55:29    656s] 
[04/06 17:55:29    656s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1816.5M) ***
[04/06 17:55:29    656s] 
[04/06 17:55:29    656s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1816.5M) ***
[04/06 17:55:29    656s] Bottom Preferred Layer:
[04/06 17:55:29    656s] +---------------+------------+----------+
[04/06 17:55:29    656s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:55:29    656s] +---------------+------------+----------+
[04/06 17:55:29    656s] | metal4 (z=4)  |         27 | default  |
[04/06 17:55:29    656s] +---------------+------------+----------+
[04/06 17:55:29    656s] Via Pillar Rule:
[04/06 17:55:29    656s]     None
[04/06 17:55:29    656s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/06 17:55:29    656s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:55:29    656s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.11
[04/06 17:55:29    656s] *** SetupOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:10:56.8/2:01:52.7 (0.1), mem = 1797.4M
[04/06 17:55:29    656s] 
[04/06 17:55:29    656s] =============================================================================================
[04/06 17:55:29    656s]  Step TAT Report for GlobalOpt #2
[04/06 17:55:29    656s] =============================================================================================
[04/06 17:55:29    656s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:55:29    656s] ---------------------------------------------------------------------------------------------
[04/06 17:55:29    656s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:55:29    656s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:55:29    656s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:55:29    656s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.3 /  0:00:00.4    1.0
[04/06 17:55:29    656s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ TransformInit          ]      1   0:00:02.4  (  71.0 % )     0:00:02.4 /  0:00:02.4    1.0
[04/06 17:55:29    656s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:55:29    656s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ OptEval                ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[04/06 17:55:29    656s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/06 17:55:29    656s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/06 17:55:29    656s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:29    656s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.8
[04/06 17:55:29    656s] [ MISC                   ]          0:00:00.3  (   7.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:55:29    656s] ---------------------------------------------------------------------------------------------
[04/06 17:55:29    656s]  GlobalOpt #2 TOTAL                 0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:55:29    656s] ---------------------------------------------------------------------------------------------
[04/06 17:55:29    656s] 
[04/06 17:55:29    656s] End: GigaOpt Global Optimization
[04/06 17:55:29    656s] *** Timing Is met
[04/06 17:55:29    656s] *** Check timing (0:00:00.0)
[04/06 17:55:29    656s] Deleting Lib Analyzer.
[04/06 17:55:29    656s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/06 17:55:30    656s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:55:30    656s] ### Creating LA Mngr. totSessionCpu=0:10:57 mem=1753.4M
[04/06 17:55:30    656s] ### Creating LA Mngr, finished. totSessionCpu=0:10:57 mem=1753.4M
[04/06 17:55:30    656s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/06 17:55:30    656s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:55:30    656s] ### Creating PhyDesignMc. totSessionCpu=0:10:57 mem=1772.5M
[04/06 17:55:30    656s] OPERPROF: Starting DPlace-Init at level 1, MEM:1772.5M
[04/06 17:55:30    656s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:55:30    656s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1772.5M
[04/06 17:55:30    656s] OPERPROF:     Starting CMU at level 3, MEM:1772.5M
[04/06 17:55:30    656s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1772.5M
[04/06 17:55:30    656s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1772.5M
[04/06 17:55:30    656s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1772.5MB).
[04/06 17:55:30    656s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1772.5M
[04/06 17:55:30    657s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:55:30    657s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:57 mem=1772.5M
[04/06 17:55:30    657s] Begin: Area Reclaim Optimization
[04/06 17:55:30    657s] 
[04/06 17:55:30    657s] Creating Lib Analyzer ...
[04/06 17:55:30    657s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:55:30    657s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:55:30    657s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:55:30    657s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:55:30    657s] 
[04/06 17:55:30    657s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:55:30    657s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:57 mem=1774.5M
[04/06 17:55:30    657s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:57 mem=1774.5M
[04/06 17:55:30    657s] Creating Lib Analyzer, finished. 
[04/06 17:55:30    657s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:57.3/2:01:53.2 (0.1), mem = 1774.5M
[04/06 17:55:30    657s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.12
[04/06 17:55:30    657s] 
[04/06 17:55:30    657s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:55:30    657s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1774.5M
[04/06 17:55:30    657s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1774.5M
[04/06 17:55:31    657s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.15
[04/06 17:55:31    657s] +----------+---------+--------+--------+------------+--------+
[04/06 17:55:31    657s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/06 17:55:31    657s] +----------+---------+--------+--------+------------+--------+
[04/06 17:55:31    657s] |    70.15%|        -|   0.000|   0.000|   0:00:00.0| 1774.5M|
[04/06 17:55:31    657s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[04/06 17:55:32    659s] |    70.15%|       21|   0.000|   0.000|   0:00:01.0| 1817.2M|
[04/06 17:55:32    659s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
[04/06 17:55:33    660s] |    70.15%|        6|   0.000|   0.000|   0:00:01.0| 1817.2M|
[04/06 17:55:33    660s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
[04/06 17:55:33    660s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[04/06 17:55:33    660s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1817.2M|
[04/06 17:55:33    660s] +----------+---------+--------+--------+------------+--------+
[04/06 17:55:33    660s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
[04/06 17:55:33    660s] 
[04/06 17:55:33    660s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 6 **
[04/06 17:55:33    660s] --------------------------------------------------------------
[04/06 17:55:33    660s] |                                   | Total     | Sequential |
[04/06 17:55:33    660s] --------------------------------------------------------------
[04/06 17:55:33    660s] | Num insts resized                 |       6  |       0    |
[04/06 17:55:33    660s] | Num insts undone                  |       0  |       0    |
[04/06 17:55:33    660s] | Num insts Downsized               |       6  |       0    |
[04/06 17:55:33    660s] | Num insts Samesized               |       0  |       0    |
[04/06 17:55:33    660s] | Num insts Upsized                 |       0  |       0    |
[04/06 17:55:33    660s] | Num multiple commits+uncommits    |       0  |       -    |
[04/06 17:55:33    660s] --------------------------------------------------------------
[04/06 17:55:33    660s] Bottom Preferred Layer:
[04/06 17:55:33    660s] +---------------+------------+----------+
[04/06 17:55:33    660s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:55:33    660s] +---------------+------------+----------+
[04/06 17:55:33    660s] | metal4 (z=4)  |          6 | default  |
[04/06 17:55:33    660s] +---------------+------------+----------+
[04/06 17:55:33    660s] Via Pillar Rule:
[04/06 17:55:33    660s]     None
[04/06 17:55:33    660s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:03.0) **
[04/06 17:55:33    660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.12
[04/06 17:55:33    660s] *** AreaOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:11:00.8/2:01:56.8 (0.1), mem = 1817.2M
[04/06 17:55:33    660s] 
[04/06 17:55:33    660s] =============================================================================================
[04/06 17:55:33    660s]  Step TAT Report for AreaOpt #3
[04/06 17:55:33    660s] =============================================================================================
[04/06 17:55:33    660s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:55:33    660s] ---------------------------------------------------------------------------------------------
[04/06 17:55:33    660s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:55:33    660s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:55:33    660s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:33    660s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/06 17:55:33    660s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:55:33    660s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.6 % )     0:00:02.6 /  0:00:02.6    1.0
[04/06 17:55:33    660s] [ OptGetWeight           ]    180   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[04/06 17:55:33    660s] [ OptEval                ]    180   0:00:00.9  (  23.0 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:55:33    660s] [ OptCommit              ]    180   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[04/06 17:55:33    660s] [ IncrTimingUpdate       ]     10   0:00:00.9  (  22.9 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:55:33    660s] [ PostCommitDelayCalc    ]    180   0:00:00.8  (  20.1 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:55:33    660s] [ MISC                   ]          0:00:00.7  (  19.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/06 17:55:33    660s] ---------------------------------------------------------------------------------------------
[04/06 17:55:33    660s]  AreaOpt #3 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[04/06 17:55:33    660s] ---------------------------------------------------------------------------------------------
[04/06 17:55:33    660s] 
[04/06 17:55:33    660s] Executing incremental physical updates
[04/06 17:55:33    660s] Executing incremental physical updates
[04/06 17:55:34    660s] TotalInstCnt at PhyDesignMc Destruction: 35,428
[04/06 17:55:34    660s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1755.11M, totSessionCpu=0:11:01).
[04/06 17:55:34    661s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1755.1M
[04/06 17:55:34    661s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1755.1M
[04/06 17:55:34    661s] **INFO: Flow update: Design is easy to close.
[04/06 17:55:34    661s] 
[04/06 17:55:34    661s] *** Start incrementalPlace ***
[04/06 17:55:34    661s] User Input Parameters:
[04/06 17:55:34    661s] - Congestion Driven    : On
[04/06 17:55:34    661s] - Timing Driven        : On
[04/06 17:55:34    661s] - Area-Violation Based : On
[04/06 17:55:34    661s] - Start Rollback Level : -5
[04/06 17:55:34    661s] - Legalized            : On
[04/06 17:55:34    661s] - Window Based         : Off
[04/06 17:55:34    661s] - eDen incr mode       : Off
[04/06 17:55:34    661s] - Small incr mode      : Off
[04/06 17:55:34    661s] 
[04/06 17:55:34    661s] no activity file in design. spp won't run.
[04/06 17:55:34    661s] Effort level <high> specified for reg2reg path_group
[04/06 17:55:34    661s] Collecting buffer chain nets ...
[04/06 17:55:34    661s] No Views given, use default active views for adaptive view pruning
[04/06 17:55:34    661s] SKP will enable view:
[04/06 17:55:34    661s]   worst
[04/06 17:55:34    661s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1757.1M
[04/06 17:55:34    661s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.007, MEM:1757.1M
[04/06 17:55:34    661s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1757.1M
[04/06 17:55:34    661s] Starting Early Global Route congestion estimation: mem = 1757.1M
[04/06 17:55:34    661s] (I)       Started Loading and Dumping File ( Curr Mem: 1757.11 MB )
[04/06 17:55:34    661s] (I)       Reading DB...
[04/06 17:55:34    661s] (I)       Read data from FE... (mem=1757.1M)
[04/06 17:55:34    661s] (I)       Read nodes and places... (mem=1757.1M)
[04/06 17:55:34    661s] (I)       Done Read nodes and places (cpu=0.020s, mem=1772.0M)
[04/06 17:55:34    661s] (I)       Read nets... (mem=1772.0M)
[04/06 17:55:34    661s] (I)       Done Read nets (cpu=0.060s, mem=1787.5M)
[04/06 17:55:34    661s] (I)       Done Read data from FE (cpu=0.080s, mem=1787.5M)
[04/06 17:55:34    661s] (I)       before initializing RouteDB syMemory usage = 1787.5 MB
[04/06 17:55:34    661s] (I)       == Non-default Options ==
[04/06 17:55:34    661s] (I)       Maximum routing layer                              : 10
[04/06 17:55:34    661s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 17:55:34    661s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:55:34    661s] (I)       Use row-based GCell size
[04/06 17:55:34    661s] (I)       GCell unit size  : 2800
[04/06 17:55:34    661s] (I)       GCell multiplier : 1
[04/06 17:55:34    661s] (I)       build grid graph
[04/06 17:55:34    661s] (I)       build grid graph start
[04/06 17:55:34    661s] [NR-eGR] Track table information for default rule: 
[04/06 17:55:34    661s] [NR-eGR] metal1 has no routable track
[04/06 17:55:34    661s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:55:34    661s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:55:34    661s] (I)       build grid graph end
[04/06 17:55:34    661s] (I)       ===========================================================================
[04/06 17:55:34    661s] (I)       == Report All Rule Vias ==
[04/06 17:55:34    661s] (I)       ===========================================================================
[04/06 17:55:34    661s] (I)        Via Rule : (Default)
[04/06 17:55:34    661s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:55:34    661s] (I)       ---------------------------------------------------------------------------
[04/06 17:55:34    661s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:55:34    661s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:55:34    661s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:55:34    661s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:55:34    661s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:55:34    661s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:55:34    661s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:55:34    661s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:55:34    661s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:55:34    661s] (I)       ===========================================================================
[04/06 17:55:34    661s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1787.49 MB )
[04/06 17:55:34    661s] (I)       Num PG vias on layer 2 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 3 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 4 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 5 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 6 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 7 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 8 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 9 : 0
[04/06 17:55:34    661s] (I)       Num PG vias on layer 10 : 0
[04/06 17:55:34    661s] [NR-eGR] Read 7944 PG shapes
[04/06 17:55:34    661s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1787.49 MB )
[04/06 17:55:34    661s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:55:34    661s] [NR-eGR] #Instance Blockages : 0
[04/06 17:55:34    661s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:55:34    661s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:55:34    661s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:55:34    661s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:55:34    661s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:55:34    661s] (I)       readDataFromPlaceDB
[04/06 17:55:34    661s] (I)       Read net information..
[04/06 17:55:34    661s] [NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[04/06 17:55:34    661s] (I)       Read testcase time = 0.010 seconds
[04/06 17:55:34    661s] 
[04/06 17:55:34    661s] (I)       early_global_route_priority property id does not exist.
[04/06 17:55:34    661s] (I)       Start initializing grid graph
[04/06 17:55:34    661s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:55:34    661s] (I)       End initializing grid graph
[04/06 17:55:34    661s] (I)       Model blockages into capacity
[04/06 17:55:34    661s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:55:34    661s] (I)       Started Modeling ( Curr Mem: 1797.13 MB )
[04/06 17:55:34    661s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:34    661s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:55:35    661s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:55:35    661s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       -- layer congestion ratio --
[04/06 17:55:35    661s] (I)       Layer 1 : 0.100000
[04/06 17:55:35    661s] (I)       Layer 2 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 3 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 4 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 5 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 6 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 7 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 8 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 9 : 0.700000
[04/06 17:55:35    661s] (I)       Layer 10 : 0.700000
[04/06 17:55:35    661s] (I)       ----------------------------
[04/06 17:55:35    661s] (I)       Number of ignored nets = 0
[04/06 17:55:35    661s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:55:35    661s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:55:35    661s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:55:35    661s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:55:35    661s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:55:35    661s] (I)       Before initializing Early Global Route syMemory usage = 1797.1 MB
[04/06 17:55:35    661s] (I)       Ndr track 0 does not exist
[04/06 17:55:35    661s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:55:35    661s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:55:35    661s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:55:35    661s] (I)       Site width          :   380  (dbu)
[04/06 17:55:35    661s] (I)       Row height          :  2800  (dbu)
[04/06 17:55:35    661s] (I)       GCell width         :  2800  (dbu)
[04/06 17:55:35    661s] (I)       GCell height        :  2800  (dbu)
[04/06 17:55:35    661s] (I)       Grid                :   246   244    10
[04/06 17:55:35    661s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:55:35    661s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:55:35    661s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:55:35    661s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:55:35    661s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:55:35    661s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:55:35    661s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:55:35    661s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:55:35    661s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:55:35    661s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:55:35    661s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:55:35    661s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:55:35    661s] (I)       --------------------------------------------------------
[04/06 17:55:35    661s] 
[04/06 17:55:35    661s] [NR-eGR] ============ Routing rule table ============
[04/06 17:55:35    661s] [NR-eGR] Rule id: 0  Nets: 43557 
[04/06 17:55:35    661s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:55:35    661s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:55:35    661s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:55:35    661s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:55:35    661s] [NR-eGR] ========================================
[04/06 17:55:35    661s] [NR-eGR] 
[04/06 17:55:35    661s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:55:35    661s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:55:35    661s] (I)       After initializing Early Global Route syMemory usage = 1797.1 MB
[04/06 17:55:35    661s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Reset routing kernel
[04/06 17:55:35    661s] (I)       Started Global Routing ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       ============= Initialization =============
[04/06 17:55:35    661s] (I)       totalPins=138623  totalGlobalPin=135090 (97.45%)
[04/06 17:55:35    661s] (I)       Started Net group 1 ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Started Net group 1 ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Started Build MST ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Generate topology with single threads
[04/06 17:55:35    661s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:55:35    661s] [NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[04/06 17:55:35    661s] (I)       
[04/06 17:55:35    661s] (I)       ============  Phase 1a Route ============
[04/06 17:55:35    661s] (I)       Started Phase 1a ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Started Pattern routing ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Usage: 516070 = (252493 H, 263577 V) = (24.31% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:55:35    661s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       
[04/06 17:55:35    661s] (I)       ============  Phase 1b Route ============
[04/06 17:55:35    661s] (I)       Started Phase 1b ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Usage: 516070 = (252493 H, 263577 V) = (24.31% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:55:35    661s] (I)       Overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224980e+05um
[04/06 17:55:35    661s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       
[04/06 17:55:35    661s] (I)       ============  Phase 1c Route ============
[04/06 17:55:35    661s] (I)       Started Phase 1c ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Usage: 516070 = (252493 H, 263577 V) = (24.31% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:55:35    661s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       
[04/06 17:55:35    661s] (I)       ============  Phase 1d Route ============
[04/06 17:55:35    661s] (I)       Started Phase 1d ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Usage: 516070 = (252493 H, 263577 V) = (24.31% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:55:35    661s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       
[04/06 17:55:35    661s] (I)       ============  Phase 1e Route ============
[04/06 17:55:35    661s] (I)       Started Phase 1e ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Started Route legalization ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Usage: 516070 = (252493 H, 263577 V) = (24.31% H, 22.69% V) = (3.535e+05um H, 3.690e+05um V)
[04/06 17:55:35    661s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.224980e+05um
[04/06 17:55:35    661s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    661s] (I)       Started Layer assignment ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       Running layer assignment with 1 threads
[04/06 17:55:35    662s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       Finished Net group 1 ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       
[04/06 17:55:35    662s] (I)       ============  Phase 1l Route ============
[04/06 17:55:35    662s] (I)       Started Phase 1l ( Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       
[04/06 17:55:35    662s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:55:35    662s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:55:35    662s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:55:35    662s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/06 17:55:35    662s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:55:35    662s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:35    662s] [NR-eGR]  metal2  (2)       130( 0.22%)         0( 0.00%)   ( 0.22%) 
[04/06 17:55:35    662s] [NR-eGR]  metal3  (3)        59( 0.10%)         0( 0.00%)   ( 0.10%) 
[04/06 17:55:35    662s] [NR-eGR]  metal4  (4)       201( 0.34%)         2( 0.00%)   ( 0.34%) 
[04/06 17:55:35    662s] [NR-eGR]  metal5  (5)        44( 0.07%)         0( 0.00%)   ( 0.07%) 
[04/06 17:55:35    662s] [NR-eGR]  metal6  (6)        18( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/06 17:55:35    662s] [NR-eGR]  metal7  (7)         9( 0.02%)         0( 0.00%)   ( 0.02%) 
[04/06 17:55:35    662s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:35    662s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:35    662s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:55:35    662s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:55:35    662s] [NR-eGR] Total              461( 0.09%)         2( 0.00%)   ( 0.09%) 
[04/06 17:55:35    662s] [NR-eGR] 
[04/06 17:55:35    662s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.36 sec, Curr Mem: 1797.13 MB )
[04/06 17:55:35    662s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:55:35    662s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:55:35    662s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/06 17:55:35    662s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1797.1M
[04/06 17:55:35    662s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.511, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF: Starting HotSpotCal at level 1, MEM:1797.1M
[04/06 17:55:35    662s] [hotspot] +------------+---------------+---------------+
[04/06 17:55:35    662s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:55:35    662s] [hotspot] +------------+---------------+---------------+
[04/06 17:55:35    662s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:55:35    662s] [hotspot] +------------+---------------+---------------+
[04/06 17:55:35    662s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:55:35    662s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:55:35    662s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1797.1M
[04/06 17:55:35    662s] 
[04/06 17:55:35    662s] === incrementalPlace Internal Loop 1 ===
[04/06 17:55:35    662s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/06 17:55:35    662s] OPERPROF: Starting IPInitSPData at level 1, MEM:1797.1M
[04/06 17:55:35    662s] #spOpts: N=45 minPadR=1.1 
[04/06 17:55:35    662s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:   Starting post-place ADS at level 2, MEM:1797.1M
[04/06 17:55:35    662s] ADSU 0.702 -> 0.702. GS 11.200
[04/06 17:55:35    662s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.052, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:   Starting spMPad at level 2, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:     Starting spContextMPad at level 3, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.006, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1797.1M
[04/06 17:55:35    662s] no activity file in design. spp won't run.
[04/06 17:55:35    662s] [spp] 0
[04/06 17:55:35    662s] [adp] 0:1:1:3
[04/06 17:55:35    662s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.007, MEM:1797.1M
[04/06 17:55:35    662s] SP #FI/SF FL/PI 0/0 35428/0
[04/06 17:55:35    662s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.132, MEM:1797.1M
[04/06 17:55:35    662s] PP off. flexM 0
[04/06 17:55:35    662s] OPERPROF: Starting CDPad at level 1, MEM:1797.1M
[04/06 17:55:35    662s] 3DP is on.
[04/06 17:55:35    662s] 3DP OF M2 0.002, M4 0.004. Diff 0
[04/06 17:55:35    662s] design sh 0.091.
[04/06 17:55:35    662s] design sh 0.091.
[04/06 17:55:35    662s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[04/06 17:55:35    662s] design sh 0.064.
[04/06 17:55:35    662s] CDPadU 0.905 -> 0.849. R=0.701, N=35428, GS=1.400
[04/06 17:55:35    662s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.214, MEM:1797.1M
[04/06 17:55:35    662s] OPERPROF: Starting InitSKP at level 1, MEM:1797.1M
[04/06 17:55:35    662s] no activity file in design. spp won't run.
[04/06 17:55:36    663s] no activity file in design. spp won't run.
[04/06 17:55:38    665s] *** Finished SKP initialization (cpu=0:00:03.2, real=0:00:03.0)***
[04/06 17:55:38    665s] OPERPROF: Finished InitSKP at level 1, CPU:3.190, REAL:3.178, MEM:1835.4M
[04/06 17:55:38    665s] NP #FI/FS/SF FL/PI: 0/0/0 35428/0
[04/06 17:55:38    665s] no activity file in design. spp won't run.
[04/06 17:55:38    665s] 
[04/06 17:55:38    665s] AB Est...
[04/06 17:55:39    665s] OPERPROF: Starting npPlace at level 1, MEM:1842.2M
[04/06 17:55:39    665s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.069, MEM:1901.6M
[04/06 17:55:39    665s] Iteration  4: Skipped, with CDP Off
[04/06 17:55:39    665s] 
[04/06 17:55:39    665s] AB Est...
[04/06 17:55:39    665s] OPERPROF: Starting npPlace at level 1, MEM:1901.6M
[04/06 17:55:39    666s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.062, MEM:1901.6M
[04/06 17:55:39    666s] Iteration  5: Skipped, with CDP Off
[04/06 17:55:39    666s] 
[04/06 17:55:39    666s] AB Est...
[04/06 17:55:39    666s] OPERPROF: Starting npPlace at level 1, MEM:1901.6M
[04/06 17:55:39    666s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.061, MEM:1901.6M
[04/06 17:55:39    666s] Iteration  6: Skipped, with CDP Off
[04/06 17:55:39    666s] OPERPROF: Starting npPlace at level 1, MEM:1901.6M
[04/06 17:55:39    666s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/06 17:55:39    666s] No instances found in the vector
[04/06 17:55:39    666s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1901.6M, DRC: 0)
[04/06 17:55:39    666s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:55:44    671s] Iteration  7: Total net bbox = 6.160e+05 (3.05e+05 3.11e+05)
[04/06 17:55:44    671s]               Est.  stn bbox = 8.862e+05 (4.40e+05 4.46e+05)
[04/06 17:55:44    671s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 1977.4M
[04/06 17:55:44    671s] OPERPROF: Finished npPlace at level 1, CPU:4.780, REAL:4.774, MEM:1977.4M
[04/06 17:55:44    671s] no activity file in design. spp won't run.
[04/06 17:55:44    671s] NP #FI/FS/SF FL/PI: 0/0/0 35428/0
[04/06 17:55:44    671s] no activity file in design. spp won't run.
[04/06 17:55:44    671s] OPERPROF: Starting npPlace at level 1, MEM:1977.4M
[04/06 17:55:44    671s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/06 17:55:44    671s] No instances found in the vector
[04/06 17:55:44    671s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1977.4M, DRC: 0)
[04/06 17:55:44    671s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:55:48    674s] Iteration  8: Total net bbox = 6.136e+05 (3.04e+05 3.10e+05)
[04/06 17:55:48    674s]               Est.  stn bbox = 8.808e+05 (4.37e+05 4.44e+05)
[04/06 17:55:48    674s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1963.4M
[04/06 17:55:48    674s] OPERPROF: Finished npPlace at level 1, CPU:3.530, REAL:3.525, MEM:1963.4M
[04/06 17:55:48    675s] no activity file in design. spp won't run.
[04/06 17:55:48    675s] NP #FI/FS/SF FL/PI: 0/0/0 35428/0
[04/06 17:55:48    675s] no activity file in design. spp won't run.
[04/06 17:55:48    675s] OPERPROF: Starting npPlace at level 1, MEM:1963.4M
[04/06 17:55:48    675s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/06 17:55:48    675s] No instances found in the vector
[04/06 17:55:48    675s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1963.4M, DRC: 0)
[04/06 17:55:48    675s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:55:54    681s] Iteration  9: Total net bbox = 6.073e+05 (3.01e+05 3.06e+05)
[04/06 17:55:54    681s]               Est.  stn bbox = 8.721e+05 (4.33e+05 4.39e+05)
[04/06 17:55:54    681s]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 1967.3M
[04/06 17:55:54    681s] OPERPROF: Finished npPlace at level 1, CPU:6.290, REAL:6.277, MEM:1955.3M
[04/06 17:55:54    681s] no activity file in design. spp won't run.
[04/06 17:55:54    681s] NP #FI/FS/SF FL/PI: 0/0/0 35428/0
[04/06 17:55:54    681s] no activity file in design. spp won't run.
[04/06 17:55:54    681s] OPERPROF: Starting npPlace at level 1, MEM:1955.3M
[04/06 17:55:54    681s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[04/06 17:55:54    681s] No instances found in the vector
[04/06 17:55:54    681s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1959.3M, DRC: 0)
[04/06 17:55:54    681s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:55:55    681s] Starting Early Global Route supply map. mem = 1974.5M
[04/06 17:55:55    682s] Finished Early Global Route supply map. mem = 2004.9M
[04/06 17:56:11    698s] Iteration 10: Total net bbox = 6.273e+05 (3.10e+05 3.17e+05)
[04/06 17:56:11    698s]               Est.  stn bbox = 8.927e+05 (4.43e+05 4.50e+05)
[04/06 17:56:11    698s]               cpu = 0:00:16.3 real = 0:00:17.0 mem = 1973.9M
[04/06 17:56:11    698s] OPERPROF: Finished npPlace at level 1, CPU:16.330, REAL:16.315, MEM:1973.9M
[04/06 17:56:11    698s] no activity file in design. spp won't run.
[04/06 17:56:11    698s] NP #FI/FS/SF FL/PI: 0/0/0 35428/0
[04/06 17:56:11    698s] no activity file in design. spp won't run.
[04/06 17:56:11    698s] OPERPROF: Starting npPlace at level 1, MEM:1973.9M
[04/06 17:56:11    698s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[04/06 17:56:11    698s] No instances found in the vector
[04/06 17:56:11    698s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1973.9M, DRC: 0)
[04/06 17:56:11    698s] 0 (out of 0) MH cells were successfully legalized.
[04/06 17:56:17    704s] Iteration 11: Total net bbox = 6.180e+05 (3.04e+05 3.14e+05)
[04/06 17:56:17    704s]               Est.  stn bbox = 8.806e+05 (4.35e+05 4.45e+05)
[04/06 17:56:17    704s]               cpu = 0:00:06.3 real = 0:00:06.0 mem = 1974.9M
[04/06 17:56:17    704s] OPERPROF: Finished npPlace at level 1, CPU:6.320, REAL:6.315, MEM:1974.9M
[04/06 17:56:17    704s] Move report: Timing Driven Placement moves 35428 insts, mean move: 4.84 um, max move: 118.99 um
[04/06 17:56:17    704s] 	Max move on inst (FE_OFC1070_FE_OFN884_n39182): (178.60, 165.48) --> (83.71, 141.37)
[04/06 17:56:17    704s] no activity file in design. spp won't run.
[04/06 17:56:17    704s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.014, MEM:1974.9M
[04/06 17:56:17    704s] 
[04/06 17:56:17    704s] Finished Incremental Placement (cpu=0:00:42.6, real=0:00:42.0, mem=1974.9M)
[04/06 17:56:17    704s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/06 17:56:17    704s] Type 'man IMPSP-9025' for more detail.
[04/06 17:56:17    704s] CongRepair sets shifter mode to gplace
[04/06 17:56:17    704s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1974.9M
[04/06 17:56:17    704s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:56:17    704s] All LLGs are deleted
[04/06 17:56:17    704s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1974.9M
[04/06 17:56:17    704s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1974.9M
[04/06 17:56:17    704s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:56:17    704s] Fast DP-INIT is on for default
[04/06 17:56:17    704s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:56:17    704s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.015, MEM:1975.6M
[04/06 17:56:17    704s] OPERPROF:         Starting CMU at level 5, MEM:1975.6M
[04/06 17:56:17    704s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1975.6M
[04/06 17:56:17    704s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.040, REAL:0.021, MEM:1975.6M
[04/06 17:56:18    704s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1975.6MB).
[04/06 17:56:18    704s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.041, MEM:1975.6M
[04/06 17:56:18    704s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.041, MEM:1975.6M
[04/06 17:56:18    704s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.8
[04/06 17:56:18    704s] OPERPROF:   Starting RefinePlace at level 2, MEM:1975.6M
[04/06 17:56:18    704s] *** Starting refinePlace (0:11:45 mem=1975.6M) ***
[04/06 17:56:18    704s] Total net bbox length = 8.813e+05 (4.707e+05 4.106e+05) (ext = 2.518e+05)
[04/06 17:56:18    704s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:18    704s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1975.6M
[04/06 17:56:18    704s] Starting refinePlace ...
[04/06 17:56:18    705s] ** Cut row section cpu time 0:00:00.0.
[04/06 17:56:18    705s]    Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:56:18    705s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1975.6MB) @(0:11:45 - 0:11:45).
[04/06 17:56:18    705s] Move report: preRPlace moves 35428 insts, mean move: 0.44 um, max move: 3.73 um
[04/06 17:56:18    705s] 	Max move on inst (U75491): (224.22, 227.90) --> (225.72, 225.68)
[04/06 17:56:18    705s] 	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
[04/06 17:56:18    705s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:56:18    705s] Placement tweakage begins.
[04/06 17:56:18    705s] wire length = 7.590e+05
[04/06 17:56:20    707s] wire length = 7.350e+05
[04/06 17:56:20    707s] Placement tweakage ends.
[04/06 17:56:20    707s] Move report: tweak moves 6784 insts, mean move: 1.78 um, max move: 19.19 um
[04/06 17:56:20    707s] 	Max move on inst (FE_OFC99_A_reg_81): (91.20, 85.68) --> (110.39, 85.68)
[04/06 17:56:20    707s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1975.6MB) @(0:11:45 - 0:11:47).
[04/06 17:56:20    707s] 
[04/06 17:56:20    707s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:56:20    707s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:20    707s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1975.6MB) @(0:11:47 - 0:11:48).
[04/06 17:56:20    707s] Move report: Detail placement moves 35428 insts, mean move: 0.75 um, max move: 19.66 um
[04/06 17:56:20    707s] 	Max move on inst (FE_OFC99_A_reg_81): (91.18, 85.23) --> (110.39, 85.68)
[04/06 17:56:20    707s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 1975.6MB
[04/06 17:56:20    707s] Statistics of distance of Instance movement in refine placement:
[04/06 17:56:20    707s]   maximum (X+Y) =        19.66 um
[04/06 17:56:20    707s]   inst (FE_OFC99_A_reg_81) with max move: (91.184, 85.229) -> (110.39, 85.68)
[04/06 17:56:20    707s]   mean    (X+Y) =         0.75 um
[04/06 17:56:20    707s] Summary Report:
[04/06 17:56:20    707s] Instances move: 35428 (out of 35428 movable)
[04/06 17:56:20    707s] Instances flipped: 0
[04/06 17:56:20    707s] Mean displacement: 0.75 um
[04/06 17:56:20    707s] Max displacement: 19.66 um (Instance: FE_OFC99_A_reg_81) (91.184, 85.229) -> (110.39, 85.68)
[04/06 17:56:20    707s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[04/06 17:56:20    707s] Total instances moved : 35428
[04/06 17:56:20    707s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.780, REAL:2.776, MEM:1975.6M
[04/06 17:56:20    707s] Total net bbox length = 8.634e+05 (4.507e+05 4.126e+05) (ext = 2.515e+05)
[04/06 17:56:20    707s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1975.6MB
[04/06 17:56:20    707s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=1975.6MB) @(0:11:45 - 0:11:48).
[04/06 17:56:20    707s] *** Finished refinePlace (0:11:48 mem=1975.6M) ***
[04/06 17:56:20    707s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.8
[04/06 17:56:20    707s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.820, REAL:2.823, MEM:1975.6M
[04/06 17:56:20    707s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.960, REAL:2.932, MEM:1975.6M
[04/06 17:56:20    707s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1975.6M
[04/06 17:56:20    707s] Starting Early Global Route congestion estimation: mem = 1975.6M
[04/06 17:56:20    707s] (I)       Started Loading and Dumping File ( Curr Mem: 1975.62 MB )
[04/06 17:56:20    707s] (I)       Reading DB...
[04/06 17:56:20    707s] (I)       Read data from FE... (mem=1975.6M)
[04/06 17:56:20    707s] (I)       Read nodes and places... (mem=1975.6M)
[04/06 17:56:20    707s] (I)       Done Read nodes and places (cpu=0.020s, mem=1975.6M)
[04/06 17:56:20    707s] (I)       Read nets... (mem=1975.6M)
[04/06 17:56:20    707s] (I)       Done Read nets (cpu=0.050s, mem=1975.6M)
[04/06 17:56:20    707s] (I)       Done Read data from FE (cpu=0.070s, mem=1975.6M)
[04/06 17:56:20    707s] (I)       before initializing RouteDB syMemory usage = 1975.6 MB
[04/06 17:56:20    707s] (I)       == Non-default Options ==
[04/06 17:56:20    707s] (I)       Maximum routing layer                              : 10
[04/06 17:56:20    707s] (I)       Use non-blocking free Dbs wires                    : false
[04/06 17:56:20    707s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:56:20    707s] (I)       Use row-based GCell size
[04/06 17:56:20    707s] (I)       GCell unit size  : 2800
[04/06 17:56:20    707s] (I)       GCell multiplier : 1
[04/06 17:56:20    707s] (I)       build grid graph
[04/06 17:56:20    707s] (I)       build grid graph start
[04/06 17:56:20    707s] [NR-eGR] Track table information for default rule: 
[04/06 17:56:20    707s] [NR-eGR] metal1 has no routable track
[04/06 17:56:20    707s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:56:20    707s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:56:20    707s] (I)       build grid graph end
[04/06 17:56:20    707s] (I)       ===========================================================================
[04/06 17:56:20    707s] (I)       == Report All Rule Vias ==
[04/06 17:56:20    707s] (I)       ===========================================================================
[04/06 17:56:20    707s] (I)        Via Rule : (Default)
[04/06 17:56:20    707s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:56:20    707s] (I)       ---------------------------------------------------------------------------
[04/06 17:56:20    707s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:56:20    707s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:56:20    707s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:56:20    707s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:56:20    707s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:56:20    707s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:56:20    707s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:56:20    707s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:56:20    707s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:56:20    707s] (I)       ===========================================================================
[04/06 17:56:20    707s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1975.62 MB )
[04/06 17:56:20    707s] (I)       Num PG vias on layer 2 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 3 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 4 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 5 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 6 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 7 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 8 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 9 : 0
[04/06 17:56:20    707s] (I)       Num PG vias on layer 10 : 0
[04/06 17:56:20    707s] [NR-eGR] Read 7944 PG shapes
[04/06 17:56:20    707s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:20    707s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:56:20    707s] [NR-eGR] #Instance Blockages : 0
[04/06 17:56:20    707s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:56:20    707s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:56:20    707s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:56:20    707s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:56:20    707s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:56:20    707s] (I)       readDataFromPlaceDB
[04/06 17:56:20    707s] (I)       Read net information..
[04/06 17:56:21    707s] [NR-eGR] Read numTotalNets=43557  numIgnoredNets=0
[04/06 17:56:21    707s] (I)       Read testcase time = 0.010 seconds
[04/06 17:56:21    707s] 
[04/06 17:56:21    707s] (I)       early_global_route_priority property id does not exist.
[04/06 17:56:21    707s] (I)       Start initializing grid graph
[04/06 17:56:21    707s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:56:21    707s] (I)       End initializing grid graph
[04/06 17:56:21    707s] (I)       Model blockages into capacity
[04/06 17:56:21    707s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:56:21    707s] (I)       Started Modeling ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:56:21    707s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:56:21    707s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       -- layer congestion ratio --
[04/06 17:56:21    707s] (I)       Layer 1 : 0.100000
[04/06 17:56:21    707s] (I)       Layer 2 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 3 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 4 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 5 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 6 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 7 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 8 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 9 : 0.700000
[04/06 17:56:21    707s] (I)       Layer 10 : 0.700000
[04/06 17:56:21    707s] (I)       ----------------------------
[04/06 17:56:21    707s] (I)       Number of ignored nets = 0
[04/06 17:56:21    707s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:56:21    707s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:56:21    707s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:56:21    707s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:56:21    707s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:56:21    707s] (I)       Before initializing Early Global Route syMemory usage = 1975.6 MB
[04/06 17:56:21    707s] (I)       Ndr track 0 does not exist
[04/06 17:56:21    707s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:56:21    707s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:56:21    707s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:56:21    707s] (I)       Site width          :   380  (dbu)
[04/06 17:56:21    707s] (I)       Row height          :  2800  (dbu)
[04/06 17:56:21    707s] (I)       GCell width         :  2800  (dbu)
[04/06 17:56:21    707s] (I)       GCell height        :  2800  (dbu)
[04/06 17:56:21    707s] (I)       Grid                :   246   244    10
[04/06 17:56:21    707s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:56:21    707s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:56:21    707s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:56:21    707s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:56:21    707s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:56:21    707s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:56:21    707s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:56:21    707s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:56:21    707s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:56:21    707s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:56:21    707s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:56:21    707s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:56:21    707s] (I)       --------------------------------------------------------
[04/06 17:56:21    707s] 
[04/06 17:56:21    707s] [NR-eGR] ============ Routing rule table ============
[04/06 17:56:21    707s] [NR-eGR] Rule id: 0  Nets: 43557 
[04/06 17:56:21    707s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:56:21    707s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:56:21    707s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:56:21    707s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:56:21    707s] [NR-eGR] ========================================
[04/06 17:56:21    707s] [NR-eGR] 
[04/06 17:56:21    707s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:56:21    707s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:56:21    707s] (I)       After initializing Early Global Route syMemory usage = 1975.6 MB
[04/06 17:56:21    707s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Reset routing kernel
[04/06 17:56:21    707s] (I)       Started Global Routing ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       ============= Initialization =============
[04/06 17:56:21    707s] (I)       totalPins=138623  totalGlobalPin=135109 (97.47%)
[04/06 17:56:21    707s] (I)       Started Net group 1 ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Started Net group 1 ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Started Build MST ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Generate topology with single threads
[04/06 17:56:21    707s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:56:21    707s] [NR-eGR] Layer group 1: route 43557 net(s) in layer range [2, 10]
[04/06 17:56:21    707s] (I)       
[04/06 17:56:21    707s] (I)       ============  Phase 1a Route ============
[04/06 17:56:21    707s] (I)       Started Phase 1a ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    707s] (I)       Started Pattern routing ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Usage: 516220 = (253042 H, 263178 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.684e+05um V)
[04/06 17:56:21    708s] (I)       Finished Phase 1a ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] (I)       ============  Phase 1b Route ============
[04/06 17:56:21    708s] (I)       Started Phase 1b ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Usage: 516220 = (253042 H, 263178 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.684e+05um V)
[04/06 17:56:21    708s] (I)       Overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.227080e+05um
[04/06 17:56:21    708s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] (I)       ============  Phase 1c Route ============
[04/06 17:56:21    708s] (I)       Started Phase 1c ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Usage: 516220 = (253042 H, 263178 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.684e+05um V)
[04/06 17:56:21    708s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] (I)       ============  Phase 1d Route ============
[04/06 17:56:21    708s] (I)       Started Phase 1d ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Usage: 516220 = (253042 H, 263178 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.684e+05um V)
[04/06 17:56:21    708s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] (I)       ============  Phase 1e Route ============
[04/06 17:56:21    708s] (I)       Started Phase 1e ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Started Route legalization ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Usage: 516220 = (253042 H, 263178 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.684e+05um V)
[04/06 17:56:21    708s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.07% V. EstWL: 7.227080e+05um
[04/06 17:56:21    708s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Started Layer assignment ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Running layer assignment with 1 threads
[04/06 17:56:21    708s] (I)       Finished Layer assignment ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Finished Net group 1 ( CPU: 0.36 sec, Real: 0.35 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] (I)       ============  Phase 1l Route ============
[04/06 17:56:21    708s] (I)       Started Phase 1l ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       
[04/06 17:56:21    708s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:56:21    708s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:56:21    708s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:56:21    708s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/06 17:56:21    708s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:56:21    708s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:21    708s] [NR-eGR]  metal2  (2)       111( 0.19%)         1( 0.00%)   ( 0.19%) 
[04/06 17:56:21    708s] [NR-eGR]  metal3  (3)        52( 0.09%)         3( 0.01%)   ( 0.09%) 
[04/06 17:56:21    708s] [NR-eGR]  metal4  (4)       209( 0.35%)         0( 0.00%)   ( 0.35%) 
[04/06 17:56:21    708s] [NR-eGR]  metal5  (5)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/06 17:56:21    708s] [NR-eGR]  metal6  (6)        24( 0.04%)         0( 0.00%)   ( 0.04%) 
[04/06 17:56:21    708s] [NR-eGR]  metal7  (7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/06 17:56:21    708s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:21    708s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:21    708s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:21    708s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:56:21    708s] [NR-eGR] Total              434( 0.09%)         4( 0.00%)   ( 0.09%) 
[04/06 17:56:21    708s] [NR-eGR] 
[04/06 17:56:21    708s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:56:21    708s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:56:21    708s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/06 17:56:21    708s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1975.6M
[04/06 17:56:21    708s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.513, MEM:1975.6M
[04/06 17:56:21    708s] OPERPROF: Starting HotSpotCal at level 1, MEM:1975.6M
[04/06 17:56:21    708s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:21    708s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:56:21    708s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:21    708s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:56:21    708s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:21    708s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:56:21    708s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:56:21    708s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1975.6M
[04/06 17:56:21    708s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1975.6M
[04/06 17:56:21    708s] Starting Early Global Route wiring: mem = 1975.6M
[04/06 17:56:21    708s] (I)       ============= track Assignment ============
[04/06 17:56:21    708s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Started Track Assignment ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Initialize Track Assignment ( max pin layer : 11 )
[04/06 17:56:21    708s] (I)       Running track assignment with 1 threads
[04/06 17:56:21    708s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] (I)       Run Multi-thread track assignment
[04/06 17:56:21    708s] (I)       Finished Track Assignment ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] [NR-eGR] Started Export DB wires ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] [NR-eGR] Started Export all nets ( Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] [NR-eGR] Finished Export all nets ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:21    708s] [NR-eGR] Started Set wire vias ( Curr Mem: 1975.62 MB )
[04/06 17:56:22    708s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:22    708s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1975.62 MB )
[04/06 17:56:22    708s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:56:22    708s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 138623
[04/06 17:56:22    708s] [NR-eGR] metal2  (2V) length: 1.480072e+05um, number of vias: 166703
[04/06 17:56:22    708s] [NR-eGR] metal3  (3H) length: 2.642874e+05um, number of vias: 73370
[04/06 17:56:22    708s] [NR-eGR] metal4  (4V) length: 1.241808e+05um, number of vias: 21584
[04/06 17:56:22    708s] [NR-eGR] metal5  (5H) length: 8.571693e+04um, number of vias: 18136
[04/06 17:56:22    708s] [NR-eGR] metal6  (6V) length: 1.077980e+05um, number of vias: 2785
[04/06 17:56:22    708s] [NR-eGR] metal7  (7H) length: 1.357353e+04um, number of vias: 1352
[04/06 17:56:22    708s] [NR-eGR] metal8  (8V) length: 1.462665e+04um, number of vias: 16
[04/06 17:56:22    708s] [NR-eGR] metal9  (9H) length: 6.720000e+00um, number of vias: 0
[04/06 17:56:22    708s] [NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[04/06 17:56:22    708s] [NR-eGR] Total length: 7.581972e+05um, number of vias: 422569
[04/06 17:56:22    708s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:56:22    708s] [NR-eGR] Total eGR-routed clock nets wire length: 3.357110e+03um 
[04/06 17:56:22    708s] [NR-eGR] --------------------------------------------------------------------------
[04/06 17:56:22    709s] Early Global Route wiring runtime: 0.69 seconds, mem = 1975.6M
[04/06 17:56:22    709s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.690, REAL:0.697, MEM:1975.6M
[04/06 17:56:22    709s] 0 delay mode for cte disabled.
[04/06 17:56:22    709s] SKP cleared!
[04/06 17:56:22    709s] 
[04/06 17:56:22    709s] *** Finished incrementalPlace (cpu=0:00:47.8, real=0:00:48.0)***
[04/06 17:56:22    709s] All LLGs are deleted
[04/06 17:56:22    709s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1975.6M
[04/06 17:56:22    709s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.009, MEM:1975.6M
[04/06 17:56:22    709s] Start to check current routing status for nets...
[04/06 17:56:22    709s] All nets are already routed correctly.
[04/06 17:56:22    709s] End to check current routing status for nets (mem=1975.6M)
[04/06 17:56:22    709s] Extraction called for design 'MAC_512' of instances=35428 and nets=43815 using extraction engine 'preRoute' .
[04/06 17:56:22    709s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:56:22    709s] RC Extraction called in multi-corner(1) mode.
[04/06 17:56:22    709s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:56:22    709s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:56:22    709s] RCMode: PreRoute
[04/06 17:56:22    709s]       RC Corner Indexes            0   
[04/06 17:56:22    709s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:56:22    709s] Resistance Scaling Factor    : 1.00000 
[04/06 17:56:22    709s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:56:22    709s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:56:22    709s] Shrink Factor                : 1.00000
[04/06 17:56:22    709s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:56:22    709s] LayerId::1 widthSet size::1
[04/06 17:56:22    709s] LayerId::2 widthSet size::1
[04/06 17:56:22    709s] LayerId::3 widthSet size::1
[04/06 17:56:22    709s] LayerId::4 widthSet size::1
[04/06 17:56:22    709s] LayerId::5 widthSet size::1
[04/06 17:56:22    709s] LayerId::6 widthSet size::1
[04/06 17:56:22    709s] LayerId::7 widthSet size::1
[04/06 17:56:22    709s] LayerId::8 widthSet size::1
[04/06 17:56:22    709s] LayerId::9 widthSet size::1
[04/06 17:56:22    709s] LayerId::10 widthSet size::1
[04/06 17:56:22    709s] Updating RC grid for preRoute extraction ...
[04/06 17:56:22    709s] Initializing multi-corner resistance tables ...
[04/06 17:56:22    709s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:56:22    709s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.362720 ; uaWl: 0.995428 ; uaWlH: 0.451729 ; aWlH: 0.004488 ; Pmax: 0.891900 ; wcR: 0.535700 ; newSi: 0.095800 ; pMod: 80 ; 
[04/06 17:56:22    709s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1975.617M)
[04/06 17:56:23    710s] Compute RC Scale Done ...
[04/06 17:56:23    710s] **optDesign ... cpu = 0:01:11, real = 0:01:11, mem = 1406.2M, totSessionCpu=0:11:50 **
[04/06 17:56:23    710s] #################################################################################
[04/06 17:56:23    710s] # Design Stage: PreRoute
[04/06 17:56:23    710s] # Design Name: MAC_512
[04/06 17:56:23    710s] # Design Mode: 45nm
[04/06 17:56:23    710s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:56:23    710s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:56:23    710s] # Signoff Settings: SI Off 
[04/06 17:56:23    710s] #################################################################################
[04/06 17:56:24    711s] Calculate delays in BcWc mode...
[04/06 17:56:24    711s] Topological Sorting (REAL = 0:00:00.0, MEM = 1790.1M, InitMEM = 1784.7M)
[04/06 17:56:24    711s] Start delay calculation (fullDC) (1 T). (MEM=1790.07)
[04/06 17:56:24    711s] End AAE Lib Interpolated Model. (MEM=1806.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:56:30    717s] Total number of fetched objects 44581
[04/06 17:56:30    717s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:56:30    717s] End delay calculation. (MEM=1822.49 CPU=0:00:05.3 REAL=0:00:05.0)
[04/06 17:56:30    717s] End delay calculation (fullDC). (MEM=1822.49 CPU=0:00:06.3 REAL=0:00:06.0)
[04/06 17:56:30    717s] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1822.5M) ***
[04/06 17:56:32    719s] Deleting Lib Analyzer.
[04/06 17:56:32    719s] Begin: GigaOpt DRV Optimization
[04/06 17:56:32    719s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/06 17:56:32    719s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:56:32    719s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:59.1/2:02:54.9 (0.1), mem = 1838.5M
[04/06 17:56:32    719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.13
[04/06 17:56:32    719s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:56:32    719s] ### Creating PhyDesignMc. totSessionCpu=0:11:59 mem=1838.5M
[04/06 17:56:32    719s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:56:32    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.5M
[04/06 17:56:32    719s] #spOpts: N=45 minPadR=1.1 
[04/06 17:56:32    719s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.5M
[04/06 17:56:32    719s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1838.5M
[04/06 17:56:32    719s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[04/06 17:56:32    719s] Fast DP-INIT is on for default
[04/06 17:56:32    719s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/06 17:56:32    719s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.016, MEM:1854.5M
[04/06 17:56:32    719s] OPERPROF:     Starting CMU at level 3, MEM:1854.5M
[04/06 17:56:32    719s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1854.5M
[04/06 17:56:32    719s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.022, MEM:1854.5M
[04/06 17:56:32    719s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1854.5MB).
[04/06 17:56:32    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.043, MEM:1854.5M
[04/06 17:56:32    719s] TotalInstCnt at PhyDesignMc Initialization: 35,428
[04/06 17:56:32    719s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:59 mem=1854.5M
[04/06 17:56:32    719s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:56:32    719s] 
[04/06 17:56:32    719s] Creating Lib Analyzer ...
[04/06 17:56:32    719s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:56:32    719s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:56:32    719s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:56:32    719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:56:32    719s] 
[04/06 17:56:32    719s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:56:32    719s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:00 mem=1854.5M
[04/06 17:56:32    719s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:00 mem=1854.5M
[04/06 17:56:32    719s] Creating Lib Analyzer, finished. 
[04/06 17:56:32    719s] 
[04/06 17:56:32    719s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:56:32    719s] ### Creating LA Mngr. totSessionCpu=0:12:00 mem=1854.5M
[04/06 17:56:32    719s] ### Creating LA Mngr, finished. totSessionCpu=0:12:00 mem=1854.5M
[04/06 17:56:35    722s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1873.6M
[04/06 17:56:35    722s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1873.6M
[04/06 17:56:35    722s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:35    722s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/06 17:56:35    722s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:35    722s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/06 17:56:35    722s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:35    722s] Info: violation cost 49.233803 (cap = 0.849027, tran = 30.384773, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:35    722s] |    30|   616|    -0.02|    22|    22|    -0.01|     0|     0|     0|     0|    -0.01|    -0.09|       0|       0|       0|  70.15|          |         |
[04/06 17:56:37    724s] Info: violation cost 18.092178 (cap = 0.000000, tran = 0.092179, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:37    724s] |     1|    12|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|      24|       0|      28|  70.17| 0:00:02.0|  1919.7M|
[04/06 17:56:37    724s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:37    724s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       1|       0|       1|  70.17| 0:00:00.0|  1919.7M|
[04/06 17:56:37    724s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:37    724s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0|  70.17| 0:00:00.0|  1919.7M|
[04/06 17:56:37    724s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] ###############################################################################
[04/06 17:56:37    724s] #
[04/06 17:56:37    724s] #  Large fanout net report:  
[04/06 17:56:37    724s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:56:37    724s] #     - current density: 70.17
[04/06 17:56:37    724s] #
[04/06 17:56:37    724s] #  List of high fanout nets:
[04/06 17:56:37    724s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:56:37    724s] #        Net(2):  en: (fanouts = 768)
[04/06 17:56:37    724s] #
[04/06 17:56:37    724s] ###############################################################################
[04/06 17:56:37    724s] Bottom Preferred Layer:
[04/06 17:56:37    724s] +---------------+------------+----------+
[04/06 17:56:37    724s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:56:37    724s] +---------------+------------+----------+
[04/06 17:56:37    724s] | metal4 (z=4)  |         30 | default  |
[04/06 17:56:37    724s] +---------------+------------+----------+
[04/06 17:56:37    724s] Via Pillar Rule:
[04/06 17:56:37    724s]     None
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] =======================================================================
[04/06 17:56:37    724s]                 Reasons for remaining drv violations
[04/06 17:56:37    724s] =======================================================================
[04/06 17:56:37    724s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] MultiBuffering failure reasons
[04/06 17:56:37    724s] ------------------------------------------------
[04/06 17:56:37    724s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] *** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:02.0 mem=1919.7M) ***
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:       Starting CMU at level 4, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1919.7M
[04/06 17:56:37    724s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1919.7M
[04/06 17:56:37    724s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.9
[04/06 17:56:37    724s] OPERPROF: Starting RefinePlace at level 1, MEM:1919.7M
[04/06 17:56:37    724s] *** Starting refinePlace (0:12:05 mem=1919.7M) ***
[04/06 17:56:37    724s] Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
[04/06 17:56:37    724s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:37    724s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1919.7M
[04/06 17:56:37    724s] Starting refinePlace ...
[04/06 17:56:37    724s]   Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:56:37    724s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1919.7MB) @(0:12:05 - 0:12:05).
[04/06 17:56:37    724s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:37    724s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:56:37    724s] 
[04/06 17:56:37    724s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:56:38    725s] Move report: legalization moves 29 insts, mean move: 1.03 um, max move: 3.56 um
[04/06 17:56:38    725s] 	Max move on inst (FE_OFC1221_FE_OFN715_n39237): (283.29, 145.88) --> (284.05, 143.08)
[04/06 17:56:38    725s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1919.7MB) @(0:12:05 - 0:12:05).
[04/06 17:56:38    725s] Move report: Detail placement moves 29 insts, mean move: 1.03 um, max move: 3.56 um
[04/06 17:56:38    725s] 	Max move on inst (FE_OFC1221_FE_OFN715_n39237): (283.29, 145.88) --> (284.05, 143.08)
[04/06 17:56:38    725s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1919.7MB
[04/06 17:56:38    725s] Statistics of distance of Instance movement in refine placement:
[04/06 17:56:38    725s]   maximum (X+Y) =         3.56 um
[04/06 17:56:38    725s]   inst (FE_OFC1221_FE_OFN715_n39237) with max move: (283.29, 145.88) -> (284.05, 143.08)
[04/06 17:56:38    725s]   mean    (X+Y) =         1.03 um
[04/06 17:56:38    725s] Summary Report:
[04/06 17:56:38    725s] Instances move: 29 (out of 35453 movable)
[04/06 17:56:38    725s] Instances flipped: 0
[04/06 17:56:38    725s] Mean displacement: 1.03 um
[04/06 17:56:38    725s] Max displacement: 3.56 um (Instance: FE_OFC1221_FE_OFN715_n39237) (283.29, 145.88) -> (284.05, 143.08)
[04/06 17:56:38    725s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[04/06 17:56:38    725s] Total instances moved : 29
[04/06 17:56:38    725s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.353, MEM:1919.7M
[04/06 17:56:38    725s] Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
[04/06 17:56:38    725s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1919.7MB
[04/06 17:56:38    725s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1919.7MB) @(0:12:05 - 0:12:05).
[04/06 17:56:38    725s] *** Finished refinePlace (0:12:05 mem=1919.7M) ***
[04/06 17:56:38    725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.9
[04/06 17:56:38    725s] OPERPROF: Finished RefinePlace at level 1, CPU:0.400, REAL:0.398, MEM:1919.7M
[04/06 17:56:38    725s] *** maximum move = 3.56 um ***
[04/06 17:56:38    725s] *** Finished re-routing un-routed nets (1919.7M) ***
[04/06 17:56:38    725s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:     Starting CMU at level 3, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.018, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1919.7M
[04/06 17:56:38    725s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1919.7M
[04/06 17:56:38    725s] 
[04/06 17:56:38    725s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1919.7M) ***
[04/06 17:56:38    725s] TotalInstCnt at PhyDesignMc Destruction: 35,453
[04/06 17:56:38    725s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.13
[04/06 17:56:38    725s] *** DrvOpt [finish] : cpu/real = 0:00:06.5/0:00:06.4 (1.0), totSession cpu/real = 0:12:05.6/2:03:01.4 (0.1), mem = 1900.7M
[04/06 17:56:38    725s] 
[04/06 17:56:38    725s] =============================================================================================
[04/06 17:56:38    725s]  Step TAT Report for DrvOpt #5
[04/06 17:56:38    725s] =============================================================================================
[04/06 17:56:38    725s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:56:38    725s] ---------------------------------------------------------------------------------------------
[04/06 17:56:38    725s] [ RefinePlace            ]      1   0:00:00.9  (  13.2 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:56:38    725s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:38    725s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:56:38    725s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:38    725s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.2    1.1
[04/06 17:56:38    725s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.3 /  0:00:00.4    1.0
[04/06 17:56:38    725s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:38    725s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:02.1 /  0:00:02.2    1.0
[04/06 17:56:38    725s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:38    725s] [ OptEval                ]      4   0:00:01.1  (  17.5 % )     0:00:01.1 /  0:00:01.1    1.0
[04/06 17:56:38    725s] [ OptCommit              ]      4   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:38    725s] [ IncrTimingUpdate       ]      3   0:00:00.4  (   6.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:56:38    725s] [ PostCommitDelayCalc    ]      4   0:00:00.5  (   8.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:56:38    725s] [ DrvFindVioNets         ]      4   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:56:38    725s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:38    725s] [ MISC                   ]          0:00:02.6  (  39.5 % )     0:00:02.6 /  0:00:02.6    1.0
[04/06 17:56:38    725s] ---------------------------------------------------------------------------------------------
[04/06 17:56:38    725s]  DrvOpt #5 TOTAL                    0:00:06.5  ( 100.0 % )     0:00:06.5 /  0:00:06.5    1.0
[04/06 17:56:38    725s] ---------------------------------------------------------------------------------------------
[04/06 17:56:38    725s] 
[04/06 17:56:38    725s] End: GigaOpt DRV Optimization
[04/06 17:56:38    725s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/06 17:56:38    725s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1808.7M
[04/06 17:56:38    725s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.009, MEM:1808.7M
[04/06 17:56:39    726s] 
------------------------------------------------------------
     Summary (cpu=0.11min real=0.10min mem=1808.7M)                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.005  | -0.005  |  3.538  |
|           TNS (ns):| -0.011  | -0.011  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.168%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 1450.6M, totSessionCpu=0:12:06 **
[04/06 17:56:39    726s] *** Timing NOT met, worst failing slack is -0.005
[04/06 17:56:39    726s] *** Check timing (0:00:00.0)
[04/06 17:56:39    726s] Deleting Lib Analyzer.
[04/06 17:56:39    726s] Begin: GigaOpt Optimization in WNS mode
[04/06 17:56:39    726s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/06 17:56:39    726s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:56:39    726s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:06.1/2:03:01.9 (0.1), mem = 1808.7M
[04/06 17:56:39    726s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.14
[04/06 17:56:39    726s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:56:39    726s] ### Creating PhyDesignMc. totSessionCpu=0:12:06 mem=1808.7M
[04/06 17:56:39    726s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/06 17:56:39    726s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.7M
[04/06 17:56:39    726s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:56:39    726s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.7M
[04/06 17:56:39    726s] OPERPROF:     Starting CMU at level 3, MEM:1808.7M
[04/06 17:56:39    726s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1808.7M
[04/06 17:56:39    726s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:1808.7M
[04/06 17:56:39    726s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.7MB).
[04/06 17:56:39    726s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1808.7M
[04/06 17:56:39    726s] TotalInstCnt at PhyDesignMc Initialization: 35,453
[04/06 17:56:39    726s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:06 mem=1808.7M
[04/06 17:56:39    726s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:56:39    726s] 
[04/06 17:56:39    726s] Creating Lib Analyzer ...
[04/06 17:56:39    726s] **Info: Trial Route has Max Route Layer 15/10.
[04/06 17:56:39    726s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[04/06 17:56:39    726s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[04/06 17:56:39    726s] Total number of usable delay cells from Lib Analyzer: 0 ()
[04/06 17:56:39    726s] 
[04/06 17:56:39    726s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:56:39    726s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:07 mem=1808.7M
[04/06 17:56:39    726s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:07 mem=1808.7M
[04/06 17:56:39    726s] Creating Lib Analyzer, finished. 
[04/06 17:56:39    726s] 
[04/06 17:56:39    726s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[04/06 17:56:39    726s] ### Creating LA Mngr. totSessionCpu=0:12:07 mem=1808.7M
[04/06 17:56:39    726s] ### Creating LA Mngr, finished. totSessionCpu=0:12:07 mem=1808.7M
[04/06 17:56:41    728s] *info: 1 clock net excluded
[04/06 17:56:41    728s] *info: 2 special nets excluded.
[04/06 17:56:41    728s] *info: 2 no-driver nets excluded.
[04/06 17:56:42    729s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.3141.2
[04/06 17:56:42    729s] PathGroup :  reg2reg  TargetSlack : 0.0084 
[04/06 17:56:43    730s] ** GigaOpt Optimizer WNS Slack -0.005 TNS Slack -0.011 Density 70.17
[04/06 17:56:43    730s] Optimizer WNS Pass 0
[04/06 17:56:43    730s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 3.538 TNS 0.000; reg2reg* WNS -0.005 TNS -0.011; HEPG WNS -0.005 TNS -0.011; all paths WNS -0.005 TNS -0.011
[04/06 17:56:43    730s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1827.7M
[04/06 17:56:43    730s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1827.7M
[04/06 17:56:43    730s] Active Path Group: reg2reg  
[04/06 17:56:43    730s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:56:43    730s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point      |
[04/06 17:56:43    730s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:56:43    730s] |  -0.005|   -0.005|  -0.011|   -0.011|    70.17%|   0:00:00.0| 1827.7M|     worst|  reg2reg| acc_reg_reg[262]/D  |
[04/06 17:56:44    731s] |   0.013|    0.018|   0.000|    0.000|    70.17%|   0:00:01.0| 1870.4M|        NA|       NA| NA                  |
[04/06 17:56:44    731s] |   0.013|    0.018|   0.000|    0.000|    70.17%|   0:00:00.0| 1870.4M|     worst|       NA| NA                  |
[04/06 17:56:44    731s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+---------------------+
[04/06 17:56:44    731s] 
[04/06 17:56:44    731s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1870.4M) ***
[04/06 17:56:44    731s] 
[04/06 17:56:44    731s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1870.4M) ***
[04/06 17:56:44    731s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 3.538 TNS 0.000; reg2reg* WNS 0.018 TNS 0.000; HEPG WNS 0.018 TNS 0.000; all paths WNS 0.018 TNS 0.000
[04/06 17:56:44    731s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.17
[04/06 17:56:44    731s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.3141.2
[04/06 17:56:44    731s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:       Starting CMU at level 4, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.039, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.039, MEM:1870.4M
[04/06 17:56:44    731s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.10
[04/06 17:56:44    731s] OPERPROF: Starting RefinePlace at level 1, MEM:1870.4M
[04/06 17:56:44    731s] *** Starting refinePlace (0:12:11 mem=1870.4M) ***
[04/06 17:56:44    731s] Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
[04/06 17:56:44    731s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:44    731s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.010, MEM:1870.4M
[04/06 17:56:44    731s] default core: bins with density > 0.750 = 38.94 % ( 206 / 529 )
[04/06 17:56:44    731s] Density distribution unevenness ratio = 5.745%
[04/06 17:56:44    731s] RPlace IncrNP Skipped
[04/06 17:56:44    731s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1870.4MB) @(0:12:11 - 0:12:11).
[04/06 17:56:44    731s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.013, MEM:1870.4M
[04/06 17:56:44    731s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1870.4M
[04/06 17:56:44    731s] Starting refinePlace ...
[04/06 17:56:44    731s]   Spread Effort: high, pre-route mode, useDDP on.
[04/06 17:56:44    731s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1877.7MB) @(0:12:11 - 0:12:11).
[04/06 17:56:44    731s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:44    731s] wireLenOptFixPriorityInst 0 inst fixed
[04/06 17:56:44    731s] 
[04/06 17:56:44    731s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:56:44    731s] Move report: legalization moves 1 insts, mean move: 0.19 um, max move: 0.19 um
[04/06 17:56:44    731s] 	Max move on inst (U7736): (289.56, 59.08) --> (289.75, 59.08)
[04/06 17:56:44    731s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1877.7MB) @(0:12:11 - 0:12:12).
[04/06 17:56:44    731s] Move report: Detail placement moves 1 insts, mean move: 0.19 um, max move: 0.19 um
[04/06 17:56:44    731s] 	Max move on inst (U7736): (289.56, 59.08) --> (289.75, 59.08)
[04/06 17:56:44    731s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1877.7MB
[04/06 17:56:44    731s] Statistics of distance of Instance movement in refine placement:
[04/06 17:56:44    731s]   maximum (X+Y) =         0.19 um
[04/06 17:56:44    731s]   inst (U7736) with max move: (289.56, 59.08) -> (289.75, 59.08)
[04/06 17:56:44    731s]   mean    (X+Y) =         0.19 um
[04/06 17:56:44    731s] Summary Report:
[04/06 17:56:44    731s] Instances move: 1 (out of 35453 movable)
[04/06 17:56:44    731s] Instances flipped: 0
[04/06 17:56:44    731s] Mean displacement: 0.19 um
[04/06 17:56:44    731s] Max displacement: 0.19 um (Instance: U7736) (289.56, 59.08) -> (289.75, 59.08)
[04/06 17:56:44    731s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
[04/06 17:56:44    731s] Total instances moved : 1
[04/06 17:56:44    731s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.358, MEM:1877.7M
[04/06 17:56:44    731s] Total net bbox length = 8.645e+05 (4.514e+05 4.131e+05) (ext = 2.515e+05)
[04/06 17:56:44    731s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1877.7MB
[04/06 17:56:44    731s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1877.7MB) @(0:12:11 - 0:12:12).
[04/06 17:56:44    731s] *** Finished refinePlace (0:12:12 mem=1877.7M) ***
[04/06 17:56:44    731s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.10
[04/06 17:56:44    731s] OPERPROF: Finished RefinePlace at level 1, CPU:0.420, REAL:0.417, MEM:1877.7M
[04/06 17:56:44    731s] *** maximum move = 0.19 um ***
[04/06 17:56:44    731s] *** Finished re-routing un-routed nets (1877.7M) ***
[04/06 17:56:44    731s] OPERPROF: Starting DPlace-Init at level 1, MEM:1877.7M
[04/06 17:56:44    731s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1877.7M
[04/06 17:56:44    731s] OPERPROF:     Starting CMU at level 3, MEM:1877.7M
[04/06 17:56:44    731s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1877.7M
[04/06 17:56:44    731s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1877.7M
[04/06 17:56:44    731s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.041, MEM:1877.7M
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1877.7M) ***
[04/06 17:56:45    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.3141.2
[04/06 17:56:45    732s] ** GigaOpt Optimizer WNS Slack 0.013 TNS Slack 0.000 Density 70.17
[04/06 17:56:45    732s] Bottom Preferred Layer:
[04/06 17:56:45    732s] +---------------+------------+----------+
[04/06 17:56:45    732s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:56:45    732s] +---------------+------------+----------+
[04/06 17:56:45    732s] | metal4 (z=4)  |         30 | default  |
[04/06 17:56:45    732s] +---------------+------------+----------+
[04/06 17:56:45    732s] Via Pillar Rule:
[04/06 17:56:45    732s]     None
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1877.7M) ***
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.3141.2
[04/06 17:56:45    732s] TotalInstCnt at PhyDesignMc Destruction: 35,453
[04/06 17:56:45    732s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.14
[04/06 17:56:45    732s] *** SetupOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:12:12.3/2:03:08.0 (0.1), mem = 1858.7M
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] =============================================================================================
[04/06 17:56:45    732s]  Step TAT Report for WnsOpt #2
[04/06 17:56:45    732s] =============================================================================================
[04/06 17:56:45    732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:56:45    732s] ---------------------------------------------------------------------------------------------
[04/06 17:56:45    732s] [ RefinePlace            ]      1   0:00:00.9  (  14.4 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:56:45    732s] [ SlackTraversorInit     ]      2   0:00:00.7  (  11.7 % )     0:00:00.7 /  0:00:00.7    1.0
[04/06 17:56:45    732s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.3    1.0
[04/06 17:56:45    732s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:45    732s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.0
[04/06 17:56:45    732s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ TransformInit          ]      1   0:00:02.4  (  39.5 % )     0:00:02.4 /  0:00:02.4    1.0
[04/06 17:56:45    732s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:56:45    732s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[04/06 17:56:45    732s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/06 17:56:45    732s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ IncrTimingUpdate       ]      5   0:00:00.4  (   6.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/06 17:56:45    732s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[04/06 17:56:45    732s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:45    732s] [ MISC                   ]          0:00:01.2  (  19.0 % )     0:00:01.2 /  0:00:01.2    1.0
[04/06 17:56:45    732s] ---------------------------------------------------------------------------------------------
[04/06 17:56:45    732s]  WnsOpt #2 TOTAL                    0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[04/06 17:56:45    732s] ---------------------------------------------------------------------------------------------
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] End: GigaOpt Optimization in WNS mode
[04/06 17:56:45    732s] *** Timing Is met
[04/06 17:56:45    732s] *** Check timing (0:00:00.0)
[04/06 17:56:45    732s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/06 17:56:45    732s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:56:45    732s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=1808.7M
[04/06 17:56:45    732s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=1808.7M
[04/06 17:56:45    732s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:56:45    732s] ### Creating PhyDesignMc. totSessionCpu=0:12:12 mem=1827.7M
[04/06 17:56:45    732s] OPERPROF: Starting DPlace-Init at level 1, MEM:1827.7M
[04/06 17:56:45    732s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:56:45    732s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1827.7M
[04/06 17:56:45    732s] OPERPROF:     Starting CMU at level 3, MEM:1827.7M
[04/06 17:56:45    732s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1827.7M
[04/06 17:56:45    732s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1827.7M
[04/06 17:56:45    732s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1827.7MB).
[04/06 17:56:45    732s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.032, MEM:1827.7M
[04/06 17:56:45    732s] TotalInstCnt at PhyDesignMc Initialization: 35,453
[04/06 17:56:45    732s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:13 mem=1827.7M
[04/06 17:56:45    732s] Begin: Area Reclaim Optimization
[04/06 17:56:45    732s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:12.6/2:03:08.4 (0.1), mem = 1827.7M
[04/06 17:56:45    732s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.15
[04/06 17:56:45    732s] 
[04/06 17:56:45    732s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[04/06 17:56:45    732s] ### Creating LA Mngr. totSessionCpu=0:12:13 mem=1827.7M
[04/06 17:56:45    732s] ### Creating LA Mngr, finished. totSessionCpu=0:12:13 mem=1827.7M
[04/06 17:56:46    733s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1827.7M
[04/06 17:56:46    733s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1827.7M
[04/06 17:56:46    733s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.17
[04/06 17:56:46    733s] +----------+---------+--------+--------+------------+--------+
[04/06 17:56:46    733s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/06 17:56:46    733s] +----------+---------+--------+--------+------------+--------+
[04/06 17:56:46    733s] |    70.17%|        -|   0.000|   0.000|   0:00:00.0| 1827.7M|
[04/06 17:56:46    733s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[04/06 17:56:47    734s] |    70.17%|       16|   0.000|   0.000|   0:00:01.0| 1870.4M|
[04/06 17:56:47    734s] |    70.16%|        9|   0.000|   0.000|   0:00:00.0| 1870.4M|
[04/06 17:56:48    735s] |    70.15%|       14|   0.000|   0.000|   0:00:01.0| 1870.4M|
[04/06 17:56:48    735s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1870.4M|
[04/06 17:56:48    735s] #optDebug: <stH: 1.4000 MiSeL: 36.8535>
[04/06 17:56:48    735s] |    70.15%|        0|   0.000|   0.000|   0:00:00.0| 1870.4M|
[04/06 17:56:48    735s] +----------+---------+--------+--------+------------+--------+
[04/06 17:56:48    735s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.15
[04/06 17:56:48    735s] 
[04/06 17:56:48    735s] ** Summary: Restruct = 0 Buffer Deletion = 12 Declone = 0 Resize = 14 **
[04/06 17:56:48    735s] --------------------------------------------------------------
[04/06 17:56:48    735s] |                                   | Total     | Sequential |
[04/06 17:56:48    735s] --------------------------------------------------------------
[04/06 17:56:48    735s] | Num insts resized                 |      14  |       0    |
[04/06 17:56:48    735s] | Num insts undone                  |       0  |       0    |
[04/06 17:56:48    735s] | Num insts Downsized               |      14  |       0    |
[04/06 17:56:48    735s] | Num insts Samesized               |       0  |       0    |
[04/06 17:56:48    735s] | Num insts Upsized                 |       0  |       0    |
[04/06 17:56:48    735s] | Num multiple commits+uncommits    |       0  |       -    |
[04/06 17:56:48    735s] --------------------------------------------------------------
[04/06 17:56:48    735s] Bottom Preferred Layer:
[04/06 17:56:48    735s] +---------------+------------+----------+
[04/06 17:56:48    735s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:56:48    735s] +---------------+------------+----------+
[04/06 17:56:48    735s] | metal4 (z=4)  |         14 | default  |
[04/06 17:56:48    735s] +---------------+------------+----------+
[04/06 17:56:48    735s] Via Pillar Rule:
[04/06 17:56:48    735s]     None
[04/06 17:56:48    735s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[04/06 17:56:48    735s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:       Starting CMU at level 4, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.040, MEM:1870.4M
[04/06 17:56:48    735s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.040, MEM:1870.4M
[04/06 17:56:48    735s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.11
[04/06 17:56:48    735s] OPERPROF: Starting RefinePlace at level 1, MEM:1870.4M
[04/06 17:56:48    735s] *** Starting refinePlace (0:12:16 mem=1870.4M) ***
[04/06 17:56:48    735s] Total net bbox length = 8.644e+05 (4.514e+05 4.130e+05) (ext = 2.515e+05)
[04/06 17:56:48    735s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:48    735s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1870.4M
[04/06 17:56:48    735s] Starting refinePlace ...
[04/06 17:56:48    735s] 
[04/06 17:56:48    735s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:56:49    736s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:49    736s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1870.4MB) @(0:12:16 - 0:12:16).
[04/06 17:56:49    736s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:49    736s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1870.4MB
[04/06 17:56:49    736s] Statistics of distance of Instance movement in refine placement:
[04/06 17:56:49    736s]   maximum (X+Y) =         0.00 um
[04/06 17:56:49    736s]   mean    (X+Y) =         0.00 um
[04/06 17:56:49    736s] Summary Report:
[04/06 17:56:49    736s] Instances move: 0 (out of 35441 movable)
[04/06 17:56:49    736s] Instances flipped: 0
[04/06 17:56:49    736s] Mean displacement: 0.00 um
[04/06 17:56:49    736s] Max displacement: 0.00 um 
[04/06 17:56:49    736s] Total instances moved : 0
[04/06 17:56:49    736s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.296, MEM:1870.4M
[04/06 17:56:49    736s] Total net bbox length = 8.644e+05 (4.514e+05 4.130e+05) (ext = 2.515e+05)
[04/06 17:56:49    736s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1870.4MB
[04/06 17:56:49    736s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1870.4MB) @(0:12:16 - 0:12:16).
[04/06 17:56:49    736s] *** Finished refinePlace (0:12:16 mem=1870.4M) ***
[04/06 17:56:49    736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.11
[04/06 17:56:49    736s] OPERPROF: Finished RefinePlace at level 1, CPU:0.340, REAL:0.342, MEM:1870.4M
[04/06 17:56:49    736s] *** maximum move = 0.00 um ***
[04/06 17:56:49    736s] *** Finished re-routing un-routed nets (1870.4M) ***
[04/06 17:56:49    736s] OPERPROF: Starting DPlace-Init at level 1, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:     Starting CMU at level 3, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1870.4M
[04/06 17:56:49    736s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1870.4M
[04/06 17:56:49    736s] 
[04/06 17:56:49    736s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1870.4M) ***
[04/06 17:56:49    736s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.15
[04/06 17:56:49    736s] *** AreaOpt [finish] : cpu/real = 0:00:03.9/0:00:03.9 (1.0), totSession cpu/real = 0:12:16.5/2:03:12.3 (0.1), mem = 1870.4M
[04/06 17:56:49    736s] 
[04/06 17:56:49    736s] =============================================================================================
[04/06 17:56:49    736s]  Step TAT Report for AreaOpt #4
[04/06 17:56:49    736s] =============================================================================================
[04/06 17:56:49    736s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:56:49    736s] ---------------------------------------------------------------------------------------------
[04/06 17:56:49    736s] [ RefinePlace            ]      1   0:00:00.8  (  20.5 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:56:49    736s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:56:49    736s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:49    736s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:49    736s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:49    736s] [ OptSingleIteration     ]      5   0:00:00.1  (   1.9 % )     0:00:02.1 /  0:00:02.1    1.0
[04/06 17:56:49    736s] [ OptGetWeight           ]    216   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:49    736s] [ OptEval                ]    216   0:00:00.9  (  22.8 % )     0:00:00.9 /  0:00:00.9    1.0
[04/06 17:56:49    736s] [ OptCommit              ]    216   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    2.1
[04/06 17:56:49    736s] [ IncrTimingUpdate       ]     21   0:00:00.6  (  16.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/06 17:56:49    736s] [ PostCommitDelayCalc    ]    217   0:00:00.5  (  11.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/06 17:56:49    736s] [ MISC                   ]          0:00:00.8  (  20.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:56:49    736s] ---------------------------------------------------------------------------------------------
[04/06 17:56:49    736s]  AreaOpt #4 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[04/06 17:56:49    736s] ---------------------------------------------------------------------------------------------
[04/06 17:56:49    736s] 
[04/06 17:56:49    736s] TotalInstCnt at PhyDesignMc Destruction: 35,441
[04/06 17:56:49    736s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1808.34M, totSessionCpu=0:12:17).
[04/06 17:56:49    736s] **INFO: Flow update: Design timing is met.
[04/06 17:56:49    736s] Begin: GigaOpt postEco DRV Optimization
[04/06 17:56:49    736s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[04/06 17:56:49    736s] Info: 1 clock net  excluded from IPO operation.
[04/06 17:56:49    736s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:16.8/2:03:12.6 (0.1), mem = 1808.3M
[04/06 17:56:49    736s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3141.16
[04/06 17:56:49    736s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/06 17:56:49    736s] ### Creating PhyDesignMc. totSessionCpu=0:12:17 mem=1808.3M
[04/06 17:56:49    736s] OPERPROF: Starting DPlace-Init at level 1, MEM:1808.3M
[04/06 17:56:49    736s] #spOpts: N=45 minPadR=1.1 mergeVia=F 
[04/06 17:56:49    736s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1808.3M
[04/06 17:56:49    736s] OPERPROF:     Starting CMU at level 3, MEM:1808.3M
[04/06 17:56:49    736s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1808.3M
[04/06 17:56:49    736s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1808.3M
[04/06 17:56:49    736s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1808.3MB).
[04/06 17:56:49    736s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.032, MEM:1808.3M
[04/06 17:56:50    737s] TotalInstCnt at PhyDesignMc Initialization: 35,441
[04/06 17:56:50    737s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:17 mem=1808.3M
[04/06 17:56:50    737s] 
[04/06 17:56:50    737s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[04/06 17:56:50    737s] ### Creating LA Mngr. totSessionCpu=0:12:17 mem=1808.3M
[04/06 17:56:50    737s] ### Creating LA Mngr, finished. totSessionCpu=0:12:17 mem=1808.3M
[04/06 17:56:51    738s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1827.4M
[04/06 17:56:51    738s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1827.4M
[04/06 17:56:51    738s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:51    738s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/06 17:56:51    738s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:51    738s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/06 17:56:51    738s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:51    738s] Info: violation cost 22.978352 (cap = 0.000000, tran = 4.978352, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:51    738s] |     6|   119|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.15|          |         |
[04/06 17:56:52    739s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:52    739s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       5|       0|       5|  70.16| 0:00:01.0|  1908.2M|
[04/06 17:56:52    739s] Info: violation cost 18.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 18.000000, glitch 0.000000)
[04/06 17:56:52    739s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.02|     0.00|       0|       0|       0|  70.16| 0:00:00.0|  1908.2M|
[04/06 17:56:52    739s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] ###############################################################################
[04/06 17:56:52    739s] #
[04/06 17:56:52    739s] #  Large fanout net report:  
[04/06 17:56:52    739s] #     - there are 2 high fanout ( > 75) nets in the design. (excluding clock nets)
[04/06 17:56:52    739s] #     - current density: 70.16
[04/06 17:56:52    739s] #
[04/06 17:56:52    739s] #  List of high fanout nets:
[04/06 17:56:52    739s] #        Net(1):  rst_n: (fanouts = 768)
[04/06 17:56:52    739s] #        Net(2):  en: (fanouts = 768)
[04/06 17:56:52    739s] #
[04/06 17:56:52    739s] ###############################################################################
[04/06 17:56:52    739s] Bottom Preferred Layer:
[04/06 17:56:52    739s] +---------------+------------+----------+
[04/06 17:56:52    739s] |     Layer     |   OPT_LA   |   Rule   |
[04/06 17:56:52    739s] +---------------+------------+----------+
[04/06 17:56:52    739s] | metal4 (z=4)  |         15 | default  |
[04/06 17:56:52    739s] +---------------+------------+----------+
[04/06 17:56:52    739s] Via Pillar Rule:
[04/06 17:56:52    739s]     None
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] =======================================================================
[04/06 17:56:52    739s]                 Reasons for remaining drv violations
[04/06 17:56:52    739s] =======================================================================
[04/06 17:56:52    739s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] MultiBuffering failure reasons
[04/06 17:56:52    739s] ------------------------------------------------
[04/06 17:56:52    739s] *info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1908.2M) ***
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:       Starting CMU at level 4, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.019, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.039, MEM:1908.2M
[04/06 17:56:52    739s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.039, MEM:1908.2M
[04/06 17:56:52    739s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3141.12
[04/06 17:56:52    739s] OPERPROF: Starting RefinePlace at level 1, MEM:1908.2M
[04/06 17:56:52    739s] *** Starting refinePlace (0:12:19 mem=1908.2M) ***
[04/06 17:56:52    739s] Total net bbox length = 8.648e+05 (4.515e+05 4.133e+05) (ext = 2.515e+05)
[04/06 17:56:52    739s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/06 17:56:52    739s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1908.2M
[04/06 17:56:52    739s] Starting refinePlace ...
[04/06 17:56:52    739s] 
[04/06 17:56:52    739s] Running Spiral with 1 thread in Normal Mode  fetchWidth=121 
[04/06 17:56:52    739s] Move report: legalization moves 5 insts, mean move: 2.06 um, max move: 3.94 um
[04/06 17:56:52    739s] 	Max move on inst (FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98): (294.88, 138.88) --> (296.02, 136.08)
[04/06 17:56:52    739s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1908.2MB) @(0:12:19 - 0:12:20).
[04/06 17:56:52    739s] Move report: Detail placement moves 5 insts, mean move: 2.06 um, max move: 3.94 um
[04/06 17:56:52    739s] 	Max move on inst (FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98): (294.88, 138.88) --> (296.02, 136.08)
[04/06 17:56:52    739s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1908.2MB
[04/06 17:56:52    739s] Statistics of distance of Instance movement in refine placement:
[04/06 17:56:52    739s]   maximum (X+Y) =         3.94 um
[04/06 17:56:52    739s]   inst (FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98) with max move: (294.88, 138.88) -> (296.02, 136.08)
[04/06 17:56:52    739s]   mean    (X+Y) =         2.06 um
[04/06 17:56:52    739s] Summary Report:
[04/06 17:56:52    739s] Instances move: 5 (out of 35446 movable)
[04/06 17:56:52    739s] Instances flipped: 0
[04/06 17:56:52    739s] Mean displacement: 2.06 um
[04/06 17:56:52    739s] Max displacement: 3.94 um (Instance: FE_OFC1240_FE_OFN392121_FE_OFN314_B_reg_98) (294.88, 138.88) -> (296.02, 136.08)
[04/06 17:56:52    739s] 	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
[04/06 17:56:52    739s] Total instances moved : 5
[04/06 17:56:52    739s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.290, REAL:0.292, MEM:1908.2M
[04/06 17:56:52    739s] Total net bbox length = 8.648e+05 (4.515e+05 4.133e+05) (ext = 2.515e+05)
[04/06 17:56:52    739s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1908.2MB
[04/06 17:56:52    739s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1908.2MB) @(0:12:19 - 0:12:20).
[04/06 17:56:52    739s] *** Finished refinePlace (0:12:20 mem=1908.2M) ***
[04/06 17:56:52    739s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3141.12
[04/06 17:56:52    739s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.336, MEM:1908.2M
[04/06 17:56:52    739s] *** maximum move = 3.94 um ***
[04/06 17:56:52    739s] *** Finished re-routing un-routed nets (1908.2M) ***
[04/06 17:56:52    739s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.2M
[04/06 17:56:53    739s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF:     Starting CMU at level 3, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1908.2M
[04/06 17:56:53    740s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.040, MEM:1908.2M
[04/06 17:56:53    740s] 
[04/06 17:56:53    740s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1908.2M) ***
[04/06 17:56:53    740s] TotalInstCnt at PhyDesignMc Destruction: 35,446
[04/06 17:56:53    740s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3141.16
[04/06 17:56:53    740s] *** DrvOpt [finish] : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:12:20.2/2:03:16.0 (0.1), mem = 1889.2M
[04/06 17:56:53    740s] 
[04/06 17:56:53    740s] =============================================================================================
[04/06 17:56:53    740s]  Step TAT Report for DrvOpt #6
[04/06 17:56:53    740s] =============================================================================================
[04/06 17:56:53    740s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:56:53    740s] ---------------------------------------------------------------------------------------------
[04/06 17:56:53    740s] [ RefinePlace            ]      1   0:00:00.8  (  23.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/06 17:56:53    740s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:53    740s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:53    740s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:56:53    740s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:53    740s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:53    740s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/06 17:56:53    740s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/06 17:56:53    740s] [ OptEval                ]      2   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:53    740s] [ OptCommit              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[04/06 17:56:53    740s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:53    740s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.1
[04/06 17:56:53    740s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:56:53    740s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:56:53    740s] [ MISC                   ]          0:00:01.7  (  48.9 % )     0:00:01.7 /  0:00:01.7    1.0
[04/06 17:56:53    740s] ---------------------------------------------------------------------------------------------
[04/06 17:56:53    740s]  DrvOpt #6 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:56:53    740s] ---------------------------------------------------------------------------------------------
[04/06 17:56:53    740s] 
[04/06 17:56:53    740s] End: GigaOpt postEco DRV Optimization
[04/06 17:56:53    740s] 
[04/06 17:56:53    740s] Active setup views:
[04/06 17:56:53    740s]  worst
[04/06 17:56:53    740s]   Dominating endpoints: 0
[04/06 17:56:53    740s]   Dominating TNS: -0.000
[04/06 17:56:53    740s] 
[04/06 17:56:53    740s] Extraction called for design 'MAC_512' of instances=35446 and nets=43833 using extraction engine 'preRoute' .
[04/06 17:56:53    740s] PreRoute RC Extraction called for design MAC_512.
[04/06 17:56:53    740s] RC Extraction called in multi-corner(1) mode.
[04/06 17:56:53    740s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/06 17:56:53    740s] Type 'man IMPEXT-6197' for more detail.
[04/06 17:56:53    740s] RCMode: PreRoute
[04/06 17:56:53    740s]       RC Corner Indexes            0   
[04/06 17:56:53    740s] Capacitance Scaling Factor   : 1.00000 
[04/06 17:56:53    740s] Resistance Scaling Factor    : 1.00000 
[04/06 17:56:53    740s] Clock Cap. Scaling Factor    : 1.00000 
[04/06 17:56:53    740s] Clock Res. Scaling Factor    : 1.00000 
[04/06 17:56:53    740s] Shrink Factor                : 1.00000
[04/06 17:56:53    740s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/06 17:56:53    740s] RC Grid backup saved.
[04/06 17:56:53    740s] LayerId::1 widthSet size::1
[04/06 17:56:53    740s] LayerId::2 widthSet size::1
[04/06 17:56:53    740s] LayerId::3 widthSet size::1
[04/06 17:56:53    740s] LayerId::4 widthSet size::1
[04/06 17:56:53    740s] LayerId::5 widthSet size::1
[04/06 17:56:53    740s] LayerId::6 widthSet size::1
[04/06 17:56:53    740s] LayerId::7 widthSet size::1
[04/06 17:56:53    740s] LayerId::8 widthSet size::1
[04/06 17:56:53    740s] LayerId::9 widthSet size::1
[04/06 17:56:53    740s] LayerId::10 widthSet size::1
[04/06 17:56:53    740s] Skipped RC grid update for preRoute extraction.
[04/06 17:56:53    740s] Initializing multi-corner resistance tables ...
[04/06 17:56:53    740s] {RT default_rc_corner 0 10 10 {4 1} {7 0} {9 0} 3}
[04/06 17:56:53    740s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.362720 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.891900 ; wcR: 0.535700 ; newSi: 0.095800 ; pMod: 80 ; 
[04/06 17:56:53    740s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1874.438M)
[04/06 17:56:53    740s] Skewing Data Summary (End_of_FINAL)
[04/06 17:56:54    741s] --------------------------------------------------
[04/06 17:56:54    741s]  Total skewed count:0
[04/06 17:56:54    741s] --------------------------------------------------
[04/06 17:56:54    741s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Loading and Dumping File ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Reading DB...
[04/06 17:56:54    741s] (I)       Read data from FE... (mem=1874.4M)
[04/06 17:56:54    741s] (I)       Read nodes and places... (mem=1874.4M)
[04/06 17:56:54    741s] (I)       Done Read nodes and places (cpu=0.020s, mem=1874.4M)
[04/06 17:56:54    741s] (I)       Read nets... (mem=1874.4M)
[04/06 17:56:54    741s] (I)       Done Read nets (cpu=0.060s, mem=1874.4M)
[04/06 17:56:54    741s] (I)       Done Read data from FE (cpu=0.080s, mem=1874.4M)
[04/06 17:56:54    741s] (I)       before initializing RouteDB syMemory usage = 1874.4 MB
[04/06 17:56:54    741s] (I)       == Non-default Options ==
[04/06 17:56:54    741s] (I)       Build term to term wires                           : false
[04/06 17:56:54    741s] (I)       Maximum routing layer                              : 10
[04/06 17:56:54    741s] (I)       Counted 4906 PG shapes. We will not process PG shapes layer by layer.
[04/06 17:56:54    741s] (I)       Use row-based GCell size
[04/06 17:56:54    741s] (I)       GCell unit size  : 2800
[04/06 17:56:54    741s] (I)       GCell multiplier : 1
[04/06 17:56:54    741s] (I)       build grid graph
[04/06 17:56:54    741s] (I)       build grid graph start
[04/06 17:56:54    741s] [NR-eGR] Track table information for default rule: 
[04/06 17:56:54    741s] [NR-eGR] metal1 has no routable track
[04/06 17:56:54    741s] [NR-eGR] metal2 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal3 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal4 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal5 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal6 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal7 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal8 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal9 has single uniform track structure
[04/06 17:56:54    741s] [NR-eGR] metal10 has single uniform track structure
[04/06 17:56:54    741s] (I)       build grid graph end
[04/06 17:56:54    741s] (I)       ===========================================================================
[04/06 17:56:54    741s] (I)       == Report All Rule Vias ==
[04/06 17:56:54    741s] (I)       ===========================================================================
[04/06 17:56:54    741s] (I)        Via Rule : (Default)
[04/06 17:56:54    741s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/06 17:56:54    741s] (I)       ---------------------------------------------------------------------------
[04/06 17:56:54    741s] (I)        1    9 : via1_8                      9 : via1_8                   
[04/06 17:56:54    741s] (I)        2   10 : via2_8                     10 : via2_8                   
[04/06 17:56:54    741s] (I)        3   19 : via3_2                     19 : via3_2                   
[04/06 17:56:54    741s] (I)        4   22 : via4_0                     22 : via4_0                   
[04/06 17:56:54    741s] (I)        5   23 : via5_0                     23 : via5_0                   
[04/06 17:56:54    741s] (I)        6   24 : via6_0                     24 : via6_0                   
[04/06 17:56:54    741s] (I)        7   25 : via7_0                     25 : via7_0                   
[04/06 17:56:54    741s] (I)        8   26 : via8_0                     26 : via8_0                   
[04/06 17:56:54    741s] (I)        9   27 : via9_0                     27 : via9_0                   
[04/06 17:56:54    741s] (I)       ===========================================================================
[04/06 17:56:54    741s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Num PG vias on layer 2 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 3 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 4 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 5 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 6 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 7 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 8 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 9 : 0
[04/06 17:56:54    741s] (I)       Num PG vias on layer 10 : 0
[04/06 17:56:54    741s] [NR-eGR] Read 7944 PG shapes
[04/06 17:56:54    741s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] [NR-eGR] #Routing Blockages  : 0
[04/06 17:56:54    741s] [NR-eGR] #Instance Blockages : 0
[04/06 17:56:54    741s] [NR-eGR] #PG Blockages       : 7944
[04/06 17:56:54    741s] [NR-eGR] #Halo Blockages     : 0
[04/06 17:56:54    741s] [NR-eGR] #Boundary Blockages : 0
[04/06 17:56:54    741s] (I)       Design has 0 blackboxes considered as all layer blockages.
[04/06 17:56:54    741s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/06 17:56:54    741s] (I)       readDataFromPlaceDB
[04/06 17:56:54    741s] (I)       Read net information..
[04/06 17:56:54    741s] [NR-eGR] Read numTotalNets=43575  numIgnoredNets=0
[04/06 17:56:54    741s] (I)       Read testcase time = 0.010 seconds
[04/06 17:56:54    741s] 
[04/06 17:56:54    741s] (I)       early_global_route_priority property id does not exist.
[04/06 17:56:54    741s] (I)       Start initializing grid graph
[04/06 17:56:54    741s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[04/06 17:56:54    741s] (I)       End initializing grid graph
[04/06 17:56:54    741s] (I)       Model blockages into capacity
[04/06 17:56:54    741s] (I)       Read Num Blocks=7944  Num Prerouted Wires=0  Num CS=0
[04/06 17:56:54    741s] (I)       Started Modeling ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Layer 1 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 2 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 3 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 4 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 5 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 6 (H) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 7 (V) : #blockages 920 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 8 (H) : #blockages 972 : #preroutes 0
[04/06 17:56:54    741s] (I)       Layer 9 (V) : #blockages 532 : #preroutes 0
[04/06 17:56:54    741s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       -- layer congestion ratio --
[04/06 17:56:54    741s] (I)       Layer 1 : 0.100000
[04/06 17:56:54    741s] (I)       Layer 2 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 3 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 4 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 5 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 6 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 7 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 8 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 9 : 0.700000
[04/06 17:56:54    741s] (I)       Layer 10 : 0.700000
[04/06 17:56:54    741s] (I)       ----------------------------
[04/06 17:56:54    741s] (I)       Number of ignored nets = 0
[04/06 17:56:54    741s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of clock nets = 1.  Ignored: No
[04/06 17:56:54    741s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of special nets = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/06 17:56:54    741s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/06 17:56:54    741s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/06 17:56:54    741s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/06 17:56:54    741s] (I)       Before initializing Early Global Route syMemory usage = 1874.4 MB
[04/06 17:56:54    741s] (I)       Ndr track 0 does not exist
[04/06 17:56:54    741s] (I)       ---------------------Grid Graph Info--------------------
[04/06 17:56:54    741s] (I)       Routing area        : (0, 0) - (687040, 681520)
[04/06 17:56:54    741s] (I)       Core area           : (20140, 20160) - (666900, 661360)
[04/06 17:56:54    741s] (I)       Site width          :   380  (dbu)
[04/06 17:56:54    741s] (I)       Row height          :  2800  (dbu)
[04/06 17:56:54    741s] (I)       GCell width         :  2800  (dbu)
[04/06 17:56:54    741s] (I)       GCell height        :  2800  (dbu)
[04/06 17:56:54    741s] (I)       Grid                :   246   244    10
[04/06 17:56:54    741s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[04/06 17:56:54    741s] (I)       Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[04/06 17:56:54    741s] (I)       Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[04/06 17:56:54    741s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[04/06 17:56:54    741s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[04/06 17:56:54    741s] (I)       Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[04/06 17:56:54    741s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[04/06 17:56:54    741s] (I)       First track coord   :     0   190   140   730   700   730  1820  1850  4300  3530
[04/06 17:56:54    741s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[04/06 17:56:54    741s] (I)       Total num of tracks :     0  1808  2434  1226  1216  1226   405   408   212   204
[04/06 17:56:54    741s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[04/06 17:56:54    741s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[04/06 17:56:54    741s] (I)       --------------------------------------------------------
[04/06 17:56:54    741s] 
[04/06 17:56:54    741s] [NR-eGR] ============ Routing rule table ============
[04/06 17:56:54    741s] [NR-eGR] Rule id: 0  Nets: 43575 
[04/06 17:56:54    741s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/06 17:56:54    741s] (I)       Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[04/06 17:56:54    741s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:56:54    741s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[04/06 17:56:54    741s] [NR-eGR] ========================================
[04/06 17:56:54    741s] [NR-eGR] 
[04/06 17:56:54    741s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer2 : = 10120 / 441152 (2.29%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer3 : = 1840 / 598764 (0.31%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer4 : = 6900 / 299144 (2.31%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer5 : = 2300 / 299136 (0.77%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer6 : = 8280 / 299144 (2.77%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer7 : = 2530 / 99630 (2.54%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer8 : = 3220 / 99552 (3.23%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer9 : = 4830 / 52152 (9.26%)
[04/06 17:56:54    741s] (I)       blocked tracks on layer10 : = 13886 / 49776 (27.90%)
[04/06 17:56:54    741s] (I)       After initializing Early Global Route syMemory usage = 1874.4 MB
[04/06 17:56:54    741s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Reset routing kernel
[04/06 17:56:54    741s] (I)       Started Global Routing ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       ============= Initialization =============
[04/06 17:56:54    741s] (I)       totalPins=138659  totalGlobalPin=135148 (97.47%)
[04/06 17:56:54    741s] (I)       Started Net group 1 ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Net group 1 ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Build MST ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Generate topology with single threads
[04/06 17:56:54    741s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       total 2D Cap : 2200357 = (1038815 H, 1161542 V)
[04/06 17:56:54    741s] [NR-eGR] Layer group 1: route 43575 net(s) in layer range [2, 10]
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1a Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1a ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Pattern routing ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Finished Pattern routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Usage: 516250 = (253040 H, 263210 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.685e+05um V)
[04/06 17:56:54    741s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1b Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1b ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Usage: 516250 = (253040 H, 263210 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.685e+05um V)
[04/06 17:56:54    741s] (I)       Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 7.227500e+05um
[04/06 17:56:54    741s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1c Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1c ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Usage: 516250 = (253040 H, 263210 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.685e+05um V)
[04/06 17:56:54    741s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1d Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1d ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Usage: 516250 = (253040 H, 263210 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.685e+05um V)
[04/06 17:56:54    741s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1e Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1e ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Route legalization ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Usage: 516250 = (253040 H, 263210 V) = (24.36% H, 22.66% V) = (3.543e+05um H, 3.685e+05um V)
[04/06 17:56:54    741s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 7.227500e+05um
[04/06 17:56:54    741s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Started Layer assignment ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Running layer assignment with 1 threads
[04/06 17:56:54    741s] (I)       Finished Layer assignment ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Finished Net group 1 ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] (I)       ============  Phase 1l Route ============
[04/06 17:56:54    741s] (I)       Started Phase 1l ( Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       
[04/06 17:56:54    741s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/06 17:56:54    741s] [NR-eGR]                        OverCon           OverCon            
[04/06 17:56:54    741s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/06 17:56:54    741s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/06 17:56:54    741s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:56:54    741s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:54    741s] [NR-eGR]  metal2  (2)       117( 0.20%)         1( 0.00%)   ( 0.20%) 
[04/06 17:56:54    741s] [NR-eGR]  metal3  (3)        43( 0.07%)         2( 0.00%)   ( 0.08%) 
[04/06 17:56:54    741s] [NR-eGR]  metal4  (4)       200( 0.33%)         0( 0.00%)   ( 0.33%) 
[04/06 17:56:54    741s] [NR-eGR]  metal5  (5)        33( 0.06%)         0( 0.00%)   ( 0.06%) 
[04/06 17:56:54    741s] [NR-eGR]  metal6  (6)        21( 0.04%)         0( 0.00%)   ( 0.04%) 
[04/06 17:56:54    741s] [NR-eGR]  metal7  (7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[04/06 17:56:54    741s] [NR-eGR]  metal8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:54    741s] [NR-eGR]  metal9  (9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:54    741s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/06 17:56:54    741s] [NR-eGR] ---------------------------------------------------------------
[04/06 17:56:54    741s] [NR-eGR] Total              421( 0.08%)         3( 0.00%)   ( 0.08%) 
[04/06 17:56:54    741s] [NR-eGR] 
[04/06 17:56:54    741s] (I)       Finished Global Routing ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] (I)       total 2D Cap : 2202304 = (1038876 H, 1163428 V)
[04/06 17:56:54    741s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[04/06 17:56:54    741s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[04/06 17:56:54    741s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 1874.44 MB )
[04/06 17:56:54    741s] OPERPROF: Starting HotSpotCal at level 1, MEM:1874.4M
[04/06 17:56:54    741s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:54    741s] [hotspot] |            |   max hotspot | total hotspot |
[04/06 17:56:54    741s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:54    741s] [hotspot] | normalized |          0.00 |          0.00 |
[04/06 17:56:54    741s] [hotspot] +------------+---------------+---------------+
[04/06 17:56:54    741s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/06 17:56:54    741s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/06 17:56:54    741s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:1874.4M
[04/06 17:56:54    741s] Starting delay calculation for Setup views
[04/06 17:56:54    741s] #################################################################################
[04/06 17:56:54    741s] # Design Stage: PreRoute
[04/06 17:56:54    741s] # Design Name: MAC_512
[04/06 17:56:54    741s] # Design Mode: 45nm
[04/06 17:56:54    741s] # Analysis Mode: MMMC Non-OCV 
[04/06 17:56:54    741s] # Parasitics Mode: No SPEF/RCDB
[04/06 17:56:54    741s] # Signoff Settings: SI Off 
[04/06 17:56:54    741s] #################################################################################
[04/06 17:56:55    742s] Calculate delays in BcWc mode...
[04/06 17:56:55    742s] Topological Sorting (REAL = 0:00:00.0, MEM = 1864.4M, InitMEM = 1864.4M)
[04/06 17:56:55    742s] Start delay calculation (fullDC) (1 T). (MEM=1864.44)
[04/06 17:56:55    742s] End AAE Lib Interpolated Model. (MEM=1881.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:57:01    748s] Total number of fetched objects 44599
[04/06 17:57:01    748s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/06 17:57:01    748s] End delay calculation. (MEM=1849.16 CPU=0:00:05.3 REAL=0:00:05.0)
[04/06 17:57:01    748s] End delay calculation (fullDC). (MEM=1849.16 CPU=0:00:06.2 REAL=0:00:06.0)
[04/06 17:57:01    748s] *** CDM Built up (cpu=0:00:06.9  real=0:00:07.0  mem= 1849.2M) ***
[04/06 17:57:02    749s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=0:12:29 mem=1849.2M)
[04/06 17:57:02    749s] Reported timing to dir ./timingReports
[04/06 17:57:02    749s] **optDesign ... cpu = 0:01:50, real = 0:01:50, mem = 1447.4M, totSessionCpu=0:12:29 **
[04/06 17:57:02    749s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1769.2M
[04/06 17:57:02    749s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.009, MEM:1769.2M
[04/06 17:57:03    750s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  3.538  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2048   |   768   |  2048   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.156%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1448.5M, totSessionCpu=0:12:30 **
[04/06 17:57:03    750s] *** Finished optDesign ***
[04/06 17:57:03    750s] 
[04/06 17:57:03    750s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:02 real=  0:02:02)
[04/06 17:57:03    750s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.1 real=0:00:02.1)
[04/06 17:57:03    750s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[04/06 17:57:03    750s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.3 real=0:00:08.3)
[04/06 17:57:03    750s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:49.2 real=0:00:49.1)
[04/06 17:57:03    750s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.2 real=0:00:06.2)
[04/06 17:57:03    750s] Info: pop threads available for lower-level modules during optimization.
[04/06 17:57:03    750s] Deleting Lib Analyzer.
[04/06 17:57:03    750s] clean pInstBBox. size 0
[04/06 17:57:03    750s] All LLGs are deleted
[04/06 17:57:03    750s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1784.4M
[04/06 17:57:03    750s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1784.4M
[04/06 17:57:03    750s] Deleting Cell Server ...
[04/06 17:57:03    750s] #optDebug: fT-D <X 1 0 0 0>
[04/06 17:57:03    750s] VSMManager cleared!
[04/06 17:57:03    750s] **place_opt_design ... cpu = 0:01:51, real = 0:01:51, mem = 1708.4M **
[04/06 17:57:03    750s] *** Finished GigaPlace ***
[04/06 17:57:03    750s] 
[04/06 17:57:03    750s] *** Summary of all messages that are not suppressed in this session:
[04/06 17:57:03    750s] Severity  ID               Count  Summary                                  
[04/06 17:57:03    750s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/06 17:57:03    750s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/06 17:57:03    750s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[04/06 17:57:03    750s] WARNING   IMPOPT-665         771  %s : Net has unplaced terms or is connec...
[04/06 17:57:03    750s] *** Message Summary: 776 warning(s), 0 error(s)
[04/06 17:57:03    750s] 
[04/06 17:57:03    750s] 
[04/06 17:57:03    750s] =============================================================================================
[04/06 17:57:03    750s]  Final TAT Report for place_opt_design
[04/06 17:57:03    750s] =============================================================================================
[04/06 17:57:03    750s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/06 17:57:03    750s] ---------------------------------------------------------------------------------------------
[04/06 17:57:03    750s] [ WnsOpt                 ]      1   0:00:05.3  (   4.7 % )     0:00:06.2 /  0:00:06.2    1.0
[04/06 17:57:03    750s] [ GlobalOpt              ]      1   0:00:03.4  (   3.1 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:57:03    750s] [ DrvOpt                 ]      2   0:00:08.2  (   7.4 % )     0:00:09.9 /  0:00:10.0    1.0
[04/06 17:57:03    750s] [ SimplifyNetlist        ]      1   0:00:02.1  (   1.9 % )     0:00:02.1 /  0:00:02.1    1.0
[04/06 17:57:03    750s] [ AreaOpt                ]      2   0:00:06.9  (   6.2 % )     0:00:07.7 /  0:00:07.7    1.0
[04/06 17:57:03    750s] [ ViewPruning            ]      8   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.4    1.0
[04/06 17:57:03    750s] [ IncrReplace            ]      1   0:00:49.1  (  44.1 % )     0:00:49.1 /  0:00:49.2    1.0
[04/06 17:57:03    750s] [ RefinePlace            ]      4   0:00:03.4  (   3.1 % )     0:00:03.4 /  0:00:03.4    1.0
[04/06 17:57:03    750s] [ TimingUpdate           ]      5   0:00:01.0  (   0.9 % )     0:00:15.1 /  0:00:15.2    1.0
[04/06 17:57:03    750s] [ FullDelayCalc          ]      2   0:00:14.1  (  12.7 % )     0:00:14.1 /  0:00:14.1    1.0
[04/06 17:57:03    750s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.1 % )     0:00:09.8 /  0:00:09.5    1.0
[04/06 17:57:03    750s] [ TimingReport           ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/06 17:57:03    750s] [ DrvReport              ]      3   0:00:01.6  (   1.4 % )     0:00:01.6 /  0:00:01.3    0.8
[04/06 17:57:03    750s] [ GenerateReports        ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/06 17:57:03    750s] [ MISC                   ]          0:00:15.5  (  13.9 % )     0:00:15.5 /  0:00:15.5    1.0
[04/06 17:57:03    750s] ---------------------------------------------------------------------------------------------
[04/06 17:57:03    750s]  place_opt_design TOTAL             0:01:51.5  ( 100.0 % )     0:01:51.5 /  0:01:51.4    1.0
[04/06 17:57:03    750s] ---------------------------------------------------------------------------------------------
[04/06 17:57:03    750s] 
[04/06 15:53:46      8s] Innovus terminated by external (TERM) signal.
[04/06 15:53:46      8s] 
[04/06 15:53:46      8s] *** Memory Usage v#1 (Current mem = 657.520M, initial mem = 268.238M) ***
[04/06 15:53:46      8s] 
[04/06 15:53:46      8s] *** Summary of all messages that are not suppressed in this session:
[04/06 15:53:46      8s] Severity  ID               Count  Summary                                  
[04/06 15:53:46      8s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[04/06 15:53:46      8s] *** Message Summary: 1 warning(s), 0 error(s)
[04/06 15:53:46      8s] 
[04/06 15:53:46      8s] --- Ending "Innovus" (totcpu=0:00:00.5, real=2:33:26, mem=657.5M) ---
