{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676150528025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676150528026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 02:52:07 2023 " "Processing started: Sun Feb 12 02:52:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676150528026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676150528026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I_SC -c RV32I_SC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I_SC -c RV32I_SC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676150528026 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676150528500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/segment7.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/segment7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7 " "Found entity 1: segment7" {  } { { "src/segment7.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/segment7.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/clk_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "src/clk_divider.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/clk_divider.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/segment_7_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/segment_7_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEGMENT_7_INTERFACE " "Found entity 1: SEGMENT_7_INTERFACE" {  } { { "src/SEGMENT_7_INTERFACE.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/SEGMENT_7_INTERFACE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/processor_out_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/processor_out_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_Out_Mux " "Found entity 1: Processor_Out_Mux" {  } { { "src/Processor_Out_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Processor_Out_Mux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Module " "Found entity 1: FPGA_Module" {  } { { "src/FPGA_Module.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Mux " "Found entity 1: PC_Mux" {  } { { "src/PC_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Mux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/branch_logic_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/branch_logic_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_Logic_Unit " "Found entity 1: Branch_Logic_Unit" {  } { { "src/Branch_Logic_Unit.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Branch_Logic_Unit.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pc_inc.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/pc_inc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Inc " "Found entity 1: PC_Inc" {  } { { "src/PC_Inc.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Inc.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reg_file_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/reg_file_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_Input " "Found entity 1: Reg_File_Input" {  } { { "src/Reg_File_Input.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Reg_File_Input.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_inmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_inmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_InMux " "Found entity 1: ALU_InMux" {  } { { "src/ALU_InMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_InMux.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528591 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Immediate_Generation.sv(44) " "Verilog HDL warning at Immediate_Generation.sv(44): extended using \"x\" or \"z\"" {  } { { "src/Immediate_Generation.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Immediate_Generation.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/immediate_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/immediate_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generation " "Found entity 1: Immediate_Generation" {  } { { "src/Immediate_Generation.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Immediate_Generation.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "src/Register_File.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Register_File.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "src/Program_Counter.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Program_Counter.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528601 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_OutMux.sv(20) " "Verilog HDL warning at ALU_OutMux.sv(20): extended using \"x\" or \"z\"" {  } { { "src/ALU_OutMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_OutMux.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_outmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_outmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OutMux " "Found entity 1: ALU_OutMux" {  } { { "src/ALU_OutMux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_OutMux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528604 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CU.sv(31) " "Verilog HDL warning at ALU_CU.sv(31): extended using \"x\" or \"z\"" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_CU.sv(74) " "Verilog HDL warning at ALU_CU.sv(74): extended using \"x\" or \"z\"" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu_cu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu_cu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_CU " "Found entity 1: ALU_CU" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DATA_MEMORY.sv(73) " "Verilog HDL warning at DATA_MEMORY.sv(73): extended using \"x\" or \"z\"" {  } { { "src/DATA_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/DATA_MEMORY.sv" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "src/DATA_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/DATA_MEMORY.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/riscv_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/riscv_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Processor " "Found entity 1: RISCV_Processor" {  } { { "src/RISCV_Processor.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/ALU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(81) " "Verilog HDL warning at Control_FSM.sv(81): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528620 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(93) " "Verilog HDL warning at Control_FSM.sv(93): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 93 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control_FSM.sv(117) " "Verilog HDL warning at Control_FSM.sv(117): extended using \"x\" or \"z\"" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676150528621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/control_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/inst_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/inst_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INST_MEMORY " "Found entity 1: INST_MEMORY" {  } { { "src/INST_MEMORY.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/INST_MEMORY.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676150528625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676150528625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Module " "Elaborating entity \"FPGA_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676150528676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:cd_dut " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:cd_dut\"" {  } { { "src/FPGA_Module.sv" "cd_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISCV_Processor RISCV_Processor:RV32I_Core " "Elaborating entity \"RISCV_Processor\" for hierarchy \"RISCV_Processor:RV32I_Core\"" {  } { { "src/FPGA_Module.sv" "RV32I_Core" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter RISCV_Processor:RV32I_Core\|Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"RISCV_Processor:RV32I_Core\|Program_Counter:PC\"" {  } { { "src/RISCV_Processor.sv" "PC" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INST_MEMORY RISCV_Processor:RV32I_Core\|INST_MEMORY:INS_MEM " "Elaborating entity \"INST_MEMORY\" for hierarchy \"RISCV_Processor:RV32I_Core\|INST_MEMORY:INS_MEM\"" {  } { { "src/RISCV_Processor.sv" "INS_MEM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File_Input RISCV_Processor:RV32I_Core\|Reg_File_Input:RFI " "Elaborating entity \"Reg_File_Input\" for hierarchy \"RISCV_Processor:RV32I_Core\|Reg_File_Input:RFI\"" {  } { { "src/RISCV_Processor.sv" "RFI" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File RISCV_Processor:RV32I_Core\|Register_File:RF " "Elaborating entity \"Register_File\" for hierarchy \"RISCV_Processor:RV32I_Core\|Register_File:RF\"" {  } { { "src/RISCV_Processor.sv" "RF" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generation RISCV_Processor:RV32I_Core\|Immediate_Generation:IG " "Elaborating entity \"Immediate_Generation\" for hierarchy \"RISCV_Processor:RV32I_Core\|Immediate_Generation:IG\"" {  } { { "src/RISCV_Processor.sv" "IG" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_CU RISCV_Processor:RV32I_Core\|ALU_CU:ALUCU " "Elaborating entity \"ALU_CU\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_CU:ALUCU\"" {  } { { "src/RISCV_Processor.sv" "ALUCU" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528717 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ALU_CU.sv(51) " "SystemVerilog warning at ALU_CU.sv(51): unique or priority keyword makes case statement complete" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 51 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676150528718 "|RISCV_Processor|ALU_CU:ALUCU"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "ALU_CU.sv(61) " "SystemVerilog warning at ALU_CU.sv(61): unique or priority keyword makes case statement complete" {  } { { "src/ALU_CU.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/ALU_CU.sv" 61 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676150528718 "|RISCV_Processor|ALU_CU:ALUCU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_InMux RISCV_Processor:RV32I_Core\|ALU_InMux:ALU_IN_dut " "Elaborating entity \"ALU_InMux\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_InMux:ALU_IN_dut\"" {  } { { "src/RISCV_Processor.sv" "ALU_IN_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Inc RISCV_Processor:RV32I_Core\|PC_Inc:PCI " "Elaborating entity \"PC_Inc\" for hierarchy \"RISCV_Processor:RV32I_Core\|PC_Inc:PCI\"" {  } { { "src/RISCV_Processor.sv" "PCI" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RISCV_Processor:RV32I_Core\|ALU:ALU_dut " "Elaborating entity \"ALU\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU:ALU_dut\"" {  } { { "src/RISCV_Processor.sv" "ALU_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_Logic_Unit RISCV_Processor:RV32I_Core\|Branch_Logic_Unit:BLU " "Elaborating entity \"Branch_Logic_Unit\" for hierarchy \"RISCV_Processor:RV32I_Core\|Branch_Logic_Unit:BLU\"" {  } { { "src/RISCV_Processor.sv" "BLU" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Mux RISCV_Processor:RV32I_Core\|PC_Mux:PCM " "Elaborating entity \"PC_Mux\" for hierarchy \"RISCV_Processor:RV32I_Core\|PC_Mux:PCM\"" {  } { { "src/RISCV_Processor.sv" "PCM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528730 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "PC_Mux.sv(32) " "SystemVerilog warning at PC_Mux.sv(32): unique or priority keyword makes case statement complete" {  } { { "src/PC_Mux.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/PC_Mux.sv" 32 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Quartus II" 0 -1 1676150528731 "|RISCV_Processor|PC_Mux:PCM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OutMux RISCV_Processor:RV32I_Core\|ALU_OutMux:ALU_Out " "Elaborating entity \"ALU_OutMux\" for hierarchy \"RISCV_Processor:RV32I_Core\|ALU_OutMux:ALU_Out\"" {  } { { "src/RISCV_Processor.sv" "ALU_Out" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY RISCV_Processor:RV32I_Core\|DATA_MEMORY:DM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"RISCV_Processor:RV32I_Core\|DATA_MEMORY:DM\"" {  } { { "src/RISCV_Processor.sv" "DM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_FSM RISCV_Processor:RV32I_Core\|Control_FSM:CFSM " "Elaborating entity \"Control_FSM\" for hierarchy \"RISCV_Processor:RV32I_Core\|Control_FSM:CFSM\"" {  } { { "src/RISCV_Processor.sv" "CFSM" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/RISCV_Processor.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Control_FSM.sv(117) " "Verilog HDL assignment warning at Control_FSM.sv(117): truncated value with size 32 to match size of target (20)" {  } { { "src/Control_FSM.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/Control_FSM.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676150528744 "|RISCV_Processor|Control_FSM:CFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor_Out_Mux Processor_Out_Mux:POM_dut " "Elaborating entity \"Processor_Out_Mux\" for hierarchy \"Processor_Out_Mux:POM_dut\"" {  } { { "src/FPGA_Module.sv" "POM_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGMENT_7_INTERFACE SEGMENT_7_INTERFACE:SEG_dut " "Elaborating entity \"SEGMENT_7_INTERFACE\" for hierarchy \"SEGMENT_7_INTERFACE:SEG_dut\"" {  } { { "src/FPGA_Module.sv" "SEG_dut" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 SEGMENT_7_INTERFACE:SEG_dut\|segment7:segment7_0 " "Elaborating entity \"segment7\" for hierarchy \"SEGMENT_7_INTERFACE:SEG_dut\|segment7:segment7_0\"" {  } { { "src/SEGMENT_7_INTERFACE.sv" "segment7_0" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/SEGMENT_7_INTERFACE.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676150528750 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676150542626 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676150549791 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.map.smsg " "Generated suppressed messages file C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676150561569 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676150561885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676150561885 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4463 " "Implemented 4463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676150562449 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676150562449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4404 " "Implemented 4404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676150562449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676150562449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676150562496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 02:52:42 2023 " "Processing ended: Sun Feb 12 02:52:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676150562496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676150562496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676150562496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676150562496 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676150564663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676150564663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 02:52:44 2023 " "Processing started: Sun Feb 12 02:52:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676150564663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676150564663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RV32I_SC -c RV32I_SC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RV32I_SC -c RV32I_SC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676150564663 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676150564777 ""}
{ "Info" "0" "" "Project  = RV32I_SC" {  } {  } 0 0 "Project  = RV32I_SC" 0 0 "Fitter" 0 0 1676150564777 ""}
{ "Info" "0" "" "Revision = RV32I_SC" {  } {  } 0 0 "Revision = RV32I_SC" 0 0 "Fitter" 0 0 1676150564777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676150564930 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32I_SC EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RV32I_SC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676150564961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676150565024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676150565024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676150565024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676150565401 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676150565416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676150566107 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676150566107 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5594 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676150566122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5596 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676150566122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5598 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676150566122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5600 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676150566122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5602 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676150566122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676150566122 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676150566122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I_SC.sdc " "Synopsys Design Constraints File file not found: 'RV32I_SC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676150568775 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676150568775 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676150568822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676150568822 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676150568822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676150569182 ""}  } { { "src/FPGA_Module.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/FPGA_Module.sv" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 5589 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676150569182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_divider:cd_dut\|clock_out  " "Automatically promoted node clk_divider:cd_dut\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676150569182 ""}  } { { "src/clk_divider.sv" "" { Text "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/src/clk_divider.sv" 25 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_divider:cd_dut|clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 0 { 0 ""} 0 1834 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676150569182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676150570171 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676150570187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676150570187 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676150570191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676150570203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676150570203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676150570203 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676150570219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676150570219 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676150570219 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676150570219 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676150570548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676150577670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676150580026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676150580062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676150594590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676150594590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676150595752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "61 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/" { { 1 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676150604431 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676150604431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:38 " "Fitter routing operations ending: elapsed time is 00:01:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676150697043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676150697044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676150697044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.75 " "Total time spent on timing analysis during the Fitter is 2.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676150697198 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676150697304 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676150698689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676150698779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676150700102 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676150701335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.fit.smsg " "Generated suppressed messages file C:/Users/User/Downloads/Documents/ACA/Sem 5/EN3030 Circuits and Systems Design/Altera/output_files/RV32I_SC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676150703343 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5151 " "Peak virtual memory: 5151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676150704698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 02:55:04 2023 " "Processing ended: Sun Feb 12 02:55:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676150704698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:20 " "Elapsed time: 00:02:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676150704698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676150704698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676150704698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676150706728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676150706729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 02:55:06 2023 " "Processing started: Sun Feb 12 02:55:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676150706729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676150706729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RV32I_SC -c RV32I_SC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RV32I_SC -c RV32I_SC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676150706729 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676150711689 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676150711845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676150713728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 02:55:13 2023 " "Processing ended: Sun Feb 12 02:55:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676150713728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676150713728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676150713728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676150713728 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676150714349 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676150715907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676150715908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 02:55:15 2023 " "Processing started: Sun Feb 12 02:55:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676150715908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676150715908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RV32I_SC -c RV32I_SC " "Command: quartus_sta RV32I_SC -c RV32I_SC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676150715908 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676150716036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676150716357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676150716358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676150716422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676150716423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32I_SC.sdc " "Synopsys Design Constraints File file not found: 'RV32I_SC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676150717104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676150717105 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_divider:cd_dut\|clock_out clk_divider:cd_dut\|clock_out " "create_clock -period 1.000 -name clk_divider:cd_dut\|clock_out clk_divider:cd_dut\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676150717121 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676150717121 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676150717121 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676150717682 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676150717683 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676150717684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676150717709 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676150718212 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676150718212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.408 " "Worst-case setup slack is -22.408" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.408          -24411.272 clk_divider:cd_dut\|clock_out  " "  -22.408          -24411.272 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.305             -85.831 clk  " "   -3.305             -85.831 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150718226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_divider:cd_dut\|clock_out  " "    0.403               0.000 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 clk  " "    0.625               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150718251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150718254 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150718256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 clk  " "   -3.000             -40.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1512.445 clk_divider:cd_dut\|clock_out  " "   -1.285           -1512.445 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150718260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150718260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676150718553 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676150718596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676150720107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720404 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676150720481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676150720481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.525 " "Worst-case setup slack is -20.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.525          -22390.372 clk_divider:cd_dut\|clock_out  " "  -20.525          -22390.372 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.962             -76.554 clk  " "   -2.962             -76.554 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150720485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_divider:cd_dut\|clock_out  " "    0.353               0.000 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 clk  " "    0.571               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150720511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150720516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150720521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.265 clk  " "   -3.000             -40.265 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1512.445 clk_divider:cd_dut\|clock_out  " "   -1.285           -1512.445 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150720527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150720527 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676150720805 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721166 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676150721188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676150721188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.907 " "Worst-case setup slack is -10.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.907          -11773.448 clk_divider:cd_dut\|clock_out  " "  -10.907          -11773.448 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.055             -25.945 clk  " "   -1.055             -25.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150721204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_divider:cd_dut\|clock_out  " "    0.181               0.000 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 clk  " "    0.284               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150721233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150721240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676150721248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.051 clk  " "   -3.000             -34.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1177.000 clk_divider:cd_dut\|clock_out  " "   -1.000           -1177.000 clk_divider:cd_dut\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676150721256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676150721256 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676150722434 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676150722530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676150722815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 02:55:22 2023 " "Processing ended: Sun Feb 12 02:55:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676150722815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676150722815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676150722815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676150722815 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676150723593 ""}
