<profile>

<section name = "Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_809_26'" level="0">
<item name = "Date">Thu Feb 13 17:41:38 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">krnl_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">149, ?, 0.497 us, ?, 149, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_809_26">147, ?, 148, 145, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 7733, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 948, -</column>
<column name="Register">-, -, 3953, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln809_fu_268_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln810_1_fu_364_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln810_fu_400_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln812_1_fu_293_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln812_fu_287_p2">+, 0, 0, 40, 33, 33</column>
<column name="add_ln815_1_fu_369_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln815_fu_454_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_ln810_fu_354_p2">-, 0, 0, 46, 39, 39</column>
<column name="sub_ln815_fu_320_p2">-, 0, 0, 46, 39, 39</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage73_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage74_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage75_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage76_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage77_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage78_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage79_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state74_pp0_stage73_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state75_pp0_stage74_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state76_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state77_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state80_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1632">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1636">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1640">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1644">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op288_read_state75">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op320_write_state80">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln809_fu_262_p2">icmp, 0, 0, 19, 31, 31</column>
<column name="icmp_ln810_fu_405_p2">icmp, 0, 0, 10, 6, 4</column>
<column name="icmp_ln815_fu_575_p2">icmp, 0, 0, 10, 6, 4</column>
<column name="lshr_ln810_fu_520_p2">lshr, 0, 0, 2171, 1024, 1024</column>
<column name="ap_block_state78_io">or, 0, 0, 2, 1, 1</column>
<column name="select_ln810_fu_420_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln815_fu_580_p3">select, 0, 0, 2, 1, 2</column>
<column name="shl_ln811_1_fu_490_p2">shl, 0, 0, 2171, 416, 920</column>
<column name="shl_ln811_fu_431_p2">shl, 0, 0, 391, 56, 119</column>
<column name="shl_ln815_2_fu_569_p2">shl, 0, 0, 2171, 952, 952</column>
<column name="shl_ln815_fu_377_p2">shl, 0, 0, 391, 56, 119</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">769, 146, 1, 146</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 3, 6</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_134">9, 2, 3, 6</column>
<column name="m_axi_gmem_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem_WDATA">26, 5, 512, 2560</column>
<column name="m_axi_gmem_WSTRB">26, 5, 64, 320</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln809_reg_660">3, 0, 3, 0</column>
<column name="add_ln810_1_reg_690">6, 0, 6, 0</column>
<column name="add_ln812_1_reg_670">32, 0, 32, 0</column>
<column name="add_ln815_1_reg_697">6, 0, 6, 0</column>
<column name="ap_CS_fsm">145, 0, 145, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_empty_68_reg_235">512, 0, 512, 0</column>
<column name="gmem_addr_read_reg_765">512, 0, 512, 0</column>
<column name="gmem_addr_reg_742">64, 0, 64, 0</column>
<column name="i_fu_134">3, 0, 3, 0</column>
<column name="icmp_ln809_reg_656">1, 0, 1, 0</column>
<column name="icmp_ln810_reg_713">1, 0, 1, 0</column>
<column name="icmp_ln815_reg_785">1, 0, 1, 0</column>
<column name="select_ln810_reg_722">2, 0, 32, 30</column>
<column name="select_ln815_reg_789">2, 0, 32, 30</column>
<column name="shl_ln_reg_750">6, 0, 9, 3</column>
<column name="sub_ln810_reg_685">36, 0, 39, 3</column>
<column name="sub_ln815_reg_675">36, 0, 39, 3</column>
<column name="tmp_1_reg_732">55, 0, 55, 0</column>
<column name="tmp_2_reg_760">408, 0, 408, 0</column>
<column name="tmp_3_reg_780">352, 0, 352, 0</column>
<column name="tmp_4_reg_708">55, 0, 55, 0</column>
<column name="tmp_5_reg_799">440, 0, 440, 0</column>
<column name="tmp_reg_775">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_737">58, 0, 58, 0</column>
<column name="trunc_ln811_1_reg_755">512, 0, 512, 0</column>
<column name="trunc_ln811_reg_727">64, 0, 64, 0</column>
<column name="trunc_ln815_1_reg_703">64, 0, 64, 0</column>
<column name="trunc_ln815_2_reg_794">512, 0, 512, 0</column>
<column name="trunc_ln815_reg_680">3, 0, 6, 3</column>
<column name="trunc_ln_reg_717">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, memory_manager_Pipeline_VITIS_LOOP_809_26, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="trunc_ln812_1">in, 31, ap_none, trunc_ln812_1, scalar</column>
<column name="sext_ln812">in, 32, ap_none, sext_ln812, scalar</column>
<column name="or_ln812">in, 32, ap_none, or_ln812, scalar</column>
<column name="HBM_PTR">in, 64, ap_none, HBM_PTR, scalar</column>
<column name="child_parent_1">in, 32, ap_none, child_parent_1, scalar</column>
<column name="trunc_ln12">in, 6, ap_none, trunc_ln12, scalar</column>
<column name="node_child_address0">out, 3, ap_memory, node_child, array</column>
<column name="node_child_ce0">out, 1, ap_memory, node_child, array</column>
<column name="node_child_we0">out, 1, ap_memory, node_child, array</column>
<column name="node_child_d0">out, 32, ap_memory, node_child, array</column>
<column name="node_child_q0">in, 32, ap_memory, node_child, array</column>
</table>
</item>
</section>
</profile>
