INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/P2a/DMA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DMA
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/Nexys_PICfsdf/Nexys_PIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nexys_PIC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/P2a/PIC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/Nexys_PICfsdf/PICtop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PICtop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/P2a/RAMTop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAMTop
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/P2a/RAMe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAMe
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/P2a/RAMg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAMg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/RS232Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS232top
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/Receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS232_RX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/ShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftRegister
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sources_1/imports/Downloads/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RS232_TX
INFO: [VRFC 10-163] Analyzing VHDL file "D:/LCSE/230211/p2230211/p2230211.srcs/sim_1/imports/NexyxPIC/tb_nexys_PIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_nexys_PIC
