<table border="1" class="dataframe">
  <thead>
    <tr style="text-align: right;">
      <th></th>
      <th>Metrics</th>
      <th>2022-09-17 22:18__Metrics_2.1.2</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th>0</th>
      <td>run__flow__generate_date</td>
      <td>2022-09-17 22:18</td>
    </tr>
    <tr>
      <th>1</th>
      <td>run__flow__metrics_version</td>
      <td>Metrics_2.1.2</td>
    </tr>
    <tr>
      <th>2</th>
      <td>run__flow__openroad_version</td>
      <td>b7631451350809842e4fb0c635c3f3ed7f6b270f</td>
    </tr>
    <tr>
      <th>3</th>
      <td>run__flow__openroad_commit</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>4</th>
      <td>run__flow__scripts_commit</td>
      <td>ed2ebe867f7b12a7dc1a9a579dffcbab06527233</td>
    </tr>
    <tr>
      <th>5</th>
      <td>run__flow__uuid</td>
      <td>f251fe40-a807-41c7-b740-dcf2ebc75404</td>
    </tr>
    <tr>
      <th>6</th>
      <td>run__flow__design</td>
      <td>halut_decoder</td>
    </tr>
    <tr>
      <th>7</th>
      <td>run__flow__platform</td>
      <td>asap7</td>
    </tr>
    <tr>
      <th>8</th>
      <td>run__flow__platform_commit</td>
      <td>N/A</td>
    </tr>
    <tr>
      <th>9</th>
      <td>run__flow__variant</td>
      <td>base</td>
    </tr>
    <tr>
      <th>10</th>
      <td>run__flow__platform__time_units</td>
      <td>1ps</td>
    </tr>
    <tr>
      <th>11</th>
      <td>run__flow__platform__capacitance_units</td>
      <td>1fF</td>
    </tr>
    <tr>
      <th>12</th>
      <td>run__flow__platform__resistance_units</td>
      <td>1kohm</td>
    </tr>
    <tr>
      <th>13</th>
      <td>run__flow__platform__voltage_units</td>
      <td>1v</td>
    </tr>
    <tr>
      <th>14</th>
      <td>run__flow__platform__current_units</td>
      <td>1mA</td>
    </tr>
    <tr>
      <th>15</th>
      <td>run__flow__platform__power_units</td>
      <td>1pW</td>
    </tr>
    <tr>
      <th>16</th>
      <td>run__flow__platform__distance_units</td>
      <td>1um</td>
    </tr>
    <tr>
      <th>17</th>
      <td>floorplan__timing__setup__tns</td>
      <td>-6644904.0</td>
    </tr>
    <tr>
      <th>18</th>
      <td>floorplan__timing__setup__ws</td>
      <td>-43114.1211</td>
    </tr>
    <tr>
      <th>19</th>
      <td>floorplan__clock__skew__setup</td>
      <td>172.4412</td>
    </tr>
    <tr>
      <th>20</th>
      <td>floorplan__clock__skew__hold</td>
      <td>70.8955</td>
    </tr>
    <tr>
      <th>21</th>
      <td>floorplan__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>22</th>
      <td>floorplan__design__instance__count</td>
      <td>29297</td>
    </tr>
    <tr>
      <th>23</th>
      <td>floorplan__design__instance__area</td>
      <td>4139.1602</td>
    </tr>
    <tr>
      <th>24</th>
      <td>floorplan__design__instance__count__stdcell</td>
      <td>29297</td>
    </tr>
    <tr>
      <th>25</th>
      <td>floorplan__design__instance__area__stdcell</td>
      <td>4139.1602</td>
    </tr>
    <tr>
      <th>26</th>
      <td>floorplan__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>27</th>
      <td>floorplan__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>28</th>
      <td>floorplan__design__instance__utilization</td>
      <td>0.3867</td>
    </tr>
    <tr>
      <th>29</th>
      <td>floorplan__design__instance__utilization__stdcell</td>
      <td>0.3867</td>
    </tr>
    <tr>
      <th>30</th>
      <td>globalplace__timing__setup__tns</td>
      <td>-13352240.0</td>
    </tr>
    <tr>
      <th>31</th>
      <td>globalplace__timing__setup__ws</td>
      <td>-49867.3086</td>
    </tr>
    <tr>
      <th>32</th>
      <td>globalplace__clock__skew__setup</td>
      <td>218.0842</td>
    </tr>
    <tr>
      <th>33</th>
      <td>globalplace__clock__skew__hold</td>
      <td>76.8362</td>
    </tr>
    <tr>
      <th>34</th>
      <td>globalplace__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>35</th>
      <td>globalplace__design__instance__count</td>
      <td>30833</td>
    </tr>
    <tr>
      <th>36</th>
      <td>globalplace__design__instance__area</td>
      <td>4183.9497</td>
    </tr>
    <tr>
      <th>37</th>
      <td>globalplace__design__instance__count__stdcell</td>
      <td>30833</td>
    </tr>
    <tr>
      <th>38</th>
      <td>globalplace__design__instance__area__stdcell</td>
      <td>4183.9497</td>
    </tr>
    <tr>
      <th>39</th>
      <td>globalplace__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>40</th>
      <td>globalplace__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>41</th>
      <td>globalplace__design__instance__utilization</td>
      <td>0.3909</td>
    </tr>
    <tr>
      <th>42</th>
      <td>globalplace__design__instance__utilization__stdcell</td>
      <td>0.3909</td>
    </tr>
    <tr>
      <th>43</th>
      <td>placeopt__timing__setup__tns__pre_opt</td>
      <td>-13352240.0</td>
    </tr>
    <tr>
      <th>44</th>
      <td>placeopt__timing__setup__ws__pre_opt</td>
      <td>-49867.3086</td>
    </tr>
    <tr>
      <th>45</th>
      <td>placeopt__clock__skew__setup__pre_opt</td>
      <td>218.0842</td>
    </tr>
    <tr>
      <th>46</th>
      <td>placeopt__clock__skew__hold__pre_opt</td>
      <td>76.8362</td>
    </tr>
    <tr>
      <th>47</th>
      <td>placeopt__design__io__pre_opt</td>
      <td>71</td>
    </tr>
    <tr>
      <th>48</th>
      <td>placeopt__design__instance__count__pre_opt</td>
      <td>30833</td>
    </tr>
    <tr>
      <th>49</th>
      <td>placeopt__design__instance__area__pre_opt</td>
      <td>4183.9497</td>
    </tr>
    <tr>
      <th>50</th>
      <td>placeopt__design__instance__count__stdcell__pre_opt</td>
      <td>30833</td>
    </tr>
    <tr>
      <th>51</th>
      <td>placeopt__design__instance__area__stdcell__pre_opt</td>
      <td>4183.9497</td>
    </tr>
    <tr>
      <th>52</th>
      <td>placeopt__design__instance__count__macros__pre_opt</td>
      <td>0</td>
    </tr>
    <tr>
      <th>53</th>
      <td>placeopt__design__instance__area__macros__pre_opt</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>54</th>
      <td>placeopt__design__instance__utilization__pre_opt</td>
      <td>0.3909</td>
    </tr>
    <tr>
      <th>55</th>
      <td>placeopt__design__instance__utilization__stdcell__pre_opt</td>
      <td>0.3909</td>
    </tr>
    <tr>
      <th>56</th>
      <td>placeopt__timing__setup__tns</td>
      <td>-47468.5898</td>
    </tr>
    <tr>
      <th>57</th>
      <td>placeopt__timing__setup__ws</td>
      <td>-884.46</td>
    </tr>
    <tr>
      <th>58</th>
      <td>placeopt__clock__skew__setup</td>
      <td>144.6368</td>
    </tr>
    <tr>
      <th>59</th>
      <td>placeopt__clock__skew__hold</td>
      <td>76.8362</td>
    </tr>
    <tr>
      <th>60</th>
      <td>placeopt__timing__drv__max_slew_limit</td>
      <td>0.0039</td>
    </tr>
    <tr>
      <th>61</th>
      <td>placeopt__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>62</th>
      <td>placeopt__timing__drv__max_cap_limit</td>
      <td>0.3586</td>
    </tr>
    <tr>
      <th>63</th>
      <td>placeopt__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>64</th>
      <td>placeopt__timing__drv__max_fanout_limit</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>65</th>
      <td>placeopt__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>66</th>
      <td>placeopt__timing__drv__setup_violation_count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>67</th>
      <td>placeopt__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>68</th>
      <td>placeopt__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>69</th>
      <td>placeopt__design__instance__count</td>
      <td>31812</td>
    </tr>
    <tr>
      <th>70</th>
      <td>placeopt__design__instance__area</td>
      <td>4556.7896</td>
    </tr>
    <tr>
      <th>71</th>
      <td>placeopt__design__instance__count__stdcell</td>
      <td>31812</td>
    </tr>
    <tr>
      <th>72</th>
      <td>placeopt__design__instance__area__stdcell</td>
      <td>4556.7896</td>
    </tr>
    <tr>
      <th>73</th>
      <td>placeopt__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>74</th>
      <td>placeopt__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>75</th>
      <td>placeopt__design__instance__utilization</td>
      <td>0.4257</td>
    </tr>
    <tr>
      <th>76</th>
      <td>placeopt__design__instance__utilization__stdcell</td>
      <td>0.4257</td>
    </tr>
    <tr>
      <th>77</th>
      <td>detailedplace__design__instance__displacement__total</td>
      <td>8782.506</td>
    </tr>
    <tr>
      <th>78</th>
      <td>detailedplace__design__instance__displacement__mean</td>
      <td>0.276</td>
    </tr>
    <tr>
      <th>79</th>
      <td>detailedplace__design__instance__displacement__max</td>
      <td>5.922</td>
    </tr>
    <tr>
      <th>80</th>
      <td>detailedplace__route__wirelength__estimated</td>
      <td>92262.592</td>
    </tr>
    <tr>
      <th>81</th>
      <td>detailedplace__design__violations</td>
      <td>0</td>
    </tr>
    <tr>
      <th>82</th>
      <td>detailedplace__timing__setup__tns</td>
      <td>-47930.0312</td>
    </tr>
    <tr>
      <th>83</th>
      <td>detailedplace__timing__setup__ws</td>
      <td>-890.52</td>
    </tr>
    <tr>
      <th>84</th>
      <td>detailedplace__clock__skew__setup</td>
      <td>143.5609</td>
    </tr>
    <tr>
      <th>85</th>
      <td>detailedplace__clock__skew__hold</td>
      <td>76.3144</td>
    </tr>
    <tr>
      <th>86</th>
      <td>detailedplace__timing__drv__max_slew_limit</td>
      <td>-0.0541</td>
    </tr>
    <tr>
      <th>87</th>
      <td>detailedplace__timing__drv__max_slew</td>
      <td>8</td>
    </tr>
    <tr>
      <th>88</th>
      <td>detailedplace__timing__drv__max_cap_limit</td>
      <td>0.3419</td>
    </tr>
    <tr>
      <th>89</th>
      <td>detailedplace__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>90</th>
      <td>detailedplace__timing__drv__max_fanout_limit</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>91</th>
      <td>detailedplace__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>92</th>
      <td>detailedplace__timing__drv__setup_violation_count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>93</th>
      <td>detailedplace__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>94</th>
      <td>detailedplace__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>95</th>
      <td>detailedplace__design__instance__count</td>
      <td>31812</td>
    </tr>
    <tr>
      <th>96</th>
      <td>detailedplace__design__instance__area</td>
      <td>4556.7896</td>
    </tr>
    <tr>
      <th>97</th>
      <td>detailedplace__design__instance__count__stdcell</td>
      <td>31812</td>
    </tr>
    <tr>
      <th>98</th>
      <td>detailedplace__design__instance__area__stdcell</td>
      <td>4556.7896</td>
    </tr>
    <tr>
      <th>99</th>
      <td>detailedplace__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>100</th>
      <td>detailedplace__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>101</th>
      <td>detailedplace__design__instance__utilization</td>
      <td>0.4257</td>
    </tr>
    <tr>
      <th>102</th>
      <td>detailedplace__design__instance__utilization__stdcell</td>
      <td>0.4257</td>
    </tr>
    <tr>
      <th>103</th>
      <td>cts__timing__setup__tns__pre_repair</td>
      <td>-48426.1719</td>
    </tr>
    <tr>
      <th>104</th>
      <td>cts__timing__setup__ws__pre_repair</td>
      <td>-900.35</td>
    </tr>
    <tr>
      <th>105</th>
      <td>cts__clock__skew__setup__pre_repair</td>
      <td>256.1497</td>
    </tr>
    <tr>
      <th>106</th>
      <td>cts__clock__skew__hold__pre_repair</td>
      <td>221.6469</td>
    </tr>
    <tr>
      <th>107</th>
      <td>cts__timing__drv__max_slew_limit__pre_repair</td>
      <td>-0.0541</td>
    </tr>
    <tr>
      <th>108</th>
      <td>cts__timing__drv__max_slew__pre_repair</td>
      <td>8</td>
    </tr>
    <tr>
      <th>109</th>
      <td>cts__timing__drv__max_cap_limit__pre_repair</td>
      <td>0.3419</td>
    </tr>
    <tr>
      <th>110</th>
      <td>cts__timing__drv__max_cap__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>111</th>
      <td>cts__timing__drv__max_fanout_limit__pre_repair</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>112</th>
      <td>cts__timing__drv__max_fanout__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>113</th>
      <td>cts__timing__drv__setup_violation_count__pre_repair</td>
      <td>1</td>
    </tr>
    <tr>
      <th>114</th>
      <td>cts__timing__drv__hold_violation_count__pre_repair</td>
      <td>2</td>
    </tr>
    <tr>
      <th>115</th>
      <td>cts__design__io__pre_repair</td>
      <td>71</td>
    </tr>
    <tr>
      <th>116</th>
      <td>cts__design__instance__count__pre_repair</td>
      <td>33456</td>
    </tr>
    <tr>
      <th>117</th>
      <td>cts__design__instance__area__pre_repair</td>
      <td>4724.5762</td>
    </tr>
    <tr>
      <th>118</th>
      <td>cts__design__instance__count__stdcell__pre_repair</td>
      <td>33456</td>
    </tr>
    <tr>
      <th>119</th>
      <td>cts__design__instance__area__stdcell__pre_repair</td>
      <td>4724.5762</td>
    </tr>
    <tr>
      <th>120</th>
      <td>cts__design__instance__count__macros__pre_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>121</th>
      <td>cts__design__instance__area__macros__pre_repair</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>122</th>
      <td>cts__design__instance__utilization__pre_repair</td>
      <td>0.4414</td>
    </tr>
    <tr>
      <th>123</th>
      <td>cts__design__instance__utilization__stdcell__pre_repair</td>
      <td>0.4414</td>
    </tr>
    <tr>
      <th>124</th>
      <td>cts__timing__setup__tns__post_repair</td>
      <td>-48426.1719</td>
    </tr>
    <tr>
      <th>125</th>
      <td>cts__timing__setup__ws__post_repair</td>
      <td>-900.35</td>
    </tr>
    <tr>
      <th>126</th>
      <td>cts__clock__skew__setup__post_repair</td>
      <td>256.1497</td>
    </tr>
    <tr>
      <th>127</th>
      <td>cts__clock__skew__hold__post_repair</td>
      <td>221.6469</td>
    </tr>
    <tr>
      <th>128</th>
      <td>cts__timing__drv__max_slew_limit__post_repair</td>
      <td>-0.0541</td>
    </tr>
    <tr>
      <th>129</th>
      <td>cts__timing__drv__max_slew__post_repair</td>
      <td>8</td>
    </tr>
    <tr>
      <th>130</th>
      <td>cts__timing__drv__max_cap_limit__post_repair</td>
      <td>0.3419</td>
    </tr>
    <tr>
      <th>131</th>
      <td>cts__timing__drv__max_cap__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>132</th>
      <td>cts__timing__drv__max_fanout_limit__post_repair</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>133</th>
      <td>cts__timing__drv__max_fanout__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>134</th>
      <td>cts__timing__drv__setup_violation_count__post_repair</td>
      <td>1</td>
    </tr>
    <tr>
      <th>135</th>
      <td>cts__timing__drv__hold_violation_count__post_repair</td>
      <td>2</td>
    </tr>
    <tr>
      <th>136</th>
      <td>cts__design__io__post_repair</td>
      <td>71</td>
    </tr>
    <tr>
      <th>137</th>
      <td>cts__design__instance__count__post_repair</td>
      <td>33456</td>
    </tr>
    <tr>
      <th>138</th>
      <td>cts__design__instance__area__post_repair</td>
      <td>4724.5762</td>
    </tr>
    <tr>
      <th>139</th>
      <td>cts__design__instance__count__stdcell__post_repair</td>
      <td>33456</td>
    </tr>
    <tr>
      <th>140</th>
      <td>cts__design__instance__area__stdcell__post_repair</td>
      <td>4724.5762</td>
    </tr>
    <tr>
      <th>141</th>
      <td>cts__design__instance__count__macros__post_repair</td>
      <td>0</td>
    </tr>
    <tr>
      <th>142</th>
      <td>cts__design__instance__area__macros__post_repair</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>143</th>
      <td>cts__design__instance__utilization__post_repair</td>
      <td>0.4414</td>
    </tr>
    <tr>
      <th>144</th>
      <td>cts__design__instance__utilization__stdcell__post_repair</td>
      <td>0.4414</td>
    </tr>
    <tr>
      <th>145</th>
      <td>cts__design__instance__displacement__total</td>
      <td>489.306</td>
    </tr>
    <tr>
      <th>146</th>
      <td>cts__design__instance__displacement__mean</td>
      <td>0.014</td>
    </tr>
    <tr>
      <th>147</th>
      <td>cts__design__instance__displacement__max</td>
      <td>6.855</td>
    </tr>
    <tr>
      <th>148</th>
      <td>cts__route__wirelength__estimated</td>
      <td>101387.771</td>
    </tr>
    <tr>
      <th>149</th>
      <td>cts__design__instance__count__hold_buffer</td>
      <td>88.0</td>
    </tr>
    <tr>
      <th>150</th>
      <td>cts__design__violations</td>
      <td>0</td>
    </tr>
    <tr>
      <th>151</th>
      <td>cts__timing__setup__tns</td>
      <td>-21240.3301</td>
    </tr>
    <tr>
      <th>152</th>
      <td>cts__timing__setup__ws</td>
      <td>-443.44</td>
    </tr>
    <tr>
      <th>153</th>
      <td>cts__clock__skew__setup</td>
      <td>256.5515</td>
    </tr>
    <tr>
      <th>154</th>
      <td>cts__clock__skew__hold</td>
      <td>221.9723</td>
    </tr>
    <tr>
      <th>155</th>
      <td>cts__timing__drv__max_slew_limit</td>
      <td>-0.0546</td>
    </tr>
    <tr>
      <th>156</th>
      <td>cts__timing__drv__max_slew</td>
      <td>11</td>
    </tr>
    <tr>
      <th>157</th>
      <td>cts__timing__drv__max_cap_limit</td>
      <td>0.7193</td>
    </tr>
    <tr>
      <th>158</th>
      <td>cts__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>159</th>
      <td>cts__timing__drv__max_fanout_limit</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>160</th>
      <td>cts__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>161</th>
      <td>cts__timing__drv__setup_violation_count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>162</th>
      <td>cts__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>163</th>
      <td>cts__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>164</th>
      <td>cts__design__instance__count</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>165</th>
      <td>cts__design__instance__area</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>166</th>
      <td>cts__design__instance__count__stdcell</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>167</th>
      <td>cts__design__instance__area__stdcell</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>168</th>
      <td>cts__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>169</th>
      <td>cts__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>170</th>
      <td>cts__design__instance__utilization</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>171</th>
      <td>cts__design__instance__utilization__stdcell</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>172</th>
      <td>globalroute__timing__setup__tns</td>
      <td>-25196.3496</td>
    </tr>
    <tr>
      <th>173</th>
      <td>globalroute__timing__setup__ws</td>
      <td>-512.85</td>
    </tr>
    <tr>
      <th>174</th>
      <td>globalroute__clock__skew__setup</td>
      <td>256.8394</td>
    </tr>
    <tr>
      <th>175</th>
      <td>globalroute__clock__skew__hold</td>
      <td>227.0406</td>
    </tr>
    <tr>
      <th>176</th>
      <td>globalroute__timing__drv__max_slew_limit</td>
      <td>0.0334</td>
    </tr>
    <tr>
      <th>177</th>
      <td>globalroute__timing__drv__max_slew</td>
      <td>0</td>
    </tr>
    <tr>
      <th>178</th>
      <td>globalroute__timing__drv__max_cap_limit</td>
      <td>0.7235</td>
    </tr>
    <tr>
      <th>179</th>
      <td>globalroute__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>180</th>
      <td>globalroute__timing__drv__max_fanout_limit</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>181</th>
      <td>globalroute__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>182</th>
      <td>globalroute__timing__drv__setup_violation_count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>183</th>
      <td>globalroute__timing__drv__hold_violation_count</td>
      <td>0</td>
    </tr>
    <tr>
      <th>184</th>
      <td>globalroute__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>185</th>
      <td>globalroute__design__instance__count</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>186</th>
      <td>globalroute__design__instance__area</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>187</th>
      <td>globalroute__design__instance__count__stdcell</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>188</th>
      <td>globalroute__design__instance__area__stdcell</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>189</th>
      <td>globalroute__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>190</th>
      <td>globalroute__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>191</th>
      <td>globalroute__design__instance__utilization</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>192</th>
      <td>globalroute__design__instance__utilization__stdcell</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>193</th>
      <td>detailedroute__route__net</td>
      <td>32211</td>
    </tr>
    <tr>
      <th>194</th>
      <td>detailedroute__route__net__special</td>
      <td>2</td>
    </tr>
    <tr>
      <th>195</th>
      <td>detailedroute__route__drc_errors__iter:1</td>
      <td>16161</td>
    </tr>
    <tr>
      <th>196</th>
      <td>detailedroute__route__wirelength__iter:1</td>
      <td>134138</td>
    </tr>
    <tr>
      <th>197</th>
      <td>detailedroute__route__drc_errors__iter:2</td>
      <td>8856</td>
    </tr>
    <tr>
      <th>198</th>
      <td>detailedroute__route__wirelength__iter:2</td>
      <td>133434</td>
    </tr>
    <tr>
      <th>199</th>
      <td>detailedroute__route__drc_errors__iter:3</td>
      <td>8799</td>
    </tr>
    <tr>
      <th>200</th>
      <td>detailedroute__route__wirelength__iter:3</td>
      <td>133127</td>
    </tr>
    <tr>
      <th>201</th>
      <td>detailedroute__route__drc_errors__iter:4</td>
      <td>28</td>
    </tr>
    <tr>
      <th>202</th>
      <td>detailedroute__route__wirelength__iter:4</td>
      <td>133127</td>
    </tr>
    <tr>
      <th>203</th>
      <td>detailedroute__route__drc_errors__iter:5</td>
      <td>9</td>
    </tr>
    <tr>
      <th>204</th>
      <td>detailedroute__route__wirelength__iter:5</td>
      <td>133125</td>
    </tr>
    <tr>
      <th>205</th>
      <td>detailedroute__route__drc_errors__iter:6</td>
      <td>2</td>
    </tr>
    <tr>
      <th>206</th>
      <td>detailedroute__route__wirelength__iter:6</td>
      <td>133127</td>
    </tr>
    <tr>
      <th>207</th>
      <td>detailedroute__route__drc_errors__iter:7</td>
      <td>0</td>
    </tr>
    <tr>
      <th>208</th>
      <td>detailedroute__route__wirelength__iter:7</td>
      <td>133127</td>
    </tr>
    <tr>
      <th>209</th>
      <td>detailedroute__route__drc_errors</td>
      <td>0</td>
    </tr>
    <tr>
      <th>210</th>
      <td>detailedroute__route__wirelength</td>
      <td>133127</td>
    </tr>
    <tr>
      <th>211</th>
      <td>detailedroute__route__vias</td>
      <td>262900</td>
    </tr>
    <tr>
      <th>212</th>
      <td>detailedroute__route__vias__singlecut</td>
      <td>262900</td>
    </tr>
    <tr>
      <th>213</th>
      <td>detailedroute__route__vias__multicut</td>
      <td>0</td>
    </tr>
    <tr>
      <th>214</th>
      <td>finish__timing__setup__tns</td>
      <td>-11340.5098</td>
    </tr>
    <tr>
      <th>215</th>
      <td>finish__timing__setup__ws</td>
      <td>-276.58</td>
    </tr>
    <tr>
      <th>216</th>
      <td>finish__clock__skew__setup</td>
      <td>229.8681</td>
    </tr>
    <tr>
      <th>217</th>
      <td>finish__clock__skew__hold</td>
      <td>200.9871</td>
    </tr>
    <tr>
      <th>218</th>
      <td>finish__timing__drv__max_slew_limit</td>
      <td>-0.0462</td>
    </tr>
    <tr>
      <th>219</th>
      <td>finish__timing__drv__max_slew</td>
      <td>8</td>
    </tr>
    <tr>
      <th>220</th>
      <td>finish__timing__drv__max_cap_limit</td>
      <td>0.6807</td>
    </tr>
    <tr>
      <th>221</th>
      <td>finish__timing__drv__max_cap</td>
      <td>0</td>
    </tr>
    <tr>
      <th>222</th>
      <td>finish__timing__drv__max_fanout_limit</td>
      <td>1000000015047466219876688855040.0</td>
    </tr>
    <tr>
      <th>223</th>
      <td>finish__timing__drv__max_fanout</td>
      <td>0</td>
    </tr>
    <tr>
      <th>224</th>
      <td>finish__timing__drv__setup_violation_count</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>225</th>
      <td>finish__timing__drv__hold_violation_count</td>
      <td>1.0</td>
    </tr>
    <tr>
      <th>226</th>
      <td>finish__design__io</td>
      <td>71</td>
    </tr>
    <tr>
      <th>227</th>
      <td>finish__design__instance__count</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>228</th>
      <td>finish__design__instance__area</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>229</th>
      <td>finish__design__instance__count__stdcell</td>
      <td>33709</td>
    </tr>
    <tr>
      <th>230</th>
      <td>finish__design__instance__area__stdcell</td>
      <td>4749.8286</td>
    </tr>
    <tr>
      <th>231</th>
      <td>finish__design__instance__count__macros</td>
      <td>0</td>
    </tr>
    <tr>
      <th>232</th>
      <td>finish__design__instance__area__macros</td>
      <td>0.0</td>
    </tr>
    <tr>
      <th>233</th>
      <td>finish__design__instance__utilization</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>234</th>
      <td>finish__design__instance__utilization__stdcell</td>
      <td>0.4437</td>
    </tr>
    <tr>
      <th>235</th>
      <td>synth__design__instance__count__stdcell</td>
      <td>31244.0</td>
    </tr>
    <tr>
      <th>236</th>
      <td>synth__design__instance__area__stdcell</td>
      <td>55.02492</td>
    </tr>
    <tr>
      <th>237</th>
      <td>synth__runtime__total</td>
      <td>0:39.66</td>
    </tr>
    <tr>
      <th>238</th>
      <td>synth__cpu__total</td>
      <td>38.69</td>
    </tr>
    <tr>
      <th>239</th>
      <td>synth__mem__peak</td>
      <td>174752.0</td>
    </tr>
    <tr>
      <th>240</th>
      <td>constraints__clocks__count</td>
      <td>1</td>
    </tr>
    <tr>
      <th>241</th>
      <td>constraints__clocks__details</td>
      <td>[clk_i: 1500.0000]</td>
    </tr>
    <tr>
      <th>242</th>
      <td>floorplan__runtime__total</td>
      <td>0:01.46</td>
    </tr>
    <tr>
      <th>243</th>
      <td>floorplan__cpu__total</td>
      <td>1.36</td>
    </tr>
    <tr>
      <th>244</th>
      <td>floorplan__mem__peak</td>
      <td>220076.0</td>
    </tr>
    <tr>
      <th>245</th>
      <td>placeopt__runtime__total</td>
      <td>0:17.61</td>
    </tr>
    <tr>
      <th>246</th>
      <td>placeopt__cpu__total</td>
      <td>17.33</td>
    </tr>
    <tr>
      <th>247</th>
      <td>placeopt__mem__peak</td>
      <td>365948.0</td>
    </tr>
    <tr>
      <th>248</th>
      <td>detailedplace__runtime__total</td>
      <td>0:14.23</td>
    </tr>
    <tr>
      <th>249</th>
      <td>detailedplace__cpu__total</td>
      <td>14.03</td>
    </tr>
    <tr>
      <th>250</th>
      <td>detailedplace__mem__peak</td>
      <td>359896.0</td>
    </tr>
    <tr>
      <th>251</th>
      <td>cts__design__instance__count__setup_buffer</td>
      <td>165.0</td>
    </tr>
    <tr>
      <th>252</th>
      <td>globalroute__timing__clock__slack</td>
      <td>-512.846</td>
    </tr>
    <tr>
      <th>253</th>
      <td>finish__timing__wns_percent_delay</td>
      <td>-14.490762</td>
    </tr>
    <tr>
      <th>254</th>
      <td>finish__runtime__total</td>
      <td>0:47.66</td>
    </tr>
    <tr>
      <th>255</th>
      <td>finish__cpu__total</td>
      <td>46.25</td>
    </tr>
    <tr>
      <th>256</th>
      <td>finish__mem__peak</td>
      <td>1906536.0</td>
    </tr>
    <tr>
      <th>257</th>
      <td>total_time</td>
      <td>0:02:00.620000</td>
    </tr>
  </tbody>
</table>