\babel@toc {english}{}
\contentsline {chapter}{\numberline {1}Adders}{1}
\contentsline {section}{\numberline {1.1}Full Adder}{1}
\contentsline {subsection}{\numberline {1.1.1}Area and power estimation}{2}
\contentsline {section}{\numberline {1.2}Ripple Carry Adder}{2}
\contentsline {chapter}{\numberline {2}Fetch Stage}{3}
\contentsline {section}{\numberline {2.1}Introduction}{3}
\contentsline {chapter}{\numberline {3}Execution Stage}{4}
\contentsline {section}{\numberline {3.1}Overview}{4}
\contentsline {section}{\numberline {3.2}Adder}{5}
\contentsline {section}{\numberline {3.3}Logic}{5}
\contentsline {section}{\numberline {3.4}Shifter}{7}
\contentsline {section}{\numberline {3.5}Logic comparison}{7}
\contentsline {section}{\numberline {3.6}Multiplier}{9}
\contentsline {section}{\numberline {3.7}PC adder}{9}
\contentsline {chapter}{\numberline {4}Memory Stage}{10}
\contentsline {section}{\numberline {4.1}Embedded part}{10}
\contentsline {section}{\numberline {4.2}External RAM}{11}
\contentsline {chapter}{\numberline {5}Write Back}{12}
\contentsline {chapter}{\numberline {6}Additional features}{14}
\contentsline {section}{\numberline {6.1}Data forwarding}{14}
\contentsline {section}{\numberline {6.2}Dynamic branch prediction}{14}
\contentsline {chapter}{\numberline {A}Shifter behavioural VHDL}{15}
