#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jan 14 16:43:21 2022
# Process ID: 7648
# Current directory: C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.runs/synth_1
# Command line: vivado.exe -log adder4bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder4bit.tcl
# Log file: C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.runs/synth_1/adder4bit.vds
# Journal file: C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source adder4bit.tcl -notrace
Command: synth_design -top adder4bit -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1348
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder4bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:41]
INFO: [Synth 8-3491] module 'adder1bit' declared at 'C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:35' bound to instance 'ADDER0' of component 'adder1bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:53]
INFO: [Synth 8-638] synthesizing module 'adder1bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'adder1bit' (1#1) [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:41]
INFO: [Synth 8-3491] module 'adder1bit' declared at 'C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:35' bound to instance 'ADDER1' of component 'adder1bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:60]
INFO: [Synth 8-3491] module 'adder1bit' declared at 'C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:35' bound to instance 'ADDER2' of component 'adder1bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:67]
INFO: [Synth 8-3491] module 'adder1bit' declared at 'C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder1bit.vhd:35' bound to instance 'ADDER3' of component 'adder1bit' [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'adder4bit' (2#1) [C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.srcs/sources_1/new/adder4bit.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT6 |     2|
|5     |IBUF |     8|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    19|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.672 ; gain = 108.977
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.672 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1139.672 ; gain = 133.812
INFO: [Common 17-1381] The checkpoint 'C:/Users/Justin Mikhail/Documents/VHDLProjects/FullAdder4Bit/FullAdder4Bit.runs/synth_1/adder4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder4bit_utilization_synth.rpt -pb adder4bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 14 16:43:55 2022...
