
*** Running vivado
    with args -log axis_fifo_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source axis_fifo_v1_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source axis_fifo_v1_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/fpga-neural-network-/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
Command: synth_design -top axis_fifo_v1_0 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45104 
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:69]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:70]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:71]
WARNING: [Synth 8-2507] parameter declaration becomes local in axis_fifo_v1_0 with formal parameter declaration list [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 366.398 ; gain = 104.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axis_fifo_v1_0' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter WAIT bound to: 3'b000 
	Parameter RECV bound to: 3'b001 
	Parameter SEND bound to: 3'b011 
	Parameter SLST bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'ConvEngine' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
INFO: [Synth 8-638] synthesizing module 'ConvWrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter IDX_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1' [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1' (1#1) [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/design_1_clk_wiz_1_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz' of module 'design_1_clk_wiz_1' requires 4 connections, but only 3 given [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-638] synthesizing module 'design_1_xbip_dsp48_macro_0_0' [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbip_dsp48_macro_0_0' (2#1) [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/design_1_xbip_dsp48_macro_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (3#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (4#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3848] Net dataReady in module/entity ConvWrapper does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:35]
INFO: [Synth 8-256] done synthesizing module 'ConvWrapper' (5#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvWrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'Buffer' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'bram_wrapper' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'bram' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (6#1) [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/realtime/bram_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bram' (7#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/synth/bram.v:13]
INFO: [Synth 8-256] done synthesizing module 'bram_wrapper' (8#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/hdl/bram_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ShiftReg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ShiftReg' (9#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:23]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
WARNING: [Synth 8-324] index 4 out of range [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:62]
INFO: [Synth 8-256] done synthesizing module 'Buffer' (10#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:23]
INFO: [Synth 8-638] synthesizing module 'DDR_Shiftreg' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'DDR_Shiftreg' (11#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/DDR_Shiftreg.sv:23]
WARNING: [Synth 8-6014] Unused sequential element beat_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:51]
WARNING: [Synth 8-3848] Net ddr_rval in module/entity ConvEngine does not have driver. [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:25]
INFO: [Synth 8-256] done synthesizing module 'ConvEngine' (12#1) [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:23]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_rval' does not match port width (25) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ddr_wval' does not match port width (24) of module 'ConvEngine' [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:127]
INFO: [Synth 8-155] case statement is not full and has no default [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:143]
WARNING: [Synth 8-3848] Net m00_axis_tdata in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:49]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity axis_fifo_v1_0 does not have driver. [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:50]
INFO: [Synth 8-256] done synthesizing module 'axis_fifo_v1_0' (13#1) [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:20]
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_rval[24]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[23]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[22]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[21]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[20]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[19]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[18]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[17]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[16]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[15]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[14]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[13]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[12]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[11]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[10]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[9]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[8]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[7]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[6]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[5]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[4]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[3]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[2]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[1]
WARNING: [Synth 8-3331] design ConvEngine has unconnected port ddr_wval[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design axis_fifo_v1_0 has unconnected port m00_axis_aresetn
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 401.156 ; gain = 139.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 401.156 ; gain = 139.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp7/design_1_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/xbip_dsp48_macro_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp9/design_1_clk_wiz_1_in_context.xdc] for cell 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[0].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[1].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[0].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[1].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[2].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/.Xil/Vivado-45996-CS-S110/dcp11/bram_blk_mem_gen_0_0_in_context.xdc] for cell 'engine/buffers[2].buffer/brams[3].bram/bram_i/blk_mem_gen_0'
Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 730.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[0].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[1].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[2].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[3].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[0].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[0].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[10].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[10].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[11].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[11].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[12].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[12].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[13].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[13].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[14].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[14].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[15].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[15].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[16].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[16].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[17].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[17].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[18].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[18].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[19].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[19].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[1].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[1].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[20].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[20].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[21].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[21].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[22].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[22].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[23].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[23].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[24].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[24].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[2].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[2].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[3].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[3].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[4].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[4].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[5].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[5].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[6].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[6].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[7].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[7].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[8].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[8].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[9].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[9].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[0].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[0].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[1].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[2].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[3].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[0].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[0].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[10].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[10].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[11].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[11].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[12].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[12].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[13].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[13].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[14].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[14].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[15].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[15].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[16].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[16].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[17].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[17].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[18].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[18].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[19].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[19].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[1].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[1].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[20].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[20].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[21].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[21].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[22].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[22].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[23].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[23].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[24].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[24].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[2].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[2].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[3].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[3].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[4].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[4].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[5].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[5].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[6].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[6].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[7].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[7].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[8].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[8].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[9].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[9].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[1].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[0].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[0].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[1].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[1].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[2].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[2].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[3].bram /bram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].buffer /\brams[3].bram /bram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[0].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[0].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[0].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[10].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[10].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[10].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[11].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[11].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[11].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[12].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[12].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[12].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[13].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[13].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[13].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[14].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[14].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[14].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[15].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[15].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[15].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[16].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[16].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[16].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[17].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[17].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[17].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[18].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[18].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[18].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[19].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[19].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[19].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[1].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[1].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[1].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[20].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[20].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[20].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[21].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[21].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[21].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[22].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[22].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[22].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[23].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[23].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[23].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[24].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[24].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[24].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[2].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[2].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[2].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[3].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[3].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[3].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[4].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[4].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[4].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[5].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[5].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[5].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[6].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[6].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[6].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[7].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[7].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[7].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[8].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[8].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[8].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[9].conv /mult_acc/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[9].conv /mult_acc/design_1_i/clk_wiz. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for engine/\buffers[2].channel[9].conv /mult_acc/design_1_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
WARNING: [Synth 8-6014] Unused sequential element bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:102]
WARNING: [Synth 8-6014] Unused sequential element ocnt_reg was removed.  [h:/FPGA-Neural-Network-/ip_repo/axis_fifo_1.0/hdl/axis_fifo_v1_0.v:114]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 24    
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 684   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_fifo_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module DDR_Shiftreg 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 24    
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 24    
Module ShiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 45    
Module Buffer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module Buffer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module Buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ConvEngine 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element genblk2[1].ddr_read_reg[1] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:86]
WARNING: [Synth 8-6014] Unused sequential element genblk2[1].ddr_read_reg[4] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:86]
WARNING: [Synth 8-6014] Unused sequential element genblk2[2].ddr_read_reg[2] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:86]
WARNING: [Synth 8-6014] Unused sequential element genblk2[2].ddr_read_reg[5] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ConvEngine.sv:86]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
WARNING: [Synth 8-6014] Unused sequential element buffers[2].buffer/bram_idx_reg was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/Buffer.sv:39]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/body_reg[0][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/body_reg[0][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:35]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[1].body_reg[1][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[1].body_reg[1][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[2].body_reg[2][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[2].body_reg[2][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[3].body_reg[3][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[3].body_reg[3][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[4].body_reg[4][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[4].body_reg[4][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[5].body_reg[5][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[5].body_reg[5][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[6].body_reg[6][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[6].body_reg[6][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[7].body_reg[7][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[7].body_reg[7][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[8].body_reg[8][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[8].body_reg[8][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[9].body_reg[9][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[9].body_reg[9][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[10].body_reg[10][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[10].body_reg[10][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[11].body_reg[11][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[11].body_reg[11][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[12].body_reg[12][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[12].body_reg[12][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[13].body_reg[13][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[13].body_reg[13][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[14].body_reg[14][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[14].body_reg[14][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[15].body_reg[15][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[15].body_reg[15][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[16].body_reg[16][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[16].body_reg[16][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[17].body_reg[17][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[17].body_reg[17][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[18].body_reg[18][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[18].body_reg[18][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[19].body_reg[19][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[19].body_reg[19][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[20].body_reg[20][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[20].body_reg[20][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[21].body_reg[21][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[21].body_reg[21][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[22].body_reg[22][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[22].body_reg[22][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[23].body_reg[23][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[23].body_reg[23][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[24].body_reg[24][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[24].body_reg[24][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[25].body_reg[25][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[25].body_reg[25][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[26].body_reg[26][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[26].body_reg[26][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[27].body_reg[27][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[27].body_reg[27][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[28].body_reg[28][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[28].body_reg[28][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[29].body_reg[29][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[29].body_reg[29][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[30].body_reg[30][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[30].body_reg[30][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[31].body_reg[31][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[31].body_reg[31][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[32].body_reg[32][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[32].body_reg[32][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[33].body_reg[33][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[33].body_reg[33][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[34].body_reg[34][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[34].body_reg[34][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[35].body_reg[35][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[35].body_reg[35][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[36].body_reg[36][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[36].body_reg[36][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[37].body_reg[37][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[37].body_reg[37][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[38].body_reg[38][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[38].body_reg[38][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[39].body_reg[39][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[39].body_reg[39][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[40].body_reg[40][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[40].body_reg[40][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[41].body_reg[41][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[41].body_reg[41][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[42].body_reg[42][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[42].body_reg[42][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[1].buffer/shiftregs[0].sr/genblk1[43].body_reg[43][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[43].body_reg[43][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/body_reg[0][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/body_reg[0][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:35]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[1].body_reg[1][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[1].body_reg[1][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[2].body_reg[2][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[2].body_reg[2][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[3].body_reg[3][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[3].body_reg[3][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[4].body_reg[4][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[4].body_reg[4][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[5].body_reg[5][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[5].body_reg[5][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[6].body_reg[6][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[6].body_reg[6][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[7].body_reg[7][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[7].body_reg[7][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[8].body_reg[8][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[8].body_reg[8][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[9].body_reg[9][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[9].body_reg[9][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[10].body_reg[10][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[10].body_reg[10][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[11].body_reg[11][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[11].body_reg[11][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[12].body_reg[12][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[12].body_reg[12][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[13].body_reg[13][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[13].body_reg[13][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[14].body_reg[14][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[14].body_reg[14][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[15].body_reg[15][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[15].body_reg[15][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[16].body_reg[16][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[16].body_reg[16][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[17].body_reg[17][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[17].body_reg[17][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[18].body_reg[18][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[18].body_reg[18][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[19].body_reg[19][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[19].body_reg[19][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[20].body_reg[20][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[20].body_reg[20][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[21].body_reg[21][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[21].body_reg[21][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[22].body_reg[22][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[22].body_reg[22][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[23].body_reg[23][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[23].body_reg[23][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[24].body_reg[24][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[24].body_reg[24][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[25].body_reg[25][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[25].body_reg[25][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[26].body_reg[26][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[26].body_reg[26][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[27].body_reg[27][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[27].body_reg[27][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[28].body_reg[28][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[28].body_reg[28][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[29].body_reg[29][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[29].body_reg[29][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[30].body_reg[30][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[30].body_reg[30][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[31].body_reg[31][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[31].body_reg[31][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[32].body_reg[32][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[32].body_reg[32][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[33].body_reg[33][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[33].body_reg[33][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[34].body_reg[34][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[34].body_reg[34][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[35].body_reg[35][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[35].body_reg[35][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[36].body_reg[36][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[36].body_reg[36][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[37].body_reg[37][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[37].body_reg[37][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[38].body_reg[38][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[38].body_reg[38][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[39].body_reg[39][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[39].body_reg[39][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[40].body_reg[40][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[40].body_reg[40][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[41].body_reg[41][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[41].body_reg[41][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[42].body_reg[42][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[42].body_reg[42][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Synth 8-4471] merging register 'buffers[2].buffer/shiftregs[0].sr/genblk1[43].body_reg[43][7:0]' into 'buffers[0].buffer/shiftregs[0].sr/genblk1[43].body_reg[43][7:0]' [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[25].body_reg[25] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[26].body_reg[26] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[27].body_reg[27] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[28].body_reg[28] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[29].body_reg[29] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[30].body_reg[30] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[31].body_reg[31] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[32].body_reg[32] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[33].body_reg[33] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[34].body_reg[34] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[35].body_reg[35] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[36].body_reg[36] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[37].body_reg[37] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[38].body_reg[38] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[39].body_reg[39] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[40].body_reg[40] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[41].body_reg[41] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[42].body_reg[42] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[43].body_reg[43] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[0].sr/genblk1[44].body_reg[44] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[30].body_reg[30] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[31].body_reg[31] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[32].body_reg[32] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[33].body_reg[33] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[34].body_reg[34] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[35].body_reg[35] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[36].body_reg[36] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[37].body_reg[37] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[38].body_reg[38] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[39].body_reg[39] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[40].body_reg[40] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[41].body_reg[41] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[42].body_reg[42] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[43].body_reg[43] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[1].sr/genblk1[44].body_reg[44] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[35].body_reg[35] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[36].body_reg[36] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[37].body_reg[37] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[38].body_reg[38] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[39].body_reg[39] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[40].body_reg[40] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[41].body_reg[41] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[42].body_reg[42] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[43].body_reg[43] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[2].sr/genblk1[44].body_reg[44] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[3].sr/genblk1[40].body_reg[40] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[3].sr/genblk1[41].body_reg[41] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[3].sr/genblk1[42].body_reg[42] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[3].sr/genblk1[43].body_reg[43] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[0].buffer/shiftregs[3].sr/genblk1[44].body_reg[44] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/body_reg[0] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:35]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[1].body_reg[1] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[2].body_reg[2] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[3].body_reg[3] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[4].body_reg[4] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[5].body_reg[5] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[6].body_reg[6] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[7].body_reg[7] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[8].body_reg[8] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[9].body_reg[9] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[10].body_reg[10] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[11].body_reg[11] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[12].body_reg[12] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[13].body_reg[13] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[14].body_reg[14] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[15].body_reg[15] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[16].body_reg[16] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[17].body_reg[17] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[18].body_reg[18] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[19].body_reg[19] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[20].body_reg[20] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[21].body_reg[21] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[22].body_reg[22] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[23].body_reg[23] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[24].body_reg[24] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[25].body_reg[25] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[26].body_reg[26] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[27].body_reg[27] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[28].body_reg[28] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[29].body_reg[29] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[30].body_reg[30] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[31].body_reg[31] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[32].body_reg[32] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[33].body_reg[33] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[34].body_reg[34] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[35].body_reg[35] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
WARNING: [Synth 8-6014] Unused sequential element buffers[1].buffer/shiftregs[0].sr/genblk1[36].body_reg[36] was removed.  [H:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/new/ShiftReg.sv:41]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__67 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__66 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__65 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__64 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__63 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__61 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__60 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__59 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__58 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__57 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__56 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__55 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__54 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__53 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__52 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__74 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__73 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__72 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__71 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__70 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__69 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__68 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__62 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__51 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__42 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__41 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__40 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__39 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__38 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__36 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__35 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__34 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__33 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__32 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__31 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__30 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__29 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__28 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__27 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__50 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__49 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__48 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__47 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__46 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__45 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__44 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__43 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__37 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__26 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__17 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__16 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__15 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__14 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__13 has unconnected port dataReady
WARNING: [Synth 8-3331] design ConvWrapper__xdcDup__11 has unconnected port dataReady
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][23]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][22]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][21]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][20]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][19]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][18]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][17]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][16]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][15]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][14]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][13]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][12]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][11]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][10]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][9]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][8]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][7]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][6]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][5]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][4]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][3]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][2]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][1]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[1].body_reg[1][0]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][23]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][22]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][21]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][20]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][19]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][18]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][17]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][16]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][15]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][14]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][13]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][12]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][11]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][10]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][9]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][8]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][7]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][6]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][5]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][4]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][3]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][2]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][1]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[2].body_reg[2][0]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][23]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][22]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][21]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][20]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][19]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][18]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][17]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][16]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][15]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][14]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][13]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][12]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][11]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][10]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][9]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][8]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][7]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][6]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][5]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][4]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][3]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][2]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][1]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[3].body_reg[3][0]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][23]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][22]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][21]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][20]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][19]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][18]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][17]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][16]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][15]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][14]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][13]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][12]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][11]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][10]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][9]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][8]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][7]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][6]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][5]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][4]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][3]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][2]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][1]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[4].body_reg[4][0]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[5].body_reg[5][23]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[5].body_reg[5][22]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[5].body_reg[5][21]) is unused and will be removed from module axis_fifo_v1_0.
WARNING: [Synth 8-3332] Sequential element (engine/out/genblk1[5].body_reg[5][20]) is unused and will be removed from module axis_fifo_v1_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ConvEngine  | conv_regs  | 32x8          | LUT            | 
|ConvEngine  | conv_regs  | 32x8          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[0].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[1].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[2].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[3].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[4].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[5].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[6].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[7].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[8].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[9].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[10].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[11].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[12].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[13].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[14].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[15].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[16].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[17].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[18].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[19].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[20].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[21].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[22].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[23].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[0].channel[24].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[0].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[1].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[2].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[3].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[4].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[5].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[6].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[7].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[8].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[9].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[10].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[11].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[12].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[13].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[14].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[15].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[16].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[17].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[18].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[19].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[20].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[21].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[22].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[23].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[1].channel[24].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[0].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[1].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[2].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[3].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[4].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[5].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[6].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[7].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[8].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[9].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[10].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[11].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[12].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[13].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[14].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[15].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[16].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[17].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[18].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[19].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[20].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[21].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[22].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[23].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/clk_out1' to pin '{engine/buffers[2].channel[24].conv/mult_acc/design_1_i/clk_wiz/bbstub_clk_out1/O}'
INFO: [Synth 8-5819] Moved 75 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 730.359 ; gain = 468.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|axis_fifo_v1_0 | engine/buffers[0].buffer/shiftregs[1].sr/genblk1[5].body_reg[5][7]   | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axis_fifo_v1_0 | engine/buffers[0].buffer/shiftregs[2].sr/genblk1[7].body_reg[7][7]   | 8      | 72    | NO           | NO                 | YES               | 72     | 0       | 
|axis_fifo_v1_0 | engine/buffers[0].buffer/shiftregs[2].sr/genblk1[10].body_reg[10][7] | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|axis_fifo_v1_0 | engine/buffers[0].buffer/shiftregs[4].sr/genblk1[20].body_reg[20][7] | 21     | 24    | NO           | NO                 | YES               | 0      | 24      | 
+---------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bram_blk_mem_gen_0_0          |        12|
|2     |design_1_clk_wiz_1            |        75|
|3     |design_1_xbip_dsp48_macro_0_0 |        75|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |bram_blk_mem_gen_0_0               |     1|
|2     |bram_blk_mem_gen_0_0__12           |     1|
|3     |bram_blk_mem_gen_0_0__13           |     1|
|4     |bram_blk_mem_gen_0_0__14           |     1|
|5     |bram_blk_mem_gen_0_0__15           |     1|
|6     |bram_blk_mem_gen_0_0__16           |     1|
|7     |bram_blk_mem_gen_0_0__17           |     1|
|8     |bram_blk_mem_gen_0_0__18           |     1|
|9     |bram_blk_mem_gen_0_0__19           |     1|
|10    |bram_blk_mem_gen_0_0__20           |     1|
|11    |bram_blk_mem_gen_0_0__21           |     1|
|12    |bram_blk_mem_gen_0_0__22           |     1|
|13    |design_1_clk_wiz_1                 |     1|
|14    |design_1_clk_wiz_1__100            |     1|
|15    |design_1_clk_wiz_1__101            |     1|
|16    |design_1_clk_wiz_1__102            |     1|
|17    |design_1_clk_wiz_1__103            |     1|
|18    |design_1_clk_wiz_1__104            |     1|
|19    |design_1_clk_wiz_1__105            |     1|
|20    |design_1_clk_wiz_1__106            |     1|
|21    |design_1_clk_wiz_1__107            |     1|
|22    |design_1_clk_wiz_1__108            |     1|
|23    |design_1_clk_wiz_1__109            |     1|
|24    |design_1_clk_wiz_1__110            |     1|
|25    |design_1_clk_wiz_1__111            |     1|
|26    |design_1_clk_wiz_1__112            |     1|
|27    |design_1_clk_wiz_1__113            |     1|
|28    |design_1_clk_wiz_1__114            |     1|
|29    |design_1_clk_wiz_1__115            |     1|
|30    |design_1_clk_wiz_1__116            |     1|
|31    |design_1_clk_wiz_1__117            |     1|
|32    |design_1_clk_wiz_1__118            |     1|
|33    |design_1_clk_wiz_1__119            |     1|
|34    |design_1_clk_wiz_1__120            |     1|
|35    |design_1_clk_wiz_1__121            |     1|
|36    |design_1_clk_wiz_1__122            |     1|
|37    |design_1_clk_wiz_1__123            |     1|
|38    |design_1_clk_wiz_1__124            |     1|
|39    |design_1_clk_wiz_1__125            |     1|
|40    |design_1_clk_wiz_1__126            |     1|
|41    |design_1_clk_wiz_1__127            |     1|
|42    |design_1_clk_wiz_1__128            |     1|
|43    |design_1_clk_wiz_1__129            |     1|
|44    |design_1_clk_wiz_1__130            |     1|
|45    |design_1_clk_wiz_1__131            |     1|
|46    |design_1_clk_wiz_1__132            |     1|
|47    |design_1_clk_wiz_1__133            |     1|
|48    |design_1_clk_wiz_1__134            |     1|
|49    |design_1_clk_wiz_1__135            |     1|
|50    |design_1_clk_wiz_1__136            |     1|
|51    |design_1_clk_wiz_1__137            |     1|
|52    |design_1_clk_wiz_1__138            |     1|
|53    |design_1_clk_wiz_1__139            |     1|
|54    |design_1_clk_wiz_1__140            |     1|
|55    |design_1_clk_wiz_1__141            |     1|
|56    |design_1_clk_wiz_1__142            |     1|
|57    |design_1_clk_wiz_1__143            |     1|
|58    |design_1_clk_wiz_1__144            |     1|
|59    |design_1_clk_wiz_1__145            |     1|
|60    |design_1_clk_wiz_1__146            |     1|
|61    |design_1_clk_wiz_1__147            |     1|
|62    |design_1_clk_wiz_1__148            |     1|
|63    |design_1_clk_wiz_1__75             |     1|
|64    |design_1_clk_wiz_1__76             |     1|
|65    |design_1_clk_wiz_1__77             |     1|
|66    |design_1_clk_wiz_1__78             |     1|
|67    |design_1_clk_wiz_1__79             |     1|
|68    |design_1_clk_wiz_1__80             |     1|
|69    |design_1_clk_wiz_1__81             |     1|
|70    |design_1_clk_wiz_1__82             |     1|
|71    |design_1_clk_wiz_1__83             |     1|
|72    |design_1_clk_wiz_1__84             |     1|
|73    |design_1_clk_wiz_1__85             |     1|
|74    |design_1_clk_wiz_1__86             |     1|
|75    |design_1_clk_wiz_1__87             |     1|
|76    |design_1_clk_wiz_1__88             |     1|
|77    |design_1_clk_wiz_1__89             |     1|
|78    |design_1_clk_wiz_1__90             |     1|
|79    |design_1_clk_wiz_1__91             |     1|
|80    |design_1_clk_wiz_1__92             |     1|
|81    |design_1_clk_wiz_1__93             |     1|
|82    |design_1_clk_wiz_1__94             |     1|
|83    |design_1_clk_wiz_1__95             |     1|
|84    |design_1_clk_wiz_1__96             |     1|
|85    |design_1_clk_wiz_1__97             |     1|
|86    |design_1_clk_wiz_1__98             |     1|
|87    |design_1_clk_wiz_1__99             |     1|
|88    |design_1_xbip_dsp48_macro_0_0      |     1|
|89    |design_1_xbip_dsp48_macro_0_0__100 |     1|
|90    |design_1_xbip_dsp48_macro_0_0__101 |     1|
|91    |design_1_xbip_dsp48_macro_0_0__102 |     1|
|92    |design_1_xbip_dsp48_macro_0_0__103 |     1|
|93    |design_1_xbip_dsp48_macro_0_0__104 |     1|
|94    |design_1_xbip_dsp48_macro_0_0__105 |     1|
|95    |design_1_xbip_dsp48_macro_0_0__106 |     1|
|96    |design_1_xbip_dsp48_macro_0_0__107 |     1|
|97    |design_1_xbip_dsp48_macro_0_0__108 |     1|
|98    |design_1_xbip_dsp48_macro_0_0__109 |     1|
|99    |design_1_xbip_dsp48_macro_0_0__110 |     1|
|100   |design_1_xbip_dsp48_macro_0_0__111 |     1|
|101   |design_1_xbip_dsp48_macro_0_0__112 |     1|
|102   |design_1_xbip_dsp48_macro_0_0__113 |     1|
|103   |design_1_xbip_dsp48_macro_0_0__114 |     1|
|104   |design_1_xbip_dsp48_macro_0_0__115 |     1|
|105   |design_1_xbip_dsp48_macro_0_0__116 |     1|
|106   |design_1_xbip_dsp48_macro_0_0__117 |     1|
|107   |design_1_xbip_dsp48_macro_0_0__118 |     1|
|108   |design_1_xbip_dsp48_macro_0_0__119 |     1|
|109   |design_1_xbip_dsp48_macro_0_0__120 |     1|
|110   |design_1_xbip_dsp48_macro_0_0__121 |     1|
|111   |design_1_xbip_dsp48_macro_0_0__122 |     1|
|112   |design_1_xbip_dsp48_macro_0_0__123 |     1|
|113   |design_1_xbip_dsp48_macro_0_0__124 |     1|
|114   |design_1_xbip_dsp48_macro_0_0__125 |     1|
|115   |design_1_xbip_dsp48_macro_0_0__126 |     1|
|116   |design_1_xbip_dsp48_macro_0_0__127 |     1|
|117   |design_1_xbip_dsp48_macro_0_0__128 |     1|
|118   |design_1_xbip_dsp48_macro_0_0__129 |     1|
|119   |design_1_xbip_dsp48_macro_0_0__130 |     1|
|120   |design_1_xbip_dsp48_macro_0_0__131 |     1|
|121   |design_1_xbip_dsp48_macro_0_0__132 |     1|
|122   |design_1_xbip_dsp48_macro_0_0__133 |     1|
|123   |design_1_xbip_dsp48_macro_0_0__134 |     1|
|124   |design_1_xbip_dsp48_macro_0_0__135 |     1|
|125   |design_1_xbip_dsp48_macro_0_0__136 |     1|
|126   |design_1_xbip_dsp48_macro_0_0__137 |     1|
|127   |design_1_xbip_dsp48_macro_0_0__138 |     1|
|128   |design_1_xbip_dsp48_macro_0_0__139 |     1|
|129   |design_1_xbip_dsp48_macro_0_0__140 |     1|
|130   |design_1_xbip_dsp48_macro_0_0__141 |     1|
|131   |design_1_xbip_dsp48_macro_0_0__142 |     1|
|132   |design_1_xbip_dsp48_macro_0_0__143 |     1|
|133   |design_1_xbip_dsp48_macro_0_0__144 |     1|
|134   |design_1_xbip_dsp48_macro_0_0__145 |     1|
|135   |design_1_xbip_dsp48_macro_0_0__146 |     1|
|136   |design_1_xbip_dsp48_macro_0_0__147 |     1|
|137   |design_1_xbip_dsp48_macro_0_0__148 |     1|
|138   |design_1_xbip_dsp48_macro_0_0__75  |     1|
|139   |design_1_xbip_dsp48_macro_0_0__76  |     1|
|140   |design_1_xbip_dsp48_macro_0_0__77  |     1|
|141   |design_1_xbip_dsp48_macro_0_0__78  |     1|
|142   |design_1_xbip_dsp48_macro_0_0__79  |     1|
|143   |design_1_xbip_dsp48_macro_0_0__80  |     1|
|144   |design_1_xbip_dsp48_macro_0_0__81  |     1|
|145   |design_1_xbip_dsp48_macro_0_0__82  |     1|
|146   |design_1_xbip_dsp48_macro_0_0__83  |     1|
|147   |design_1_xbip_dsp48_macro_0_0__84  |     1|
|148   |design_1_xbip_dsp48_macro_0_0__85  |     1|
|149   |design_1_xbip_dsp48_macro_0_0__86  |     1|
|150   |design_1_xbip_dsp48_macro_0_0__87  |     1|
|151   |design_1_xbip_dsp48_macro_0_0__88  |     1|
|152   |design_1_xbip_dsp48_macro_0_0__89  |     1|
|153   |design_1_xbip_dsp48_macro_0_0__90  |     1|
|154   |design_1_xbip_dsp48_macro_0_0__91  |     1|
|155   |design_1_xbip_dsp48_macro_0_0__92  |     1|
|156   |design_1_xbip_dsp48_macro_0_0__93  |     1|
|157   |design_1_xbip_dsp48_macro_0_0__94  |     1|
|158   |design_1_xbip_dsp48_macro_0_0__95  |     1|
|159   |design_1_xbip_dsp48_macro_0_0__96  |     1|
|160   |design_1_xbip_dsp48_macro_0_0__97  |     1|
|161   |design_1_xbip_dsp48_macro_0_0__98  |     1|
|162   |design_1_xbip_dsp48_macro_0_0__99  |     1|
|163   |BUFG                               |     1|
|164   |CARRY4                             |    13|
|165   |LUT1                               |    17|
|166   |LUT2                               |   611|
|167   |LUT3                               |    12|
|168   |LUT4                               |     9|
|169   |LUT5                               |    17|
|170   |LUT6                               |   625|
|171   |SRL16E                             |   120|
|172   |SRLC32E                            |    24|
|173   |FDRE                               |  2517|
|174   |IBUF                               |     5|
|175   |OBUF                               |     3|
|176   |OBUFT                              |    36|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+----------------------------------+-----------------------------+------+
|      |Instance                          |Module                       |Cells |
+------+----------------------------------+-----------------------------+------+
|1     |top                               |                             |  5456|
|2     |  engine                          |ConvEngine                   |  5343|
|3     |    \buffers[0].buffer            |Buffer__xdcDup__1            |  1322|
|4     |      \brams[0].bram              |bram_wrapper__xdcDup__1      |     8|
|5     |        bram_i                    |bram__xdcDup__1              |     8|
|6     |      \brams[1].bram              |bram_wrapper__xdcDup__2      |     8|
|7     |        bram_i                    |bram__xdcDup__2              |     8|
|8     |      \brams[2].bram              |bram_wrapper__xdcDup__3      |     8|
|9     |        bram_i                    |bram__xdcDup__3              |     8|
|10    |      \brams[3].bram              |bram_wrapper__xdcDup__4      |     8|
|11    |        bram_i                    |bram__xdcDup__4              |     8|
|12    |      \shiftregs[1].sr            |ShiftReg_7                   |   608|
|13    |      \shiftregs[2].sr            |ShiftReg_8                   |   224|
|14    |      \shiftregs[3].sr            |ShiftReg_9                   |   224|
|15    |      \shiftregs[4].sr            |ShiftReg_10                  |   208|
|16    |    \buffers[0].channel[0].conv   |ConvWrapper__xdcDup__1       |    18|
|17    |      mult_acc                    |design_1_wrapper__xdcDup__1  |    18|
|18    |        design_1_i                |design_1__xdcDup__1          |    18|
|19    |    \buffers[0].channel[10].conv  |ConvWrapper__xdcDup__2       |    18|
|20    |      mult_acc                    |design_1_wrapper__xdcDup__2  |    18|
|21    |        design_1_i                |design_1__xdcDup__2          |    18|
|22    |    \buffers[0].channel[11].conv  |ConvWrapper__xdcDup__3       |    18|
|23    |      mult_acc                    |design_1_wrapper__xdcDup__3  |    18|
|24    |        design_1_i                |design_1__xdcDup__3          |    18|
|25    |    \buffers[0].channel[12].conv  |ConvWrapper__xdcDup__4       |    18|
|26    |      mult_acc                    |design_1_wrapper__xdcDup__4  |    18|
|27    |        design_1_i                |design_1__xdcDup__4          |    18|
|28    |    \buffers[0].channel[13].conv  |ConvWrapper__xdcDup__5       |    18|
|29    |      mult_acc                    |design_1_wrapper__xdcDup__5  |    18|
|30    |        design_1_i                |design_1__xdcDup__5          |    18|
|31    |    \buffers[0].channel[14].conv  |ConvWrapper__xdcDup__6       |    18|
|32    |      mult_acc                    |design_1_wrapper__xdcDup__6  |    18|
|33    |        design_1_i                |design_1__xdcDup__6          |    18|
|34    |    \buffers[0].channel[15].conv  |ConvWrapper__xdcDup__7       |    18|
|35    |      mult_acc                    |design_1_wrapper__xdcDup__7  |    18|
|36    |        design_1_i                |design_1__xdcDup__7          |    18|
|37    |    \buffers[0].channel[16].conv  |ConvWrapper__xdcDup__8       |    18|
|38    |      mult_acc                    |design_1_wrapper__xdcDup__8  |    18|
|39    |        design_1_i                |design_1__xdcDup__8          |    18|
|40    |    \buffers[0].channel[17].conv  |ConvWrapper__xdcDup__9       |    18|
|41    |      mult_acc                    |design_1_wrapper__xdcDup__9  |    18|
|42    |        design_1_i                |design_1__xdcDup__9          |    18|
|43    |    \buffers[0].channel[18].conv  |ConvWrapper__xdcDup__10      |    18|
|44    |      mult_acc                    |design_1_wrapper__xdcDup__10 |    18|
|45    |        design_1_i                |design_1__xdcDup__10         |    18|
|46    |    \buffers[0].channel[19].conv  |ConvWrapper__xdcDup__11      |    18|
|47    |      mult_acc                    |design_1_wrapper__xdcDup__11 |    18|
|48    |        design_1_i                |design_1__xdcDup__11         |    18|
|49    |    \buffers[0].channel[1].conv   |ConvWrapper__xdcDup__12      |    18|
|50    |      mult_acc                    |design_1_wrapper__xdcDup__12 |    18|
|51    |        design_1_i                |design_1__xdcDup__12         |    18|
|52    |    \buffers[0].channel[20].conv  |ConvWrapper__xdcDup__13      |    18|
|53    |      mult_acc                    |design_1_wrapper__xdcDup__13 |    18|
|54    |        design_1_i                |design_1__xdcDup__13         |    18|
|55    |    \buffers[0].channel[21].conv  |ConvWrapper__xdcDup__14      |    18|
|56    |      mult_acc                    |design_1_wrapper__xdcDup__14 |    18|
|57    |        design_1_i                |design_1__xdcDup__14         |    18|
|58    |    \buffers[0].channel[22].conv  |ConvWrapper__xdcDup__15      |    18|
|59    |      mult_acc                    |design_1_wrapper__xdcDup__15 |    18|
|60    |        design_1_i                |design_1__xdcDup__15         |    18|
|61    |    \buffers[0].channel[23].conv  |ConvWrapper__xdcDup__16      |    18|
|62    |      mult_acc                    |design_1_wrapper__xdcDup__16 |    18|
|63    |        design_1_i                |design_1__xdcDup__16         |    18|
|64    |    \buffers[0].channel[24].conv  |ConvWrapper__xdcDup__17      |    18|
|65    |      mult_acc                    |design_1_wrapper__xdcDup__17 |    18|
|66    |        design_1_i                |design_1__xdcDup__17         |    18|
|67    |    \buffers[0].channel[2].conv   |ConvWrapper__xdcDup__18      |    18|
|68    |      mult_acc                    |design_1_wrapper__xdcDup__18 |    18|
|69    |        design_1_i                |design_1__xdcDup__18         |    18|
|70    |    \buffers[0].channel[3].conv   |ConvWrapper__xdcDup__19      |    18|
|71    |      mult_acc                    |design_1_wrapper__xdcDup__19 |    18|
|72    |        design_1_i                |design_1__xdcDup__19         |    18|
|73    |    \buffers[0].channel[4].conv   |ConvWrapper__xdcDup__20      |    18|
|74    |      mult_acc                    |design_1_wrapper__xdcDup__20 |    18|
|75    |        design_1_i                |design_1__xdcDup__20         |    18|
|76    |    \buffers[0].channel[5].conv   |ConvWrapper__xdcDup__21      |    18|
|77    |      mult_acc                    |design_1_wrapper__xdcDup__21 |    18|
|78    |        design_1_i                |design_1__xdcDup__21         |    18|
|79    |    \buffers[0].channel[6].conv   |ConvWrapper__xdcDup__22      |    18|
|80    |      mult_acc                    |design_1_wrapper__xdcDup__22 |    18|
|81    |        design_1_i                |design_1__xdcDup__22         |    18|
|82    |    \buffers[0].channel[7].conv   |ConvWrapper__xdcDup__23      |    18|
|83    |      mult_acc                    |design_1_wrapper__xdcDup__23 |    18|
|84    |        design_1_i                |design_1__xdcDup__23         |    18|
|85    |    \buffers[0].channel[8].conv   |ConvWrapper__xdcDup__24      |    18|
|86    |      mult_acc                    |design_1_wrapper__xdcDup__24 |    18|
|87    |        design_1_i                |design_1__xdcDup__24         |    18|
|88    |    \buffers[0].channel[9].conv   |ConvWrapper__xdcDup__25      |    18|
|89    |      mult_acc                    |design_1_wrapper__xdcDup__25 |    18|
|90    |        design_1_i                |design_1__xdcDup__25         |    18|
|91    |    \buffers[1].buffer            |Buffer__xdcDup__2            |  1322|
|92    |      \brams[0].bram              |bram_wrapper__xdcDup__5      |     8|
|93    |        bram_i                    |bram__xdcDup__5              |     8|
|94    |      \brams[1].bram              |bram_wrapper__xdcDup__6      |     8|
|95    |        bram_i                    |bram__xdcDup__6              |     8|
|96    |      \brams[2].bram              |bram_wrapper__xdcDup__7      |     8|
|97    |        bram_i                    |bram__xdcDup__7              |     8|
|98    |      \brams[3].bram              |bram_wrapper__xdcDup__8      |     8|
|99    |        bram_i                    |bram__xdcDup__8              |     8|
|100   |      \shiftregs[1].sr            |ShiftReg_3                   |   608|
|101   |      \shiftregs[2].sr            |ShiftReg_4                   |   224|
|102   |      \shiftregs[3].sr            |ShiftReg_5                   |   224|
|103   |      \shiftregs[4].sr            |ShiftReg_6                   |   208|
|104   |    \buffers[1].channel[0].conv   |ConvWrapper__xdcDup__26      |    18|
|105   |      mult_acc                    |design_1_wrapper__xdcDup__26 |    18|
|106   |        design_1_i                |design_1__xdcDup__26         |    18|
|107   |    \buffers[1].channel[10].conv  |ConvWrapper__xdcDup__27      |    18|
|108   |      mult_acc                    |design_1_wrapper__xdcDup__27 |    18|
|109   |        design_1_i                |design_1__xdcDup__27         |    18|
|110   |    \buffers[1].channel[11].conv  |ConvWrapper__xdcDup__28      |    18|
|111   |      mult_acc                    |design_1_wrapper__xdcDup__28 |    18|
|112   |        design_1_i                |design_1__xdcDup__28         |    18|
|113   |    \buffers[1].channel[12].conv  |ConvWrapper__xdcDup__29      |    18|
|114   |      mult_acc                    |design_1_wrapper__xdcDup__29 |    18|
|115   |        design_1_i                |design_1__xdcDup__29         |    18|
|116   |    \buffers[1].channel[13].conv  |ConvWrapper__xdcDup__30      |    18|
|117   |      mult_acc                    |design_1_wrapper__xdcDup__30 |    18|
|118   |        design_1_i                |design_1__xdcDup__30         |    18|
|119   |    \buffers[1].channel[14].conv  |ConvWrapper__xdcDup__31      |    18|
|120   |      mult_acc                    |design_1_wrapper__xdcDup__31 |    18|
|121   |        design_1_i                |design_1__xdcDup__31         |    18|
|122   |    \buffers[1].channel[15].conv  |ConvWrapper__xdcDup__32      |    18|
|123   |      mult_acc                    |design_1_wrapper__xdcDup__32 |    18|
|124   |        design_1_i                |design_1__xdcDup__32         |    18|
|125   |    \buffers[1].channel[16].conv  |ConvWrapper__xdcDup__33      |    18|
|126   |      mult_acc                    |design_1_wrapper__xdcDup__33 |    18|
|127   |        design_1_i                |design_1__xdcDup__33         |    18|
|128   |    \buffers[1].channel[17].conv  |ConvWrapper__xdcDup__34      |    18|
|129   |      mult_acc                    |design_1_wrapper__xdcDup__34 |    18|
|130   |        design_1_i                |design_1__xdcDup__34         |    18|
|131   |    \buffers[1].channel[18].conv  |ConvWrapper__xdcDup__35      |    18|
|132   |      mult_acc                    |design_1_wrapper__xdcDup__35 |    18|
|133   |        design_1_i                |design_1__xdcDup__35         |    18|
|134   |    \buffers[1].channel[19].conv  |ConvWrapper__xdcDup__36      |    18|
|135   |      mult_acc                    |design_1_wrapper__xdcDup__36 |    18|
|136   |        design_1_i                |design_1__xdcDup__36         |    18|
|137   |    \buffers[1].channel[1].conv   |ConvWrapper__xdcDup__37      |    18|
|138   |      mult_acc                    |design_1_wrapper__xdcDup__37 |    18|
|139   |        design_1_i                |design_1__xdcDup__37         |    18|
|140   |    \buffers[1].channel[20].conv  |ConvWrapper__xdcDup__38      |    18|
|141   |      mult_acc                    |design_1_wrapper__xdcDup__38 |    18|
|142   |        design_1_i                |design_1__xdcDup__38         |    18|
|143   |    \buffers[1].channel[21].conv  |ConvWrapper__xdcDup__39      |    18|
|144   |      mult_acc                    |design_1_wrapper__xdcDup__39 |    18|
|145   |        design_1_i                |design_1__xdcDup__39         |    18|
|146   |    \buffers[1].channel[22].conv  |ConvWrapper__xdcDup__40      |    18|
|147   |      mult_acc                    |design_1_wrapper__xdcDup__40 |    18|
|148   |        design_1_i                |design_1__xdcDup__40         |    18|
|149   |    \buffers[1].channel[23].conv  |ConvWrapper__xdcDup__41      |    18|
|150   |      mult_acc                    |design_1_wrapper__xdcDup__41 |    18|
|151   |        design_1_i                |design_1__xdcDup__41         |    18|
|152   |    \buffers[1].channel[24].conv  |ConvWrapper__xdcDup__42      |    18|
|153   |      mult_acc                    |design_1_wrapper__xdcDup__42 |    18|
|154   |        design_1_i                |design_1__xdcDup__42         |    18|
|155   |    \buffers[1].channel[2].conv   |ConvWrapper__xdcDup__43      |    18|
|156   |      mult_acc                    |design_1_wrapper__xdcDup__43 |    18|
|157   |        design_1_i                |design_1__xdcDup__43         |    18|
|158   |    \buffers[1].channel[3].conv   |ConvWrapper__xdcDup__44      |    18|
|159   |      mult_acc                    |design_1_wrapper__xdcDup__44 |    18|
|160   |        design_1_i                |design_1__xdcDup__44         |    18|
|161   |    \buffers[1].channel[4].conv   |ConvWrapper__xdcDup__45      |    18|
|162   |      mult_acc                    |design_1_wrapper__xdcDup__45 |    18|
|163   |        design_1_i                |design_1__xdcDup__45         |    18|
|164   |    \buffers[1].channel[5].conv   |ConvWrapper__xdcDup__46      |    18|
|165   |      mult_acc                    |design_1_wrapper__xdcDup__46 |    18|
|166   |        design_1_i                |design_1__xdcDup__46         |    18|
|167   |    \buffers[1].channel[6].conv   |ConvWrapper__xdcDup__47      |    18|
|168   |      mult_acc                    |design_1_wrapper__xdcDup__47 |    18|
|169   |        design_1_i                |design_1__xdcDup__47         |    18|
|170   |    \buffers[1].channel[7].conv   |ConvWrapper__xdcDup__48      |    18|
|171   |      mult_acc                    |design_1_wrapper__xdcDup__48 |    18|
|172   |        design_1_i                |design_1__xdcDup__48         |    18|
|173   |    \buffers[1].channel[8].conv   |ConvWrapper__xdcDup__49      |    18|
|174   |      mult_acc                    |design_1_wrapper__xdcDup__49 |    18|
|175   |        design_1_i                |design_1__xdcDup__49         |    18|
|176   |    \buffers[1].channel[9].conv   |ConvWrapper__xdcDup__50      |    18|
|177   |      mult_acc                    |design_1_wrapper__xdcDup__50 |    18|
|178   |        design_1_i                |design_1__xdcDup__50         |    18|
|179   |    \buffers[2].buffer            |Buffer                       |  1322|
|180   |      \brams[0].bram              |bram_wrapper__xdcDup__9      |     8|
|181   |        bram_i                    |bram__xdcDup__9              |     8|
|182   |      \brams[1].bram              |bram_wrapper__xdcDup__10     |     8|
|183   |        bram_i                    |bram__xdcDup__10             |     8|
|184   |      \brams[2].bram              |bram_wrapper__xdcDup__11     |     8|
|185   |        bram_i                    |bram__xdcDup__11             |     8|
|186   |      \brams[3].bram              |bram_wrapper                 |     8|
|187   |        bram_i                    |bram                         |     8|
|188   |      \shiftregs[1].sr            |ShiftReg                     |   608|
|189   |      \shiftregs[2].sr            |ShiftReg_0                   |   224|
|190   |      \shiftregs[3].sr            |ShiftReg_1                   |   224|
|191   |      \shiftregs[4].sr            |ShiftReg_2                   |   208|
|192   |    \buffers[2].channel[0].conv   |ConvWrapper__xdcDup__51      |    18|
|193   |      mult_acc                    |design_1_wrapper__xdcDup__51 |    18|
|194   |        design_1_i                |design_1__xdcDup__51         |    18|
|195   |    \buffers[2].channel[10].conv  |ConvWrapper__xdcDup__52      |    18|
|196   |      mult_acc                    |design_1_wrapper__xdcDup__52 |    18|
|197   |        design_1_i                |design_1__xdcDup__52         |    18|
|198   |    \buffers[2].channel[11].conv  |ConvWrapper__xdcDup__53      |    18|
|199   |      mult_acc                    |design_1_wrapper__xdcDup__53 |    18|
|200   |        design_1_i                |design_1__xdcDup__53         |    18|
|201   |    \buffers[2].channel[12].conv  |ConvWrapper__xdcDup__54      |    18|
|202   |      mult_acc                    |design_1_wrapper__xdcDup__54 |    18|
|203   |        design_1_i                |design_1__xdcDup__54         |    18|
|204   |    \buffers[2].channel[13].conv  |ConvWrapper__xdcDup__55      |    18|
|205   |      mult_acc                    |design_1_wrapper__xdcDup__55 |    18|
|206   |        design_1_i                |design_1__xdcDup__55         |    18|
|207   |    \buffers[2].channel[14].conv  |ConvWrapper__xdcDup__56      |    18|
|208   |      mult_acc                    |design_1_wrapper__xdcDup__56 |    18|
|209   |        design_1_i                |design_1__xdcDup__56         |    18|
|210   |    \buffers[2].channel[15].conv  |ConvWrapper__xdcDup__57      |    18|
|211   |      mult_acc                    |design_1_wrapper__xdcDup__57 |    18|
|212   |        design_1_i                |design_1__xdcDup__57         |    18|
|213   |    \buffers[2].channel[16].conv  |ConvWrapper__xdcDup__58      |    18|
|214   |      mult_acc                    |design_1_wrapper__xdcDup__58 |    18|
|215   |        design_1_i                |design_1__xdcDup__58         |    18|
|216   |    \buffers[2].channel[17].conv  |ConvWrapper__xdcDup__59      |    18|
|217   |      mult_acc                    |design_1_wrapper__xdcDup__59 |    18|
|218   |        design_1_i                |design_1__xdcDup__59         |    18|
|219   |    \buffers[2].channel[18].conv  |ConvWrapper__xdcDup__60      |    18|
|220   |      mult_acc                    |design_1_wrapper__xdcDup__60 |    18|
|221   |        design_1_i                |design_1__xdcDup__60         |    18|
|222   |    \buffers[2].channel[19].conv  |ConvWrapper__xdcDup__61      |    18|
|223   |      mult_acc                    |design_1_wrapper__xdcDup__61 |    18|
|224   |        design_1_i                |design_1__xdcDup__61         |    18|
|225   |    \buffers[2].channel[1].conv   |ConvWrapper__xdcDup__62      |    18|
|226   |      mult_acc                    |design_1_wrapper__xdcDup__62 |    18|
|227   |        design_1_i                |design_1__xdcDup__62         |    18|
|228   |    \buffers[2].channel[20].conv  |ConvWrapper__xdcDup__63      |    18|
|229   |      mult_acc                    |design_1_wrapper__xdcDup__63 |    18|
|230   |        design_1_i                |design_1__xdcDup__63         |    18|
|231   |    \buffers[2].channel[21].conv  |ConvWrapper__xdcDup__64      |    18|
|232   |      mult_acc                    |design_1_wrapper__xdcDup__64 |    18|
|233   |        design_1_i                |design_1__xdcDup__64         |    18|
|234   |    \buffers[2].channel[22].conv  |ConvWrapper__xdcDup__65      |    18|
|235   |      mult_acc                    |design_1_wrapper__xdcDup__65 |    18|
|236   |        design_1_i                |design_1__xdcDup__65         |    18|
|237   |    \buffers[2].channel[23].conv  |ConvWrapper__xdcDup__66      |    18|
|238   |      mult_acc                    |design_1_wrapper__xdcDup__66 |    18|
|239   |        design_1_i                |design_1__xdcDup__66         |    18|
|240   |    \buffers[2].channel[24].conv  |ConvWrapper__xdcDup__67      |    26|
|241   |      mult_acc                    |design_1_wrapper__xdcDup__67 |    26|
|242   |        design_1_i                |design_1__xdcDup__67         |    18|
|243   |    \buffers[2].channel[2].conv   |ConvWrapper__xdcDup__68      |    18|
|244   |      mult_acc                    |design_1_wrapper__xdcDup__68 |    18|
|245   |        design_1_i                |design_1__xdcDup__68         |    18|
|246   |    \buffers[2].channel[3].conv   |ConvWrapper__xdcDup__69      |    18|
|247   |      mult_acc                    |design_1_wrapper__xdcDup__69 |    18|
|248   |        design_1_i                |design_1__xdcDup__69         |    18|
|249   |    \buffers[2].channel[4].conv   |ConvWrapper__xdcDup__70      |    18|
|250   |      mult_acc                    |design_1_wrapper__xdcDup__70 |    18|
|251   |        design_1_i                |design_1__xdcDup__70         |    18|
|252   |    \buffers[2].channel[5].conv   |ConvWrapper__xdcDup__71      |    18|
|253   |      mult_acc                    |design_1_wrapper__xdcDup__71 |    18|
|254   |        design_1_i                |design_1__xdcDup__71         |    18|
|255   |    \buffers[2].channel[6].conv   |ConvWrapper__xdcDup__72      |    18|
|256   |      mult_acc                    |design_1_wrapper__xdcDup__72 |    18|
|257   |        design_1_i                |design_1__xdcDup__72         |    18|
|258   |    \buffers[2].channel[7].conv   |ConvWrapper__xdcDup__73      |    18|
|259   |      mult_acc                    |design_1_wrapper__xdcDup__73 |    18|
|260   |        design_1_i                |design_1__xdcDup__73         |    18|
|261   |    \buffers[2].channel[8].conv   |ConvWrapper__xdcDup__74      |    18|
|262   |      mult_acc                    |design_1_wrapper__xdcDup__74 |    18|
|263   |        design_1_i                |design_1__xdcDup__74         |    18|
|264   |    \buffers[2].channel[9].conv   |ConvWrapper                  |    18|
|265   |      mult_acc                    |design_1_wrapper             |    18|
|266   |        design_1_i                |design_1                     |    18|
+------+----------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.121 ; gain = 472.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1177 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:34 . Memory (MB): peak = 734.121 ; gain = 143.191
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:45 . Memory (MB): peak = 734.121 ; gain = 472.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
211 Infos, 315 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 738.660 ; gain = 486.484
INFO: [Common 17-1381] The checkpoint 'h:/FPGA-Neural-Network-/ip_repo/edit_axis_fifo_v1_0.runs/synth_1/axis_fifo_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file axis_fifo_v1_0_utilization_synth.rpt -pb axis_fifo_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 738.660 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 26 19:54:54 2018...
