<profile>

<section name = "Vitis HLS Report for 'equalizer'" level="0">
<item name = "Date">Wed Apr 24 15:14:06 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">equalizer</item>
<item name = "Solution">solution11 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455">equalizer_Pipeline_Shift_Accumulate_Loop, 110, 110, 1.100 us, 1.100 us, 110, 110, no</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465">equalizer_Pipeline_VITIS_LOOP_51_1, 115, 115, 1.150 us, 1.150 us, 115, 115, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Running_Loop">?, ?, 2 ~ 1151, -, -, ?, no</column>
<column name=" + Coef_Clear_Loop">792, 792, 8, -, -, 99, no</column>
<column name=" + Coef_Read_Loop">354, 354, 118, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 203, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 1752, 2138, -</column>
<column name="Memory">2, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 831, -</column>
<column name="Register">-, -, 541, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455">equalizer_Pipeline_Shift_Accumulate_Loop, 0, 0, 358, 267, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465">equalizer_Pipeline_VITIS_LOOP_51_1, 0, 0, 411, 335, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32s_32s_32_2_1_U18">mul_32s_32s_32_2_1, 0, 3, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="coefs_2_U">coefs_2_RAM_AUTO_1R1W, 1, 0, 0, 0, 99, 32, 1, 3168</column>
<column name="signal_shift_reg_U">signal_shift_reg_RAM_AUTO_1R1W, 1, 0, 0, 0, 99, 32, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="accumulate_fu_597_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln42_fu_686_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln43_fu_661_p2">+, 0, 0, 71, 64, 64</column>
<column name="j_1_fu_698_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln34_fu_571_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="icmp_ln48_fu_692_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln67_fu_704_p2">icmp, 0, 0, 18, 32, 16</column>
<column name="ap_block_state15">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state28">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op127_write_state15">or, 0, 0, 2, 1, 1</column>
<column name="select_ln17_1_fu_710_p3">select, 0, 0, 13, 1, 13</column>
<column name="select_ln17_fu_577_p3">select, 0, 0, 5, 1, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 29, 1, 29</column>
<column name="ap_phi_mux_tmp_data_V_5_phi_fu_378_p8">9, 2, 32, 64</column>
<column name="ap_phi_mux_tmp_dest_V_1_phi_fu_298_p8">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_id_V_1_phi_fu_314_p8">9, 2, 1, 2</column>
<column name="ap_phi_mux_tmp_keep_V_1_phi_fu_362_p8">9, 2, 4, 8</column>
<column name="ap_phi_mux_tmp_strb_V_1_phi_fu_346_p8">9, 2, 4, 8</column>
<column name="ap_phi_mux_tmp_user_V_1_phi_fu_330_p8">9, 2, 1, 2</column>
<column name="coef_scale_reg_412">9, 2, 32, 64</column>
<column name="coefs_2_address0">14, 3, 7, 21</column>
<column name="coefs_2_ce0">14, 3, 1, 3</column>
<column name="coefs_2_ce1">9, 2, 1, 2</column>
<column name="coefs_2_d0">14, 3, 32, 96</column>
<column name="coefs_2_we0">14, 3, 1, 3</column>
<column name="gmem_ARADDR">20, 4, 64, 256</column>
<column name="gmem_ARLEN">20, 4, 32, 128</column>
<column name="gmem_ARVALID">20, 4, 1, 4</column>
<column name="gmem_AWADDR">14, 3, 64, 192</column>
<column name="gmem_AWLEN">14, 3, 32, 96</column>
<column name="gmem_AWVALID">14, 3, 1, 3</column>
<column name="gmem_BREADY">14, 3, 1, 3</column>
<column name="gmem_RREADY">20, 4, 1, 4</column>
<column name="gmem_WDATA">14, 3, 32, 96</column>
<column name="gmem_WSTRB">14, 3, 4, 12</column>
<column name="gmem_WVALID">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_590_ce">14, 3, 1, 3</column>
<column name="grp_fu_590_p0">20, 4, 32, 128</column>
<column name="grp_fu_590_p1">20, 4, 32, 128</column>
<column name="i_1_reg_390">9, 2, 8, 16</column>
<column name="input_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="input_r_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="j_reg_401">9, 2, 2, 4</column>
<column name="output_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="output_r_TDATA_int_regslice">14, 3, 32, 96</column>
<column name="output_r_TDEST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TID_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TKEEP_int_regslice">14, 3, 4, 12</column>
<column name="output_r_TLAST_int_regslice">14, 3, 1, 3</column>
<column name="output_r_TSTRB_int_regslice">14, 3, 4, 12</column>
<column name="output_r_TUSER_int_regslice">14, 3, 1, 3</column>
<column name="signal_shift_reg_address0">14, 3, 7, 21</column>
<column name="signal_shift_reg_ce0">14, 3, 1, 3</column>
<column name="signal_shift_reg_d0">14, 3, 32, 96</column>
<column name="signal_shift_reg_we0">14, 3, 1, 3</column>
<column name="state_fu_184">20, 4, 3, 12</column>
<column name="tmp_data_V_2_reg_445">9, 2, 32, 64</column>
<column name="tmp_data_V_5_reg_374">9, 2, 32, 64</column>
<column name="tmp_dest_V_1_reg_294">9, 2, 1, 2</column>
<column name="tmp_id_V_1_reg_310">9, 2, 1, 2</column>
<column name="tmp_keep_V_1_reg_358">9, 2, 4, 8</column>
<column name="tmp_last_V_1_reg_434">9, 2, 1, 2</column>
<column name="tmp_strb_V_1_reg_342">9, 2, 4, 8</column>
<column name="tmp_user_V_1_reg_326">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="accumulate_reg_883">32, 0, 32, 0</column>
<column name="add_ln42_reg_899">8, 0, 8, 0</column>
<column name="ap_CS_fsm">28, 0, 28, 0</column>
<column name="coef_scale_reg_412">32, 0, 32, 0</column>
<column name="coefs_read_reg_780">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_893">64, 0, 64, 0</column>
<column name="gmem_addr_read_reg_873">32, 0, 32, 0</column>
<column name="gmem_addr_reg_793">64, 0, 64, 0</column>
<column name="grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_390">8, 0, 8, 0</column>
<column name="j_1_reg_907">2, 0, 2, 0</column>
<column name="j_reg_401">2, 0, 2, 0</column>
<column name="mul_ln84_reg_878">32, 0, 32, 0</column>
<column name="p_4_0_0_0134_phi_reg_422">1, 0, 1, 0</column>
<column name="read_coefs_fu_180">1, 0, 1, 0</column>
<column name="state_1_reg_817">3, 0, 32, 29</column>
<column name="state_fu_184">3, 0, 32, 29</column>
<column name="tmp_data_V_2_reg_445">32, 0, 32, 0</column>
<column name="tmp_data_V_5_reg_374">32, 0, 32, 0</column>
<column name="tmp_data_V_reg_821">32, 0, 32, 0</column>
<column name="tmp_dest_V_1_reg_294">1, 0, 1, 0</column>
<column name="tmp_dest_V_reg_863">1, 0, 1, 0</column>
<column name="tmp_id_V_1_reg_310">1, 0, 1, 0</column>
<column name="tmp_id_V_reg_856">1, 0, 1, 0</column>
<column name="tmp_keep_V_1_reg_358">4, 0, 4, 0</column>
<column name="tmp_keep_V_reg_829">4, 0, 4, 0</column>
<column name="tmp_last_V_1_reg_434">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_850">1, 0, 1, 0</column>
<column name="tmp_out_data_V_fu_156">32, 0, 32, 0</column>
<column name="tmp_out_dest_V_fu_176">1, 0, 1, 0</column>
<column name="tmp_out_id_V_fu_172">1, 0, 1, 0</column>
<column name="tmp_out_keep_V_fu_160">4, 0, 4, 0</column>
<column name="tmp_out_strb_V_fu_164">4, 0, 4, 0</column>
<column name="tmp_out_user_V_fu_168">1, 0, 1, 0</column>
<column name="tmp_strb_V_1_reg_342">4, 0, 4, 0</column>
<column name="tmp_strb_V_reg_836">4, 0, 4, 0</column>
<column name="tmp_user_V_1_reg_326">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_843">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, equalizer, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="output_r_TDATA">out, 32, axis, output_r_V_data_V, pointer</column>
<column name="output_r_TVALID">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TREADY">in, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TDEST">out, 1, axis, output_r_V_dest_V, pointer</column>
<column name="output_r_TKEEP">out, 4, axis, output_r_V_keep_V, pointer</column>
<column name="output_r_TSTRB">out, 4, axis, output_r_V_strb_V, pointer</column>
<column name="output_r_TUSER">out, 1, axis, output_r_V_user_V, pointer</column>
<column name="output_r_TLAST">out, 1, axis, output_r_V_last_V, pointer</column>
<column name="output_r_TID">out, 1, axis, output_r_V_id_V, pointer</column>
<column name="input_r_TDATA">in, 32, axis, input_r_V_data_V, pointer</column>
<column name="input_r_TVALID">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TREADY">out, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TDEST">in, 1, axis, input_r_V_dest_V, pointer</column>
<column name="input_r_TKEEP">in, 4, axis, input_r_V_keep_V, pointer</column>
<column name="input_r_TSTRB">in, 4, axis, input_r_V_strb_V, pointer</column>
<column name="input_r_TUSER">in, 1, axis, input_r_V_user_V, pointer</column>
<column name="input_r_TLAST">in, 1, axis, input_r_V_last_V, pointer</column>
<column name="input_r_TID">in, 1, axis, input_r_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
