{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690953708573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690953708573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 10:51:48 2023 " "Processing started: Wed Aug 02 10:51:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690953708573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953708573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fast_division -c fast_division " "Command: quartus_map --read_settings_files=on --write_settings_files=off fast_division -c fast_division" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953708573 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1690953708913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1690953708913 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"signed\";  expecting \")\" SRTDivision.v(2) " "Verilog HDL syntax error at SRTDivision.v(2) near text: \"signed\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715515 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic SRTDivision.v(3) " "Verilog HDL Declaration warning at SRTDivision.v(3): \"logic\" is SystemVerilog-2005 keyword" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1690953715515 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic SRTDivision.v(4) " "Verilog HDL Declaration warning at SRTDivision.v(4): \"logic\" is SystemVerilog-2005 keyword" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1690953715515 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"signed\";  expecting \")\" SRTDivision.v(4) " "Verilog HDL syntax error at SRTDivision.v(4) near text: \"signed\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715515 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic SRTDivision.v(5) " "Verilog HDL Declaration warning at SRTDivision.v(5): \"logic\" is SystemVerilog-2005 keyword" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "logic SRTDivision.v(5) " "Verilog HDL Module Declaration error at SRTDivision.v(5): port \"logic\" is declared more than once" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 5 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"signed\";  expecting \")\" SRTDivision.v(5) " "Verilog HDL syntax error at SRTDivision.v(5) near text: \"signed\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" SRTDivision.v(17) " "Verilog HDL syntax error at SRTDivision.v(17) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"signed\";  expecting \")\" SRTDivision.v(29) " "Verilog HDL syntax error at SRTDivision.v(29) near text: \"signed\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic SRTDivision.v(30) " "Verilog HDL Declaration warning at SRTDivision.v(30): \"logic\" is SystemVerilog-2005 keyword" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 30 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \".\", or \"(\" SRTDivision.v(44) " "Verilog HDL syntax error at SRTDivision.v(44) near text: \"@\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "A SRTDivision.v(67) " "Verilog HDL Declaration error at SRTDivision.v(67): identifier \"A\" is already declared in the present scope" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 67 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "A SRTDivision.v(68) " "Verilog HDL Declaration error at SRTDivision.v(68): identifier \"A\" is already declared in the present scope" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 68 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" SRTDivision.v(68) " "Verilog HDL syntax error at SRTDivision.v(68) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 68 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" SRTDivision.v(84) " "Verilog HDL syntax error at SRTDivision.v(84) near end of file ;  expecting \"endmodule\"" {  } { { "SRTDivision.v" "" { Text "C:/Arrone/Fast Division/SRTDivision.v" 84 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srtdivision.v 0 0 " "Found 0 design units, including 0 entities, in source file srtdivision.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953715516 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"signed\";  expecting \".\", or \"(\" SRTDivision_tb.v(7) " "Verilog HDL syntax error at SRTDivision_tb.v(7) near text: \"signed\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SRTDivision_tb.v" "" { Text "C:/Arrone/Fast Division/SRTDivision_tb.v" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1690953715517 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SRTDivision_tb SRTDivision_tb.v(1) " "Ignored design unit \"SRTDivision_tb\" at SRTDivision_tb.v(1) due to previous errors" {  } { { "SRTDivision_tb.v" "" { Text "C:/Arrone/Fast Division/SRTDivision_tb.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1690953715518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srtdivision_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file srtdivision_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953715518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690953715559 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 02 10:51:55 2023 " "Processing ended: Wed Aug 02 10:51:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690953715559 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690953715559 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690953715559 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690953715559 ""}
