
---------- Begin Simulation Statistics ----------
final_tick                                 5194764500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80665                       # Simulator instruction rate (inst/s)
host_mem_usage                                1206048                       # Number of bytes of host memory used
host_op_rate                                   144725                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.07                       # Real time elapsed on the host
host_tick_rate                               21638719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19365005                       # Number of instructions simulated
sim_ops                                      34743763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005195                       # Number of seconds simulated
sim_ticks                                  5194764500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  10404331                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5847437                       # number of cc regfile writes
system.cpu.committedInsts                    19365005                       # Number of Instructions Simulated
system.cpu.committedOps                      34743763                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.536511                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.536511                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   2189408                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  3620172                       # number of floating regfile writes
system.cpu.idleCycles                           98179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                18500                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3314598                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.386563                       # Inst execution rate
system.cpu.iew.exec_refs                     12138455                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4093894                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  158090                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8079360                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               419                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4114144                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            35446224                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8044561                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             50021                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              35184795                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    849                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                138209                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  18143                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                140747                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            502                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        13334                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5166                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33063854                       # num instructions consuming a value
system.cpu.iew.wb_count                      35157030                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.706055                       # average fanout of values written-back
system.cpu.iew.wb_producers                  23344884                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.383890                       # insts written-back per cycle
system.cpu.iew.wb_sent                       35167721                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 55634156                       # number of integer regfile reads
system.cpu.int_regfile_writes                24168018                       # number of integer regfile writes
system.cpu.ipc                               1.863896                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.863896                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            100493      0.29%      0.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20316819     57.66%     57.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               518295      1.47%     59.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 54287      0.15%     59.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1520981      4.32%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  473      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                21300      0.06%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11187      0.03%     63.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27934      0.08%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                501      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          508516      1.44%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6008554     17.05%     82.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3062174      8.69%     91.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2047903      5.81%     97.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1035335      2.94%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35234816                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 5188556                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            10371068                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      5172439                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5207602                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      628480                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017837                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  342378     54.48%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     54.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1012      0.16%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     5      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   16      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     54.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 276706     44.03%     98.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3296      0.52%     99.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2025      0.32%     99.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3023      0.48%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30574247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           71022054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     29984591                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30941575                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   35446177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  35234816                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  47                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          702455                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3659                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       909655                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10291351                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.423731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.902086                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1149158     11.17%     11.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              475854      4.62%     15.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1521402     14.78%     30.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1944199     18.89%     49.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2045411     19.88%     69.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1655103     16.08%     85.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1160514     11.28%     96.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              254362      2.47%     99.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               85348      0.83%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10291351                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.391377                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2567482                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           881555                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8079360                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4114144                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18247645                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                         10389530                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             962                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  1034                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         8381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          126                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18294                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            126                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           500                       # Clock period in ticks
system.cpu.branchPred.lookups                 3408000                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1659554                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             20048                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1385050                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1377980                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.489549                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  573821                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                989                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          539865                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             531431                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8434                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          329                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          650821                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             16588                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10198478                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.406760                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.197751                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2483725     24.35%     24.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1337974     13.12%     37.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1757690     17.23%     54.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          833658      8.17%     62.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          605603      5.94%     68.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           87236      0.86%     69.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           64815      0.64%     70.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           80263      0.79%     71.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2947514     28.90%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10198478                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             19365005                       # Number of instructions committed
system.cpu.commit.opsCommitted               34743763                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    12049572                       # Number of memory references committed
system.cpu.commit.loads                       7970902                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3279695                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    5165664                       # Number of committed floating point instructions.
system.cpu.commit.integer                    32565744                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                563409                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        97178      0.28%      0.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     19942484     57.40%     57.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       516166      1.49%     59.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        54072      0.16%     59.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1515774      4.36%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           64      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          372      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20795      0.06%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     63.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        10808      0.03%     63.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        27759      0.08%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          225      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       508494      1.46%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      5932802     17.08%     82.39% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3043588      8.76%     91.15% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      2038100      5.87%     97.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1035082      2.98%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     34743763                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2947514                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7869619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7869619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7869619                       # number of overall hits
system.cpu.dcache.overall_hits::total         7869619                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26360                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26360                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26360                       # number of overall misses
system.cpu.dcache.overall_misses::total         26360                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1120845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1120845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1120845000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1120845000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7895979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7895979                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7895979                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7895979                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003338                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003338                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003338                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42520.675266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42520.675266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42520.675266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42520.675266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               237                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.586498                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5827                       # number of writebacks
system.cpu.dcache.writebacks::total              5827                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8500                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    450164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    450164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    450164000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    450164000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001076                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001076                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001076                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001076                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 52960.470588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52960.470588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 52960.470588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52960.470588                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7475                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3794646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3794646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        22663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         22663                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    855760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    855760000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3817309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3817309                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37760.225919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37760.225919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4850                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    192376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    192376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39665.257732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39665.257732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4074973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4074973                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3697                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    265085000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    265085000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4078670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71702.731945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71702.731945                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3650                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    257787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    257787500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000895                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70626.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70626.712329                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.023664                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7878119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            926.946582                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            168000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.023664                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991234                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          957                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63176331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63176331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2111243                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2608583                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4992851                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                560531                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  18143                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1372575                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4657                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               35646671                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 33193                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     8053033                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     4093896                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           643                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           381                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3154249                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       20001001                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3408000                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2483232                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7105274                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   45570                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7705                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           11                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3101579                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5426                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10291351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.488633                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.412423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3921645     38.11%     38.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   851386      8.27%     46.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   327611      3.18%     49.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   588471      5.72%     55.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   101489      0.99%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   578170      5.62%     61.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   604971      5.88%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   836766      8.13%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2480842     24.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10291351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.328023                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.925111                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3099692                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3099692                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3099692                       # number of overall hits
system.cpu.icache.overall_hits::total         3099692                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1886                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1886                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1886                       # number of overall misses
system.cpu.icache.overall_misses::total          1886                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126221000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126221000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126221000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126221000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3101578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3101578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3101578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3101578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000608                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000608                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000608                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000608                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66925.238600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66925.238600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66925.238600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66925.238600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          335                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    83.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          903                       # number of writebacks
system.cpu.icache.writebacks::total               903                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          470                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          470                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          470                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1416                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1416                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1416                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1416                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     99079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     99079500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     99079500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     99079500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000457                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000457                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69971.398305                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69971.398305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69971.398305                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69971.398305                       # average overall mshr miss latency
system.cpu.icache.replacements                    903                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3099692                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3099692                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1886                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1886                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3101578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3101578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000608                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66925.238600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66925.238600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          470                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          470                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1416                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     99079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     99079500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000457                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69971.398305                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69971.398305                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.924695                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3101107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1415                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2191.595053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.924695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24814039                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24814039                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3102820                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1379                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4219280                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  108458                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   62                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 502                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  35474                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 7968                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5194764500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  18143                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2395692                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  354232                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2317                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   5266726                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2254241                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               35553771                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2277                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  37948                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                2207027                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            34099719                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    87600655                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 56285786                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   2202332                       # Number of floating rename lookups
system.cpu.rename.committedMaps              33148068                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   951645                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      60                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  48                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3023240                       # count of insts added to the skid buffer
system.cpu.rob.reads                         42630078                       # The number of ROB reads
system.cpu.rob.writes                        70882237                       # The number of ROB writes
system.cpu.thread_0.numInsts                 19365005                       # Number of Instructions committed
system.cpu.thread_0.numOps                   34743763                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   76                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2776                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2852                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  76                       # number of overall hits
system.l2.overall_hits::.cpu.data                2776                       # number of overall hits
system.l2.overall_hits::total                    2852                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1335                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               5723                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7058                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1335                       # number of overall misses
system.l2.overall_misses::.cpu.data              5723                       # number of overall misses
system.l2.overall_misses::total                  7058                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    407740500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        503836500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96096000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    407740500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       503836500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             8499                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9910                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            8499                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9910                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.946137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.673373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.712210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.946137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.673373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.712210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71982.022472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71245.937445                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71385.165769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71982.022472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71245.937445                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71385.165769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 191                       # number of writebacks
system.l2.writebacks::total                       191                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          5723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7058                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         5723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7058                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     82756000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    350510500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    433266500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     82756000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    350510500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    433266500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.946137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.673373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.712210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.946137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.673373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.712210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61989.513109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61245.937445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61386.582601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61989.513109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61245.937445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61386.582601                       # average overall mshr miss latency
system.l2.replacements                            615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5827                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          899                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              899                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          899                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          899                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    90                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3560                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3560                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    251039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     251039500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 70516.713483                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 70516.713483                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    215439500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    215439500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975342                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60516.713483                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60516.713483                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 76                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1335                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96096000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.946137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.946137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71982.022472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71982.022472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     82756000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     82756000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.946137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61989.513109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61989.513109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2163                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    156701000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    156701000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         4849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.446071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.446071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72446.139621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72446.139621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2163                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    135071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    135071000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.446071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.446071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62446.139621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 62446.139621                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4101.321575                       # Cycle average of tags in use
system.l2.tags.total_refs                       18278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7161                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.552437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.093284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       908.460203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3178.768089                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.110896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.388033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.500650                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6546                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1491                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4939                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.799072                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80281                       # Number of tag accesses
system.l2.tags.data_accesses                    80281                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001710298500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           10                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15578                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                156                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        191                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7057                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      191                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       5.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7057                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  191                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           10                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     704.100000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    111.280646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1820.955820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             7     70.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2     20.00%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1     10.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            10                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.480993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.849837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     10.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  451648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                12224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     86.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5194692500                       # Total gap between requests
system.mem_ctrls.avgGap                     716707.02                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       366016                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        10560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 16435008.747749777511                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 70458631.955308079720                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2032815.924571749056                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1334                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         5723                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          191                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35103000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    146175500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  29621081000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26314.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25541.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 155084193.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       366272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        451648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        12224                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        12224                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1334                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         5723                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7057                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          191                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           191                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     16435009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     70507912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         86942921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     16435009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     16435009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      2353138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         2353138                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      2353138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     16435009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     70507912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        89296060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 7053                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 165                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          358                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          361                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           59                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            9                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           13                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                49034750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              35265000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          181278500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6952.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25702.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5876                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                131                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.39                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   381.719967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   270.907511                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   308.992603                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          181     15.00%     15.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          383     31.73%     46.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          118      9.78%     56.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          202     16.74%     73.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           85      7.04%     80.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           32      2.65%     82.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           39      3.23%     86.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.33%     87.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          151     12.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1207                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                451392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              10560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               86.893641                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                2.032816                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.69                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         5219340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         2766555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       29202600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        829980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    927894450                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1213404960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2589282765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.440837                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3145057750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1876286750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         3427200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1814010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       21155820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy         31320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 409964880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    712442430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1394838240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2543673900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.661062                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3619668500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    173420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1401676000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          191                       # Transaction distribution
system.membus.trans_dist::CleanEvict              299                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3560                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3560                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3497                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        14604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        14604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  14604                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       463872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       463872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  463872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7057                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             4155500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19140500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6264                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         6018                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2072                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3650                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1416                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3729                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        24475                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 28204                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       148032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       916864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1064896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             620                       # Total snoops (count)
system.tol2bus.snoopTraffic                     12544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10531                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.115740                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10388     98.64%     98.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    143      1.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10531                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5194764500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           15877000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2123498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          12749998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
