[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RPSWithOutCore|Cache",
    "duplicate":"~RPSWithOutCore|RPSWithOutCore/Icache:Cache",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RPSWithOutCore|Cache_1",
    "duplicate":"~RPSWithOutCore|RPSWithOutCore/Dcache:Cache",
    "index":0.16666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RPSWithOutCore|CacheAXI",
    "duplicate":"~RPSWithOutCore|RPSWithOutCore/IcacheAXI:CacheAXI",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~RPSWithOutCore|CacheAXI_1",
    "duplicate":"~RPSWithOutCore|RPSWithOutCore/DcacheAXI:CacheAXI",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"BusArbiterState",
    "definition":{
      "IRound":0,
      "DRound":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.RPSWithOutCore.cid",
    "enumTypeName":"BusArbiterState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"MemStates",
    "definition":{
      "IDLE":0,
      "ReadReq":1,
      "WriteReq":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.Memory.memState",
    "enumTypeName":"MemStates"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"RPSWithOutCore.SinglePortRAM.syncRAM",
    "fileName":"src/test/memory.txt",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"syncRAM"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.Memory.io_TUSER",
    "enumTypeName":"Cache.TUSERDefine"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.CacheAXI.cacheAXIState",
    "enumTypeName":"Cache.CacheAXIStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.CacheAXI.io_TUSER",
    "enumTypeName":"Cache.TUSERDefine"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Cache.CacheAXIStates",
    "definition":{
      "IDLE":0,
      "ReadReq":1,
      "WriteReq":2,
      "Resp":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Cache.TUSERDefine",
    "definition":{
      "free":0,
      "readReq":1,
      "writeReq":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"RPSWithOutCore.Cache.cacheState",
    "enumTypeName":"Cache.CacheStates"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"Cache.CacheStates",
    "definition":{
      "IDLE":0,
      "SwapOut":1,
      "SwapIn":2,
      "SwapInOK":3
    }
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RPSWithOutCore|RPSWithOutCore>io_data_rdata",
    "sources":[
      "~RPSWithOutCore|RPSWithOutCore>io_DRreq",
      "~RPSWithOutCore|RPSWithOutCore>io_data_we",
      "~RPSWithOutCore|RPSWithOutCore>io_data_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RPSWithOutCore|RPSWithOutCore>io_IMiss",
    "sources":[
      "~RPSWithOutCore|RPSWithOutCore>io_IRreq",
      "~RPSWithOutCore|RPSWithOutCore>io_instr_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RPSWithOutCore|RPSWithOutCore>io_DMiss",
    "sources":[
      "~RPSWithOutCore|RPSWithOutCore>io_DRreq",
      "~RPSWithOutCore|RPSWithOutCore>io_data_we",
      "~RPSWithOutCore|RPSWithOutCore>io_data_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~RPSWithOutCore|RPSWithOutCore>io_instr_data",
    "sources":[
      "~RPSWithOutCore|RPSWithOutCore>io_IRreq",
      "~RPSWithOutCore|RPSWithOutCore>io_instr_addr"
    ]
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"RPSWithOutCore.SinglePortRAM",
    "name":"RPSWithOutCore.SinglePortRAM.syncRAM.v",
    "text":"module BindsTo_0_SinglePortRAM(\n  input         clock,\n  input  [9:0]  io_addr,\n  input  [31:0] io_dataIn,\n  input         io_we,\n  output [31:0] io_dataOut\n);\n\ninitial begin\n  $readmemh(\"src/test/memory.txt\", SinglePortRAM.syncRAM);\nend\n                      endmodule\n\nbind SinglePortRAM BindsTo_0_SinglePortRAM BindsTo_0_SinglePortRAM_Inst(.*);"
  }
]