// Seed: 3798322705
module module_0;
  assign id_1 = id_1;
  assign id_2 = id_1;
  final begin : LABEL_0
    id_1 <= id_1 & 1;
  end
  wire id_3 = id_3.id_3;
  always id_2 = -1;
  assign id_1 = id_2;
  id_4(
      .id_0(id_1)
  );
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output wand id_7,
    input wor id_8,
    output tri id_9,
    input uwire id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
