[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Fri Jul  1 10:11:52 2022
[*]
[dumpfile] "/home/eeslabor/Dokumente/nnhardware/Hardware/NeuronalesNetz/testbench_wave.ghw"
[dumpfile_mtime] "Thu Jun 30 09:50:41 2022"
[dumpfile_size] 343098
[savefile] "/home/eeslabor/Dokumente/nnhardware/Hardware/NeuronalesNetz/testbench.save"
[timestart] 6335934000
[size] 1920 884
[pos] -1 -1
*-20.547550 6341006000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] top.
[treeopen] top.testbench.
[treeopen] top.testbench.spec.
[treeopen] top.testbench.spec.u_argmax.
[treeopen] top.testbench.spec.u_inputdecrementer.
[treeopen] top.testbench.spec.u_neurondecrementer.
[treeopen] top.testbench.spec.u_neuronregister.
[sst_width] 255
[signals_width] 317
[sst_expanded] 1
[sst_vpaned_height] 251
@28
top.testbench.halt
@420
top.testbench.spec.u_controller.state
@24
#{top.testbench.spec.u_inputdecrementer.out_input_index[7:0]} top.testbench.spec.u_inputdecrementer.out_input_index[7] top.testbench.spec.u_inputdecrementer.out_input_index[6] top.testbench.spec.u_inputdecrementer.out_input_index[5] top.testbench.spec.u_inputdecrementer.out_input_index[4] top.testbench.spec.u_inputdecrementer.out_input_index[3] top.testbench.spec.u_inputdecrementer.out_input_index[2] top.testbench.spec.u_inputdecrementer.out_input_index[1] top.testbench.spec.u_inputdecrementer.out_input_index[0]
@28
top.testbench.spec.u_inputdecrementer.reset
top.testbench.clk
@420
top.testbench.spec.u_controller.state
@200
-
-# Argmax
@22
[color] 2
#{top.testbench.spec.u_argmax.in_argmax_index[3:0]} top.testbench.spec.u_argmax.in_argmax_index[3] top.testbench.spec.u_argmax.in_argmax_index[2] top.testbench.spec.u_argmax.in_argmax_index[1] top.testbench.spec.u_argmax.in_argmax_index[0]
[color] 2
#{top.testbench.spec.u_argmax.out_argmax_index[3:0]} top.testbench.spec.u_argmax.out_argmax_index[3] top.testbench.spec.u_argmax.out_argmax_index[2] top.testbench.spec.u_argmax.out_argmax_index[1] top.testbench.spec.u_argmax.out_argmax_index[0]
@24
[color] 2
#{top.testbench.spec.u_argmax.reg_argmax_val[20:0]} top.testbench.spec.u_argmax.reg_argmax_val[20] top.testbench.spec.u_argmax.reg_argmax_val[19] top.testbench.spec.u_argmax.reg_argmax_val[18] top.testbench.spec.u_argmax.reg_argmax_val[17] top.testbench.spec.u_argmax.reg_argmax_val[16] top.testbench.spec.u_argmax.reg_argmax_val[15] top.testbench.spec.u_argmax.reg_argmax_val[14] top.testbench.spec.u_argmax.reg_argmax_val[13] top.testbench.spec.u_argmax.reg_argmax_val[12] top.testbench.spec.u_argmax.reg_argmax_val[11] top.testbench.spec.u_argmax.reg_argmax_val[10] top.testbench.spec.u_argmax.reg_argmax_val[9] top.testbench.spec.u_argmax.reg_argmax_val[8] top.testbench.spec.u_argmax.reg_argmax_val[7] top.testbench.spec.u_argmax.reg_argmax_val[6] top.testbench.spec.u_argmax.reg_argmax_val[5] top.testbench.spec.u_argmax.reg_argmax_val[4] top.testbench.spec.u_argmax.reg_argmax_val[3] top.testbench.spec.u_argmax.reg_argmax_val[2] top.testbench.spec.u_argmax.reg_argmax_val[1] top.testbench.spec.u_argmax.reg_argmax_val[0]
[color] 2
#{top.testbench.spec.u_argmax.in_argmax_val[20:0]} top.testbench.spec.u_argmax.in_argmax_val[20] top.testbench.spec.u_argmax.in_argmax_val[19] top.testbench.spec.u_argmax.in_argmax_val[18] top.testbench.spec.u_argmax.in_argmax_val[17] top.testbench.spec.u_argmax.in_argmax_val[16] top.testbench.spec.u_argmax.in_argmax_val[15] top.testbench.spec.u_argmax.in_argmax_val[14] top.testbench.spec.u_argmax.in_argmax_val[13] top.testbench.spec.u_argmax.in_argmax_val[12] top.testbench.spec.u_argmax.in_argmax_val[11] top.testbench.spec.u_argmax.in_argmax_val[10] top.testbench.spec.u_argmax.in_argmax_val[9] top.testbench.spec.u_argmax.in_argmax_val[8] top.testbench.spec.u_argmax.in_argmax_val[7] top.testbench.spec.u_argmax.in_argmax_val[6] top.testbench.spec.u_argmax.in_argmax_val[5] top.testbench.spec.u_argmax.in_argmax_val[4] top.testbench.spec.u_argmax.in_argmax_val[3] top.testbench.spec.u_argmax.in_argmax_val[2] top.testbench.spec.u_argmax.in_argmax_val[1] top.testbench.spec.u_argmax.in_argmax_val[0]
@28
top.testbench.spec.u_controller.c_argmax
@200
-
-# Neuron Register
@24
#{top.testbench.spec.u_inputdecrementer.out_input_index[7:0]} top.testbench.spec.u_inputdecrementer.out_input_index[7] top.testbench.spec.u_inputdecrementer.out_input_index[6] top.testbench.spec.u_inputdecrementer.out_input_index[5] top.testbench.spec.u_inputdecrementer.out_input_index[4] top.testbench.spec.u_inputdecrementer.out_input_index[3] top.testbench.spec.u_inputdecrementer.out_input_index[2] top.testbench.spec.u_inputdecrementer.out_input_index[1] top.testbench.spec.u_inputdecrementer.out_input_index[0]
@22
#{top.testbench.spec.u_neurondecrementer.out_neuron_index[3:0]} top.testbench.spec.u_neurondecrementer.out_neuron_index[3] top.testbench.spec.u_neurondecrementer.out_neuron_index[2] top.testbench.spec.u_neurondecrementer.out_neuron_index[1] top.testbench.spec.u_neurondecrementer.out_neuron_index[0]
@28
[color] 7
top.testbench.spec.u_controller.c_add_to_neuron
@24
[color] 2
#{top.testbench.spec.out_data_rom[31:0]} top.testbench.spec.out_data_rom[31] top.testbench.spec.out_data_rom[30] top.testbench.spec.out_data_rom[29] top.testbench.spec.out_data_rom[28] top.testbench.spec.out_data_rom[27] top.testbench.spec.out_data_rom[26] top.testbench.spec.out_data_rom[25] top.testbench.spec.out_data_rom[24] top.testbench.spec.out_data_rom[23] top.testbench.spec.out_data_rom[22] top.testbench.spec.out_data_rom[21] top.testbench.spec.out_data_rom[20] top.testbench.spec.out_data_rom[19] top.testbench.spec.out_data_rom[18] top.testbench.spec.out_data_rom[17] top.testbench.spec.out_data_rom[16] top.testbench.spec.out_data_rom[15] top.testbench.spec.out_data_rom[14] top.testbench.spec.out_data_rom[13] top.testbench.spec.out_data_rom[12] top.testbench.spec.out_data_rom[11] top.testbench.spec.out_data_rom[10] top.testbench.spec.out_data_rom[9] top.testbench.spec.out_data_rom[8] top.testbench.spec.out_data_rom[7] top.testbench.spec.out_data_rom[6] top.testbench.spec.out_data_rom[5] top.testbench.spec.out_data_rom[4] top.testbench.spec.out_data_rom[3] top.testbench.spec.out_data_rom[2] top.testbench.spec.out_data_rom[1] top.testbench.spec.out_data_rom[0]
[color] 2
#{top.testbench.spec.out_data_ram[11:0]} top.testbench.spec.out_data_ram[11] top.testbench.spec.out_data_ram[10] top.testbench.spec.out_data_ram[9] top.testbench.spec.out_data_ram[8] top.testbench.spec.out_data_ram[7] top.testbench.spec.out_data_ram[6] top.testbench.spec.out_data_ram[5] top.testbench.spec.out_data_ram[4] top.testbench.spec.out_data_ram[3] top.testbench.spec.out_data_ram[2] top.testbench.spec.out_data_ram[1] top.testbench.spec.out_data_ram[0]
[color] 7
#{top.testbench.spec.u_neuronregister.in_nreg_val[12:0]} top.testbench.spec.u_neuronregister.in_nreg_val[12] top.testbench.spec.u_neuronregister.in_nreg_val[11] top.testbench.spec.u_neuronregister.in_nreg_val[10] top.testbench.spec.u_neuronregister.in_nreg_val[9] top.testbench.spec.u_neuronregister.in_nreg_val[8] top.testbench.spec.u_neuronregister.in_nreg_val[7] top.testbench.spec.u_neuronregister.in_nreg_val[6] top.testbench.spec.u_neuronregister.in_nreg_val[5] top.testbench.spec.u_neuronregister.in_nreg_val[4] top.testbench.spec.u_neuronregister.in_nreg_val[3] top.testbench.spec.u_neuronregister.in_nreg_val[2] top.testbench.spec.u_neuronregister.in_nreg_val[1] top.testbench.spec.u_neuronregister.in_nreg_val[0]
@25
[color] 7
#{top.testbench.spec.u_neuronregister.out_nreg_val[20:0]} top.testbench.spec.u_neuronregister.out_nreg_val[20] top.testbench.spec.u_neuronregister.out_nreg_val[19] top.testbench.spec.u_neuronregister.out_nreg_val[18] top.testbench.spec.u_neuronregister.out_nreg_val[17] top.testbench.spec.u_neuronregister.out_nreg_val[16] top.testbench.spec.u_neuronregister.out_nreg_val[15] top.testbench.spec.u_neuronregister.out_nreg_val[14] top.testbench.spec.u_neuronregister.out_nreg_val[13] top.testbench.spec.u_neuronregister.out_nreg_val[12] top.testbench.spec.u_neuronregister.out_nreg_val[11] top.testbench.spec.u_neuronregister.out_nreg_val[10] top.testbench.spec.u_neuronregister.out_nreg_val[9] top.testbench.spec.u_neuronregister.out_nreg_val[8] top.testbench.spec.u_neuronregister.out_nreg_val[7] top.testbench.spec.u_neuronregister.out_nreg_val[6] top.testbench.spec.u_neuronregister.out_nreg_val[5] top.testbench.spec.u_neuronregister.out_nreg_val[4] top.testbench.spec.u_neuronregister.out_nreg_val[3] top.testbench.spec.u_neuronregister.out_nreg_val[2] top.testbench.spec.u_neuronregister.out_nreg_val[1] top.testbench.spec.u_neuronregister.out_nreg_val[0]
@24
[color] 7
#{top.testbench.spec.u_neuronregister.reg_nreg[20:0]} top.testbench.spec.u_neuronregister.reg_nreg[20] top.testbench.spec.u_neuronregister.reg_nreg[19] top.testbench.spec.u_neuronregister.reg_nreg[18] top.testbench.spec.u_neuronregister.reg_nreg[17] top.testbench.spec.u_neuronregister.reg_nreg[16] top.testbench.spec.u_neuronregister.reg_nreg[15] top.testbench.spec.u_neuronregister.reg_nreg[14] top.testbench.spec.u_neuronregister.reg_nreg[13] top.testbench.spec.u_neuronregister.reg_nreg[12] top.testbench.spec.u_neuronregister.reg_nreg[11] top.testbench.spec.u_neuronregister.reg_nreg[10] top.testbench.spec.u_neuronregister.reg_nreg[9] top.testbench.spec.u_neuronregister.reg_nreg[8] top.testbench.spec.u_neuronregister.reg_nreg[7] top.testbench.spec.u_neuronregister.reg_nreg[6] top.testbench.spec.u_neuronregister.reg_nreg[5] top.testbench.spec.u_neuronregister.reg_nreg[4] top.testbench.spec.u_neuronregister.reg_nreg[3] top.testbench.spec.u_neuronregister.reg_nreg[2] top.testbench.spec.u_neuronregister.reg_nreg[1] top.testbench.spec.u_neuronregister.reg_nreg[0]
@28
top.testbench.spec.u_controller.c_reset_register
top.testbench.spec.u_neurondecrementer.c_neuron_dec
[pattern_trace] 1
[pattern_trace] 0
