0.6
2019.1
May 24 2019
15:06:07
D:/MyFiles/Vivado_workplace/project_8/project_8.sim/sim_1/impl/timing/xsim/FZ_time_impl.v,1666800510,verilog,,D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v,,Top_module;blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_3;blk_mem_gen_0_blk_mem_gen_v8_4_3_synth;glbl;sub_7seg;sub_7seg_translate;sub_7seg_translate__hierPathDup__1;sub_7seg_translate__hierPathDup__10;sub_7seg_translate__hierPathDup__11;sub_7seg_translate__hierPathDup__12;sub_7seg_translate__hierPathDup__13;sub_7seg_translate__hierPathDup__14;sub_7seg_translate__hierPathDup__15;sub_7seg_translate__hierPathDup__16;sub_7seg_translate__hierPathDup__17;sub_7seg_translate__hierPathDup__18;sub_7seg_translate__hierPathDup__19;sub_7seg_translate__hierPathDup__2;sub_7seg_translate__hierPathDup__20;sub_7seg_translate__hierPathDup__21;sub_7seg_translate__hierPathDup__22;sub_7seg_translate__hierPathDup__23;sub_7seg_translate__hierPathDup__3;sub_7seg_translate__hierPathDup__4;sub_7seg_translate__hierPathDup__5;sub_7seg_translate__hierPathDup__6;sub_7seg_translate__hierPathDup__7;sub_7seg_translate__hierPathDup__8;sub_7seg_translate__hierPathDup__9;sub_DDS_sine;sub_Frequency_div;sub_Frequency_div__hierPathDup__1;sub_get_f_BCD;sub_get_f_BCD__hierPathDup__1,,,,,,,,
D:/MyFiles/Vivado_workplace/project_8/project_8.srcs/sim_1/new/FZ.v,1666788730,verilog,,,,FZ,,,,,,,,
