From: Zhi Li <lznuaa@gmail.com>
Subject: Re: [PATCH 4/4][v3] ARM: imx: pinctrl-imx7d: add iomuxc-lpsr gpio
 group ids
Date: Tue, 7 Jul 2015 14:36:34 -0500
Message-ID: <CAHrpEqQBSkw5=wj_xd=MEDbA8yiCan0ExYc=FhCKVKBOSgh=Bg@mail.gmail.com>
References: <1436296630-20296-1-git-send-email-aalonso@freescale.com>
	<1436296630-20296-4-git-send-email-aalonso@freescale.com>
Mime-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Return-path: <linux-gpio-owner@vger.kernel.org>
Received: from mail-oi0-f50.google.com ([209.85.218.50]:36675 "EHLO
	mail-oi0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S932751AbbGGTge (ORCPT
	<rfc822;linux-gpio@vger.kernel.org>); Tue, 7 Jul 2015 15:36:34 -0400
In-Reply-To: <1436296630-20296-4-git-send-email-aalonso@freescale.com>
Sender: linux-gpio-owner@vger.kernel.org
List-Id: linux-gpio@vger.kernel.org
To: Adrian Alonso <aalonso@freescale.com>
Cc: "linux-arm-kernel@lists.infradead.org" <linux-arm-kernel@lists.infradead.org>, Shawn Guo <shawn.guo@linaro.org>, Shawn Guo <shawnguo@kernel.org>, Linus Walleij <linus.walleij@linaro.org>, linux-gpio@vger.kernel.org, "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>, Rob Herring <robh+dt@kernel.org>, Anson.Huang@freescale.com, "Frank.Li@freescale.com" <Frank.Li@freescale.com>, yibin.gong@freescale.com, nitin.garg@freescale.com

On Tue, Jul 7, 2015 at 2:17 PM, Adrian Alonso <aalonso@freescale.com> wrote:
> * Add imx7d SoC iomuxc-lpsr gpio group id's
> * Add IOMUXC_LPSR_SUPPORT flag for pinctrl-imx driver to
>   support iomuxc-lpsr controller.
>
> Signed-off-by: Adrian Alonso <aalonso@freescale.com>

Acked-by: frank.li@freescale.com

>
> - Change v1 to v3: resend patch
>
> ---
>  drivers/pinctrl/freescale/pinctrl-imx7d.c | 17 +++++++++++++++++
>  1 file changed, 17 insertions(+)
>
> diff --git a/drivers/pinctrl/freescale/pinctrl-imx7d.c b/drivers/pinctrl/freescale/pinctrl-imx7d.c
> index 1fa7530..cf89275 100644
> --- a/drivers/pinctrl/freescale/pinctrl-imx7d.c
> +++ b/drivers/pinctrl/freescale/pinctrl-imx7d.c
> @@ -172,6 +172,14 @@ enum imx7d_pads {
>         MX7D_PAD_ENET1_RX_CLK = 152,
>         MX7D_PAD_ENET1_CRS = 153,
>         MX7D_PAD_ENET1_COL = 154,
> +       MX7D_PAD_GPIO1_IO00 = 155,
> +       MX7D_PAD_GPIO1_IO01 = 156,
> +       MX7D_PAD_GPIO1_IO02 = 157,
> +       MX7D_PAD_GPIO1_IO03 = 158,
> +       MX7D_PAD_GPIO1_IO04 = 159,
> +       MX7D_PAD_GPIO1_IO05 = 160,
> +       MX7D_PAD_GPIO1_IO06 = 161,
> +       MX7D_PAD_GPIO1_IO07 = 162,
>  };
>
>  /* Pad names for the pinmux subsystem */
> @@ -331,11 +339,20 @@ static const struct pinctrl_pin_desc imx7d_pinctrl_pads[] = {
>         IMX_PINCTRL_PIN(MX7D_PAD_ENET1_RX_CLK),
>         IMX_PINCTRL_PIN(MX7D_PAD_ENET1_CRS),
>         IMX_PINCTRL_PIN(MX7D_PAD_ENET1_COL),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO00),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO01),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO02),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO03),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO04),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO05),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO06),
> +       IMX_PINCTRL_PIN(MX7D_PAD_GPIO1_IO07),
>  };
>
>  static struct imx_pinctrl_soc_info imx7d_pinctrl_info = {
>         .pins = imx7d_pinctrl_pads,
>         .npins = ARRAY_SIZE(imx7d_pinctrl_pads),
> +       .flags = IOMUXC_LPSR_SUPPORT,
>  };
>
>  static struct of_device_id imx7d_pinctrl_of_match[] = {
> --
> 2.1.4
>
