Warnings in file C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\source\sixteenbitshifter.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\source\sixteenbitmul.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\source\sixteen_bit_adder.luc:
    Line 4, Column 4 : "rst" was never used
    Line 3, Column 4 : "clk" was never used
Warnings in file C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\source\sixteenbitbool.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Warnings in file C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\source\sixteenbitcmp.luc:
    Line 3, Column 4 : "rst" was never used
    Line 2, Column 4 : "clk" was never used
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Dylan\OneDrive - Singapore University of Technology and Design\SCHOOL\Term 4\50.002\Alchitry\16-bit\work\project.tcl}
# set projDir "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/vivado"
# set projName "16-bit"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit'
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/au_top_0.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/reset_conditioner_1.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/edge_detector_2.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteenbitalu_3.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/tst_4.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/multi_seven_seg_5.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteen_bit_adder_6.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteenbitcmp_7.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteenbitbool_8.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteenbitshifter_9.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sixteenbitmul_10.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/edge_detector_11.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/addTest_12.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/subTest_13.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/mulTest_14.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/orTest_15.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/andTest_16.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/xorTest_17.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/bolATest_18.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/shlTest_19.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/shrTest_20.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/sraTest_21.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/cmpeqTest_22.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/cmpleTest_23.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/cmpltTest_24.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/counter_25.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/seven_seg_26.v" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/verilog/decoder_27.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc" "C:/Users/Dylan/OneDrive\ -\ Singapore\ University\ of\ Technology\ and\ Design/SCHOOL/Term\ 4/50.002/Alchitry/16-bit/work/constraint/io.xdc" "C:/Program\ Files/Alchitry/Alchitry\ Labs/library/components/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 16

[Tue Mar 15 17:31:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1/runme.log
# wait_on_run synth_1
[Tue Mar 15 17:31:00 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28908
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitalu_3' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitalu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_6' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:26]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_6' (3#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteen_bit_adder_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitcmp_7' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitcmp_7' (4#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitcmp_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitbool_8' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitbool_8' (5#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitbool_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitshifter_9' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitshifter_9' (6#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitshifter_9.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteenbitmul_10' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitmul_10' (7#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitmul_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteenbitalu_3' (8#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sixteenbitalu_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'tst_4' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/tst_4.v:7]
	Parameter BEGIN_state bound to: 4'b0000 
	Parameter ADD_state bound to: 4'b0001 
	Parameter SUB_state bound to: 4'b0010 
	Parameter MUL_state bound to: 4'b0011 
	Parameter AND_state bound to: 4'b0100 
	Parameter OR_state bound to: 4'b0101 
	Parameter XOR_state bound to: 4'b0110 
	Parameter A_state bound to: 4'b0111 
	Parameter SHL_state bound to: 4'b1000 
	Parameter SHR_state bound to: 4'b1001 
	Parameter SRA_state bound to: 4'b1010 
	Parameter CMPEQ_state bound to: 4'b1011 
	Parameter CMPLE_state bound to: 4'b1100 
	Parameter CMPLT_state bound to: 4'b1101 
	Parameter GOOD_state bound to: 4'b1110 
	Parameter ERROR_state bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_11' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_11' (9#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/edge_detector_11.v:12]
INFO: [Synth 8-6157] synthesizing module 'addTest_12' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter A1_state bound to: 4'b0001 
	Parameter A2_state bound to: 4'b0010 
	Parameter A3_state bound to: 4'b0011 
	Parameter V_state bound to: 4'b0100 
	Parameter N_state bound to: 4'b0101 
	Parameter Z_state bound to: 4'b0110 
	Parameter SUCCESS_state bound to: 4'b0111 
	Parameter FAIL_state bound to: 4'b1000 
	Parameter POS1 bound to: 16'b0000000000000011 
	Parameter POS2 bound to: 16'b0100000000000001 
	Parameter POS3 bound to: 16'b0000000000000000 
	Parameter NEG1 bound to: 16'b1011110000001111 
	Parameter NEG2 bound to: 16'b1000000000000001 
	Parameter NEG3 bound to: 16'b1000000000000001 
	Parameter A1RESULT bound to: 16'b0100000000000100 
	Parameter A2RESULT bound to: 16'b1011110000010010 
	Parameter A3RESULT bound to: 16'b0011110000010000 
	Parameter V bound to: 16'b0000000000000010 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:100]
INFO: [Synth 8-6155] done synthesizing module 'addTest_12' (10#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/addTest_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'subTest_13' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/subTest_13.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter S1_state bound to: 3'b001 
	Parameter S2_state bound to: 3'b010 
	Parameter S3_state bound to: 3'b011 
	Parameter S4_state bound to: 3'b100 
	Parameter S5_state bound to: 3'b101 
	Parameter SUCCESS_state bound to: 3'b110 
	Parameter FAIL_state bound to: 3'b111 
	Parameter POS1A bound to: 16'b0111111111111111 
	Parameter POS1B bound to: 16'b0000000011111111 
	Parameter S1RESULT bound to: 16'b0111111100000000 
	Parameter POS2A bound to: 16'b0111111111111111 
	Parameter POS2B bound to: 16'b0111111111111111 
	Parameter S2RESULT bound to: 16'b0000000000000000 
	Parameter POS3A bound to: 16'b0000000000000001 
	Parameter POS3B bound to: 16'b0000000000000010 
	Parameter S3RESULT bound to: 16'b1111111111111111 
	Parameter POS4A bound to: 16'b0000000000000001 
	Parameter NEG4B bound to: 16'b1111111111111111 
	Parameter S4RESULT bound to: 16'b0000000000000010 
	Parameter NEG5A bound to: 16'b1111111111111111 
	Parameter NEG5B bound to: 16'b1111111111111101 
	Parameter S5RESULT bound to: 16'b0000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'subTest_13' (11#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/subTest_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'mulTest_14' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter M1_state bound to: 3'b001 
	Parameter M2_state bound to: 3'b010 
	Parameter M3_state bound to: 3'b011 
	Parameter M4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter POS1A bound to: 16'b0000000000000010 
	Parameter POS1B bound to: 16'b0000000000000100 
	Parameter M1RESULT bound to: 16'b0000000000001000 
	Parameter POS2A bound to: 16'b0100000000000001 
	Parameter POS2B bound to: 16'b0000000000000011 
	Parameter M2RESULT bound to: 16'b1100000000000011 
	Parameter POS3A bound to: 16'b0000000000000001 
	Parameter NEG3B bound to: 16'b1111111111111111 
	Parameter M3RESULT bound to: 16'b1111111111111111 
	Parameter NEG4A bound to: 16'b1111111111111111 
	Parameter NEG4B bound to: 16'b1111111111111000 
	Parameter M4RESULT bound to: 16'b0000000000001000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:86]
INFO: [Synth 8-6155] done synthesizing module 'mulTest_14' (12#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/mulTest_14.v:7]
INFO: [Synth 8-6157] synthesizing module 'orTest_15' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:66]
INFO: [Synth 8-6155] done synthesizing module 'orTest_15' (13#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/orTest_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'andTest_16' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:66]
INFO: [Synth 8-6155] done synthesizing module 'andTest_16' (14#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/andTest_16.v:7]
INFO: [Synth 8-6157] synthesizing module 'xorTest_17' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
	Parameter II bound to: 16'b0111111111111110 
	Parameter ZZ bound to: 16'b0000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:70]
INFO: [Synth 8-6155] done synthesizing module 'xorTest_17' (15#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/xorTest_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'bolATest_18' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter LL_state bound to: 3'b001 
	Parameter AL_state bound to: 3'b010 
	Parameter LB_state bound to: 3'b011 
	Parameter AB_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter HH bound to: 16'b1111111111111111 
	Parameter LL bound to: 16'b1000000000000001 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:66]
INFO: [Synth 8-6155] done synthesizing module 'bolATest_18' (16#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/bolATest_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shlTest_19' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter L1_state bound to: 3'b001 
	Parameter L2_state bound to: 3'b010 
	Parameter L3_state bound to: 3'b011 
	Parameter L4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter L1A bound to: 16'b0110100101101010 
	Parameter L1B bound to: 16'b0000000000000100 
	Parameter L2A bound to: 16'b0110100101101010 
	Parameter L2B bound to: 16'b0000000000000000 
	Parameter L3A bound to: 16'b0111111111111111 
	Parameter L3B bound to: 16'b0000000000000001 
	Parameter L4A bound to: 16'b0000000000000001 
	Parameter L4B bound to: 16'b0000000000000010 
	Parameter L1 bound to: 16'b1001011010100000 
	Parameter L2 bound to: 16'b0110100101101010 
	Parameter L3 bound to: 16'b1111111111111110 
	Parameter L4 bound to: 16'b0000000000000100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:78]
INFO: [Synth 8-6155] done synthesizing module 'shlTest_19' (17#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shlTest_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'shrTest_20' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter R1_state bound to: 3'b001 
	Parameter R2_state bound to: 3'b010 
	Parameter R3_state bound to: 3'b011 
	Parameter R4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter R1A bound to: 16'b0110100101101010 
	Parameter R1B bound to: 16'b0000000000000100 
	Parameter R1 bound to: 16'b0000011010010110 
	Parameter R2A bound to: 16'b0110100101101010 
	Parameter R2B bound to: 16'b0000000000000001 
	Parameter R2 bound to: 16'b0011010010110101 
	Parameter R3A bound to: 16'b0111111111111111 
	Parameter R3B bound to: 16'b0000000000000010 
	Parameter R3 bound to: 16'b0001111111111111 
	Parameter R4A bound to: 16'b1000000000000000 
	Parameter R4B bound to: 16'b0000000000000000 
	Parameter R4 bound to: 16'b1000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:78]
INFO: [Synth 8-6155] done synthesizing module 'shrTest_20' (18#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/shrTest_20.v:7]
INFO: [Synth 8-6157] synthesizing module 'sraTest_21' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:7]
	Parameter START_state bound to: 3'b000 
	Parameter A1_state bound to: 3'b001 
	Parameter A2_state bound to: 3'b010 
	Parameter A3_state bound to: 3'b011 
	Parameter A4_state bound to: 3'b100 
	Parameter SUCCESS_state bound to: 3'b101 
	Parameter FAIL_state bound to: 3'b110 
	Parameter A1A bound to: 16'b0111111100000000 
	Parameter A1B bound to: 16'b0000000000000100 
	Parameter A1 bound to: 16'b0000011111110000 
	Parameter A2A bound to: 16'b1010100101101010 
	Parameter A2B bound to: 16'b0000000000000000 
	Parameter A2 bound to: 16'b1010100101101010 
	Parameter A3A bound to: 16'b0111111111111111 
	Parameter A3B bound to: 16'b0000000000000010 
	Parameter A3 bound to: 16'b0001111111111111 
	Parameter A4A bound to: 16'b1000000000000000 
	Parameter A4B bound to: 16'b0000000000000001 
	Parameter A4 bound to: 16'b1100000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:78]
INFO: [Synth 8-6155] done synthesizing module 'sraTest_21' (19#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/sraTest_21.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpeqTest_22' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter KK1_state bound to: 4'b0011 
	Parameter KK2_state bound to: 4'b0100 
	Parameter QQ3_state bound to: 4'b0101 
	Parameter KK3_state bound to: 4'b0110 
	Parameter SUCCESS_state bound to: 4'b0111 
	Parameter FAIL_state bound to: 4'b1000 
	Parameter QQ1A bound to: 16'b0110100101101010 
	Parameter QQ1B bound to: 16'b0110100101100000 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101101010 
	Parameter KK1A bound to: 16'b1000101010011100 
	Parameter KK1B bound to: 16'b1000101010010000 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010011100 
	Parameter QQ3A bound to: 16'b0111111111111111 
	Parameter QQ3B bound to: 16'b0111111111111111 
	Parameter KK3A bound to: 16'b1000000000000000 
	Parameter KK3B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b0 
	Parameter QQ2 bound to: 1'b1 
	Parameter KK1 bound to: 1'b0 
	Parameter KK2 bound to: 1'b1 
	Parameter QQ3 bound to: 1'b1 
	Parameter KK3 bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:92]
INFO: [Synth 8-6155] done synthesizing module 'cmpeqTest_22' (20#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpeqTest_22.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpleTest_23' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter QQ3_state bound to: 4'b0011 
	Parameter QQ4_state bound to: 4'b0100 
	Parameter KK1_state bound to: 4'b0101 
	Parameter KK2_state bound to: 4'b0110 
	Parameter KK3_state bound to: 4'b0111 
	Parameter KK4_state bound to: 4'b1000 
	Parameter SUCCESS_state bound to: 4'b1001 
	Parameter FAIL_state bound to: 4'b1010 
	Parameter QQ1A bound to: 16'b0110100101100000 
	Parameter QQ1B bound to: 16'b0110100101101010 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101100000 
	Parameter QQ3A bound to: 16'b0110100101101010 
	Parameter QQ3B bound to: 16'b0110100101101010 
	Parameter QQ4A bound to: 16'b0111111111111111 
	Parameter QQ4B bound to: 16'b0111111111111111 
	Parameter KK1A bound to: 16'b1000101010010000 
	Parameter KK1B bound to: 16'b1000101010011100 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010010000 
	Parameter KK3A bound to: 16'b1000101010011100 
	Parameter KK3B bound to: 16'b1000101010011100 
	Parameter KK4A bound to: 16'b1000000000000000 
	Parameter KK4B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b1 
	Parameter QQ2 bound to: 1'b0 
	Parameter QQ3 bound to: 1'b1 
	Parameter QQ4 bound to: 1'b1 
	Parameter KK1 bound to: 1'b1 
	Parameter KK2 bound to: 1'b0 
	Parameter KK3 bound to: 1'b1 
	Parameter KK4 bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:106]
INFO: [Synth 8-6155] done synthesizing module 'cmpleTest_23' (21#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpleTest_23.v:7]
INFO: [Synth 8-6157] synthesizing module 'cmpltTest_24' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:7]
	Parameter START_state bound to: 4'b0000 
	Parameter QQ1_state bound to: 4'b0001 
	Parameter QQ2_state bound to: 4'b0010 
	Parameter QQ3_state bound to: 4'b0011 
	Parameter QQ4_state bound to: 4'b0100 
	Parameter KK1_state bound to: 4'b0101 
	Parameter KK2_state bound to: 4'b0110 
	Parameter KK3_state bound to: 4'b0111 
	Parameter KK4_state bound to: 4'b1000 
	Parameter SUCCESS_state bound to: 4'b1001 
	Parameter FAIL_state bound to: 4'b1010 
	Parameter QQ1A bound to: 16'b0110100101100000 
	Parameter QQ1B bound to: 16'b0110100101101010 
	Parameter QQ2A bound to: 16'b0110100101101010 
	Parameter QQ2B bound to: 16'b0110100101100000 
	Parameter QQ3A bound to: 16'b0110100101101010 
	Parameter QQ3B bound to: 16'b0110100101101010 
	Parameter QQ4A bound to: 16'b0111111111111111 
	Parameter QQ4B bound to: 16'b0111111111111111 
	Parameter KK1A bound to: 16'b1000101010010000 
	Parameter KK1B bound to: 16'b1000101010011100 
	Parameter KK2A bound to: 16'b1000101010011100 
	Parameter KK2B bound to: 16'b1000101010010000 
	Parameter KK3A bound to: 16'b1000101010011100 
	Parameter KK3B bound to: 16'b1000101010011100 
	Parameter KK4A bound to: 16'b1000000000000000 
	Parameter KK4B bound to: 16'b1000000000000000 
	Parameter QQ1 bound to: 1'b1 
	Parameter QQ2 bound to: 1'b0 
	Parameter QQ3 bound to: 1'b0 
	Parameter QQ4 bound to: 1'b0 
	Parameter KK1 bound to: 1'b1 
	Parameter KK2 bound to: 1'b0 
	Parameter KK3 bound to: 1'b0 
	Parameter KK4 bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:106]
INFO: [Synth 8-6155] done synthesizing module 'cmpltTest_24' (22#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/cmpltTest_24.v:7]
INFO: [Synth 8-6155] done synthesizing module 'tst_4' (23#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/tst_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_5' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_25' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/counter_25.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_25' (24#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/counter_25.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_26' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:16]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_26' (25#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/seven_seg_26.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_27' [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/decoder_27.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_27' (26#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/decoder_27.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_5' (27#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/multi_seven_seg_5.v:12]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (28#1) [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1017.633 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1017.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1082.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1082.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'addTest_12'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'subTest_13'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'mulTest_14'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'orTest_15'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'andTest_16'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'xorTest_17'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'bolATest_18'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shlTest_19'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'shrTest_20'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'sraTest_21'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpeqTest_22'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpleTest_23'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'cmpltTest_24'
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'tst_4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
                A1_state |                             0001 |                             0001
                A2_state |                             0010 |                             0010
                A3_state |                             0011 |                             0011
                 V_state |                             0100 |                             0100
                 Z_state |                             0101 |                             0110
                 N_state |                             0110 |                             0101
           SUCCESS_state |                             0111 |                             0111
              FAIL_state |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'addTest_12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                S1_state |                              001 |                              001
                S2_state |                              010 |                              010
                S3_state |                              011 |                              011
                S4_state |                              100 |                              100
                S5_state |                              101 |                              101
           SUCCESS_state |                              110 |                              110
              FAIL_state |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'subTest_13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                M1_state |                              001 |                              001
                M2_state |                              010 |                              010
                M3_state |                              011 |                              011
                M4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'mulTest_14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'orTest_15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'andTest_16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'xorTest_17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                LL_state |                              001 |                              001
                AL_state |                              010 |                              010
                LB_state |                              011 |                              011
                AB_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'bolATest_18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                L1_state |                              001 |                              001
                L2_state |                              010 |                              010
                L3_state |                              011 |                              011
                L4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shlTest_19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                R1_state |                              001 |                              001
                R2_state |                              010 |                              010
                R3_state |                              011 |                              011
                R4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'shrTest_20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                              000 |                              000
                A1_state |                              001 |                              001
                A2_state |                              010 |                              010
                A3_state |                              011 |                              011
                A4_state |                              100 |                              100
           SUCCESS_state |                              101 |                              101
              FAIL_state |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'sraTest_21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0101
               KK1_state |                             0100 |                             0011
               KK2_state |                             0101 |                             0100
               KK3_state |                             0110 |                             0110
           SUCCESS_state |                             0111 |                             0111
              FAIL_state |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpeqTest_22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0011
               QQ4_state |                             0100 |                             0100
               KK1_state |                             0101 |                             0101
               KK2_state |                             0110 |                             0110
               KK3_state |                             0111 |                             0111
               KK4_state |                             1000 |                             1000
           SUCCESS_state |                             1001 |                             1001
              FAIL_state |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpleTest_23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             START_state |                             0000 |                             0000
               QQ1_state |                             0001 |                             0001
               QQ2_state |                             0010 |                             0010
               QQ3_state |                             0011 |                             0011
               QQ4_state |                             0100 |                             0100
               KK1_state |                             0101 |                             0101
               KK2_state |                             0110 |                             0110
               KK3_state |                             0111 |                             0111
               KK4_state |                             1000 |                             1000
           SUCCESS_state |                             1001 |                             1001
              FAIL_state |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'cmpltTest_24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BEGIN_state |                             0000 |                             0000
               ADD_state |                             0001 |                             0001
               SUB_state |                             0010 |                             0010
               MUL_state |                             0011 |                             0011
                OR_state |                             0100 |                             0101
               AND_state |                             0101 |                             0100
               XOR_state |                             0110 |                             0110
                 A_state |                             0111 |                             0111
               SHL_state |                             1000 |                             1000
               SHR_state |                             1001 |                             1001
               SRA_state |                             1010 |                             1010
             CMPEQ_state |                             1011 |                             1011
             CMPLE_state |                             1100 |                             1100
             CMPLT_state |                             1101 |                             1101
              GOOD_state |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'tst_4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 13    
	   2 Input   18 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               28 Bit    Registers := 13    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 21    
	   5 Input   28 Bit        Muxes := 38    
	   9 Input   28 Bit        Muxes := 2     
	   8 Input   28 Bit        Muxes := 1     
	   7 Input   28 Bit        Muxes := 8     
	  11 Input   28 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 170   
	   4 Input   16 Bit        Muxes := 5     
	   3 Input   16 Bit        Muxes := 19    
	   9 Input   16 Bit        Muxes := 6     
	   8 Input   16 Bit        Muxes := 3     
	   7 Input   16 Bit        Muxes := 20    
	  11 Input   16 Bit        Muxes := 6     
	  15 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 1     
	   7 Input   15 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 2     
	  15 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   9 Input    6 Bit        Muxes := 2     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 28    
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 8     
	  11 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 37    
	   7 Input    3 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 14    
	   9 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 16    
	  11 Input    1 Bit        Muxes := 4     
	  15 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP out0, operation Mode is: A*B.
DSP Report: operator out0 is absorbed into DSP out0.
DSP Report: Generating DSP alu/multiplier/out0, operation Mode is: A2*B2.
DSP Report: register M_input2_q_reg is absorbed into DSP alu/multiplier/out0.
DSP Report: register M_input1_q_reg is absorbed into DSP alu/multiplier/out0.
DSP Report: operator alu/multiplier/out0 is absorbed into DSP alu/multiplier/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1082.012 ; gain = 64.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sixteenbitmul_10 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|au_top_0         | A2*B2       | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1097.504 ; gain = 79.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1123.746 ; gain = 106.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1130.352 ; gain = 112.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   111|
|3     |DSP48E1 |     1|
|4     |LUT1    |     5|
|5     |LUT2    |   322|
|6     |LUT3    |   149|
|7     |LUT4    |    77|
|8     |LUT5    |   106|
|9     |LUT6    |   388|
|10    |MUXF7   |    30|
|11    |MUXF8   |     5|
|12    |FDRE    |   485|
|13    |FDSE    |     4|
|14    |IBUF    |    31|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:53 . Memory (MB): peak = 1145.648 ; gain = 63.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1145.648 ; gain = 128.016
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1157.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1157.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1157.707 ; gain = 140.074
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 17:32:11 2022...
[Tue Mar 15 17:32:16 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 1019.906 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 15 17:32:16 2022] Launched impl_1...
Run output will be captured here: C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/runme.log
# wait_on_run impl_1
[Tue Mar 15 17:32:16 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1015.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 147 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.492 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1015.492 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 197ae4efe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.793 ; gain = 235.301

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f9d5a26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f9d5a26e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c5c7c4b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c5c7c4b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1c5c7c4b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c5c7c4b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1462.871 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 244f79afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1462.871 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 244f79afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1462.871 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 244f79afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1462.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 244f79afa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.871 ; gain = 447.379
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1462.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 161fd96e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1505.977 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1979a512d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b865b6e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.733 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b865b6e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.737 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1b865b6e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b4972ad6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26cf32164

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 51 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 2 new cells, deleted 10 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1505.977 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             10  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |             10  |                    12  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 252a951dc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1e0842c50

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e0842c50

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b56acd6f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15155df22

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 209c9250e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df06c88c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b5086da2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1413e33a3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1eab646e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1510f67de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1510f67de

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11a3cc331

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-1.038 |
Phase 1 Physical Synthesis Initialization | Checksum: 1affa72e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1505.977 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17fbf6787

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11a3cc331

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1505.977 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.509. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1d2229437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d2229437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d2229437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1d2229437

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1505.977 ; gain = 0.000

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 245eabb1e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000
Ending Placer Task | Checksum: 17372ba34

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.977 ; gain = 0.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1505.977 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1505.977 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1505.977 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1506.023 ; gain = 0.047
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b0218438 ConstDB: 0 ShapeSum: c35135fc RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12f273cb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.816 ; gain = 88.664
Post Restoration Checksum: NetGraph: fb81a187 NumContArr: 33a59b2e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12f273cb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1606.824 ; gain = 88.672

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12f273cb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1612.824 ; gain = 94.672

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12f273cb5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1612.824 ; gain = 94.672
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f32fe870

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1620.297 ; gain = 102.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.609  | TNS=0.000  | WHS=-0.089 | THS=-1.501 |

Phase 2 Router Initialization | Checksum: 1a9dabde6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1622.852 ; gain = 104.699

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1560
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1560
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1a9dabde6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1626.090 ; gain = 107.938
Phase 3 Initial Routing | Checksum: 26b0faec6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.536  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1151a5e57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.547  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 188ead2dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938
Phase 4 Rip-up And Reroute | Checksum: 188ead2dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 188ead2dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 188ead2dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938
Phase 5 Delay and Skew Optimization | Checksum: 188ead2dd

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f9bca357

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.626  | TNS=0.000  | WHS=0.096  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f9bca357

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938
Phase 6 Post Hold Fix | Checksum: f9bca357

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.397194 %
  Global Horizontal Routing Utilization  = 0.474232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15c3a150b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.090 ; gain = 107.938

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15c3a150b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.734 ; gain = 108.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f3aee434

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.734 ; gain = 108.582

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.626  | TNS=0.000  | WHS=0.096  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f3aee434

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.734 ; gain = 108.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1626.734 ; gain = 108.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1626.734 ; gain = 120.711
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1636.621 ; gain = 9.887
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Dylan/OneDrive - Singapore University of Technology and Design/SCHOOL/Term 4/50.002/Alchitry/16-bit/work/vivado/16-bit/16-bit.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP tst/mulTest/mul/out0 input tst/mulTest/mul/out0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tst/mulTest/mul/out0 input tst/mulTest/mul/out0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tst/mulTest/mul/out0 output tst/mulTest/mul/out0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tst/mulTest/mul/out0 multiplier stage tst/mulTest/mul/out0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12428736 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
Access is denied.
Access is denied.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2113.469 ; gain = 445.902
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 17:33:30 2022...
[Tue Mar 15 17:33:32 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:16 . Memory (MB): peak = 1019.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 15 17:33:32 2022...
Vivado exited.

Finished building project.
