
Drone_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089dc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08008b64  08008b64  00009b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bc0  08008bc0  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bc0  08008bc0  00009bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bc8  08008bc8  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bc8  08008bc8  00009bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bcc  08008bcc  00009bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08008bd0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a05c  2**0
                  CONTENTS
 10 .bss          0000080c  2000005c  2000005c  0000a05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000868  20000868  0000a05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000124c5  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002689  00000000  00000000  0001c551  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010d8  00000000  00000000  0001ebe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d55  00000000  00000000  0001fcb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ce5  00000000  00000000  00020a0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001444c  00000000  00000000  000426f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cea16  00000000  00000000  00056b3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00125554  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a74  00000000  00000000  00125598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  0012a00c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b4c 	.word	0x08008b4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08008b4c 	.word	0x08008b4c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_d2f>:
 8000540:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000544:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000548:	bf24      	itt	cs
 800054a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800054e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000552:	d90d      	bls.n	8000570 <__aeabi_d2f+0x30>
 8000554:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000558:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800055c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000560:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000564:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000568:	bf08      	it	eq
 800056a:	f020 0001 	biceq.w	r0, r0, #1
 800056e:	4770      	bx	lr
 8000570:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000574:	d121      	bne.n	80005ba <__aeabi_d2f+0x7a>
 8000576:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800057a:	bfbc      	itt	lt
 800057c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000580:	4770      	bxlt	lr
 8000582:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000586:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800058a:	f1c2 0218 	rsb	r2, r2, #24
 800058e:	f1c2 0c20 	rsb	ip, r2, #32
 8000592:	fa10 f30c 	lsls.w	r3, r0, ip
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	bf18      	it	ne
 800059c:	f040 0001 	orrne.w	r0, r0, #1
 80005a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005a8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ac:	ea40 000c 	orr.w	r0, r0, ip
 80005b0:	fa23 f302 	lsr.w	r3, r3, r2
 80005b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005b8:	e7cc      	b.n	8000554 <__aeabi_d2f+0x14>
 80005ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005be:	d107      	bne.n	80005d0 <__aeabi_d2f+0x90>
 80005c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005c4:	bf1e      	ittt	ne
 80005c6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80005ca:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80005ce:	4770      	bxne	lr
 80005d0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80005d4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__aeabi_uldivmod>:
 80005e0:	b953      	cbnz	r3, 80005f8 <__aeabi_uldivmod+0x18>
 80005e2:	b94a      	cbnz	r2, 80005f8 <__aeabi_uldivmod+0x18>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	bf08      	it	eq
 80005e8:	2800      	cmpeq	r0, #0
 80005ea:	bf1c      	itt	ne
 80005ec:	f04f 31ff 	movne.w	r1, #4294967295
 80005f0:	f04f 30ff 	movne.w	r0, #4294967295
 80005f4:	f000 b988 	b.w	8000908 <__aeabi_idiv0>
 80005f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000600:	f000 f806 	bl	8000610 <__udivmoddi4>
 8000604:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000608:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800060c:	b004      	add	sp, #16
 800060e:	4770      	bx	lr

08000610 <__udivmoddi4>:
 8000610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000614:	9d08      	ldr	r5, [sp, #32]
 8000616:	468e      	mov	lr, r1
 8000618:	4604      	mov	r4, r0
 800061a:	4688      	mov	r8, r1
 800061c:	2b00      	cmp	r3, #0
 800061e:	d14a      	bne.n	80006b6 <__udivmoddi4+0xa6>
 8000620:	428a      	cmp	r2, r1
 8000622:	4617      	mov	r7, r2
 8000624:	d962      	bls.n	80006ec <__udivmoddi4+0xdc>
 8000626:	fab2 f682 	clz	r6, r2
 800062a:	b14e      	cbz	r6, 8000640 <__udivmoddi4+0x30>
 800062c:	f1c6 0320 	rsb	r3, r6, #32
 8000630:	fa01 f806 	lsl.w	r8, r1, r6
 8000634:	fa20 f303 	lsr.w	r3, r0, r3
 8000638:	40b7      	lsls	r7, r6
 800063a:	ea43 0808 	orr.w	r8, r3, r8
 800063e:	40b4      	lsls	r4, r6
 8000640:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000644:	fa1f fc87 	uxth.w	ip, r7
 8000648:	fbb8 f1fe 	udiv	r1, r8, lr
 800064c:	0c23      	lsrs	r3, r4, #16
 800064e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000652:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000656:	fb01 f20c 	mul.w	r2, r1, ip
 800065a:	429a      	cmp	r2, r3
 800065c:	d909      	bls.n	8000672 <__udivmoddi4+0x62>
 800065e:	18fb      	adds	r3, r7, r3
 8000660:	f101 30ff 	add.w	r0, r1, #4294967295
 8000664:	f080 80ea 	bcs.w	800083c <__udivmoddi4+0x22c>
 8000668:	429a      	cmp	r2, r3
 800066a:	f240 80e7 	bls.w	800083c <__udivmoddi4+0x22c>
 800066e:	3902      	subs	r1, #2
 8000670:	443b      	add	r3, r7
 8000672:	1a9a      	subs	r2, r3, r2
 8000674:	b2a3      	uxth	r3, r4
 8000676:	fbb2 f0fe 	udiv	r0, r2, lr
 800067a:	fb0e 2210 	mls	r2, lr, r0, r2
 800067e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000682:	fb00 fc0c 	mul.w	ip, r0, ip
 8000686:	459c      	cmp	ip, r3
 8000688:	d909      	bls.n	800069e <__udivmoddi4+0x8e>
 800068a:	18fb      	adds	r3, r7, r3
 800068c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000690:	f080 80d6 	bcs.w	8000840 <__udivmoddi4+0x230>
 8000694:	459c      	cmp	ip, r3
 8000696:	f240 80d3 	bls.w	8000840 <__udivmoddi4+0x230>
 800069a:	443b      	add	r3, r7
 800069c:	3802      	subs	r0, #2
 800069e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006a2:	eba3 030c 	sub.w	r3, r3, ip
 80006a6:	2100      	movs	r1, #0
 80006a8:	b11d      	cbz	r5, 80006b2 <__udivmoddi4+0xa2>
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	2200      	movs	r2, #0
 80006ae:	e9c5 3200 	strd	r3, r2, [r5]
 80006b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d905      	bls.n	80006c6 <__udivmoddi4+0xb6>
 80006ba:	b10d      	cbz	r5, 80006c0 <__udivmoddi4+0xb0>
 80006bc:	e9c5 0100 	strd	r0, r1, [r5]
 80006c0:	2100      	movs	r1, #0
 80006c2:	4608      	mov	r0, r1
 80006c4:	e7f5      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006c6:	fab3 f183 	clz	r1, r3
 80006ca:	2900      	cmp	r1, #0
 80006cc:	d146      	bne.n	800075c <__udivmoddi4+0x14c>
 80006ce:	4573      	cmp	r3, lr
 80006d0:	d302      	bcc.n	80006d8 <__udivmoddi4+0xc8>
 80006d2:	4282      	cmp	r2, r0
 80006d4:	f200 8105 	bhi.w	80008e2 <__udivmoddi4+0x2d2>
 80006d8:	1a84      	subs	r4, r0, r2
 80006da:	eb6e 0203 	sbc.w	r2, lr, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	4690      	mov	r8, r2
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d0e5      	beq.n	80006b2 <__udivmoddi4+0xa2>
 80006e6:	e9c5 4800 	strd	r4, r8, [r5]
 80006ea:	e7e2      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006ec:	2a00      	cmp	r2, #0
 80006ee:	f000 8090 	beq.w	8000812 <__udivmoddi4+0x202>
 80006f2:	fab2 f682 	clz	r6, r2
 80006f6:	2e00      	cmp	r6, #0
 80006f8:	f040 80a4 	bne.w	8000844 <__udivmoddi4+0x234>
 80006fc:	1a8a      	subs	r2, r1, r2
 80006fe:	0c03      	lsrs	r3, r0, #16
 8000700:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000704:	b280      	uxth	r0, r0
 8000706:	b2bc      	uxth	r4, r7
 8000708:	2101      	movs	r1, #1
 800070a:	fbb2 fcfe 	udiv	ip, r2, lr
 800070e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000712:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000716:	fb04 f20c 	mul.w	r2, r4, ip
 800071a:	429a      	cmp	r2, r3
 800071c:	d907      	bls.n	800072e <__udivmoddi4+0x11e>
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000724:	d202      	bcs.n	800072c <__udivmoddi4+0x11c>
 8000726:	429a      	cmp	r2, r3
 8000728:	f200 80e0 	bhi.w	80008ec <__udivmoddi4+0x2dc>
 800072c:	46c4      	mov	ip, r8
 800072e:	1a9b      	subs	r3, r3, r2
 8000730:	fbb3 f2fe 	udiv	r2, r3, lr
 8000734:	fb0e 3312 	mls	r3, lr, r2, r3
 8000738:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800073c:	fb02 f404 	mul.w	r4, r2, r4
 8000740:	429c      	cmp	r4, r3
 8000742:	d907      	bls.n	8000754 <__udivmoddi4+0x144>
 8000744:	18fb      	adds	r3, r7, r3
 8000746:	f102 30ff 	add.w	r0, r2, #4294967295
 800074a:	d202      	bcs.n	8000752 <__udivmoddi4+0x142>
 800074c:	429c      	cmp	r4, r3
 800074e:	f200 80ca 	bhi.w	80008e6 <__udivmoddi4+0x2d6>
 8000752:	4602      	mov	r2, r0
 8000754:	1b1b      	subs	r3, r3, r4
 8000756:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800075a:	e7a5      	b.n	80006a8 <__udivmoddi4+0x98>
 800075c:	f1c1 0620 	rsb	r6, r1, #32
 8000760:	408b      	lsls	r3, r1
 8000762:	fa22 f706 	lsr.w	r7, r2, r6
 8000766:	431f      	orrs	r7, r3
 8000768:	fa0e f401 	lsl.w	r4, lr, r1
 800076c:	fa20 f306 	lsr.w	r3, r0, r6
 8000770:	fa2e fe06 	lsr.w	lr, lr, r6
 8000774:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000778:	4323      	orrs	r3, r4
 800077a:	fa00 f801 	lsl.w	r8, r0, r1
 800077e:	fa1f fc87 	uxth.w	ip, r7
 8000782:	fbbe f0f9 	udiv	r0, lr, r9
 8000786:	0c1c      	lsrs	r4, r3, #16
 8000788:	fb09 ee10 	mls	lr, r9, r0, lr
 800078c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000790:	fb00 fe0c 	mul.w	lr, r0, ip
 8000794:	45a6      	cmp	lr, r4
 8000796:	fa02 f201 	lsl.w	r2, r2, r1
 800079a:	d909      	bls.n	80007b0 <__udivmoddi4+0x1a0>
 800079c:	193c      	adds	r4, r7, r4
 800079e:	f100 3aff 	add.w	sl, r0, #4294967295
 80007a2:	f080 809c 	bcs.w	80008de <__udivmoddi4+0x2ce>
 80007a6:	45a6      	cmp	lr, r4
 80007a8:	f240 8099 	bls.w	80008de <__udivmoddi4+0x2ce>
 80007ac:	3802      	subs	r0, #2
 80007ae:	443c      	add	r4, r7
 80007b0:	eba4 040e 	sub.w	r4, r4, lr
 80007b4:	fa1f fe83 	uxth.w	lr, r3
 80007b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80007bc:	fb09 4413 	mls	r4, r9, r3, r4
 80007c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007c8:	45a4      	cmp	ip, r4
 80007ca:	d908      	bls.n	80007de <__udivmoddi4+0x1ce>
 80007cc:	193c      	adds	r4, r7, r4
 80007ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80007d2:	f080 8082 	bcs.w	80008da <__udivmoddi4+0x2ca>
 80007d6:	45a4      	cmp	ip, r4
 80007d8:	d97f      	bls.n	80008da <__udivmoddi4+0x2ca>
 80007da:	3b02      	subs	r3, #2
 80007dc:	443c      	add	r4, r7
 80007de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007e2:	eba4 040c 	sub.w	r4, r4, ip
 80007e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007ea:	4564      	cmp	r4, ip
 80007ec:	4673      	mov	r3, lr
 80007ee:	46e1      	mov	r9, ip
 80007f0:	d362      	bcc.n	80008b8 <__udivmoddi4+0x2a8>
 80007f2:	d05f      	beq.n	80008b4 <__udivmoddi4+0x2a4>
 80007f4:	b15d      	cbz	r5, 800080e <__udivmoddi4+0x1fe>
 80007f6:	ebb8 0203 	subs.w	r2, r8, r3
 80007fa:	eb64 0409 	sbc.w	r4, r4, r9
 80007fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000802:	fa22 f301 	lsr.w	r3, r2, r1
 8000806:	431e      	orrs	r6, r3
 8000808:	40cc      	lsrs	r4, r1
 800080a:	e9c5 6400 	strd	r6, r4, [r5]
 800080e:	2100      	movs	r1, #0
 8000810:	e74f      	b.n	80006b2 <__udivmoddi4+0xa2>
 8000812:	fbb1 fcf2 	udiv	ip, r1, r2
 8000816:	0c01      	lsrs	r1, r0, #16
 8000818:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800081c:	b280      	uxth	r0, r0
 800081e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000822:	463b      	mov	r3, r7
 8000824:	4638      	mov	r0, r7
 8000826:	463c      	mov	r4, r7
 8000828:	46b8      	mov	r8, r7
 800082a:	46be      	mov	lr, r7
 800082c:	2620      	movs	r6, #32
 800082e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000832:	eba2 0208 	sub.w	r2, r2, r8
 8000836:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800083a:	e766      	b.n	800070a <__udivmoddi4+0xfa>
 800083c:	4601      	mov	r1, r0
 800083e:	e718      	b.n	8000672 <__udivmoddi4+0x62>
 8000840:	4610      	mov	r0, r2
 8000842:	e72c      	b.n	800069e <__udivmoddi4+0x8e>
 8000844:	f1c6 0220 	rsb	r2, r6, #32
 8000848:	fa2e f302 	lsr.w	r3, lr, r2
 800084c:	40b7      	lsls	r7, r6
 800084e:	40b1      	lsls	r1, r6
 8000850:	fa20 f202 	lsr.w	r2, r0, r2
 8000854:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000858:	430a      	orrs	r2, r1
 800085a:	fbb3 f8fe 	udiv	r8, r3, lr
 800085e:	b2bc      	uxth	r4, r7
 8000860:	fb0e 3318 	mls	r3, lr, r8, r3
 8000864:	0c11      	lsrs	r1, r2, #16
 8000866:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800086a:	fb08 f904 	mul.w	r9, r8, r4
 800086e:	40b0      	lsls	r0, r6
 8000870:	4589      	cmp	r9, r1
 8000872:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000876:	b280      	uxth	r0, r0
 8000878:	d93e      	bls.n	80008f8 <__udivmoddi4+0x2e8>
 800087a:	1879      	adds	r1, r7, r1
 800087c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000880:	d201      	bcs.n	8000886 <__udivmoddi4+0x276>
 8000882:	4589      	cmp	r9, r1
 8000884:	d81f      	bhi.n	80008c6 <__udivmoddi4+0x2b6>
 8000886:	eba1 0109 	sub.w	r1, r1, r9
 800088a:	fbb1 f9fe 	udiv	r9, r1, lr
 800088e:	fb09 f804 	mul.w	r8, r9, r4
 8000892:	fb0e 1119 	mls	r1, lr, r9, r1
 8000896:	b292      	uxth	r2, r2
 8000898:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800089c:	4542      	cmp	r2, r8
 800089e:	d229      	bcs.n	80008f4 <__udivmoddi4+0x2e4>
 80008a0:	18ba      	adds	r2, r7, r2
 80008a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80008a6:	d2c4      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008a8:	4542      	cmp	r2, r8
 80008aa:	d2c2      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008ac:	f1a9 0102 	sub.w	r1, r9, #2
 80008b0:	443a      	add	r2, r7
 80008b2:	e7be      	b.n	8000832 <__udivmoddi4+0x222>
 80008b4:	45f0      	cmp	r8, lr
 80008b6:	d29d      	bcs.n	80007f4 <__udivmoddi4+0x1e4>
 80008b8:	ebbe 0302 	subs.w	r3, lr, r2
 80008bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008c0:	3801      	subs	r0, #1
 80008c2:	46e1      	mov	r9, ip
 80008c4:	e796      	b.n	80007f4 <__udivmoddi4+0x1e4>
 80008c6:	eba7 0909 	sub.w	r9, r7, r9
 80008ca:	4449      	add	r1, r9
 80008cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80008d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008d4:	fb09 f804 	mul.w	r8, r9, r4
 80008d8:	e7db      	b.n	8000892 <__udivmoddi4+0x282>
 80008da:	4673      	mov	r3, lr
 80008dc:	e77f      	b.n	80007de <__udivmoddi4+0x1ce>
 80008de:	4650      	mov	r0, sl
 80008e0:	e766      	b.n	80007b0 <__udivmoddi4+0x1a0>
 80008e2:	4608      	mov	r0, r1
 80008e4:	e6fd      	b.n	80006e2 <__udivmoddi4+0xd2>
 80008e6:	443b      	add	r3, r7
 80008e8:	3a02      	subs	r2, #2
 80008ea:	e733      	b.n	8000754 <__udivmoddi4+0x144>
 80008ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f0:	443b      	add	r3, r7
 80008f2:	e71c      	b.n	800072e <__udivmoddi4+0x11e>
 80008f4:	4649      	mov	r1, r9
 80008f6:	e79c      	b.n	8000832 <__udivmoddi4+0x222>
 80008f8:	eba1 0109 	sub.w	r1, r1, r9
 80008fc:	46c4      	mov	ip, r8
 80008fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000902:	fb09 f804 	mul.w	r8, r9, r4
 8000906:	e7c4      	b.n	8000892 <__udivmoddi4+0x282>

08000908 <__aeabi_idiv0>:
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop

0800090c <GAMEPAD_Init>:
#include "main.h"
#include "GAMEPAD.h"

GAMEPAD gamepad;

void GAMEPAD_Init(UART_HandleTypeDef *huart){
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	gamepad.huart = huart;
 8000914:	4a06      	ldr	r2, [pc, #24]	@ (8000930 <GAMEPAD_Init+0x24>)
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	6193      	str	r3, [r2, #24]
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 6);
 800091a:	4b05      	ldr	r3, [pc, #20]	@ (8000930 <GAMEPAD_Init+0x24>)
 800091c:	699b      	ldr	r3, [r3, #24]
 800091e:	2206      	movs	r2, #6
 8000920:	4904      	ldr	r1, [pc, #16]	@ (8000934 <GAMEPAD_Init+0x28>)
 8000922:	4618      	mov	r0, r3
 8000924:	f007 f98a 	bl	8007c3c <HAL_UART_Receive_DMA>
}
 8000928:	bf00      	nop
 800092a:	3708      	adds	r7, #8
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000078 	.word	0x20000078
 8000934:	20000088 	.word	0x20000088

08000938 <GAMEPAD_Update>:

void GAMEPAD_Update(){
 8000938:	b480      	push	{r7}
 800093a:	af00      	add	r7, sp, #0

	gamepad.A = gamepad.buffer[0] & (1 << 0);
 800093c:	4b34      	ldr	r3, [pc, #208]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 800093e:	7c1b      	ldrb	r3, [r3, #16]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4b32      	ldr	r3, [pc, #200]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000948:	711a      	strb	r2, [r3, #4]
	gamepad.B = gamepad.buffer[0] & (1 << 1);
 800094a:	4b31      	ldr	r3, [pc, #196]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 800094c:	7c1b      	ldrb	r3, [r3, #16]
 800094e:	f003 0302 	and.w	r3, r3, #2
 8000952:	b2da      	uxtb	r2, r3
 8000954:	4b2e      	ldr	r3, [pc, #184]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000956:	715a      	strb	r2, [r3, #5]
	gamepad.X = gamepad.buffer[0] & (1 << 2);
 8000958:	4b2d      	ldr	r3, [pc, #180]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 800095a:	7c1b      	ldrb	r3, [r3, #16]
 800095c:	f003 0304 	and.w	r3, r3, #4
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4b2b      	ldr	r3, [pc, #172]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000964:	719a      	strb	r2, [r3, #6]
	gamepad.Y = gamepad.buffer[0] & (1 << 3);
 8000966:	4b2a      	ldr	r3, [pc, #168]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000968:	7c1b      	ldrb	r3, [r3, #16]
 800096a:	f003 0308 	and.w	r3, r3, #8
 800096e:	b2da      	uxtb	r2, r3
 8000970:	4b27      	ldr	r3, [pc, #156]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000972:	71da      	strb	r2, [r3, #7]

	gamepad.UP = gamepad.buffer[0] & (1 << 4);
 8000974:	4b26      	ldr	r3, [pc, #152]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000976:	7c1b      	ldrb	r3, [r3, #16]
 8000978:	f003 0310 	and.w	r3, r3, #16
 800097c:	b2da      	uxtb	r2, r3
 800097e:	4b24      	ldr	r3, [pc, #144]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000980:	701a      	strb	r2, [r3, #0]
	gamepad.DOWN = gamepad.buffer[0] & (1 << 5);
 8000982:	4b23      	ldr	r3, [pc, #140]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000984:	7c1b      	ldrb	r3, [r3, #16]
 8000986:	f003 0320 	and.w	r3, r3, #32
 800098a:	b2da      	uxtb	r2, r3
 800098c:	4b20      	ldr	r3, [pc, #128]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 800098e:	705a      	strb	r2, [r3, #1]
	gamepad.LEFT = gamepad.buffer[0] & (1 << 6);
 8000990:	4b1f      	ldr	r3, [pc, #124]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000992:	7c1b      	ldrb	r3, [r3, #16]
 8000994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000998:	b2da      	uxtb	r2, r3
 800099a:	4b1d      	ldr	r3, [pc, #116]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 800099c:	709a      	strb	r2, [r3, #2]
	gamepad.RIGHT = gamepad.buffer[0] & (1 << 7);
 800099e:	4b1c      	ldr	r3, [pc, #112]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009a0:	7c1b      	ldrb	r3, [r3, #16]
 80009a2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80009a6:	b2da      	uxtb	r2, r3
 80009a8:	4b19      	ldr	r3, [pc, #100]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009aa:	70da      	strb	r2, [r3, #3]

	gamepad.L1 = gamepad.buffer[1] & (1 << 3);
 80009ac:	4b18      	ldr	r3, [pc, #96]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009ae:	7c5b      	ldrb	r3, [r3, #17]
 80009b0:	f003 0308 	and.w	r3, r3, #8
 80009b4:	b2da      	uxtb	r2, r3
 80009b6:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009b8:	721a      	strb	r2, [r3, #8]
	gamepad.R1 = gamepad.buffer[1] & (1 << 2);
 80009ba:	4b15      	ldr	r3, [pc, #84]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009bc:	7c5b      	ldrb	r3, [r3, #17]
 80009be:	f003 0304 	and.w	r3, r3, #4
 80009c2:	b2da      	uxtb	r2, r3
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009c6:	729a      	strb	r2, [r3, #10]
	gamepad.L2 = gamepad.buffer[1] & (1 << 1);
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009ca:	7c5b      	ldrb	r3, [r3, #17]
 80009cc:	f003 0302 	and.w	r3, r3, #2
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009d4:	725a      	strb	r2, [r3, #9]
	gamepad.R2 = gamepad.buffer[1] & (1 << 0);
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009d8:	7c5b      	ldrb	r3, [r3, #17]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	b2da      	uxtb	r2, r3
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009e2:	72da      	strb	r2, [r3, #11]

	gamepad.LX = gamepad.buffer[2];
 80009e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009e6:	7c9a      	ldrb	r2, [r3, #18]
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009ea:	731a      	strb	r2, [r3, #12]
	gamepad.LY = gamepad.buffer[3];
 80009ec:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009ee:	7cda      	ldrb	r2, [r3, #19]
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009f2:	735a      	strb	r2, [r3, #13]
	gamepad.RX = gamepad.buffer[4];
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009f6:	7d1a      	ldrb	r2, [r3, #20]
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009fa:	739a      	strb	r2, [r3, #14]
	gamepad.RY = gamepad.buffer[5];
 80009fc:	4b04      	ldr	r3, [pc, #16]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 80009fe:	7d5a      	ldrb	r2, [r3, #21]
 8000a00:	4b03      	ldr	r3, [pc, #12]	@ (8000a10 <GAMEPAD_Update+0xd8>)
 8000a02:	73da      	strb	r2, [r3, #15]
}
 8000a04:	bf00      	nop
 8000a06:	46bd      	mov	sp, r7
 8000a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	20000078 	.word	0x20000078

08000a14 <GAMEPAD_ReceiveData>:

void GAMEPAD_ReceiveData(){
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 6);
 8000a18:	4b04      	ldr	r3, [pc, #16]	@ (8000a2c <GAMEPAD_ReceiveData+0x18>)
 8000a1a:	699b      	ldr	r3, [r3, #24]
 8000a1c:	2206      	movs	r2, #6
 8000a1e:	4904      	ldr	r1, [pc, #16]	@ (8000a30 <GAMEPAD_ReceiveData+0x1c>)
 8000a20:	4618      	mov	r0, r3
 8000a22:	f007 f90b 	bl	8007c3c <HAL_UART_Receive_DMA>
}
 8000a26:	bf00      	nop
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	20000078 	.word	0x20000078
 8000a30:	20000088 	.word	0x20000088

08000a34 <MPU6050_Init>:
HAL_StatusTypeDef status;

I2C_HandleTypeDef *IMU_HI2C;
TIM_HandleTypeDef *IMU_HTIM;

void MPU6050_Init(I2C_HandleTypeDef *HI2C, TIM_HandleTypeDef *HTIM){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af04      	add	r7, sp, #16
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
	IMU_HI2C = HI2C;
 8000a3e:	4a31      	ldr	r2, [pc, #196]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	6013      	str	r3, [r2, #0]
	IMU_HTIM = HTIM;
 8000a44:	4a30      	ldr	r2, [pc, #192]	@ (8000b08 <MPU6050_Init+0xd4>)
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	6013      	str	r3, [r2, #0]

	status = HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x75, 1, &check, 1, 10);
 8000a4a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000a4c:	6818      	ldr	r0, [r3, #0]
 8000a4e:	230a      	movs	r3, #10
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2301      	movs	r3, #1
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	4b2d      	ldr	r3, [pc, #180]	@ (8000b0c <MPU6050_Init+0xd8>)
 8000a58:	9300      	str	r3, [sp, #0]
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	2275      	movs	r2, #117	@ 0x75
 8000a5e:	21d0      	movs	r1, #208	@ 0xd0
 8000a60:	f003 fdc8 	bl	80045f4 <HAL_I2C_Mem_Read>
 8000a64:	4603      	mov	r3, r0
 8000a66:	461a      	mov	r2, r3
 8000a68:	4b29      	ldr	r3, [pc, #164]	@ (8000b10 <MPU6050_Init+0xdc>)
 8000a6a:	701a      	strb	r2, [r3, #0]

	if (check == 0x68 || check == 0x70){
 8000a6c:	4b27      	ldr	r3, [pc, #156]	@ (8000b0c <MPU6050_Init+0xd8>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b68      	cmp	r3, #104	@ 0x68
 8000a72:	d003      	beq.n	8000a7c <MPU6050_Init+0x48>
 8000a74:	4b25      	ldr	r3, [pc, #148]	@ (8000b0c <MPU6050_Init+0xd8>)
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	2b70      	cmp	r3, #112	@ 0x70
 8000a7a:	d13f      	bne.n	8000afc <MPU6050_Init+0xc8>
		mData = 0x00;
 8000a7c:	4b25      	ldr	r3, [pc, #148]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x6B, 1, &mData, 1, 10);
 8000a82:	4b20      	ldr	r3, [pc, #128]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000a84:	6818      	ldr	r0, [r3, #0]
 8000a86:	230a      	movs	r3, #10
 8000a88:	9302      	str	r3, [sp, #8]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	9301      	str	r3, [sp, #4]
 8000a8e:	4b21      	ldr	r3, [pc, #132]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000a90:	9300      	str	r3, [sp, #0]
 8000a92:	2301      	movs	r3, #1
 8000a94:	226b      	movs	r2, #107	@ 0x6b
 8000a96:	21d0      	movs	r1, #208	@ 0xd0
 8000a98:	f003 fcb2 	bl	8004400 <HAL_I2C_Mem_Write>

		mData = 0x07;
 8000a9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000a9e:	2207      	movs	r2, #7
 8000aa0:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x19, 1, &mData, 1, 10);
 8000aa2:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000aa4:	6818      	ldr	r0, [r3, #0]
 8000aa6:	230a      	movs	r3, #10
 8000aa8:	9302      	str	r3, [sp, #8]
 8000aaa:	2301      	movs	r3, #1
 8000aac:	9301      	str	r3, [sp, #4]
 8000aae:	4b19      	ldr	r3, [pc, #100]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000ab0:	9300      	str	r3, [sp, #0]
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	2219      	movs	r2, #25
 8000ab6:	21d0      	movs	r1, #208	@ 0xd0
 8000ab8:	f003 fca2 	bl	8004400 <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000abc:	4b15      	ldr	r3, [pc, #84]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000abe:	2200      	movs	r2, #0
 8000ac0:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1B, 1, &mData, 1, 10);
 8000ac2:	4b10      	ldr	r3, [pc, #64]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	230a      	movs	r3, #10
 8000ac8:	9302      	str	r3, [sp, #8]
 8000aca:	2301      	movs	r3, #1
 8000acc:	9301      	str	r3, [sp, #4]
 8000ace:	4b11      	ldr	r3, [pc, #68]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000ad0:	9300      	str	r3, [sp, #0]
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	221b      	movs	r2, #27
 8000ad6:	21d0      	movs	r1, #208	@ 0xd0
 8000ad8:	f003 fc92 	bl	8004400 <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000adc:	4b0d      	ldr	r3, [pc, #52]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1C, 1, &mData, 1, 10);
 8000ae2:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <MPU6050_Init+0xd0>)
 8000ae4:	6818      	ldr	r0, [r3, #0]
 8000ae6:	230a      	movs	r3, #10
 8000ae8:	9302      	str	r3, [sp, #8]
 8000aea:	2301      	movs	r3, #1
 8000aec:	9301      	str	r3, [sp, #4]
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <MPU6050_Init+0xe0>)
 8000af0:	9300      	str	r3, [sp, #0]
 8000af2:	2301      	movs	r3, #1
 8000af4:	221c      	movs	r2, #28
 8000af6:	21d0      	movs	r1, #208	@ 0xd0
 8000af8:	f003 fc82 	bl	8004400 <HAL_I2C_Mem_Write>
	}
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000100 	.word	0x20000100
 8000b08:	20000104 	.word	0x20000104
 8000b0c:	200000fc 	.word	0x200000fc
 8000b10:	200000fd 	.word	0x200000fd
 8000b14:	20000094 	.word	0x20000094

08000b18 <MPU6050_GetAccel>:
void MPU6050_GetAccel(){
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af04      	add	r7, sp, #16
	uint8_t accelData[6];

	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x3B, 1, accelData, 6, 10);
 8000b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000bd0 <MPU6050_GetAccel+0xb8>)
 8000b20:	6818      	ldr	r0, [r3, #0]
 8000b22:	230a      	movs	r3, #10
 8000b24:	9302      	str	r3, [sp, #8]
 8000b26:	2306      	movs	r3, #6
 8000b28:	9301      	str	r3, [sp, #4]
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	9300      	str	r3, [sp, #0]
 8000b2e:	2301      	movs	r3, #1
 8000b30:	223b      	movs	r2, #59	@ 0x3b
 8000b32:	21d0      	movs	r1, #208	@ 0xd0
 8000b34:	f003 fd5e 	bl	80045f4 <HAL_I2C_Mem_Read>

	raw_ax = (int16_t)(accelData[0] << 8) | (accelData[1]);
 8000b38:	783b      	ldrb	r3, [r7, #0]
 8000b3a:	b21b      	sxth	r3, r3
 8000b3c:	021b      	lsls	r3, r3, #8
 8000b3e:	b21a      	sxth	r2, r3
 8000b40:	787b      	ldrb	r3, [r7, #1]
 8000b42:	b21b      	sxth	r3, r3
 8000b44:	4313      	orrs	r3, r2
 8000b46:	b21a      	sxth	r2, r3
 8000b48:	4b22      	ldr	r3, [pc, #136]	@ (8000bd4 <MPU6050_GetAccel+0xbc>)
 8000b4a:	801a      	strh	r2, [r3, #0]
	raw_ay = (int16_t)(accelData[2] << 8) | (accelData[3]);
 8000b4c:	78bb      	ldrb	r3, [r7, #2]
 8000b4e:	b21b      	sxth	r3, r3
 8000b50:	021b      	lsls	r3, r3, #8
 8000b52:	b21a      	sxth	r2, r3
 8000b54:	78fb      	ldrb	r3, [r7, #3]
 8000b56:	b21b      	sxth	r3, r3
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	b21a      	sxth	r2, r3
 8000b5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd8 <MPU6050_GetAccel+0xc0>)
 8000b5e:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(accelData[4] << 8) | (accelData[5]);
 8000b60:	793b      	ldrb	r3, [r7, #4]
 8000b62:	b21b      	sxth	r3, r3
 8000b64:	021b      	lsls	r3, r3, #8
 8000b66:	b21a      	sxth	r2, r3
 8000b68:	797b      	ldrb	r3, [r7, #5]
 8000b6a:	b21b      	sxth	r3, r3
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	b21a      	sxth	r2, r3
 8000b70:	4b1a      	ldr	r3, [pc, #104]	@ (8000bdc <MPU6050_GetAccel+0xc4>)
 8000b72:	801a      	strh	r2, [r3, #0]

	accelX = (float)raw_ax/16384.0f;
 8000b74:	4b17      	ldr	r3, [pc, #92]	@ (8000bd4 <MPU6050_GetAccel+0xbc>)
 8000b76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b7a:	ee07 3a90 	vmov	s15, r3
 8000b7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b82:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000be0 <MPU6050_GetAccel+0xc8>
 8000b86:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b8a:	4b16      	ldr	r3, [pc, #88]	@ (8000be4 <MPU6050_GetAccel+0xcc>)
 8000b8c:	edc3 7a00 	vstr	s15, [r3]
	accelY = (float)raw_ay/16384.0f;
 8000b90:	4b11      	ldr	r3, [pc, #68]	@ (8000bd8 <MPU6050_GetAccel+0xc0>)
 8000b92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b9e:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000be0 <MPU6050_GetAccel+0xc8>
 8000ba2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ba6:	4b10      	ldr	r3, [pc, #64]	@ (8000be8 <MPU6050_GetAccel+0xd0>)
 8000ba8:	edc3 7a00 	vstr	s15, [r3]
	accelZ = (float)raw_az/16384.0f;
 8000bac:	4b0b      	ldr	r3, [pc, #44]	@ (8000bdc <MPU6050_GetAccel+0xc4>)
 8000bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bb2:	ee07 3a90 	vmov	s15, r3
 8000bb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000bba:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000be0 <MPU6050_GetAccel+0xc8>
 8000bbe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bec <MPU6050_GetAccel+0xd4>)
 8000bc4:	edc3 7a00 	vstr	s15, [r3]
}
 8000bc8:	bf00      	nop
 8000bca:	3708      	adds	r7, #8
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bd80      	pop	{r7, pc}
 8000bd0:	20000100 	.word	0x20000100
 8000bd4:	200000b0 	.word	0x200000b0
 8000bd8:	200000b2 	.word	0x200000b2
 8000bdc:	200000b4 	.word	0x200000b4
 8000be0:	46800000 	.word	0x46800000
 8000be4:	200000d4 	.word	0x200000d4
 8000be8:	200000d8 	.word	0x200000d8
 8000bec:	200000dc 	.word	0x200000dc

08000bf0 <MPU6050_GetGyro>:

void MPU6050_GetGyro(){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b086      	sub	sp, #24
 8000bf4:	af04      	add	r7, sp, #16
	uint8_t gyroData[6];
	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x43, 1, gyroData, 6, 10);
 8000bf6:	4b2c      	ldr	r3, [pc, #176]	@ (8000ca8 <MPU6050_GetGyro+0xb8>)
 8000bf8:	6818      	ldr	r0, [r3, #0]
 8000bfa:	230a      	movs	r3, #10
 8000bfc:	9302      	str	r3, [sp, #8]
 8000bfe:	2306      	movs	r3, #6
 8000c00:	9301      	str	r3, [sp, #4]
 8000c02:	463b      	mov	r3, r7
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2301      	movs	r3, #1
 8000c08:	2243      	movs	r2, #67	@ 0x43
 8000c0a:	21d0      	movs	r1, #208	@ 0xd0
 8000c0c:	f003 fcf2 	bl	80045f4 <HAL_I2C_Mem_Read>

	raw_gx = (int16_t)(gyroData[0] << 8) | (gyroData[1]);
 8000c10:	783b      	ldrb	r3, [r7, #0]
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	021b      	lsls	r3, r3, #8
 8000c16:	b21a      	sxth	r2, r3
 8000c18:	787b      	ldrb	r3, [r7, #1]
 8000c1a:	b21b      	sxth	r3, r3
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	b21a      	sxth	r2, r3
 8000c20:	4b22      	ldr	r3, [pc, #136]	@ (8000cac <MPU6050_GetGyro+0xbc>)
 8000c22:	801a      	strh	r2, [r3, #0]
	raw_gy = (int16_t)(gyroData[2] << 8) | (gyroData[3]);
 8000c24:	78bb      	ldrb	r3, [r7, #2]
 8000c26:	b21b      	sxth	r3, r3
 8000c28:	021b      	lsls	r3, r3, #8
 8000c2a:	b21a      	sxth	r2, r3
 8000c2c:	78fb      	ldrb	r3, [r7, #3]
 8000c2e:	b21b      	sxth	r3, r3
 8000c30:	4313      	orrs	r3, r2
 8000c32:	b21a      	sxth	r2, r3
 8000c34:	4b1e      	ldr	r3, [pc, #120]	@ (8000cb0 <MPU6050_GetGyro+0xc0>)
 8000c36:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(gyroData[4] << 8) | (gyroData[5]);
 8000c38:	793b      	ldrb	r3, [r7, #4]
 8000c3a:	b21b      	sxth	r3, r3
 8000c3c:	021b      	lsls	r3, r3, #8
 8000c3e:	b21a      	sxth	r2, r3
 8000c40:	797b      	ldrb	r3, [r7, #5]
 8000c42:	b21b      	sxth	r3, r3
 8000c44:	4313      	orrs	r3, r2
 8000c46:	b21a      	sxth	r2, r3
 8000c48:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <MPU6050_GetGyro+0xc4>)
 8000c4a:	801a      	strh	r2, [r3, #0]

	gyroX = (float)raw_gx/131.0f ;
 8000c4c:	4b17      	ldr	r3, [pc, #92]	@ (8000cac <MPU6050_GetGyro+0xbc>)
 8000c4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c52:	ee07 3a90 	vmov	s15, r3
 8000c56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c5a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000cb8 <MPU6050_GetGyro+0xc8>
 8000c5e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c62:	4b16      	ldr	r3, [pc, #88]	@ (8000cbc <MPU6050_GetGyro+0xcc>)
 8000c64:	edc3 7a00 	vstr	s15, [r3]
	gyroX = (float)raw_gy/131.0f ;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <MPU6050_GetGyro+0xc0>)
 8000c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c6e:	ee07 3a90 	vmov	s15, r3
 8000c72:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c76:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000cb8 <MPU6050_GetGyro+0xc8>
 8000c7a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000cbc <MPU6050_GetGyro+0xcc>)
 8000c80:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = (float)raw_gz/131.0f ;
 8000c84:	4b0b      	ldr	r3, [pc, #44]	@ (8000cb4 <MPU6050_GetGyro+0xc4>)
 8000c86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c8a:	ee07 3a90 	vmov	s15, r3
 8000c8e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c92:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000cb8 <MPU6050_GetGyro+0xc8>
 8000c96:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c9a:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <MPU6050_GetGyro+0xd0>)
 8000c9c:	edc3 7a00 	vstr	s15, [r3]
}
 8000ca0:	bf00      	nop
 8000ca2:	3708      	adds	r7, #8
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000100 	.word	0x20000100
 8000cac:	200000b6 	.word	0x200000b6
 8000cb0:	200000b8 	.word	0x200000b8
 8000cb4:	200000ba 	.word	0x200000ba
 8000cb8:	43030000 	.word	0x43030000
 8000cbc:	200000bc 	.word	0x200000bc
 8000cc0:	200000c4 	.word	0x200000c4

08000cc4 <MPU6050_Calibrate>:

void MPU6050_Calibrate(uint16_t duration){
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b08a      	sub	sp, #40	@ 0x28
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	80fb      	strh	r3, [r7, #6]
	float ag[] = {0, 0, 0, 0, 0, 0};
 8000cce:	f107 030c 	add.w	r3, r7, #12
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	601a      	str	r2, [r3, #0]
 8000cd6:	605a      	str	r2, [r3, #4]
 8000cd8:	609a      	str	r2, [r3, #8]
 8000cda:	60da      	str	r2, [r3, #12]
 8000cdc:	611a      	str	r2, [r3, #16]
 8000cde:	615a      	str	r2, [r3, #20]

		for(int i = 0; i < (float)duration; i++){
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ce4:	e03f      	b.n	8000d66 <MPU6050_Calibrate+0xa2>
			MPU6050_GetAccel();
 8000ce6:	f7ff ff17 	bl	8000b18 <MPU6050_GetAccel>
			MPU6050_GetGyro();
 8000cea:	f7ff ff81 	bl	8000bf0 <MPU6050_GetGyro>
			ag[0] += accelX;
 8000cee:	ed97 7a03 	vldr	s14, [r7, #12]
 8000cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8000e1c <MPU6050_Calibrate+0x158>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cfc:	edc7 7a03 	vstr	s15, [r7, #12]
			ag[1] += accelY;
 8000d00:	ed97 7a04 	vldr	s14, [r7, #16]
 8000d04:	4b46      	ldr	r3, [pc, #280]	@ (8000e20 <MPU6050_Calibrate+0x15c>)
 8000d06:	edd3 7a00 	vldr	s15, [r3]
 8000d0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d0e:	edc7 7a04 	vstr	s15, [r7, #16]
			ag[2] += accelZ;
 8000d12:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d16:	4b43      	ldr	r3, [pc, #268]	@ (8000e24 <MPU6050_Calibrate+0x160>)
 8000d18:	edd3 7a00 	vldr	s15, [r3]
 8000d1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d20:	edc7 7a05 	vstr	s15, [r7, #20]
			ag[3] += gyroX;
 8000d24:	ed97 7a06 	vldr	s14, [r7, #24]
 8000d28:	4b3f      	ldr	r3, [pc, #252]	@ (8000e28 <MPU6050_Calibrate+0x164>)
 8000d2a:	edd3 7a00 	vldr	s15, [r3]
 8000d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d32:	edc7 7a06 	vstr	s15, [r7, #24]
			ag[4] += gyroY;
 8000d36:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d3a:	4b3c      	ldr	r3, [pc, #240]	@ (8000e2c <MPU6050_Calibrate+0x168>)
 8000d3c:	edd3 7a00 	vldr	s15, [r3]
 8000d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d44:	edc7 7a07 	vstr	s15, [r7, #28]
			ag[5] += gyroZ;
 8000d48:	ed97 7a08 	vldr	s14, [r7, #32]
 8000d4c:	4b38      	ldr	r3, [pc, #224]	@ (8000e30 <MPU6050_Calibrate+0x16c>)
 8000d4e:	edd3 7a00 	vldr	s15, [r3]
 8000d52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d56:	edc7 7a08 	vstr	s15, [r7, #32]
			HAL_Delay(1);
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	f002 f956 	bl	800300c <HAL_Delay>
		for(int i = 0; i < (float)duration; i++){
 8000d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d62:	3301      	adds	r3, #1
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d68:	ee07 3a90 	vmov	s15, r3
 8000d6c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d70:	88fb      	ldrh	r3, [r7, #6]
 8000d72:	ee07 3a90 	vmov	s15, r3
 8000d76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d7a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d82:	d4b0      	bmi.n	8000ce6 <MPU6050_Calibrate+0x22>
		}

		accelX_offsets = ag[0]/(float)duration;
 8000d84:	edd7 6a03 	vldr	s13, [r7, #12]
 8000d88:	88fb      	ldrh	r3, [r7, #6]
 8000d8a:	ee07 3a90 	vmov	s15, r3
 8000d8e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d96:	4b27      	ldr	r3, [pc, #156]	@ (8000e34 <MPU6050_Calibrate+0x170>)
 8000d98:	edc3 7a00 	vstr	s15, [r3]
		accelY_offsets = ag[1]/(float)duration;
 8000d9c:	edd7 6a04 	vldr	s13, [r7, #16]
 8000da0:	88fb      	ldrh	r3, [r7, #6]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000daa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dae:	4b22      	ldr	r3, [pc, #136]	@ (8000e38 <MPU6050_Calibrate+0x174>)
 8000db0:	edc3 7a00 	vstr	s15, [r3]
		accelZ_offsets = ag[2]/(float)duration;
 8000db4:	edd7 6a05 	vldr	s13, [r7, #20]
 8000db8:	88fb      	ldrh	r3, [r7, #6]
 8000dba:	ee07 3a90 	vmov	s15, r3
 8000dbe:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8000e3c <MPU6050_Calibrate+0x178>)
 8000dc8:	edc3 7a00 	vstr	s15, [r3]
		gyroX_offsets = ag[3]/(float)duration;
 8000dcc:	edd7 6a06 	vldr	s13, [r7, #24]
 8000dd0:	88fb      	ldrh	r3, [r7, #6]
 8000dd2:	ee07 3a90 	vmov	s15, r3
 8000dd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dde:	4b18      	ldr	r3, [pc, #96]	@ (8000e40 <MPU6050_Calibrate+0x17c>)
 8000de0:	edc3 7a00 	vstr	s15, [r3]
		gyroY_offsets = ag[4]/(float)duration;
 8000de4:	edd7 6a07 	vldr	s13, [r7, #28]
 8000de8:	88fb      	ldrh	r3, [r7, #6]
 8000dea:	ee07 3a90 	vmov	s15, r3
 8000dee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000df2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000df6:	4b13      	ldr	r3, [pc, #76]	@ (8000e44 <MPU6050_Calibrate+0x180>)
 8000df8:	edc3 7a00 	vstr	s15, [r3]
		gyroZ_offsets = ag[5]/(float)duration;
 8000dfc:	edd7 6a08 	vldr	s13, [r7, #32]
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	ee07 3a90 	vmov	s15, r3
 8000e06:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000e0a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <MPU6050_Calibrate+0x184>)
 8000e10:	edc3 7a00 	vstr	s15, [r3]
}
 8000e14:	bf00      	nop
 8000e16:	3728      	adds	r7, #40	@ 0x28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	200000d4 	.word	0x200000d4
 8000e20:	200000d8 	.word	0x200000d8
 8000e24:	200000dc 	.word	0x200000dc
 8000e28:	200000bc 	.word	0x200000bc
 8000e2c:	200000c0 	.word	0x200000c0
 8000e30:	200000c4 	.word	0x200000c4
 8000e34:	200000e0 	.word	0x200000e0
 8000e38:	200000e4 	.word	0x200000e4
 8000e3c:	200000e8 	.word	0x200000e8
 8000e40:	200000c8 	.word	0x200000c8
 8000e44:	200000cc 	.word	0x200000cc
 8000e48:	200000d0 	.word	0x200000d0

08000e4c <MPU6050_GetFullReadings>:

void MPU6050_GetFullReadings(){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(IMU_HI2C, MPU6050_ADDRESS, MPU6050_ACCEL_OUT_REGISTER, 1, buffer, 14);
 8000e52:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <MPU6050_GetFullReadings+0x24>)
 8000e54:	6818      	ldr	r0, [r3, #0]
 8000e56:	230e      	movs	r3, #14
 8000e58:	9301      	str	r3, [sp, #4]
 8000e5a:	4b06      	ldr	r3, [pc, #24]	@ (8000e74 <MPU6050_GetFullReadings+0x28>)
 8000e5c:	9300      	str	r3, [sp, #0]
 8000e5e:	2301      	movs	r3, #1
 8000e60:	223b      	movs	r2, #59	@ 0x3b
 8000e62:	21d0      	movs	r1, #208	@ 0xd0
 8000e64:	f003 fdf8 	bl	8004a58 <HAL_I2C_Mem_Read_DMA>
}
 8000e68:	bf00      	nop
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000100 	.word	0x20000100
 8000e74:	20000098 	.word	0x20000098

08000e78 <MPU6050_GetFilteredData>:

void MPU6050_GetFilteredData(float filterGyroCoef){
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	ed2d 8b02 	vpush	{d8}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	ed87 0a01 	vstr	s0, [r7, #4]
	raw_ax = (int16_t)(buffer[0] << 8) | (buffer[1]);
 8000e86:	4bba      	ldr	r3, [pc, #744]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	b21b      	sxth	r3, r3
 8000e8c:	021b      	lsls	r3, r3, #8
 8000e8e:	b21a      	sxth	r2, r3
 8000e90:	4bb7      	ldr	r3, [pc, #732]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000e92:	785b      	ldrb	r3, [r3, #1]
 8000e94:	b21b      	sxth	r3, r3
 8000e96:	4313      	orrs	r3, r2
 8000e98:	b21a      	sxth	r2, r3
 8000e9a:	4bb6      	ldr	r3, [pc, #728]	@ (8001174 <MPU6050_GetFilteredData+0x2fc>)
 8000e9c:	801a      	strh	r2, [r3, #0]
	raw_ay = (int16_t)(buffer[2] << 8) | (buffer[3]);
 8000e9e:	4bb4      	ldr	r3, [pc, #720]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000ea0:	789b      	ldrb	r3, [r3, #2]
 8000ea2:	b21b      	sxth	r3, r3
 8000ea4:	021b      	lsls	r3, r3, #8
 8000ea6:	b21a      	sxth	r2, r3
 8000ea8:	4bb1      	ldr	r3, [pc, #708]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000eaa:	78db      	ldrb	r3, [r3, #3]
 8000eac:	b21b      	sxth	r3, r3
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	b21a      	sxth	r2, r3
 8000eb2:	4bb1      	ldr	r3, [pc, #708]	@ (8001178 <MPU6050_GetFilteredData+0x300>)
 8000eb4:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(buffer[4] << 8) | (buffer[5]);
 8000eb6:	4bae      	ldr	r3, [pc, #696]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000eb8:	791b      	ldrb	r3, [r3, #4]
 8000eba:	b21b      	sxth	r3, r3
 8000ebc:	021b      	lsls	r3, r3, #8
 8000ebe:	b21a      	sxth	r2, r3
 8000ec0:	4bab      	ldr	r3, [pc, #684]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000ec2:	795b      	ldrb	r3, [r3, #5]
 8000ec4:	b21b      	sxth	r3, r3
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	b21a      	sxth	r2, r3
 8000eca:	4bac      	ldr	r3, [pc, #688]	@ (800117c <MPU6050_GetFilteredData+0x304>)
 8000ecc:	801a      	strh	r2, [r3, #0]

	accelX = ((float)raw_ax/TEMP_LSB_OFFSET) - accelX_offsets;
 8000ece:	4ba9      	ldr	r3, [pc, #676]	@ (8001174 <MPU6050_GetFilteredData+0x2fc>)
 8000ed0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000edc:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8001180 <MPU6050_GetFilteredData+0x308>
 8000ee0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000ee4:	4ba7      	ldr	r3, [pc, #668]	@ (8001184 <MPU6050_GetFilteredData+0x30c>)
 8000ee6:	edd3 7a00 	vldr	s15, [r3]
 8000eea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eee:	4ba6      	ldr	r3, [pc, #664]	@ (8001188 <MPU6050_GetFilteredData+0x310>)
 8000ef0:	edc3 7a00 	vstr	s15, [r3]
	accelY = ((float)raw_ay/TEMP_LSB_OFFSET) - accelY_offsets;
 8000ef4:	4ba0      	ldr	r3, [pc, #640]	@ (8001178 <MPU6050_GetFilteredData+0x300>)
 8000ef6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000efa:	ee07 3a90 	vmov	s15, r3
 8000efe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f02:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8001180 <MPU6050_GetFilteredData+0x308>
 8000f06:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f0a:	4ba0      	ldr	r3, [pc, #640]	@ (800118c <MPU6050_GetFilteredData+0x314>)
 8000f0c:	edd3 7a00 	vldr	s15, [r3]
 8000f10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f14:	4b9e      	ldr	r3, [pc, #632]	@ (8001190 <MPU6050_GetFilteredData+0x318>)
 8000f16:	edc3 7a00 	vstr	s15, [r3]
	accelZ = ((float)raw_az/TEMP_LSB_OFFSET);
 8000f1a:	4b98      	ldr	r3, [pc, #608]	@ (800117c <MPU6050_GetFilteredData+0x304>)
 8000f1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f20:	ee07 3a90 	vmov	s15, r3
 8000f24:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f28:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001180 <MPU6050_GetFilteredData+0x308>
 8000f2c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f30:	4b98      	ldr	r3, [pc, #608]	@ (8001194 <MPU6050_GetFilteredData+0x31c>)
 8000f32:	edc3 7a00 	vstr	s15, [r3]

	raw_gx = (int16_t)(buffer[8] << 8) | (buffer[9]);
 8000f36:	4b8e      	ldr	r3, [pc, #568]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f38:	7a1b      	ldrb	r3, [r3, #8]
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	021b      	lsls	r3, r3, #8
 8000f3e:	b21a      	sxth	r2, r3
 8000f40:	4b8b      	ldr	r3, [pc, #556]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f42:	7a5b      	ldrb	r3, [r3, #9]
 8000f44:	b21b      	sxth	r3, r3
 8000f46:	4313      	orrs	r3, r2
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	4b93      	ldr	r3, [pc, #588]	@ (8001198 <MPU6050_GetFilteredData+0x320>)
 8000f4c:	801a      	strh	r2, [r3, #0]
	raw_gy = (int16_t)(buffer[10] << 8) | (buffer[11]);
 8000f4e:	4b88      	ldr	r3, [pc, #544]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f50:	7a9b      	ldrb	r3, [r3, #10]
 8000f52:	b21b      	sxth	r3, r3
 8000f54:	021b      	lsls	r3, r3, #8
 8000f56:	b21a      	sxth	r2, r3
 8000f58:	4b85      	ldr	r3, [pc, #532]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f5a:	7adb      	ldrb	r3, [r3, #11]
 8000f5c:	b21b      	sxth	r3, r3
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	b21a      	sxth	r2, r3
 8000f62:	4b8e      	ldr	r3, [pc, #568]	@ (800119c <MPU6050_GetFilteredData+0x324>)
 8000f64:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(buffer[12] << 8) | (buffer[13]);
 8000f66:	4b82      	ldr	r3, [pc, #520]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f68:	7b1b      	ldrb	r3, [r3, #12]
 8000f6a:	b21b      	sxth	r3, r3
 8000f6c:	021b      	lsls	r3, r3, #8
 8000f6e:	b21a      	sxth	r2, r3
 8000f70:	4b7f      	ldr	r3, [pc, #508]	@ (8001170 <MPU6050_GetFilteredData+0x2f8>)
 8000f72:	7b5b      	ldrb	r3, [r3, #13]
 8000f74:	b21b      	sxth	r3, r3
 8000f76:	4313      	orrs	r3, r2
 8000f78:	b21a      	sxth	r2, r3
 8000f7a:	4b89      	ldr	r3, [pc, #548]	@ (80011a0 <MPU6050_GetFilteredData+0x328>)
 8000f7c:	801a      	strh	r2, [r3, #0]

	gyroX = ((float)raw_gx/TEMP_LSB_2_DEGREE)- gyroX_offsets;
 8000f7e:	4b86      	ldr	r3, [pc, #536]	@ (8001198 <MPU6050_GetFilteredData+0x320>)
 8000f80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f84:	ee07 3a90 	vmov	s15, r3
 8000f88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f8c:	eddf 6a85 	vldr	s13, [pc, #532]	@ 80011a4 <MPU6050_GetFilteredData+0x32c>
 8000f90:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f94:	4b84      	ldr	r3, [pc, #528]	@ (80011a8 <MPU6050_GetFilteredData+0x330>)
 8000f96:	edd3 7a00 	vldr	s15, [r3]
 8000f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f9e:	4b83      	ldr	r3, [pc, #524]	@ (80011ac <MPU6050_GetFilteredData+0x334>)
 8000fa0:	edc3 7a00 	vstr	s15, [r3]
	gyroY = ((float)raw_gy/TEMP_LSB_2_DEGREE)- gyroY_offsets;
 8000fa4:	4b7d      	ldr	r3, [pc, #500]	@ (800119c <MPU6050_GetFilteredData+0x324>)
 8000fa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000faa:	ee07 3a90 	vmov	s15, r3
 8000fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fb2:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 80011a4 <MPU6050_GetFilteredData+0x32c>
 8000fb6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fba:	4b7d      	ldr	r3, [pc, #500]	@ (80011b0 <MPU6050_GetFilteredData+0x338>)
 8000fbc:	edd3 7a00 	vldr	s15, [r3]
 8000fc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fc4:	4b7b      	ldr	r3, [pc, #492]	@ (80011b4 <MPU6050_GetFilteredData+0x33c>)
 8000fc6:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = ((float)raw_gz/TEMP_LSB_2_DEGREE)- gyroZ_offsets;
 8000fca:	4b75      	ldr	r3, [pc, #468]	@ (80011a0 <MPU6050_GetFilteredData+0x328>)
 8000fcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd8:	eddf 6a72 	vldr	s13, [pc, #456]	@ 80011a4 <MPU6050_GetFilteredData+0x32c>
 8000fdc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fe0:	4b75      	ldr	r3, [pc, #468]	@ (80011b8 <MPU6050_GetFilteredData+0x340>)
 8000fe2:	edd3 7a00 	vldr	s15, [r3]
 8000fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fea:	4b74      	ldr	r3, [pc, #464]	@ (80011bc <MPU6050_GetFilteredData+0x344>)
 8000fec:	edc3 7a00 	vstr	s15, [r3]

	//---------------------------------------------------------------------------
	current_Time = __HAL_TIM_GET_COUNTER(IMU_HTIM);
 8000ff0:	4b73      	ldr	r3, [pc, #460]	@ (80011c0 <MPU6050_GetFilteredData+0x348>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ff8:	4a72      	ldr	r2, [pc, #456]	@ (80011c4 <MPU6050_GetFilteredData+0x34c>)
 8000ffa:	6013      	str	r3, [r2, #0]
	dt = (float)(current_Time - prev_Time);
 8000ffc:	4b71      	ldr	r3, [pc, #452]	@ (80011c4 <MPU6050_GetFilteredData+0x34c>)
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	4b71      	ldr	r3, [pc, #452]	@ (80011c8 <MPU6050_GetFilteredData+0x350>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	ee07 3a90 	vmov	s15, r3
 800100a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800100e:	4b6f      	ldr	r3, [pc, #444]	@ (80011cc <MPU6050_GetFilteredData+0x354>)
 8001010:	edc3 7a00 	vstr	s15, [r3]
	dt = (dt)/1000000.0f;
 8001014:	4b6d      	ldr	r3, [pc, #436]	@ (80011cc <MPU6050_GetFilteredData+0x354>)
 8001016:	ed93 7a00 	vldr	s14, [r3]
 800101a:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 80011d0 <MPU6050_GetFilteredData+0x358>
 800101e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001022:	4b6a      	ldr	r3, [pc, #424]	@ (80011cc <MPU6050_GetFilteredData+0x354>)
 8001024:	edc3 7a00 	vstr	s15, [r3]
	prev_Time = current_Time;
 8001028:	4b66      	ldr	r3, [pc, #408]	@ (80011c4 <MPU6050_GetFilteredData+0x34c>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a66      	ldr	r2, [pc, #408]	@ (80011c8 <MPU6050_GetFilteredData+0x350>)
 800102e:	6013      	str	r3, [r2, #0]

	float newRollGyro = roll + (gyroX)*(dt);
 8001030:	4b5e      	ldr	r3, [pc, #376]	@ (80011ac <MPU6050_GetFilteredData+0x334>)
 8001032:	ed93 7a00 	vldr	s14, [r3]
 8001036:	4b65      	ldr	r3, [pc, #404]	@ (80011cc <MPU6050_GetFilteredData+0x354>)
 8001038:	edd3 7a00 	vldr	s15, [r3]
 800103c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001040:	4b64      	ldr	r3, [pc, #400]	@ (80011d4 <MPU6050_GetFilteredData+0x35c>)
 8001042:	edd3 7a00 	vldr	s15, [r3]
 8001046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800104a:	edc7 7a05 	vstr	s15, [r7, #20]
	float newPitchGyro = pitch + (gyroY)*(dt);
 800104e:	4b59      	ldr	r3, [pc, #356]	@ (80011b4 <MPU6050_GetFilteredData+0x33c>)
 8001050:	ed93 7a00 	vldr	s14, [r3]
 8001054:	4b5d      	ldr	r3, [pc, #372]	@ (80011cc <MPU6050_GetFilteredData+0x354>)
 8001056:	edd3 7a00 	vldr	s15, [r3]
 800105a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800105e:	4b5e      	ldr	r3, [pc, #376]	@ (80011d8 <MPU6050_GetFilteredData+0x360>)
 8001060:	edd3 7a00 	vldr	s15, [r3]
 8001064:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001068:	edc7 7a04 	vstr	s15, [r7, #16]

	float newRollAccel = atan2f(accelY, sqrtf(accelX*accelX + accelZ*accelZ)) * RAD_2_DEG;
 800106c:	4b48      	ldr	r3, [pc, #288]	@ (8001190 <MPU6050_GetFilteredData+0x318>)
 800106e:	ed93 8a00 	vldr	s16, [r3]
 8001072:	4b45      	ldr	r3, [pc, #276]	@ (8001188 <MPU6050_GetFilteredData+0x310>)
 8001074:	ed93 7a00 	vldr	s14, [r3]
 8001078:	4b43      	ldr	r3, [pc, #268]	@ (8001188 <MPU6050_GetFilteredData+0x310>)
 800107a:	edd3 7a00 	vldr	s15, [r3]
 800107e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001082:	4b44      	ldr	r3, [pc, #272]	@ (8001194 <MPU6050_GetFilteredData+0x31c>)
 8001084:	edd3 6a00 	vldr	s13, [r3]
 8001088:	4b42      	ldr	r3, [pc, #264]	@ (8001194 <MPU6050_GetFilteredData+0x31c>)
 800108a:	edd3 7a00 	vldr	s15, [r3]
 800108e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001092:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	f007 fbb9 	bl	8008810 <sqrtf>
 800109e:	eef0 7a40 	vmov.f32	s15, s0
 80010a2:	eef0 0a67 	vmov.f32	s1, s15
 80010a6:	eeb0 0a48 	vmov.f32	s0, s16
 80010aa:	f007 fbaf 	bl	800880c <atan2f>
 80010ae:	eef0 7a40 	vmov.f32	s15, s0
 80010b2:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80011dc <MPU6050_GetFilteredData+0x364>
 80010b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ba:	edc7 7a03 	vstr	s15, [r7, #12]
	float newPitchAccel = atan2f(accelX, sqrtf(accelY*accelY + accelZ*accelZ)) * RAD_2_DEG;
 80010be:	4b32      	ldr	r3, [pc, #200]	@ (8001188 <MPU6050_GetFilteredData+0x310>)
 80010c0:	ed93 8a00 	vldr	s16, [r3]
 80010c4:	4b32      	ldr	r3, [pc, #200]	@ (8001190 <MPU6050_GetFilteredData+0x318>)
 80010c6:	ed93 7a00 	vldr	s14, [r3]
 80010ca:	4b31      	ldr	r3, [pc, #196]	@ (8001190 <MPU6050_GetFilteredData+0x318>)
 80010cc:	edd3 7a00 	vldr	s15, [r3]
 80010d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001194 <MPU6050_GetFilteredData+0x31c>)
 80010d6:	edd3 6a00 	vldr	s13, [r3]
 80010da:	4b2e      	ldr	r3, [pc, #184]	@ (8001194 <MPU6050_GetFilteredData+0x31c>)
 80010dc:	edd3 7a00 	vldr	s15, [r3]
 80010e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ec:	f007 fb90 	bl	8008810 <sqrtf>
 80010f0:	eef0 7a40 	vmov.f32	s15, s0
 80010f4:	eef0 0a67 	vmov.f32	s1, s15
 80010f8:	eeb0 0a48 	vmov.f32	s0, s16
 80010fc:	f007 fb86 	bl	800880c <atan2f>
 8001100:	eef0 7a40 	vmov.f32	s15, s0
 8001104:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80011dc <MPU6050_GetFilteredData+0x364>
 8001108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110c:	edc7 7a02 	vstr	s15, [r7, #8]

	roll = (filterGyroCoef)*newRollGyro + (1.0f-(filterGyroCoef))*newRollAccel;
 8001110:	ed97 7a01 	vldr	s14, [r7, #4]
 8001114:	edd7 7a05 	vldr	s15, [r7, #20]
 8001118:	ee27 7a27 	vmul.f32	s14, s14, s15
 800111c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001120:	edd7 7a01 	vldr	s15, [r7, #4]
 8001124:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001128:	edd7 7a03 	vldr	s15, [r7, #12]
 800112c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001130:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001134:	4b27      	ldr	r3, [pc, #156]	@ (80011d4 <MPU6050_GetFilteredData+0x35c>)
 8001136:	edc3 7a00 	vstr	s15, [r3]
	pitch = (filterGyroCoef)*newPitchGyro + (1.0f-(filterGyroCoef))*newPitchAccel;
 800113a:	ed97 7a01 	vldr	s14, [r7, #4]
 800113e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001142:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001146:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800114a:	edd7 7a01 	vldr	s15, [r7, #4]
 800114e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001152:	edd7 7a02 	vldr	s15, [r7, #8]
 8001156:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800115a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800115e:	4b1e      	ldr	r3, [pc, #120]	@ (80011d8 <MPU6050_GetFilteredData+0x360>)
 8001160:	edc3 7a00 	vstr	s15, [r3]
//	angleZ += (gyroZ)*(dt);
}
 8001164:	bf00      	nop
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	ecbd 8b02 	vpop	{d8}
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000098 	.word	0x20000098
 8001174:	200000b0 	.word	0x200000b0
 8001178:	200000b2 	.word	0x200000b2
 800117c:	200000b4 	.word	0x200000b4
 8001180:	46800000 	.word	0x46800000
 8001184:	200000e0 	.word	0x200000e0
 8001188:	200000d4 	.word	0x200000d4
 800118c:	200000e4 	.word	0x200000e4
 8001190:	200000d8 	.word	0x200000d8
 8001194:	200000dc 	.word	0x200000dc
 8001198:	200000b6 	.word	0x200000b6
 800119c:	200000b8 	.word	0x200000b8
 80011a0:	200000ba 	.word	0x200000ba
 80011a4:	43030000 	.word	0x43030000
 80011a8:	200000c8 	.word	0x200000c8
 80011ac:	200000bc 	.word	0x200000bc
 80011b0:	200000cc 	.word	0x200000cc
 80011b4:	200000c0 	.word	0x200000c0
 80011b8:	200000d0 	.word	0x200000d0
 80011bc:	200000c4 	.word	0x200000c4
 80011c0:	20000104 	.word	0x20000104
 80011c4:	200000f4 	.word	0x200000f4
 80011c8:	200000f8 	.word	0x200000f8
 80011cc:	200000ac 	.word	0x200000ac
 80011d0:	49742400 	.word	0x49742400
 80011d4:	200000ec 	.word	0x200000ec
 80011d8:	200000f0 	.word	0x200000f0
 80011dc:	42652ee1 	.word	0x42652ee1

080011e0 <PID_Init>:


#include "PID.h"
#include "stdint.h"

void PID_Init(PID *pid, float integral_limit, float output_limit){
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	60f8      	str	r0, [r7, #12]
 80011e8:	ed87 0a02 	vstr	s0, [r7, #8]
 80011ec:	edc7 0a01 	vstr	s1, [r7, #4]

	/*Clear controller variables*/
	pid->Kp = 0.0f;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	f04f 0200 	mov.w	r2, #0
 80011f6:	601a      	str	r2, [r3, #0]
	pid->Ki = 0.0f;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
	pid->Kd = 0.0f;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	f04f 0200 	mov.w	r2, #0
 8001206:	609a      	str	r2, [r3, #8]
	pid->tau = 0.0f;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f04f 0200 	mov.w	r2, #0
 800120e:	60da      	str	r2, [r3, #12]

	pid->error = 0.0f;
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->prev_error = 0.0f;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f04f 0200 	mov.w	r2, #0
 800121e:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->integration = 0.0f;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
	pid->integral_limit = integral_limit;
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	63da      	str	r2, [r3, #60]	@ 0x3c

	pid->differentiation = 0.0f;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
	pid->measurement = 0.0f;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f04f 0200 	mov.w	r2, #0
 800123c:	625a      	str	r2, [r3, #36]	@ 0x24

	pid->output = 0.0f;
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->output_limit = output_limit;
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800124c:	bf00      	nop
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <PID_SetParameters>:

void PID_SetParameters(PID *pid, float kp, float ki, float kd, float setpoint, float measurement){
 8001258:	b480      	push	{r7}
 800125a:	b087      	sub	sp, #28
 800125c:	af00      	add	r7, sp, #0
 800125e:	6178      	str	r0, [r7, #20]
 8001260:	ed87 0a04 	vstr	s0, [r7, #16]
 8001264:	edc7 0a03 	vstr	s1, [r7, #12]
 8001268:	ed87 1a02 	vstr	s2, [r7, #8]
 800126c:	edc7 1a01 	vstr	s3, [r7, #4]
 8001270:	ed87 2a00 	vstr	s4, [r7]
	pid->Kp = kp;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	601a      	str	r2, [r3, #0]
	pid->Ki = ki;
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	605a      	str	r2, [r3, #4]
	pid->Kd = kd;
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	609a      	str	r2, [r3, #8]
	pid->setpoint = setpoint;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	611a      	str	r2, [r3, #16]
	pid->measurement = measurement;
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	683a      	ldr	r2, [r7, #0]
 8001290:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001292:	bf00      	nop
 8001294:	371c      	adds	r7, #28
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <PID_Update>:

void PID_Update(PID *pid, float measurement, float dt){
 800129e:	b480      	push	{r7}
 80012a0:	b085      	sub	sp, #20
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	60f8      	str	r0, [r7, #12]
 80012a6:	ed87 0a02 	vstr	s0, [r7, #8]
 80012aa:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->measurement = measurement;
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	68ba      	ldr	r2, [r7, #8]
 80012b2:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->dt = dt;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	615a      	str	r2, [r3, #20]
	pid->tau = 5.0f * pid->dt;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	edd3 7a05 	vldr	s15, [r3, #20]
 80012c0:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80012ce:	bf00      	nop
 80012d0:	3714      	adds	r7, #20
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr
	...

080012dc <WT61_Init>:
uint8_t data_packet[40];
uint8_t check_bit = 0x00;

bool handle = false;

void WT61_Init(UART_HandleTypeDef *huart){
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	IMU_UART = huart;
 80012e4:	4a05      	ldr	r2, [pc, #20]	@ (80012fc <WT61_Init+0x20>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6013      	str	r3, [r2, #0]
	WT61_ResetAngle();
 80012ea:	f000 f809 	bl	8001300 <WT61_ResetAngle>
	WT61_ReceiveDataPacket();
 80012ee:	f000 f81f 	bl	8001330 <WT61_ReceiveDataPacket>
}
 80012f2:	bf00      	nop
 80012f4:	3708      	adds	r7, #8
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000108 	.word	0x20000108

08001300 <WT61_ResetAngle>:

		MCU_BAUDRATE = TARGET_BAUDRATE;
	}
}

void WT61_ResetAngle(){
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(IMU_UART);
 8001304:	4b08      	ldr	r3, [pc, #32]	@ (8001328 <WT61_ResetAngle+0x28>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f006 fcbc 	bl	8007c86 <HAL_UART_DMAStop>
	HAL_UART_Transmit(IMU_UART, ANGLEZ_ZERO, sizeof(ANGLEZ_ZERO), 1000);
 800130e:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <WT61_ResetAngle+0x28>)
 8001310:	6818      	ldr	r0, [r3, #0]
 8001312:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001316:	2203      	movs	r2, #3
 8001318:	4904      	ldr	r1, [pc, #16]	@ (800132c <WT61_ResetAngle+0x2c>)
 800131a:	f006 fb6d 	bl	80079f8 <HAL_UART_Transmit>
	HAL_Delay(5);
 800131e:	2005      	movs	r0, #5
 8001320:	f001 fe74 	bl	800300c <HAL_Delay>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000108 	.word	0x20000108
 800132c:	08008b64 	.word	0x08008b64

08001330 <WT61_ReceiveDataPacket>:

void WT61_ReceiveDataPacket(){
 8001330:	b580      	push	{r7, lr}
 8001332:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IMU_UART, data_packet, 33);
 8001334:	4b04      	ldr	r3, [pc, #16]	@ (8001348 <WT61_ReceiveDataPacket+0x18>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2221      	movs	r2, #33	@ 0x21
 800133a:	4904      	ldr	r1, [pc, #16]	@ (800134c <WT61_ReceiveDataPacket+0x1c>)
 800133c:	4618      	mov	r0, r3
 800133e:	f006 fc7d 	bl	8007c3c <HAL_UART_Receive_DMA>
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	20000108 	.word	0x20000108
 800134c:	20000120 	.word	0x20000120

08001350 <WT61_CheckProtocolHeader>:

void WT61_CheckProtocolHeader(){
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
	if (handle == true){
 8001354:	4b15      	ldr	r3, [pc, #84]	@ (80013ac <WT61_CheckProtocolHeader+0x5c>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d025      	beq.n	80013a8 <WT61_CheckProtocolHeader+0x58>
		HAL_UART_DMAStop(IMU_UART);
 800135c:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <WT61_CheckProtocolHeader+0x60>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4618      	mov	r0, r3
 8001362:	f006 fc90 	bl	8007c86 <HAL_UART_DMAStop>
		HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 8001366:	4b12      	ldr	r3, [pc, #72]	@ (80013b0 <WT61_CheckProtocolHeader+0x60>)
 8001368:	6818      	ldr	r0, [r3, #0]
 800136a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800136e:	2201      	movs	r2, #1
 8001370:	4910      	ldr	r1, [pc, #64]	@ (80013b4 <WT61_CheckProtocolHeader+0x64>)
 8001372:	f006 fbcc 	bl	8007b0e <HAL_UART_Receive>

		if(check_bit != PROTOCOL_HEADER){
 8001376:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <WT61_CheckProtocolHeader+0x64>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b55      	cmp	r3, #85	@ 0x55
 800137c:	d014      	beq.n	80013a8 <WT61_CheckProtocolHeader+0x58>

			while (check_bit != PROTOCOL_HEADER){
 800137e:	e007      	b.n	8001390 <WT61_CheckProtocolHeader+0x40>

				HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 8001380:	4b0b      	ldr	r3, [pc, #44]	@ (80013b0 <WT61_CheckProtocolHeader+0x60>)
 8001382:	6818      	ldr	r0, [r3, #0]
 8001384:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001388:	2201      	movs	r2, #1
 800138a:	490a      	ldr	r1, [pc, #40]	@ (80013b4 <WT61_CheckProtocolHeader+0x64>)
 800138c:	f006 fbbf 	bl	8007b0e <HAL_UART_Receive>
			while (check_bit != PROTOCOL_HEADER){
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <WT61_CheckProtocolHeader+0x64>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b55      	cmp	r3, #85	@ 0x55
 8001396:	d1f3      	bne.n	8001380 <WT61_CheckProtocolHeader+0x30>

			}
			check_bit = 0x00;
 8001398:	4b06      	ldr	r3, [pc, #24]	@ (80013b4 <WT61_CheckProtocolHeader+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
			handle = false;
 800139e:	4b03      	ldr	r3, [pc, #12]	@ (80013ac <WT61_CheckProtocolHeader+0x5c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
			WT61_ReceiveDataPacket();
 80013a4:	f7ff ffc4 	bl	8001330 <WT61_ReceiveDataPacket>
		}
	}
}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000149 	.word	0x20000149
 80013b0:	20000108 	.word	0x20000108
 80013b4:	20000148 	.word	0x20000148

080013b8 <WT61_CheckDataField>:



bool WT61_CheckDataField(){
 80013b8:	b480      	push	{r7}
 80013ba:	af00      	add	r7, sp, #0
	if (data_packet[0] != FIELD_ANGLE){
 80013bc:	4b05      	ldr	r3, [pc, #20]	@ (80013d4 <WT61_CheckDataField+0x1c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b53      	cmp	r3, #83	@ 0x53
 80013c2:	d001      	beq.n	80013c8 <WT61_CheckDataField+0x10>
		return false;
 80013c4:	2300      	movs	r3, #0
 80013c6:	e000      	b.n	80013ca <WT61_CheckDataField+0x12>
	}
	else {
		return true;
 80013c8:	2301      	movs	r3, #1
	}
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	20000120 	.word	0x20000120

080013d8 <WT61_GetYawAngle>:

double WT61_GetRollAngle(){
	return roll_angle;
}

double WT61_GetYawAngle(){
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0
	WT61_HandleAngleWrapAround();
 80013dc:	f000 f81a 	bl	8001414 <WT61_HandleAngleWrapAround>
	return yaw_angle - save_yaw_angle;
 80013e0:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <WT61_GetYawAngle+0x34>)
 80013e2:	ed93 7a00 	vldr	s14, [r3]
 80013e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001410 <WT61_GetYawAngle+0x38>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f0:	ee17 0a90 	vmov	r0, s15
 80013f4:	f7ff f84c 	bl	8000490 <__aeabi_f2d>
 80013f8:	4602      	mov	r2, r0
 80013fa:	460b      	mov	r3, r1
 80013fc:	ec43 2b17 	vmov	d7, r2, r3
}
 8001400:	eeb0 0a47 	vmov.f32	s0, s14
 8001404:	eef0 0a67 	vmov.f32	s1, s15
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	2000010c 	.word	0x2000010c
 8001410:	20000114 	.word	0x20000114

08001414 <WT61_HandleAngleWrapAround>:

void WT61_HandleAngleWrapAround(){
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
	// 0 -> 360 degree
	if (yaw_angle - prev_yaw_angle > 300.0f){
 8001418:	4b1d      	ldr	r3, [pc, #116]	@ (8001490 <WT61_HandleAngleWrapAround+0x7c>)
 800141a:	ed93 7a00 	vldr	s14, [r3]
 800141e:	4b1d      	ldr	r3, [pc, #116]	@ (8001494 <WT61_HandleAngleWrapAround+0x80>)
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001428:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001498 <WT61_HandleAngleWrapAround+0x84>
 800142c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	dd0a      	ble.n	800144c <WT61_HandleAngleWrapAround+0x38>
		save_yaw_angle += 360.0f;
 8001436:	4b19      	ldr	r3, [pc, #100]	@ (800149c <WT61_HandleAngleWrapAround+0x88>)
 8001438:	edd3 7a00 	vldr	s15, [r3]
 800143c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80014a0 <WT61_HandleAngleWrapAround+0x8c>
 8001440:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001444:	4b15      	ldr	r3, [pc, #84]	@ (800149c <WT61_HandleAngleWrapAround+0x88>)
 8001446:	edc3 7a00 	vstr	s15, [r3]
 800144a:	e018      	b.n	800147e <WT61_HandleAngleWrapAround+0x6a>
	}

	//360 -> 0 degree
	else if (yaw_angle - prev_yaw_angle < -300.0f){
 800144c:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <WT61_HandleAngleWrapAround+0x7c>)
 800144e:	ed93 7a00 	vldr	s14, [r3]
 8001452:	4b10      	ldr	r3, [pc, #64]	@ (8001494 <WT61_HandleAngleWrapAround+0x80>)
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	ee77 7a67 	vsub.f32	s15, s14, s15
 800145c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80014a4 <WT61_HandleAngleWrapAround+0x90>
 8001460:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001468:	d509      	bpl.n	800147e <WT61_HandleAngleWrapAround+0x6a>
		save_yaw_angle -= 360.0f;
 800146a:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <WT61_HandleAngleWrapAround+0x88>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80014a0 <WT61_HandleAngleWrapAround+0x8c>
 8001474:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <WT61_HandleAngleWrapAround+0x88>)
 800147a:	edc3 7a00 	vstr	s15, [r3]
	}

	prev_yaw_angle = yaw_angle;
 800147e:	4b04      	ldr	r3, [pc, #16]	@ (8001490 <WT61_HandleAngleWrapAround+0x7c>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a04      	ldr	r2, [pc, #16]	@ (8001494 <WT61_HandleAngleWrapAround+0x80>)
 8001484:	6013      	str	r3, [r2, #0]
}
 8001486:	bf00      	nop
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	2000010c 	.word	0x2000010c
 8001494:	20000110 	.word	0x20000110
 8001498:	43960000 	.word	0x43960000
 800149c:	20000114 	.word	0x20000114
 80014a0:	43b40000 	.word	0x43b40000
 80014a4:	c3960000 	.word	0xc3960000

080014a8 <WT61_CalculateFullAngles>:

void WT61_CalculateFullAngles(){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	if (!WT61_CheckDataField()){
 80014ac:	f7ff ff84 	bl	80013b8 <WT61_CheckDataField>
 80014b0:	4603      	mov	r3, r0
 80014b2:	f083 0301 	eor.w	r3, r3, #1
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d003      	beq.n	80014c4 <WT61_CalculateFullAngles+0x1c>
		handle = true;
 80014bc:	4b21      	ldr	r3, [pc, #132]	@ (8001544 <WT61_CalculateFullAngles+0x9c>)
 80014be:	2201      	movs	r2, #1
 80014c0:	701a      	strb	r2, [r3, #0]
		return;
 80014c2:	e03e      	b.n	8001542 <WT61_CalculateFullAngles+0x9a>
	};

	pitch_angle = ( ((data_packet[4] << 8) | (data_packet[3])) / 32768.0f ) * 180.0f;
 80014c4:	4b20      	ldr	r3, [pc, #128]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 80014c6:	791b      	ldrb	r3, [r3, #4]
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	4a1f      	ldr	r2, [pc, #124]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 80014cc:	78d2      	ldrb	r2, [r2, #3]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	ee07 3a90 	vmov	s15, r3
 80014d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014d8:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800154c <WT61_CalculateFullAngles+0xa4>
 80014dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e0:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001550 <WT61_CalculateFullAngles+0xa8>
 80014e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001554 <WT61_CalculateFullAngles+0xac>)
 80014ea:	edc3 7a00 	vstr	s15, [r3]
	roll_angle = ( ((data_packet[2] << 8) | (data_packet[1])) / 32768.0f ) * 180.0f;
 80014ee:	4b16      	ldr	r3, [pc, #88]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 80014f0:	789b      	ldrb	r3, [r3, #2]
 80014f2:	021b      	lsls	r3, r3, #8
 80014f4:	4a14      	ldr	r2, [pc, #80]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 80014f6:	7852      	ldrb	r2, [r2, #1]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	ee07 3a90 	vmov	s15, r3
 80014fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001502:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800154c <WT61_CalculateFullAngles+0xa4>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001550 <WT61_CalculateFullAngles+0xa8>
 800150e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001512:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <WT61_CalculateFullAngles+0xb0>)
 8001514:	edc3 7a00 	vstr	s15, [r3]
	yaw_angle = ( ((data_packet[6] << 8) | (data_packet[5])) / 32768.0f) * 180.0f;
 8001518:	4b0b      	ldr	r3, [pc, #44]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 800151a:	799b      	ldrb	r3, [r3, #6]
 800151c:	021b      	lsls	r3, r3, #8
 800151e:	4a0a      	ldr	r2, [pc, #40]	@ (8001548 <WT61_CalculateFullAngles+0xa0>)
 8001520:	7952      	ldrb	r2, [r2, #5]
 8001522:	4313      	orrs	r3, r2
 8001524:	ee07 3a90 	vmov	s15, r3
 8001528:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800152c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800154c <WT61_CalculateFullAngles+0xa4>
 8001530:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001534:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001550 <WT61_CalculateFullAngles+0xa8>
 8001538:	ee67 7a87 	vmul.f32	s15, s15, s14
 800153c:	4b07      	ldr	r3, [pc, #28]	@ (800155c <WT61_CalculateFullAngles+0xb4>)
 800153e:	edc3 7a00 	vstr	s15, [r3]

}
 8001542:	bd80      	pop	{r7, pc}
 8001544:	20000149 	.word	0x20000149
 8001548:	20000120 	.word	0x20000120
 800154c:	47000000 	.word	0x47000000
 8001550:	43340000 	.word	0x43340000
 8001554:	20000118 	.word	0x20000118
 8001558:	2000011c 	.word	0x2000011c
 800155c:	2000010c 	.word	0x2000010c

08001560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001564:	f001 fce0 	bl	8002f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001568:	f000 f912 	bl	8001790 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800156c:	f000 fda4 	bl	80020b8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001570:	f000 fd5c 	bl	800202c <MX_DMA_Init>
  MX_I2C2_Init();
 8001574:	f000 f9a2 	bl	80018bc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8001578:	f000 fcda 	bl	8001f30 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 800157c:	f000 fd2c 	bl	8001fd8 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 8001580:	f000 fab8 	bl	8001af4 <MX_TIM3_Init>
  MX_I2C1_Init();
 8001584:	f000 f96c 	bl	8001860 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001588:	f000 fa68 	bl	8001a5c <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800158c:	f000 fcfa 	bl	8001f84 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 8001590:	f000 fb3e 	bl	8001c10 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001594:	f000 f9c0 	bl	8001918 <MX_TIM1_Init>
  MX_TIM5_Init();
 8001598:	f000 fb88 	bl	8001cac <MX_TIM5_Init>
  MX_TIM8_Init();
 800159c:	f000 fbd4 	bl	8001d48 <MX_TIM8_Init>
  MX_TIM9_Init();
 80015a0:	f000 fc8c 	bl	8001ebc <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80015a4:	4866      	ldr	r0, [pc, #408]	@ (8001740 <main+0x1e0>)
 80015a6:	f004 feb5 	bl	8006314 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80015aa:	2104      	movs	r1, #4
 80015ac:	4865      	ldr	r0, [pc, #404]	@ (8001744 <main+0x1e4>)
 80015ae:	f005 f9a9 	bl	8006904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80015b2:	2100      	movs	r1, #0
 80015b4:	4864      	ldr	r0, [pc, #400]	@ (8001748 <main+0x1e8>)
 80015b6:	f005 f9a5 	bl	8006904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80015ba:	2104      	movs	r1, #4
 80015bc:	4862      	ldr	r0, [pc, #392]	@ (8001748 <main+0x1e8>)
 80015be:	f005 f9a1 	bl	8006904 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80015c2:	2108      	movs	r1, #8
 80015c4:	4860      	ldr	r0, [pc, #384]	@ (8001748 <main+0x1e8>)
 80015c6:	f005 f99d 	bl	8006904 <HAL_TIM_PWM_Start>

  /* Prevent I2C Devices from pulling the data bus LOW
  from previous working time + Send a 'STOP' signal */
  I2C_ResetDataBusToPullUp(&hi2c2);
 80015ca:	4860      	ldr	r0, [pc, #384]	@ (800174c <main+0x1ec>)
 80015cc:	f000 fe34 	bl	8002238 <I2C_ResetDataBusToPullUp>

  if(status != HAL_OK){
 80015d0:	4b5f      	ldr	r3, [pc, #380]	@ (8001750 <main+0x1f0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d003      	beq.n	80015e0 <main+0x80>
	  drone.status = SENSOR_CONNECTION_FAULT;
 80015d8:	4b5e      	ldr	r3, [pc, #376]	@ (8001754 <main+0x1f4>)
 80015da:	22fe      	movs	r2, #254	@ 0xfe
 80015dc:	715a      	strb	r2, [r3, #5]
 80015de:	e04d      	b.n	800167c <main+0x11c>
  }
  else{
	  /* The WT61 sensor is specifically used for 'YAW' angle (angleZ) measurement */
	    WT61_Init(&huart1);
 80015e0:	485d      	ldr	r0, [pc, #372]	@ (8001758 <main+0x1f8>)
 80015e2:	f7ff fe7b 	bl	80012dc <WT61_Init>

	    /* The MPU-6050 sensor measures 'ROLL' angle (angleX) and 'PITCH' angle (angleY)  */
	    MPU6050_Init(&hi2c2, &htim2);
 80015e6:	4956      	ldr	r1, [pc, #344]	@ (8001740 <main+0x1e0>)
 80015e8:	4858      	ldr	r0, [pc, #352]	@ (800174c <main+0x1ec>)
 80015ea:	f7ff fa23 	bl	8000a34 <MPU6050_Init>

	    /* Calibrate IMU Sensor for at least 2000 milliseconds */
	    DRONE_SetStatus(SENSOR_CALIBRATING);
 80015ee:	2002      	movs	r0, #2
 80015f0:	f000 ff50 	bl	8002494 <DRONE_SetStatus>
	    MPU6050_Calibrate(2000);
 80015f4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015f8:	f7ff fb64 	bl	8000cc4 <MPU6050_Calibrate>

	    DRONE_SetStatus(OK);
 80015fc:	2001      	movs	r0, #1
 80015fe:	f000 ff49 	bl	8002494 <DRONE_SetStatus>
	    /* Send 'START' signal to ESCs */
	    DRONE_ESCSetUp();
 8001602:	f000 ff2f 	bl	8002464 <DRONE_ESCSetUp>

	    HAL_TIM_Base_Start_IT(&htim8);
 8001606:	4855      	ldr	r0, [pc, #340]	@ (800175c <main+0x1fc>)
 8001608:	f004 ff14 	bl	8006434 <HAL_TIM_Base_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_2);
 800160c:	2104      	movs	r1, #4
 800160e:	4853      	ldr	r0, [pc, #332]	@ (800175c <main+0x1fc>)
 8001610:	f005 f808 	bl	8006624 <HAL_TIM_OC_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_3);
 8001614:	2108      	movs	r1, #8
 8001616:	4851      	ldr	r0, [pc, #324]	@ (800175c <main+0x1fc>)
 8001618:	f005 f804 	bl	8006624 <HAL_TIM_OC_Start_IT>

	    PID_Init(&pitch_controller, 0.0f, 0.0f);
 800161c:	eddf 0a50 	vldr	s1, [pc, #320]	@ 8001760 <main+0x200>
 8001620:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 8001760 <main+0x200>
 8001624:	484f      	ldr	r0, [pc, #316]	@ (8001764 <main+0x204>)
 8001626:	f7ff fddb 	bl	80011e0 <PID_Init>
	    PID_Init(&roll_controller, 60.0f, 100.0f);
 800162a:	eddf 0a4f 	vldr	s1, [pc, #316]	@ 8001768 <main+0x208>
 800162e:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 800176c <main+0x20c>
 8001632:	484f      	ldr	r0, [pc, #316]	@ (8001770 <main+0x210>)
 8001634:	f7ff fdd4 	bl	80011e0 <PID_Init>
	    PID_Init(&yaw_controller, 0.0f, 0.0f);
 8001638:	eddf 0a49 	vldr	s1, [pc, #292]	@ 8001760 <main+0x200>
 800163c:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8001760 <main+0x200>
 8001640:	484c      	ldr	r0, [pc, #304]	@ (8001774 <main+0x214>)
 8001642:	f7ff fdcd 	bl	80011e0 <PID_Init>

	    PID_SetParameters(&roll_controller, 0.5f, 0.0f, 0.0f, 0.0f, roll);
 8001646:	4b4c      	ldr	r3, [pc, #304]	@ (8001778 <main+0x218>)
 8001648:	edd3 7a00 	vldr	s15, [r3]
 800164c:	eeb0 2a67 	vmov.f32	s4, s15
 8001650:	eddf 1a43 	vldr	s3, [pc, #268]	@ 8001760 <main+0x200>
 8001654:	ed9f 1a42 	vldr	s2, [pc, #264]	@ 8001760 <main+0x200>
 8001658:	eddf 0a41 	vldr	s1, [pc, #260]	@ 8001760 <main+0x200>
 800165c:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001660:	4843      	ldr	r0, [pc, #268]	@ (8001770 <main+0x210>)
 8001662:	f7ff fdf9 	bl	8001258 <PID_SetParameters>
	    HAL_TIM_Base_Start(&htim5);
 8001666:	4845      	ldr	r0, [pc, #276]	@ (800177c <main+0x21c>)
 8001668:	f004 fe54 	bl	8006314 <HAL_TIM_Base_Start>

	    GAMEPAD_Init(&huart6);
 800166c:	4844      	ldr	r0, [pc, #272]	@ (8001780 <main+0x220>)
 800166e:	f7ff f94d 	bl	800090c <GAMEPAD_Init>
	    GAMEPAD_ReceiveData();
 8001672:	f7ff f9cf 	bl	8000a14 <GAMEPAD_ReceiveData>
	    DRONE_SetStatus(LOCK);
 8001676:	2004      	movs	r0, #4
 8001678:	f000 ff0c 	bl	8002494 <DRONE_SetStatus>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(drone.status == UNLOCKING){
 800167c:	4b35      	ldr	r3, [pc, #212]	@ (8001754 <main+0x1f4>)
 800167e:	795b      	ldrb	r3, [r3, #5]
 8001680:	2b05      	cmp	r3, #5
 8001682:	d104      	bne.n	800168e <main+0x12e>
		  DRONE_ESCSetUp();
 8001684:	f000 feee 	bl	8002464 <DRONE_ESCSetUp>
		  DRONE_SetStatus(OK);
 8001688:	2001      	movs	r0, #1
 800168a:	f000 ff03 	bl	8002494 <DRONE_SetStatus>
	  }

	  if(roll > 20.0f){
 800168e:	4b3a      	ldr	r3, [pc, #232]	@ (8001778 <main+0x218>)
 8001690:	edd3 7a00 	vldr	s15, [r3]
 8001694:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8001698:	eef4 7ac7 	vcmpe.f32	s15, s14
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	dd0b      	ble.n	80016ba <main+0x15a>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 80016a2:	2201      	movs	r2, #1
 80016a4:	2102      	movs	r1, #2
 80016a6:	4837      	ldr	r0, [pc, #220]	@ (8001784 <main+0x224>)
 80016a8:	f002 fd02 	bl	80040b0 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016b2:	4835      	ldr	r0, [pc, #212]	@ (8001788 <main+0x228>)
 80016b4:	f002 fcfc 	bl	80040b0 <HAL_GPIO_WritePin>
 80016b8:	e7e0      	b.n	800167c <main+0x11c>
	  	}
	  	else if(roll < -20.0f){
 80016ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001778 <main+0x218>)
 80016bc:	edd3 7a00 	vldr	s15, [r3]
 80016c0:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80016c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016cc:	d50b      	bpl.n	80016e6 <main+0x186>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2102      	movs	r1, #2
 80016d2:	482c      	ldr	r0, [pc, #176]	@ (8001784 <main+0x224>)
 80016d4:	f002 fcec 	bl	80040b0 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 80016d8:	2201      	movs	r2, #1
 80016da:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016de:	482a      	ldr	r0, [pc, #168]	@ (8001788 <main+0x228>)
 80016e0:	f002 fce6 	bl	80040b0 <HAL_GPIO_WritePin>
 80016e4:	e7ca      	b.n	800167c <main+0x11c>
	  	}
	  	else if(pitch < -20.0f){
 80016e6:	4b29      	ldr	r3, [pc, #164]	@ (800178c <main+0x22c>)
 80016e8:	edd3 7a00 	vldr	s15, [r3]
 80016ec:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80016f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016f8:	d50b      	bpl.n	8001712 <main+0x1b2>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 80016fa:	2201      	movs	r2, #1
 80016fc:	2102      	movs	r1, #2
 80016fe:	4821      	ldr	r0, [pc, #132]	@ (8001784 <main+0x224>)
 8001700:	f002 fcd6 	bl	80040b0 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 8001704:	2201      	movs	r2, #1
 8001706:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800170a:	481f      	ldr	r0, [pc, #124]	@ (8001788 <main+0x228>)
 800170c:	f002 fcd0 	bl	80040b0 <HAL_GPIO_WritePin>
 8001710:	e7b4      	b.n	800167c <main+0x11c>
//	  		DRONE_SetSpeed(MOTOR_LB, 60);
//	  		DRONE_SetSpeed(MOTOR_RB, 60);
//	  		DRONE_SetSpeed(MOTOR_LF, 51);
//	  		DRONE_SetSpeed(MOTOR_RF, 51);
	  	}
	  	else if(pitch > 20.0f){
 8001712:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <main+0x22c>)
 8001714:	edd3 7a00 	vldr	s15, [r3]
 8001718:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800171c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001724:	dcaa      	bgt.n	800167c <main+0x11c>
//	  		DRONE_SetSpeed(MOTOR_RB, 51);
//	  		DRONE_SetSpeed(MOTOR_LF, 60);
//	  		DRONE_SetSpeed(MOTOR_RF, 60);
	  	}
	  	else{
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 8001726:	2200      	movs	r2, #0
 8001728:	2102      	movs	r1, #2
 800172a:	4816      	ldr	r0, [pc, #88]	@ (8001784 <main+0x224>)
 800172c:	f002 fcc0 	bl	80040b0 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001736:	4814      	ldr	r0, [pc, #80]	@ (8001788 <main+0x228>)
 8001738:	f002 fcba 	bl	80040b0 <HAL_GPIO_WritePin>
	  if(drone.status == UNLOCKING){
 800173c:	e79e      	b.n	800167c <main+0x11c>
 800173e:	bf00      	nop
 8001740:	20000384 	.word	0x20000384
 8001744:	2000033c 	.word	0x2000033c
 8001748:	200003cc 	.word	0x200003cc
 800174c:	20000288 	.word	0x20000288
 8001750:	200000fd 	.word	0x200000fd
 8001754:	20000150 	.word	0x20000150
 8001758:	20000534 	.word	0x20000534
 800175c:	200004a4 	.word	0x200004a4
 8001760:	00000000 	.word	0x00000000
 8001764:	200001a0 	.word	0x200001a0
 8001768:	42c80000 	.word	0x42c80000
 800176c:	42700000 	.word	0x42700000
 8001770:	20000158 	.word	0x20000158
 8001774:	200001e8 	.word	0x200001e8
 8001778:	200000ec 	.word	0x200000ec
 800177c:	2000045c 	.word	0x2000045c
 8001780:	200005c4 	.word	0x200005c4
 8001784:	40021000 	.word	0x40021000
 8001788:	40020800 	.word	0x40020800
 800178c:	200000f0 	.word	0x200000f0

08001790 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b094      	sub	sp, #80	@ 0x50
 8001794:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001796:	f107 0320 	add.w	r3, r7, #32
 800179a:	2230      	movs	r2, #48	@ 0x30
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f007 f802 	bl	80087a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	4b27      	ldr	r3, [pc, #156]	@ (8001858 <SystemClock_Config+0xc8>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	4a26      	ldr	r2, [pc, #152]	@ (8001858 <SystemClock_Config+0xc8>)
 80017be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017c4:	4b24      	ldr	r3, [pc, #144]	@ (8001858 <SystemClock_Config+0xc8>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	4b21      	ldr	r3, [pc, #132]	@ (800185c <SystemClock_Config+0xcc>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a20      	ldr	r2, [pc, #128]	@ (800185c <SystemClock_Config+0xcc>)
 80017da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017de:	6013      	str	r3, [r2, #0]
 80017e0:	4b1e      	ldr	r3, [pc, #120]	@ (800185c <SystemClock_Config+0xcc>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017ec:	2302      	movs	r3, #2
 80017ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017f0:	2301      	movs	r3, #1
 80017f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017f4:	2310      	movs	r3, #16
 80017f6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017f8:	2302      	movs	r3, #2
 80017fa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80017fc:	2300      	movs	r3, #0
 80017fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001800:	2308      	movs	r3, #8
 8001802:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001804:	2348      	movs	r3, #72	@ 0x48
 8001806:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001808:	2302      	movs	r3, #2
 800180a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800180c:	2304      	movs	r3, #4
 800180e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001810:	f107 0320 	add.w	r3, r7, #32
 8001814:	4618      	mov	r0, r3
 8001816:	f004 f8d5 	bl	80059c4 <HAL_RCC_OscConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001820:	f000 ff64 	bl	80026ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001824:	230f      	movs	r3, #15
 8001826:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001828:	2302      	movs	r3, #2
 800182a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001830:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001834:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001836:	2300      	movs	r3, #0
 8001838:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	2102      	movs	r1, #2
 8001840:	4618      	mov	r0, r3
 8001842:	f004 fb37 	bl	8005eb4 <HAL_RCC_ClockConfig>
 8001846:	4603      	mov	r3, r0
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800184c:	f000 ff4e 	bl	80026ec <Error_Handler>
  }
}
 8001850:	bf00      	nop
 8001852:	3750      	adds	r7, #80	@ 0x50
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40023800 	.word	0x40023800
 800185c:	40007000 	.word	0x40007000

08001860 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001864:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001866:	4a13      	ldr	r2, [pc, #76]	@ (80018b4 <MX_I2C1_Init+0x54>)
 8001868:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800186a:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_I2C1_Init+0x50>)
 800186c:	4a12      	ldr	r2, [pc, #72]	@ (80018b8 <MX_I2C1_Init+0x58>)
 800186e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001870:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001878:	2200      	movs	r2, #0
 800187a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_I2C1_Init+0x50>)
 800187e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001882:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001884:	4b0a      	ldr	r3, [pc, #40]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001886:	2200      	movs	r2, #0
 8001888:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800188a:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_I2C1_Init+0x50>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001890:	4b07      	ldr	r3, [pc, #28]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001896:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_I2C1_Init+0x50>)
 8001898:	2200      	movs	r2, #0
 800189a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800189c:	4804      	ldr	r0, [pc, #16]	@ (80018b0 <MX_I2C1_Init+0x50>)
 800189e:	f002 fc3b 	bl	8004118 <HAL_I2C_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80018a8:	f000 ff20 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	20000234 	.word	0x20000234
 80018b4:	40005400 	.word	0x40005400
 80018b8:	000186a0 	.word	0x000186a0

080018bc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <MX_I2C2_Init+0x50>)
 80018c2:	4a13      	ldr	r2, [pc, #76]	@ (8001910 <MX_I2C2_Init+0x54>)
 80018c4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80018c6:	4b11      	ldr	r3, [pc, #68]	@ (800190c <MX_I2C2_Init+0x50>)
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <MX_I2C2_Init+0x58>)
 80018ca:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018cc:	4b0f      	ldr	r3, [pc, #60]	@ (800190c <MX_I2C2_Init+0x50>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80018d2:	4b0e      	ldr	r3, [pc, #56]	@ (800190c <MX_I2C2_Init+0x50>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018d8:	4b0c      	ldr	r3, [pc, #48]	@ (800190c <MX_I2C2_Init+0x50>)
 80018da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018de:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e0:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <MX_I2C2_Init+0x50>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80018e6:	4b09      	ldr	r3, [pc, #36]	@ (800190c <MX_I2C2_Init+0x50>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018ec:	4b07      	ldr	r3, [pc, #28]	@ (800190c <MX_I2C2_Init+0x50>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f2:	4b06      	ldr	r3, [pc, #24]	@ (800190c <MX_I2C2_Init+0x50>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80018f8:	4804      	ldr	r0, [pc, #16]	@ (800190c <MX_I2C2_Init+0x50>)
 80018fa:	f002 fc0d 	bl	8004118 <HAL_I2C_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001904:	f000 fef2 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	20000288 	.word	0x20000288
 8001910:	40005800 	.word	0x40005800
 8001914:	00061a80 	.word	0x00061a80

08001918 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b096      	sub	sp, #88	@ 0x58
 800191c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001922:	2200      	movs	r2, #0
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	605a      	str	r2, [r3, #4]
 8001928:	609a      	str	r2, [r3, #8]
 800192a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800192c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001936:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800193a:	2200      	movs	r2, #0
 800193c:	601a      	str	r2, [r3, #0]
 800193e:	605a      	str	r2, [r3, #4]
 8001940:	609a      	str	r2, [r3, #8]
 8001942:	60da      	str	r2, [r3, #12]
 8001944:	611a      	str	r2, [r3, #16]
 8001946:	615a      	str	r2, [r3, #20]
 8001948:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800194a:	1d3b      	adds	r3, r7, #4
 800194c:	2220      	movs	r2, #32
 800194e:	2100      	movs	r1, #0
 8001950:	4618      	mov	r0, r3
 8001952:	f006 ff29 	bl	80087a8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001956:	4b3f      	ldr	r3, [pc, #252]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001958:	4a3f      	ldr	r2, [pc, #252]	@ (8001a58 <MX_TIM1_Init+0x140>)
 800195a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1439;
 800195c:	4b3d      	ldr	r3, [pc, #244]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 800195e:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001962:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001964:	4b3b      	ldr	r3, [pc, #236]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001966:	2200      	movs	r2, #0
 8001968:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800196a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 800196c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001970:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001972:	4b38      	ldr	r3, [pc, #224]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001974:	2200      	movs	r2, #0
 8001976:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001978:	4b36      	ldr	r3, [pc, #216]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 800197a:	2200      	movs	r2, #0
 800197c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800197e:	4b35      	ldr	r3, [pc, #212]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001984:	4833      	ldr	r0, [pc, #204]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001986:	f004 fc75 	bl	8006274 <HAL_TIM_Base_Init>
 800198a:	4603      	mov	r3, r0
 800198c:	2b00      	cmp	r3, #0
 800198e:	d001      	beq.n	8001994 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001990:	f000 feac 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001998:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800199a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800199e:	4619      	mov	r1, r3
 80019a0:	482c      	ldr	r0, [pc, #176]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 80019a2:	f005 faf5 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80019ac:	f000 fe9e 	bl	80026ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019b0:	4828      	ldr	r0, [pc, #160]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 80019b2:	f004 ff4d 	bl	8006850 <HAL_TIM_PWM_Init>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80019bc:	f000 fe96 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019c0:	2300      	movs	r3, #0
 80019c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019c8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019cc:	4619      	mov	r1, r3
 80019ce:	4821      	ldr	r0, [pc, #132]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 80019d0:	f005 fee0 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 80019da:	f000 fe87 	bl	80026ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019de:	2360      	movs	r3, #96	@ 0x60
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019ea:	2300      	movs	r3, #0
 80019ec:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019f2:	2300      	movs	r3, #0
 80019f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019f6:	2300      	movs	r3, #0
 80019f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80019fe:	2204      	movs	r2, #4
 8001a00:	4619      	mov	r1, r3
 8001a02:	4814      	ldr	r0, [pc, #80]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001a04:	f005 fa02 	bl	8006e0c <HAL_TIM_PWM_ConfigChannel>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001a0e:	f000 fe6d 	bl	80026ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a12:	2300      	movs	r3, #0
 8001a14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a16:	2300      	movs	r3, #0
 8001a18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a22:	2300      	movs	r3, #0
 8001a24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001a30:	1d3b      	adds	r3, r7, #4
 8001a32:	4619      	mov	r1, r3
 8001a34:	4807      	ldr	r0, [pc, #28]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001a36:	f005 ff29 	bl	800788c <HAL_TIMEx_ConfigBreakDeadTime>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001a40:	f000 fe54 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001a44:	4803      	ldr	r0, [pc, #12]	@ (8001a54 <MX_TIM1_Init+0x13c>)
 8001a46:	f001 f81d 	bl	8002a84 <HAL_TIM_MspPostInit>

}
 8001a4a:	bf00      	nop
 8001a4c:	3758      	adds	r7, #88	@ 0x58
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000033c 	.word	0x2000033c
 8001a58:	40010000 	.word	0x40010000

08001a5c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a62:	f107 0308 	add.w	r3, r7, #8
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a70:	463b      	mov	r3, r7
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001a80:	4b1b      	ldr	r3, [pc, #108]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a82:	2247      	movs	r2, #71	@ 0x47
 8001a84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a86:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8001a92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a94:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a9a:	4b15      	ldr	r3, [pc, #84]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aa0:	4813      	ldr	r0, [pc, #76]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001aa2:	f004 fbe7 	bl	8006274 <HAL_TIM_Base_Init>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001aac:	f000 fe1e 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ab0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ab4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ab6:	f107 0308 	add.w	r3, r7, #8
 8001aba:	4619      	mov	r1, r3
 8001abc:	480c      	ldr	r0, [pc, #48]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001abe:	f005 fa67 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ac8:	f000 fe10 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001acc:	2300      	movs	r3, #0
 8001ace:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4805      	ldr	r0, [pc, #20]	@ (8001af0 <MX_TIM2_Init+0x94>)
 8001ada:	f005 fe5b 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001ae4:	f000 fe02 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	3718      	adds	r7, #24
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	20000384 	.word	0x20000384

08001af4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b08e      	sub	sp, #56	@ 0x38
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	609a      	str	r2, [r3, #8]
 8001b06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b08:	f107 0320 	add.w	r3, r7, #32
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b12:	1d3b      	adds	r3, r7, #4
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	611a      	str	r2, [r3, #16]
 8001b20:	615a      	str	r2, [r3, #20]
 8001b22:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b24:	4b38      	ldr	r3, [pc, #224]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b26:	4a39      	ldr	r2, [pc, #228]	@ (8001c0c <MX_TIM3_Init+0x118>)
 8001b28:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1439;
 8001b2a:	4b37      	ldr	r3, [pc, #220]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b2c:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001b30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b35      	ldr	r3, [pc, #212]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001b38:	4b33      	ldr	r3, [pc, #204]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b3a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b40:	4b31      	ldr	r3, [pc, #196]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b30      	ldr	r3, [pc, #192]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b4c:	482e      	ldr	r0, [pc, #184]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b4e:	f004 fb91 	bl	8006274 <HAL_TIM_Base_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001b58:	f000 fdc8 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b60:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b62:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b66:	4619      	mov	r1, r3
 8001b68:	4827      	ldr	r0, [pc, #156]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b6a:	f005 fa11 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001b74:	f000 fdba 	bl	80026ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b78:	4823      	ldr	r0, [pc, #140]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b7a:	f004 fe69 	bl	8006850 <HAL_TIM_PWM_Init>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001b84:	f000 fdb2 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b90:	f107 0320 	add.w	r3, r7, #32
 8001b94:	4619      	mov	r1, r3
 8001b96:	481c      	ldr	r0, [pc, #112]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001b98:	f005 fdfc 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001ba2:	f000 fda3 	bl	80026ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ba6:	2360      	movs	r3, #96	@ 0x60
 8001ba8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2200      	movs	r2, #0
 8001bba:	4619      	mov	r1, r3
 8001bbc:	4812      	ldr	r0, [pc, #72]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001bbe:	f005 f925 	bl	8006e0c <HAL_TIM_PWM_ConfigChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d001      	beq.n	8001bcc <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001bc8:	f000 fd90 	bl	80026ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bcc:	1d3b      	adds	r3, r7, #4
 8001bce:	2204      	movs	r2, #4
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	480d      	ldr	r0, [pc, #52]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001bd4:	f005 f91a 	bl	8006e0c <HAL_TIM_PWM_ConfigChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001bde:	f000 fd85 	bl	80026ec <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001be2:	1d3b      	adds	r3, r7, #4
 8001be4:	2208      	movs	r2, #8
 8001be6:	4619      	mov	r1, r3
 8001be8:	4807      	ldr	r0, [pc, #28]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001bea:	f005 f90f 	bl	8006e0c <HAL_TIM_PWM_ConfigChannel>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001bf4:	f000 fd7a 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001bf8:	4803      	ldr	r0, [pc, #12]	@ (8001c08 <MX_TIM3_Init+0x114>)
 8001bfa:	f000 ff43 	bl	8002a84 <HAL_TIM_MspPostInit>

}
 8001bfe:	bf00      	nop
 8001c00:	3738      	adds	r7, #56	@ 0x38
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	200003cc 	.word	0x200003cc
 8001c0c:	40000400 	.word	0x40000400

08001c10 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c16:	f107 0308 	add.w	r3, r7, #8
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
 8001c1e:	605a      	str	r2, [r3, #4]
 8001c20:	609a      	str	r2, [r3, #8]
 8001c22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c24:	463b      	mov	r3, r7
 8001c26:	2200      	movs	r2, #0
 8001c28:	601a      	str	r2, [r3, #0]
 8001c2a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c2e:	4a1e      	ldr	r2, [pc, #120]	@ (8001ca8 <MX_TIM4_Init+0x98>)
 8001c30:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3999;
 8001c32:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c34:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001c38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8999;
 8001c40:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c42:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001c46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c48:	4b16      	ldr	r3, [pc, #88]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c50:	2280      	movs	r2, #128	@ 0x80
 8001c52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c54:	4813      	ldr	r0, [pc, #76]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c56:	f004 fb0d 	bl	8006274 <HAL_TIM_Base_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001c60:	f000 fd44 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c6a:	f107 0308 	add.w	r3, r7, #8
 8001c6e:	4619      	mov	r1, r3
 8001c70:	480c      	ldr	r0, [pc, #48]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c72:	f005 f98d 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001c7c:	f000 fd36 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c80:	2300      	movs	r3, #0
 8001c82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c88:	463b      	mov	r3, r7
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_TIM4_Init+0x94>)
 8001c8e:	f005 fd81 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c98:	f000 fd28 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c9c:	bf00      	nop
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	20000414 	.word	0x20000414
 8001ca8:	40000800 	.word	0x40000800

08001cac <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cb2:	f107 0308 	add.w	r3, r7, #8
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cc0:	463b      	mov	r3, r7
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	601a      	str	r2, [r3, #0]
 8001cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cca:	4a1e      	ldr	r2, [pc, #120]	@ (8001d44 <MX_TIM5_Init+0x98>)
 8001ccc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cd0:	2247      	movs	r2, #71	@ 0x47
 8001cd2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001cda:	4b19      	ldr	r3, [pc, #100]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce2:	4b17      	ldr	r3, [pc, #92]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce8:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001cee:	4814      	ldr	r0, [pc, #80]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001cf0:	f004 fac0 	bl	8006274 <HAL_TIM_Base_Init>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001cfa:	f000 fcf7 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cfe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d04:	f107 0308 	add.w	r3, r7, #8
 8001d08:	4619      	mov	r1, r3
 8001d0a:	480d      	ldr	r0, [pc, #52]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001d0c:	f005 f940 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001d16:	f000 fce9 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d22:	463b      	mov	r3, r7
 8001d24:	4619      	mov	r1, r3
 8001d26:	4806      	ldr	r0, [pc, #24]	@ (8001d40 <MX_TIM5_Init+0x94>)
 8001d28:	f005 fd34 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001d32:	f000 fcdb 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d36:	bf00      	nop
 8001d38:	3718      	adds	r7, #24
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	2000045c 	.word	0x2000045c
 8001d44:	40000c00 	.word	0x40000c00

08001d48 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b096      	sub	sp, #88	@ 0x58
 8001d4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d4e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]
 8001d56:	605a      	str	r2, [r3, #4]
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d5c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
 8001d6e:	605a      	str	r2, [r3, #4]
 8001d70:	609a      	str	r2, [r3, #8]
 8001d72:	60da      	str	r2, [r3, #12]
 8001d74:	611a      	str	r2, [r3, #16]
 8001d76:	615a      	str	r2, [r3, #20]
 8001d78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d7a:	1d3b      	adds	r3, r7, #4
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	2100      	movs	r1, #0
 8001d80:	4618      	mov	r0, r3
 8001d82:	f006 fd11 	bl	80087a8 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001d86:	4b4b      	ldr	r3, [pc, #300]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001d88:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb8 <MX_TIM8_Init+0x170>)
 8001d8a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001d8c:	4b49      	ldr	r3, [pc, #292]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001d8e:	2247      	movs	r2, #71	@ 0x47
 8001d90:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d92:	4b48      	ldr	r3, [pc, #288]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001d98:	4b46      	ldr	r3, [pc, #280]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001d9a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d9e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001da0:	4b44      	ldr	r3, [pc, #272]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001da6:	4b43      	ldr	r3, [pc, #268]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dac:	4b41      	ldr	r3, [pc, #260]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001db2:	4840      	ldr	r0, [pc, #256]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001db4:	f004 fa5e 	bl	8006274 <HAL_TIM_Base_Init>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001dbe:	f000 fc95 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001dc8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4839      	ldr	r0, [pc, #228]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001dd0:	f005 f8de 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d001      	beq.n	8001dde <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001dda:	f000 fc87 	bl	80026ec <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8001dde:	4835      	ldr	r0, [pc, #212]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001de0:	f004 fbc7 	bl	8006572 <HAL_TIM_OC_Init>
 8001de4:	4603      	mov	r3, r0
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d001      	beq.n	8001dee <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001dea:	f000 fc7f 	bl	80026ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dee:	2300      	movs	r3, #0
 8001df0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001df2:	2300      	movs	r3, #0
 8001df4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001df6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	482d      	ldr	r0, [pc, #180]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001dfe:	f005 fcc9 	bl	8007794 <HAL_TIMEx_MasterConfigSynchronization>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001e08:	f000 fc70 	bl	80026ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8001e10:	2364      	movs	r3, #100	@ 0x64
 8001e12:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e14:	2300      	movs	r3, #0
 8001e16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001e20:	2300      	movs	r3, #0
 8001e22:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001e24:	2300      	movs	r3, #0
 8001e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4820      	ldr	r0, [pc, #128]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001e32:	f004 ff8f 	bl	8006d54 <HAL_TIM_OC_ConfigChannel>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001e3c:	f000 fc56 	bl	80026ec <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8001e40:	23fa      	movs	r3, #250	@ 0xfa
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e48:	2208      	movs	r2, #8
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4819      	ldr	r0, [pc, #100]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001e4e:	f004 ff81 	bl	8006d54 <HAL_TIM_OC_ConfigChannel>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 8001e58:	f000 fc48 	bl	80026ec <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 8001e5c:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001e62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e66:	220c      	movs	r2, #12
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4812      	ldr	r0, [pc, #72]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001e6c:	f004 ff72 	bl	8006d54 <HAL_TIM_OC_ConfigChannel>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <MX_TIM8_Init+0x132>
  {
    Error_Handler();
 8001e76:	f000 fc39 	bl	80026ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001e8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e92:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4805      	ldr	r0, [pc, #20]	@ (8001eb4 <MX_TIM8_Init+0x16c>)
 8001e9e:	f005 fcf5 	bl	800788c <HAL_TIMEx_ConfigBreakDeadTime>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8001ea8:	f000 fc20 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001eac:	bf00      	nop
 8001eae:	3758      	adds	r7, #88	@ 0x58
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	200004a4 	.word	0x200004a4
 8001eb8:	40010400 	.word	0x40010400

08001ebc <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ec2:	463b      	mov	r3, r7
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	605a      	str	r2, [r3, #4]
 8001eca:	609a      	str	r2, [r3, #8]
 8001ecc:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001ece:	4b16      	ldr	r3, [pc, #88]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ed0:	4a16      	ldr	r2, [pc, #88]	@ (8001f2c <MX_TIM9_Init+0x70>)
 8001ed2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 7199;
 8001ed4:	4b14      	ldr	r3, [pc, #80]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ed6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001eda:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001edc:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001ee2:	4b11      	ldr	r3, [pc, #68]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ee4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ee8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eea:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001ef6:	480c      	ldr	r0, [pc, #48]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001ef8:	f004 f9bc 	bl	8006274 <HAL_TIM_Base_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 8001f02:	f000 fbf3 	bl	80026ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f0a:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001f0c:	463b      	mov	r3, r7
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4805      	ldr	r0, [pc, #20]	@ (8001f28 <MX_TIM9_Init+0x6c>)
 8001f12:	f005 f83d 	bl	8006f90 <HAL_TIM_ConfigClockSource>
 8001f16:	4603      	mov	r3, r0
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d001      	beq.n	8001f20 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 8001f1c:	f000 fbe6 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001f20:	bf00      	nop
 8001f22:	3710      	adds	r7, #16
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}
 8001f28:	200004ec 	.word	0x200004ec
 8001f2c:	40014000 	.word	0x40014000

08001f30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f34:	4b11      	ldr	r3, [pc, #68]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f36:	4a12      	ldr	r2, [pc, #72]	@ (8001f80 <MX_USART1_UART_Init+0x50>)
 8001f38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f3a:	4b10      	ldr	r3, [pc, #64]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f42:	4b0e      	ldr	r3, [pc, #56]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f48:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f54:	4b09      	ldr	r3, [pc, #36]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f56:	220c      	movs	r2, #12
 8001f58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f5a:	4b08      	ldr	r3, [pc, #32]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f60:	4b06      	ldr	r3, [pc, #24]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f66:	4805      	ldr	r0, [pc, #20]	@ (8001f7c <MX_USART1_UART_Init+0x4c>)
 8001f68:	f005 fcf6 	bl	8007958 <HAL_UART_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f72:	f000 fbbb 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20000534 	.word	0x20000534
 8001f80:	40011000 	.word	0x40011000

08001f84 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f88:	4b11      	ldr	r3, [pc, #68]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f8a:	4a12      	ldr	r2, [pc, #72]	@ (8001fd4 <MX_USART2_UART_Init+0x50>)
 8001f8c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f8e:	4b10      	ldr	r3, [pc, #64]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f90:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f94:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f96:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fa2:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fa8:	4b09      	ldr	r3, [pc, #36]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001faa:	220c      	movs	r2, #12
 8001fac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fae:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fba:	4805      	ldr	r0, [pc, #20]	@ (8001fd0 <MX_USART2_UART_Init+0x4c>)
 8001fbc:	f005 fccc 	bl	8007958 <HAL_UART_Init>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001fc6:	f000 fb91 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fca:	bf00      	nop
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	2000057c 	.word	0x2000057c
 8001fd4:	40004400 	.word	0x40004400

08001fd8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fde:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <MX_USART6_UART_Init+0x50>)
 8001fe0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001fe2:	4b10      	ldr	r3, [pc, #64]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fe4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fe8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fea:	4b0e      	ldr	r3, [pc, #56]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ffc:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8001ffe:	220c      	movs	r2, #12
 8002000:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002002:	4b08      	ldr	r3, [pc, #32]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002008:	4b06      	ldr	r3, [pc, #24]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 800200a:	2200      	movs	r2, #0
 800200c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800200e:	4805      	ldr	r0, [pc, #20]	@ (8002024 <MX_USART6_UART_Init+0x4c>)
 8002010:	f005 fca2 	bl	8007958 <HAL_UART_Init>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800201a:	f000 fb67 	bl	80026ec <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	200005c4 	.word	0x200005c4
 8002028:	40011400 	.word	0x40011400

0800202c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	607b      	str	r3, [r7, #4]
 8002036:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <MX_DMA_Init+0x88>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	4a1e      	ldr	r2, [pc, #120]	@ (80020b4 <MX_DMA_Init+0x88>)
 800203c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002040:	6313      	str	r3, [r2, #48]	@ 0x30
 8002042:	4b1c      	ldr	r3, [pc, #112]	@ (80020b4 <MX_DMA_Init+0x88>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800204a:	607b      	str	r3, [r7, #4]
 800204c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	603b      	str	r3, [r7, #0]
 8002052:	4b18      	ldr	r3, [pc, #96]	@ (80020b4 <MX_DMA_Init+0x88>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002056:	4a17      	ldr	r2, [pc, #92]	@ (80020b4 <MX_DMA_Init+0x88>)
 8002058:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800205c:	6313      	str	r3, [r2, #48]	@ 0x30
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <MX_DMA_Init+0x88>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002066:	603b      	str	r3, [r7, #0]
 8002068:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	200d      	movs	r0, #13
 8002070:	f001 f8cb 	bl	800320a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002074:	200d      	movs	r0, #13
 8002076:	f001 f8e4 	bl	8003242 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800207a:	2200      	movs	r2, #0
 800207c:	2100      	movs	r1, #0
 800207e:	2010      	movs	r0, #16
 8002080:	f001 f8c3 	bl	800320a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002084:	2010      	movs	r0, #16
 8002086:	f001 f8dc 	bl	8003242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800208a:	2200      	movs	r2, #0
 800208c:	2100      	movs	r1, #0
 800208e:	2039      	movs	r0, #57	@ 0x39
 8002090:	f001 f8bb 	bl	800320a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002094:	2039      	movs	r0, #57	@ 0x39
 8002096:	f001 f8d4 	bl	8003242 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	203a      	movs	r0, #58	@ 0x3a
 80020a0:	f001 f8b3 	bl	800320a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80020a4:	203a      	movs	r0, #58	@ 0x3a
 80020a6:	f001 f8cc 	bl	8003242 <HAL_NVIC_EnableIRQ>

}
 80020aa:	bf00      	nop
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40023800 	.word	0x40023800

080020b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08c      	sub	sp, #48	@ 0x30
 80020bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020be:	f107 031c 	add.w	r3, r7, #28
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
 80020ca:	60da      	str	r2, [r3, #12]
 80020cc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020ce:	2300      	movs	r3, #0
 80020d0:	61bb      	str	r3, [r7, #24]
 80020d2:	4b54      	ldr	r3, [pc, #336]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d6:	4a53      	ldr	r2, [pc, #332]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020d8:	f043 0310 	orr.w	r3, r3, #16
 80020dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020de:	4b51      	ldr	r3, [pc, #324]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	f003 0310 	and.w	r3, r3, #16
 80020e6:	61bb      	str	r3, [r7, #24]
 80020e8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	4b4d      	ldr	r3, [pc, #308]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f2:	4a4c      	ldr	r2, [pc, #304]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020f4:	f043 0304 	orr.w	r3, r3, #4
 80020f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002224 <MX_GPIO_Init+0x16c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	617b      	str	r3, [r7, #20]
 8002104:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002106:	2300      	movs	r3, #0
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	4b46      	ldr	r3, [pc, #280]	@ (8002224 <MX_GPIO_Init+0x16c>)
 800210c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210e:	4a45      	ldr	r2, [pc, #276]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002110:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002114:	6313      	str	r3, [r2, #48]	@ 0x30
 8002116:	4b43      	ldr	r3, [pc, #268]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	60fb      	str	r3, [r7, #12]
 8002126:	4b3f      	ldr	r3, [pc, #252]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	4a3e      	ldr	r2, [pc, #248]	@ (8002224 <MX_GPIO_Init+0x16c>)
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	6313      	str	r3, [r2, #48]	@ 0x30
 8002132:	4b3c      	ldr	r3, [pc, #240]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	f003 0301 	and.w	r3, r3, #1
 800213a:	60fb      	str	r3, [r7, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	60bb      	str	r3, [r7, #8]
 8002142:	4b38      	ldr	r3, [pc, #224]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002146:	4a37      	ldr	r2, [pc, #220]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002148:	f043 0302 	orr.w	r3, r3, #2
 800214c:	6313      	str	r3, [r2, #48]	@ 0x30
 800214e:	4b35      	ldr	r3, [pc, #212]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	607b      	str	r3, [r7, #4]
 800215e:	4b31      	ldr	r3, [pc, #196]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	4a30      	ldr	r2, [pc, #192]	@ (8002224 <MX_GPIO_Init+0x16c>)
 8002164:	f043 0308 	orr.w	r3, r3, #8
 8002168:	6313      	str	r3, [r2, #48]	@ 0x30
 800216a:	4b2e      	ldr	r3, [pc, #184]	@ (8002224 <MX_GPIO_Init+0x16c>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	f003 0308 	and.w	r3, r3, #8
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin, GPIO_PIN_RESET);
 8002176:	2200      	movs	r2, #0
 8002178:	f24c 0106 	movw	r1, #49158	@ 0xc006
 800217c:	482a      	ldr	r0, [pc, #168]	@ (8002228 <MX_GPIO_Init+0x170>)
 800217e:	f001 ff97 	bl	80040b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|RF_LED1_Pin|RF_LED2_Pin, GPIO_PIN_RESET);
 8002182:	2200      	movs	r2, #0
 8002184:	f44f 5130 	mov.w	r1, #11264	@ 0x2c00
 8002188:	4828      	ldr	r0, [pc, #160]	@ (800222c <MX_GPIO_Init+0x174>)
 800218a:	f001 ff91 	bl	80040b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LB_LED1_Pin|LB_LED2_Pin, GPIO_PIN_RESET);
 800218e:	2200      	movs	r2, #0
 8002190:	2130      	movs	r1, #48	@ 0x30
 8002192:	4827      	ldr	r0, [pc, #156]	@ (8002230 <MX_GPIO_Init+0x178>)
 8002194:	f001 ff8c 	bl	80040b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002198:	2201      	movs	r2, #1
 800219a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800219e:	4825      	ldr	r0, [pc, #148]	@ (8002234 <MX_GPIO_Init+0x17c>)
 80021a0:	f001 ff86 	bl	80040b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LF_LED2_Pin RB_LED2_Pin RB_LED1_Pin LF_LED1_Pin */
  GPIO_InitStruct.Pin = LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin;
 80021a4:	f24c 0306 	movw	r3, #49158	@ 0xc006
 80021a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021aa:	2301      	movs	r3, #1
 80021ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ae:	2300      	movs	r3, #0
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b2:	2300      	movs	r3, #0
 80021b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	4619      	mov	r1, r3
 80021bc:	481a      	ldr	r0, [pc, #104]	@ (8002228 <MX_GPIO_Init+0x170>)
 80021be:	f001 fcc7 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin RF_LED1_Pin RF_LED2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RF_LED1_Pin|RF_LED2_Pin;
 80021c2:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 80021c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021d4:	f107 031c 	add.w	r3, r7, #28
 80021d8:	4619      	mov	r1, r3
 80021da:	4814      	ldr	r0, [pc, #80]	@ (800222c <MX_GPIO_Init+0x174>)
 80021dc:	f001 fcb8 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LB_LED1_Pin LB_LED2_Pin */
  GPIO_InitStruct.Pin = LB_LED1_Pin|LB_LED2_Pin;
 80021e0:	2330      	movs	r3, #48	@ 0x30
 80021e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e4:	2301      	movs	r3, #1
 80021e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e8:	2300      	movs	r3, #0
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ec:	2300      	movs	r3, #0
 80021ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4619      	mov	r1, r3
 80021f6:	480e      	ldr	r0, [pc, #56]	@ (8002230 <MX_GPIO_Init+0x178>)
 80021f8:	f001 fcaa 	bl	8003b50 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 80021fc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002202:	2301      	movs	r3, #1
 8002204:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220a:	2300      	movs	r3, #0
 800220c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 800220e:	f107 031c 	add.w	r3, r7, #28
 8002212:	4619      	mov	r1, r3
 8002214:	4807      	ldr	r0, [pc, #28]	@ (8002234 <MX_GPIO_Init+0x17c>)
 8002216:	f001 fc9b 	bl	8003b50 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800221a:	bf00      	nop
 800221c:	3730      	adds	r7, #48	@ 0x30
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40023800 	.word	0x40023800
 8002228:	40021000 	.word	0x40021000
 800222c:	40020800 	.word	0x40020800
 8002230:	40020000 	.word	0x40020000
 8002234:	40020c00 	.word	0x40020c00

08002238 <I2C_ResetDataBusToPullUp>:
void sendUART(){
	sprintf((char*)numarray, "Roll: %d | Pitch: %d | Yaw: %d\n", (int)roll, (int)pitch, (int)angleZ);
	HAL_UART_Transmit(&huart6, numarray, strlen((char*)numarray), 500);
}

void I2C_ResetDataBusToPullUp(I2C_HandleTypeDef *hi2c){
 8002238:	b580      	push	{r7, lr}
 800223a:	b088      	sub	sp, #32
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002240:	f107 0308 	add.w	r3, r7, #8
 8002244:	2200      	movs	r2, #0
 8002246:	601a      	str	r2, [r3, #0]
 8002248:	605a      	str	r2, [r3, #4]
 800224a:	609a      	str	r2, [r3, #8]
 800224c:	60da      	str	r2, [r3, #12]
 800224e:	611a      	str	r2, [r3, #16]
	status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 8002250:	2364      	movs	r3, #100	@ 0x64
 8002252:	2214      	movs	r2, #20
 8002254:	21d0      	movs	r1, #208	@ 0xd0
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f002 fd8e 	bl	8004d78 <HAL_I2C_IsDeviceReady>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	4b3a      	ldr	r3, [pc, #232]	@ (800234c <I2C_ResetDataBusToPullUp+0x114>)
 8002262:	701a      	strb	r2, [r3, #0]

	if (status != HAL_OK){
 8002264:	4b39      	ldr	r3, [pc, #228]	@ (800234c <I2C_ResetDataBusToPullUp+0x114>)
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d06c      	beq.n	8002346 <I2C_ResetDataBusToPullUp+0x10e>
		//1. Deinitialize I2C peripheral
		HAL_I2C_DeInit(hi2c);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f002 f897 	bl	80043a0 <HAL_I2C_DeInit>

		//2. Configure both SCL and SDA as GPIO open-drain outputs
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002272:	2311      	movs	r3, #17
 8002274:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800227a:	2300      	movs	r3, #0
 800227c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11; //SCL and SDA
 800227e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002282:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002284:	f107 0308 	add.w	r3, r7, #8
 8002288:	4619      	mov	r1, r3
 800228a:	4831      	ldr	r0, [pc, #196]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 800228c:	f001 fc60 	bl	8003b50 <HAL_GPIO_Init>

		//3. By default, set both SCL and SDA pin to HIGH level
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SCL
 8002290:	2201      	movs	r2, #1
 8002292:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002296:	482e      	ldr	r0, [pc, #184]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 8002298:	f001 ff0a 	bl	80040b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SDA
 800229c:	2201      	movs	r2, #1
 800229e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022a2:	482b      	ldr	r0, [pc, #172]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 80022a4:	f001 ff04 	bl	80040b0 <HAL_GPIO_WritePin>
		//--> If the I2C data buses is BUSY (stuck), SDA is constantly pulled LOW by a slave
		HAL_Delay(2);
 80022a8:	2002      	movs	r0, #2
 80022aa:	f000 feaf 	bl	800300c <HAL_Delay>

		//--> So, we gives the slave some chances to release SDA to idle state and recover the data buses
		for (int i = 0; i < 9; i++) {
 80022ae:	2300      	movs	r3, #0
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	e01c      	b.n	80022ee <I2C_ResetDataBusToPullUp+0xb6>
			//4.1. If SCL's pulled HIGH and SDA's pulled HIGH
			//--> Then, the data buses now are released to Idle State
			//--> It means data buses now are no longer stuck
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_SET){
 80022b4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022b8:	4825      	ldr	r0, [pc, #148]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 80022ba:	f001 fee1 	bl	8004080 <HAL_GPIO_ReadPin>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b01      	cmp	r3, #1
 80022c2:	d018      	beq.n	80022f6 <I2C_ResetDataBusToPullUp+0xbe>
				break;
			}
			//4.2. Pull the SCL pin to LOW -> Gives slave a chance to release SDA
			//The reason is that slave can only change SDA state when SCL is pulled LOW
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80022c4:	2200      	movs	r2, #0
 80022c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80022ca:	4821      	ldr	r0, [pc, #132]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 80022cc:	f001 fef0 	bl	80040b0 <HAL_GPIO_WritePin>
			HAL_Delay(2);
 80022d0:	2002      	movs	r0, #2
 80022d2:	f000 fe9b 	bl	800300c <HAL_Delay>
			//5. Now, pull the SCL pin to HIGH again to continue to check Step 4.1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80022d6:	2201      	movs	r2, #1
 80022d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022dc:	481c      	ldr	r0, [pc, #112]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 80022de:	f001 fee7 	bl	80040b0 <HAL_GPIO_WritePin>
			HAL_Delay(2);
 80022e2:	2002      	movs	r0, #2
 80022e4:	f000 fe92 	bl	800300c <HAL_Delay>
		for (int i = 0; i < 9; i++) {
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	3301      	adds	r3, #1
 80022ec:	61fb      	str	r3, [r7, #28]
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	2b08      	cmp	r3, #8
 80022f2:	dddf      	ble.n	80022b4 <I2C_ResetDataBusToPullUp+0x7c>
 80022f4:	e000      	b.n	80022f8 <I2C_ResetDataBusToPullUp+0xc0>
				break;
 80022f6:	bf00      	nop
		}

		//6. After successful recovering SDA to its idle state, we send 'STOP' signal to all slaves
		//The principle is: change SDA state from LOW to HIGH while SCL is pulled HIGH
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SCL is pulled HIGH
 80022f8:	2201      	movs	r2, #1
 80022fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80022fe:	4814      	ldr	r0, [pc, #80]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 8002300:	f001 fed6 	bl	80040b0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); //SDA from LOW
 8002304:	2200      	movs	r2, #0
 8002306:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800230a:	4811      	ldr	r0, [pc, #68]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 800230c:	f001 fed0 	bl	80040b0 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8002310:	2002      	movs	r0, #2
 8002312:	f000 fe7b 	bl	800300c <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SDA to HIGH
 8002316:	2201      	movs	r2, #1
 8002318:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800231c:	480c      	ldr	r0, [pc, #48]	@ (8002350 <I2C_ResetDataBusToPullUp+0x118>)
 800231e:	f001 fec7 	bl	80040b0 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 8002322:	2002      	movs	r0, #2
 8002324:	f000 fe72 	bl	800300c <HAL_Delay>

		//7. Reinitialize the I2C peripheral
		MX_I2C2_Init();
 8002328:	f7ff fac8 	bl	80018bc <MX_I2C2_Init>

		//8. Check data buses state again for debugging
		status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 800232c:	2364      	movs	r3, #100	@ 0x64
 800232e:	2214      	movs	r2, #20
 8002330:	21d0      	movs	r1, #208	@ 0xd0
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f002 fd20 	bl	8004d78 <HAL_I2C_IsDeviceReady>
 8002338:	4603      	mov	r3, r0
 800233a:	461a      	mov	r2, r3
 800233c:	4b03      	ldr	r3, [pc, #12]	@ (800234c <I2C_ResetDataBusToPullUp+0x114>)
 800233e:	701a      	strb	r2, [r3, #0]
		if (status == HAL_OK){
 8002340:	4b02      	ldr	r3, [pc, #8]	@ (800234c <I2C_ResetDataBusToPullUp+0x114>)
 8002342:	781b      	ldrb	r3, [r3, #0]
 8002344:	2b00      	cmp	r3, #0
			return;
		}
		else{}
	}
}
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	200000fd 	.word	0x200000fd
 8002350:	40020400 	.word	0x40020400

08002354 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM4){
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a07      	ldr	r2, [pc, #28]	@ (8002380 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d108      	bne.n	8002378 <HAL_TIM_PeriodElapsedCallback+0x24>
	  if(drone.status == SENSOR_CALIBRATING){
 8002366:	4b07      	ldr	r3, [pc, #28]	@ (8002384 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002368:	795b      	ldrb	r3, [r3, #5]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d104      	bne.n	8002378 <HAL_TIM_PeriodElapsedCallback+0x24>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800236e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002372:	4805      	ldr	r0, [pc, #20]	@ (8002388 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002374:	f001 feb5 	bl	80040e2 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RF_LED1_GPIO_Port, LF_LED1_Pin);
		  HAL_GPIO_TogglePin(LB_LED2_GPIO_Port, LF_LED1_Pin);
		  HAL_GPIO_TogglePin(RB_LED2_GPIO_Port, LF_LED1_Pin);
	  }
  }
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}
 8002380:	40000800 	.word	0x40000800
 8002384:	20000150 	.word	0x20000150
 8002388:	40020800 	.word	0x40020800

0800238c <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM8){
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a06      	ldr	r2, [pc, #24]	@ (80023b4 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d105      	bne.n	80023aa <HAL_TIM_OC_DelayElapsedCallback+0x1e>
	  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	7f1b      	ldrb	r3, [r3, #28]
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d101      	bne.n	80023aa <HAL_TIM_OC_DelayElapsedCallback+0x1e>
//		  prv_time = __HAL_TIM_GET_COUNTER(&htim5);
		  MPU6050_GetFullReadings();
 80023a6:	f7fe fd51 	bl	8000e4c <MPU6050_GetFullReadings>
	  }
	  else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){

	  }
  }
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	40010400 	.word	0x40010400

080023b8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1){
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a11      	ldr	r2, [pc, #68]	@ (800240c <HAL_UART_RxCpltCallback+0x54>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d111      	bne.n	80023ee <HAL_UART_RxCpltCallback+0x36>
		WT61_CheckProtocolHeader();
 80023ca:	f7fe ffc1 	bl	8001350 <WT61_CheckProtocolHeader>
		WT61_CalculateFullAngles();
 80023ce:	f7ff f86b 	bl	80014a8 <WT61_CalculateFullAngles>
		angleZ = WT61_GetYawAngle();
 80023d2:	f7ff f801 	bl	80013d8 <WT61_GetYawAngle>
 80023d6:	ec53 2b10 	vmov	r2, r3, d0
 80023da:	4610      	mov	r0, r2
 80023dc:	4619      	mov	r1, r3
 80023de:	f7fe f8af 	bl	8000540 <__aeabi_d2f>
 80023e2:	4603      	mov	r3, r0
 80023e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002410 <HAL_UART_RxCpltCallback+0x58>)
 80023e6:	6013      	str	r3, [r2, #0]
		WT61_ReceiveDataPacket();
 80023e8:	f7fe ffa2 	bl	8001330 <WT61_ReceiveDataPacket>
		GAMEPAD_Update();
		DRONE_ReceiveCommand();
		GAMEPAD_ReceiveData();
	}

}
 80023ec:	e00a      	b.n	8002404 <HAL_UART_RxCpltCallback+0x4c>
	else if(huart->Instance == USART6){
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <HAL_UART_RxCpltCallback+0x5c>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d105      	bne.n	8002404 <HAL_UART_RxCpltCallback+0x4c>
		GAMEPAD_Update();
 80023f8:	f7fe fa9e 	bl	8000938 <GAMEPAD_Update>
		DRONE_ReceiveCommand();
 80023fc:	f000 f8f4 	bl	80025e8 <DRONE_ReceiveCommand>
		GAMEPAD_ReceiveData();
 8002400:	f7fe fb08 	bl	8000a14 <GAMEPAD_ReceiveData>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40011000 	.word	0x40011000
 8002410:	2000014c 	.word	0x2000014c
 8002414:	40011400 	.word	0x40011400

08002418 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == hi2c2.Instance){
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b0a      	ldr	r3, [pc, #40]	@ (8002450 <HAL_I2C_MemRxCpltCallback+0x38>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	429a      	cmp	r2, r3
 800242a:	d10d      	bne.n	8002448 <HAL_I2C_MemRxCpltCallback+0x30>
//		c_time = __HAL_TIM_GET_COUNTER(&htim5);
		MPU6050_GetFilteredData(0.98f);
 800242c:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8002454 <HAL_I2C_MemRxCpltCallback+0x3c>
 8002430:	f7fe fd22 	bl	8000e78 <MPU6050_GetFilteredData>
		PID_Update(&roll_controller, roll, 0.001f);
 8002434:	4b08      	ldr	r3, [pc, #32]	@ (8002458 <HAL_I2C_MemRxCpltCallback+0x40>)
 8002436:	edd3 7a00 	vldr	s15, [r3]
 800243a:	eddf 0a08 	vldr	s1, [pc, #32]	@ 800245c <HAL_I2C_MemRxCpltCallback+0x44>
 800243e:	eeb0 0a67 	vmov.f32	s0, s15
 8002442:	4807      	ldr	r0, [pc, #28]	@ (8002460 <HAL_I2C_MemRxCpltCallback+0x48>)
 8002444:	f7fe ff2b 	bl	800129e <PID_Update>
//		PID_Compute(&roll_controller);
//		DRONE_OnFlight(60);
//		duration = c_time - prv_time;
//		prv_time = c_time;
	}
}
 8002448:	bf00      	nop
 800244a:	3708      	adds	r7, #8
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	20000288 	.word	0x20000288
 8002454:	3f7ae148 	.word	0x3f7ae148
 8002458:	200000ec 	.word	0x200000ec
 800245c:	3a83126f 	.word	0x3a83126f
 8002460:	20000158 	.word	0x20000158

08002464 <DRONE_ESCSetUp>:

void DRONE_ESCSetUp(){
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
	/* Standard ESCs require 'arming' signal to get on working mode */
	/* Arming Signal: receive 50Hz signal - 1ms PWM time duration within at least 2 seconds */
	TIM1->CCR2 = 50;
 8002468:	4b08      	ldr	r3, [pc, #32]	@ (800248c <DRONE_ESCSetUp+0x28>)
 800246a:	2232      	movs	r2, #50	@ 0x32
 800246c:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = 50;
 800246e:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <DRONE_ESCSetUp+0x2c>)
 8002470:	2232      	movs	r2, #50	@ 0x32
 8002472:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = 50;
 8002474:	4b06      	ldr	r3, [pc, #24]	@ (8002490 <DRONE_ESCSetUp+0x2c>)
 8002476:	2232      	movs	r2, #50	@ 0x32
 8002478:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = 50;
 800247a:	4b05      	ldr	r3, [pc, #20]	@ (8002490 <DRONE_ESCSetUp+0x2c>)
 800247c:	2232      	movs	r2, #50	@ 0x32
 800247e:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_Delay(2500);
 8002480:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002484:	f000 fdc2 	bl	800300c <HAL_Delay>
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}
 800248c:	40010000 	.word	0x40010000
 8002490:	40000400 	.word	0x40000400

08002494 <DRONE_SetStatus>:
//ANGLE_STABILITY_FAULT = 0,
//OK = 1,
//SENSOR_CALIBRATING = 2,
//GAMEPAD_DISCOVERY = 3

void DRONE_SetStatus(int8_t STATUS){
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	4603      	mov	r3, r0
 800249c:	71fb      	strb	r3, [r7, #7]
	 * PRESCALER = 4000 - 1
	 *                           APB Clock
	   Timer Frequency  =  ---------------------
	 	 	 	 	 	   (ARR+1)*(PRESCALER+1)
	 */
	if(STATUS == SENSOR_CONNECTION_FAULT){
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	f113 0f02 	cmn.w	r3, #2
 80024a6:	d111      	bne.n	80024cc <DRONE_SetStatus+0x38>
		drone.status = SENSOR_CONNECTION_FAULT;
 80024a8:	4b49      	ldr	r3, [pc, #292]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 80024aa:	22fe      	movs	r2, #254	@ 0xfe
 80024ac:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 80024ae:	4849      	ldr	r0, [pc, #292]	@ (80025d4 <DRONE_SetStatus+0x140>)
 80024b0:	f004 f830 	bl	8006514 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 80024b4:	4b48      	ldr	r3, [pc, #288]	@ (80025d8 <DRONE_SetStatus+0x144>)
 80024b6:	f242 3227 	movw	r2, #8999	@ 0x2327
 80024ba:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 80024bc:	4b46      	ldr	r3, [pc, #280]	@ (80025d8 <DRONE_SetStatus+0x144>)
 80024be:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80024c2:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 80024c4:	4843      	ldr	r0, [pc, #268]	@ (80025d4 <DRONE_SetStatus+0x140>)
 80024c6:	f003 ffb5 	bl	8006434 <HAL_TIM_Base_Start_IT>
		/* Always turn LED on */
		drone.status = OK;
		HAL_TIM_Base_Stop_IT(&htim4);
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
	}
}
 80024ca:	e07c      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == GAMEPAD_CONNECTION_FAULT){
 80024cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d103      	bne.n	80024de <DRONE_SetStatus+0x4a>
		drone.status = GAMEPAD_CONNECTION_FAULT;
 80024d6:	4b3e      	ldr	r3, [pc, #248]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 80024d8:	22ff      	movs	r2, #255	@ 0xff
 80024da:	715a      	strb	r2, [r3, #5]
}
 80024dc:	e073      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == ANGLE_STABILITY_FAULT){
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d103      	bne.n	80024ee <DRONE_SetStatus+0x5a>
		drone.status = ANGLE_STABILITY_FAULT;
 80024e6:	4b3a      	ldr	r3, [pc, #232]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	715a      	strb	r2, [r3, #5]
}
 80024ec:	e06b      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == SENSOR_CALIBRATING){
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d111      	bne.n	800251a <DRONE_SetStatus+0x86>
		drone.status = SENSOR_CALIBRATING;
 80024f6:	4b36      	ldr	r3, [pc, #216]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 80024f8:	2202      	movs	r2, #2
 80024fa:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 80024fc:	4835      	ldr	r0, [pc, #212]	@ (80025d4 <DRONE_SetStatus+0x140>)
 80024fe:	f004 f809 	bl	8006514 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 8002502:	4b35      	ldr	r3, [pc, #212]	@ (80025d8 <DRONE_SetStatus+0x144>)
 8002504:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002508:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 800250a:	4b33      	ldr	r3, [pc, #204]	@ (80025d8 <DRONE_SetStatus+0x144>)
 800250c:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8002510:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 8002512:	4830      	ldr	r0, [pc, #192]	@ (80025d4 <DRONE_SetStatus+0x140>)
 8002514:	f003 ff8e 	bl	8006434 <HAL_TIM_Base_Start_IT>
}
 8002518:	e055      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == GAMEPAD_DISCOVERY){
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	2b03      	cmp	r3, #3
 8002520:	d111      	bne.n	8002546 <DRONE_SetStatus+0xb2>
		drone.status = GAMEPAD_DISCOVERY;
 8002522:	4b2b      	ldr	r3, [pc, #172]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 8002524:	2203      	movs	r2, #3
 8002526:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 8002528:	482a      	ldr	r0, [pc, #168]	@ (80025d4 <DRONE_SetStatus+0x140>)
 800252a:	f003 fff3 	bl	8006514 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 800252e:	4b2a      	ldr	r3, [pc, #168]	@ (80025d8 <DRONE_SetStatus+0x144>)
 8002530:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002534:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 1999;
 8002536:	4b28      	ldr	r3, [pc, #160]	@ (80025d8 <DRONE_SetStatus+0x144>)
 8002538:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800253c:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 800253e:	4825      	ldr	r0, [pc, #148]	@ (80025d4 <DRONE_SetStatus+0x140>)
 8002540:	f003 ff78 	bl	8006434 <HAL_TIM_Base_Start_IT>
}
 8002544:	e03f      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == LOCK){
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	2b04      	cmp	r3, #4
 800254c:	d113      	bne.n	8002576 <DRONE_SetStatus+0xe2>
		  drone.status = LOCK;
 800254e:	4b20      	ldr	r3, [pc, #128]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 8002550:	2204      	movs	r2, #4
 8002552:	715a      	strb	r2, [r3, #5]
		  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 8002554:	2104      	movs	r1, #4
 8002556:	4821      	ldr	r0, [pc, #132]	@ (80025dc <DRONE_SetStatus+0x148>)
 8002558:	f004 fa9c 	bl	8006a94 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 800255c:	2100      	movs	r1, #0
 800255e:	4820      	ldr	r0, [pc, #128]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 8002560:	f004 fa98 	bl	8006a94 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8002564:	2104      	movs	r1, #4
 8002566:	481e      	ldr	r0, [pc, #120]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 8002568:	f004 fa94 	bl	8006a94 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 800256c:	2108      	movs	r1, #8
 800256e:	481c      	ldr	r0, [pc, #112]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 8002570:	f004 fa90 	bl	8006a94 <HAL_TIM_PWM_Stop>
}
 8002574:	e027      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == UNLOCKING){
 8002576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257a:	2b05      	cmp	r3, #5
 800257c:	d113      	bne.n	80025a6 <DRONE_SetStatus+0x112>
		drone.status = UNLOCKING;
 800257e:	4b14      	ldr	r3, [pc, #80]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 8002580:	2205      	movs	r2, #5
 8002582:	715a      	strb	r2, [r3, #5]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002584:	2104      	movs	r1, #4
 8002586:	4815      	ldr	r0, [pc, #84]	@ (80025dc <DRONE_SetStatus+0x148>)
 8002588:	f004 f9bc 	bl	8006904 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800258c:	2100      	movs	r1, #0
 800258e:	4814      	ldr	r0, [pc, #80]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 8002590:	f004 f9b8 	bl	8006904 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002594:	2104      	movs	r1, #4
 8002596:	4812      	ldr	r0, [pc, #72]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 8002598:	f004 f9b4 	bl	8006904 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800259c:	2108      	movs	r1, #8
 800259e:	4810      	ldr	r0, [pc, #64]	@ (80025e0 <DRONE_SetStatus+0x14c>)
 80025a0:	f004 f9b0 	bl	8006904 <HAL_TIM_PWM_Start>
}
 80025a4:	e00f      	b.n	80025c6 <DRONE_SetStatus+0x132>
	else if(STATUS == OK){
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d10b      	bne.n	80025c6 <DRONE_SetStatus+0x132>
		drone.status = OK;
 80025ae:	4b08      	ldr	r3, [pc, #32]	@ (80025d0 <DRONE_SetStatus+0x13c>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 80025b4:	4807      	ldr	r0, [pc, #28]	@ (80025d4 <DRONE_SetStatus+0x140>)
 80025b6:	f003 ffad 	bl	8006514 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 80025ba:	2201      	movs	r2, #1
 80025bc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80025c0:	4808      	ldr	r0, [pc, #32]	@ (80025e4 <DRONE_SetStatus+0x150>)
 80025c2:	f001 fd75 	bl	80040b0 <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	20000150 	.word	0x20000150
 80025d4:	20000414 	.word	0x20000414
 80025d8:	40000800 	.word	0x40000800
 80025dc:	2000033c 	.word	0x2000033c
 80025e0:	200003cc 	.word	0x200003cc
 80025e4:	40020800 	.word	0x40020800

080025e8 <DRONE_ReceiveCommand>:
		TIM1->CCR2 = speed;
	}

}

void DRONE_ReceiveCommand(){
 80025e8:	b580      	push	{r7, lr}
 80025ea:	af00      	add	r7, sp, #0
	if(gamepad.LY > 200 && gamepad.RY > 200){
 80025ec:	4b3b      	ldr	r3, [pc, #236]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80025ee:	7b5b      	ldrb	r3, [r3, #13]
 80025f0:	2bc8      	cmp	r3, #200	@ 0xc8
 80025f2:	d90a      	bls.n	800260a <DRONE_ReceiveCommand+0x22>
 80025f4:	4b39      	ldr	r3, [pc, #228]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80025f6:	7bdb      	ldrb	r3, [r3, #15]
 80025f8:	2bc8      	cmp	r3, #200	@ 0xc8
 80025fa:	d906      	bls.n	800260a <DRONE_ReceiveCommand+0x22>
		if(drone.status == LOCK){
 80025fc:	4b38      	ldr	r3, [pc, #224]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 80025fe:	795b      	ldrb	r3, [r3, #5]
 8002600:	2b04      	cmp	r3, #4
 8002602:	d102      	bne.n	800260a <DRONE_ReceiveCommand+0x22>
			DRONE_SetStatus(UNLOCKING);
 8002604:	2005      	movs	r0, #5
 8002606:	f7ff ff45 	bl	8002494 <DRONE_SetStatus>
		}
	}

	if(drone.status == OK){
 800260a:	4b35      	ldr	r3, [pc, #212]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 800260c:	795b      	ldrb	r3, [r3, #5]
 800260e:	2b01      	cmp	r3, #1
 8002610:	d161      	bne.n	80026d6 <DRONE_ReceiveCommand+0xee>

		if(gamepad.L1 && gamepad.R1){
 8002612:	4b32      	ldr	r3, [pc, #200]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 8002614:	7a1b      	ldrb	r3, [r3, #8]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d038      	beq.n	800268c <DRONE_ReceiveCommand+0xa4>
 800261a:	4b30      	ldr	r3, [pc, #192]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 800261c:	7a9b      	ldrb	r3, [r3, #10]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d034      	beq.n	800268c <DRONE_ReceiveCommand+0xa4>
			if(drone.last_speed_up == 0){
 8002622:	4b2f      	ldr	r3, [pc, #188]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 8002624:	799b      	ldrb	r3, [r3, #6]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10e      	bne.n	8002648 <DRONE_ReceiveCommand+0x60>
				__HAL_TIM_SET_COUNTER(&htim9, 0);
 800262a:	4b2e      	ldr	r3, [pc, #184]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2200      	movs	r2, #0
 8002630:	625a      	str	r2, [r3, #36]	@ 0x24
				HAL_TIM_Base_Start(&htim9);
 8002632:	482c      	ldr	r0, [pc, #176]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 8002634:	f003 fe6e 	bl	8006314 <HAL_TIM_Base_Start>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002638:	4b2a      	ldr	r3, [pc, #168]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800263e:	4a2a      	ldr	r2, [pc, #168]	@ (80026e8 <DRONE_ReceiveCommand+0x100>)
 8002640:	6013      	str	r3, [r2, #0]
				drone.last_speed_up = 1;
 8002642:	4b27      	ldr	r3, [pc, #156]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 8002644:	2201      	movs	r2, #1
 8002646:	719a      	strb	r2, [r3, #6]
			}
			if(drone.last_speed_up == 1){
 8002648:	4b25      	ldr	r3, [pc, #148]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 800264a:	799b      	ldrb	r3, [r3, #6]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d12d      	bne.n	80026ac <DRONE_ReceiveCommand+0xc4>
				duration = __HAL_TIM_GET_COUNTER(&htim9);
 8002650:	4b24      	ldr	r3, [pc, #144]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002656:	4a24      	ldr	r2, [pc, #144]	@ (80026e8 <DRONE_ReceiveCommand+0x100>)
 8002658:	6013      	str	r3, [r2, #0]
				if(duration > 10000){
 800265a:	4b23      	ldr	r3, [pc, #140]	@ (80026e8 <DRONE_ReceiveCommand+0x100>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002662:	4293      	cmp	r3, r2
 8002664:	d922      	bls.n	80026ac <DRONE_ReceiveCommand+0xc4>
					drone.throttle += 1;
 8002666:	4b1e      	ldr	r3, [pc, #120]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 8002668:	791b      	ldrb	r3, [r3, #4]
 800266a:	3301      	adds	r3, #1
 800266c:	b2da      	uxtb	r2, r3
 800266e:	4b1c      	ldr	r3, [pc, #112]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 8002670:	711a      	strb	r2, [r3, #4]
					drone.last_speed_up = 0;
 8002672:	4b1b      	ldr	r3, [pc, #108]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 8002674:	2200      	movs	r2, #0
 8002676:	719a      	strb	r2, [r3, #6]
					HAL_TIM_Base_Stop(&htim9);
 8002678:	481a      	ldr	r0, [pc, #104]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 800267a:	f003 feb3 	bl	80063e4 <HAL_TIM_Base_Stop>
					gamepad.L1 = 0;
 800267e:	4b17      	ldr	r3, [pc, #92]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 8002680:	2200      	movs	r2, #0
 8002682:	721a      	strb	r2, [r3, #8]
					gamepad.R1 = 0;
 8002684:	4b15      	ldr	r3, [pc, #84]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 8002686:	2200      	movs	r2, #0
 8002688:	729a      	strb	r2, [r3, #10]
			if(drone.last_speed_up == 1){
 800268a:	e00f      	b.n	80026ac <DRONE_ReceiveCommand+0xc4>
			}


		}
		else{
			if(drone.last_speed_up == 1 && duration < 1000){
 800268c:	4b14      	ldr	r3, [pc, #80]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 800268e:	799b      	ldrb	r3, [r3, #6]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d10c      	bne.n	80026ae <DRONE_ReceiveCommand+0xc6>
 8002694:	4b14      	ldr	r3, [pc, #80]	@ (80026e8 <DRONE_ReceiveCommand+0x100>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800269c:	d207      	bcs.n	80026ae <DRONE_ReceiveCommand+0xc6>
				drone.last_speed_up = 0;
 800269e:	4b10      	ldr	r3, [pc, #64]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	719a      	strb	r2, [r3, #6]
				HAL_TIM_Base_Stop(&htim9);
 80026a4:	480f      	ldr	r0, [pc, #60]	@ (80026e4 <DRONE_ReceiveCommand+0xfc>)
 80026a6:	f003 fe9d 	bl	80063e4 <HAL_TIM_Base_Stop>
 80026aa:	e000      	b.n	80026ae <DRONE_ReceiveCommand+0xc6>
			if(drone.last_speed_up == 1){
 80026ac:	bf00      	nop
			}
		}

		if(gamepad.L2 && gamepad.R2){
 80026ae:	4b0b      	ldr	r3, [pc, #44]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80026b0:	7a5b      	ldrb	r3, [r3, #9]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00f      	beq.n	80026d6 <DRONE_ReceiveCommand+0xee>
 80026b6:	4b09      	ldr	r3, [pc, #36]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80026b8:	7adb      	ldrb	r3, [r3, #11]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00b      	beq.n	80026d6 <DRONE_ReceiveCommand+0xee>
			drone.throttle -= 1;
 80026be:	4b08      	ldr	r3, [pc, #32]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 80026c0:	791b      	ldrb	r3, [r3, #4]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4b06      	ldr	r3, [pc, #24]	@ (80026e0 <DRONE_ReceiveCommand+0xf8>)
 80026c8:	711a      	strb	r2, [r3, #4]
			gamepad.L2 = 0;
 80026ca:	4b04      	ldr	r3, [pc, #16]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	725a      	strb	r2, [r3, #9]
			gamepad.R2 = 0;
 80026d0:	4b02      	ldr	r3, [pc, #8]	@ (80026dc <DRONE_ReceiveCommand+0xf4>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	72da      	strb	r2, [r3, #11]
		}
	}

}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000078 	.word	0x20000078
 80026e0:	20000150 	.word	0x20000150
 80026e4:	200004ec 	.word	0x200004ec
 80026e8:	20000230 	.word	0x20000230

080026ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80026ec:	b480      	push	{r7}
 80026ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80026f0:	b672      	cpsid	i
}
 80026f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80026f4:	bf00      	nop
 80026f6:	e7fd      	b.n	80026f4 <Error_Handler+0x8>

080026f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	607b      	str	r3, [r7, #4]
 8002702:	4b10      	ldr	r3, [pc, #64]	@ (8002744 <HAL_MspInit+0x4c>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002706:	4a0f      	ldr	r2, [pc, #60]	@ (8002744 <HAL_MspInit+0x4c>)
 8002708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800270c:	6453      	str	r3, [r2, #68]	@ 0x44
 800270e:	4b0d      	ldr	r3, [pc, #52]	@ (8002744 <HAL_MspInit+0x4c>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	603b      	str	r3, [r7, #0]
 800271e:	4b09      	ldr	r3, [pc, #36]	@ (8002744 <HAL_MspInit+0x4c>)
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <HAL_MspInit+0x4c>)
 8002724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002728:	6413      	str	r3, [r2, #64]	@ 0x40
 800272a:	4b06      	ldr	r3, [pc, #24]	@ (8002744 <HAL_MspInit+0x4c>)
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002736:	bf00      	nop
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	40023800 	.word	0x40023800

08002748 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b08c      	sub	sp, #48	@ 0x30
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002750:	f107 031c 	add.w	r3, r7, #28
 8002754:	2200      	movs	r2, #0
 8002756:	601a      	str	r2, [r3, #0]
 8002758:	605a      	str	r2, [r3, #4]
 800275a:	609a      	str	r2, [r3, #8]
 800275c:	60da      	str	r2, [r3, #12]
 800275e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a49      	ldr	r2, [pc, #292]	@ (800288c <HAL_I2C_MspInit+0x144>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d12c      	bne.n	80027c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	61bb      	str	r3, [r7, #24]
 800276e:	4b48      	ldr	r3, [pc, #288]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a47      	ldr	r2, [pc, #284]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 8002774:	f043 0302 	orr.w	r3, r3, #2
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b45      	ldr	r3, [pc, #276]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	61bb      	str	r3, [r7, #24]
 8002784:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002786:	23c0      	movs	r3, #192	@ 0xc0
 8002788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800278a:	2312      	movs	r3, #18
 800278c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002792:	2303      	movs	r3, #3
 8002794:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002796:	2304      	movs	r3, #4
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800279a:	f107 031c 	add.w	r3, r7, #28
 800279e:	4619      	mov	r1, r3
 80027a0:	483c      	ldr	r0, [pc, #240]	@ (8002894 <HAL_I2C_MspInit+0x14c>)
 80027a2:	f001 f9d5 	bl	8003b50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
 80027aa:	4b39      	ldr	r3, [pc, #228]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	4a38      	ldr	r2, [pc, #224]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80027b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027b6:	4b36      	ldr	r3, [pc, #216]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027be:	617b      	str	r3, [r7, #20]
 80027c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80027c2:	e05f      	b.n	8002884 <HAL_I2C_MspInit+0x13c>
  else if(hi2c->Instance==I2C2)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a33      	ldr	r2, [pc, #204]	@ (8002898 <HAL_I2C_MspInit+0x150>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d15a      	bne.n	8002884 <HAL_I2C_MspInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	613b      	str	r3, [r7, #16]
 80027d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d6:	4a2e      	ldr	r2, [pc, #184]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027d8:	f043 0302 	orr.w	r3, r3, #2
 80027dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027de:	4b2c      	ldr	r3, [pc, #176]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	613b      	str	r3, [r7, #16]
 80027e8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80027ea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80027f0:	2312      	movs	r3, #18
 80027f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f4:	2300      	movs	r3, #0
 80027f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027f8:	2303      	movs	r3, #3
 80027fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80027fc:	2304      	movs	r3, #4
 80027fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002800:	f107 031c 	add.w	r3, r7, #28
 8002804:	4619      	mov	r1, r3
 8002806:	4823      	ldr	r0, [pc, #140]	@ (8002894 <HAL_I2C_MspInit+0x14c>)
 8002808:	f001 f9a2 	bl	8003b50 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800280c:	2300      	movs	r3, #0
 800280e:	60fb      	str	r3, [r7, #12]
 8002810:	4b1f      	ldr	r3, [pc, #124]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002814:	4a1e      	ldr	r2, [pc, #120]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 8002816:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800281a:	6413      	str	r3, [r2, #64]	@ 0x40
 800281c:	4b1c      	ldr	r3, [pc, #112]	@ (8002890 <HAL_I2C_MspInit+0x148>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002820:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8002828:	4b1c      	ldr	r3, [pc, #112]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800282a:	4a1d      	ldr	r2, [pc, #116]	@ (80028a0 <HAL_I2C_MspInit+0x158>)
 800282c:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 800282e:	4b1b      	ldr	r3, [pc, #108]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002830:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002834:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002836:	4b19      	ldr	r3, [pc, #100]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002838:	2200      	movs	r2, #0
 800283a:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800283c:	4b17      	ldr	r3, [pc, #92]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800283e:	2200      	movs	r2, #0
 8002840:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002842:	4b16      	ldr	r3, [pc, #88]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002844:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002848:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800284a:	4b14      	ldr	r3, [pc, #80]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800284c:	2200      	movs	r2, #0
 800284e:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002850:	4b12      	ldr	r3, [pc, #72]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002852:	2200      	movs	r2, #0
 8002854:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002856:	4b11      	ldr	r3, [pc, #68]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002858:	2200      	movs	r2, #0
 800285a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800285c:	4b0f      	ldr	r3, [pc, #60]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800285e:	2200      	movs	r2, #0
 8002860:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002862:	4b0e      	ldr	r3, [pc, #56]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002864:	2200      	movs	r2, #0
 8002866:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002868:	480c      	ldr	r0, [pc, #48]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800286a:	f000 fd05 	bl	8003278 <HAL_DMA_Init>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d001      	beq.n	8002878 <HAL_I2C_MspInit+0x130>
      Error_Handler();
 8002874:	f7ff ff3a 	bl	80026ec <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4a08      	ldr	r2, [pc, #32]	@ (800289c <HAL_I2C_MspInit+0x154>)
 800287c:	639a      	str	r2, [r3, #56]	@ 0x38
 800287e:	4a07      	ldr	r2, [pc, #28]	@ (800289c <HAL_I2C_MspInit+0x154>)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002884:	bf00      	nop
 8002886:	3730      	adds	r7, #48	@ 0x30
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	40005400 	.word	0x40005400
 8002890:	40023800 	.word	0x40023800
 8002894:	40020400 	.word	0x40020400
 8002898:	40005800 	.word	0x40005800
 800289c:	200002dc 	.word	0x200002dc
 80028a0:	40026040 	.word	0x40026040

080028a4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a17      	ldr	r2, [pc, #92]	@ (8002910 <HAL_I2C_MspDeInit+0x6c>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d10e      	bne.n	80028d4 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80028b6:	4b17      	ldr	r3, [pc, #92]	@ (8002914 <HAL_I2C_MspDeInit+0x70>)
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	4a16      	ldr	r2, [pc, #88]	@ (8002914 <HAL_I2C_MspDeInit+0x70>)
 80028bc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80028c0:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80028c2:	2140      	movs	r1, #64	@ 0x40
 80028c4:	4814      	ldr	r0, [pc, #80]	@ (8002918 <HAL_I2C_MspDeInit+0x74>)
 80028c6:	f001 fadf 	bl	8003e88 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 80028ca:	2180      	movs	r1, #128	@ 0x80
 80028cc:	4812      	ldr	r0, [pc, #72]	@ (8002918 <HAL_I2C_MspDeInit+0x74>)
 80028ce:	f001 fadb 	bl	8003e88 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80028d2:	e019      	b.n	8002908 <HAL_I2C_MspDeInit+0x64>
  else if(hi2c->Instance==I2C2)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a10      	ldr	r2, [pc, #64]	@ (800291c <HAL_I2C_MspDeInit+0x78>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d114      	bne.n	8002908 <HAL_I2C_MspDeInit+0x64>
    __HAL_RCC_I2C2_CLK_DISABLE();
 80028de:	4b0d      	ldr	r3, [pc, #52]	@ (8002914 <HAL_I2C_MspDeInit+0x70>)
 80028e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002914 <HAL_I2C_MspDeInit+0x70>)
 80028e4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80028e8:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80028ea:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80028ee:	480a      	ldr	r0, [pc, #40]	@ (8002918 <HAL_I2C_MspDeInit+0x74>)
 80028f0:	f001 faca 	bl	8003e88 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80028f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80028f8:	4807      	ldr	r0, [pc, #28]	@ (8002918 <HAL_I2C_MspDeInit+0x74>)
 80028fa:	f001 fac5 	bl	8003e88 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002902:	4618      	mov	r0, r3
 8002904:	f000 fd66 	bl	80033d4 <HAL_DMA_DeInit>
}
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40005400 	.word	0x40005400
 8002914:	40023800 	.word	0x40023800
 8002918:	40020400 	.word	0x40020400
 800291c:	40005800 	.word	0x40005800

08002920 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b08a      	sub	sp, #40	@ 0x28
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a68 <HAL_TIM_Base_MspInit+0x148>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d10e      	bne.n	8002950 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	627b      	str	r3, [r7, #36]	@ 0x24
 8002936:	4b4d      	ldr	r3, [pc, #308]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6453      	str	r3, [r2, #68]	@ 0x44
 8002942:	4b4a      	ldr	r3, [pc, #296]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002944:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
 800294c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800294e:	e086      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM2)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002958:	d10e      	bne.n	8002978 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	623b      	str	r3, [r7, #32]
 800295e:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	4a42      	ldr	r2, [pc, #264]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002964:	f043 0301 	orr.w	r3, r3, #1
 8002968:	6413      	str	r3, [r2, #64]	@ 0x40
 800296a:	4b40      	ldr	r3, [pc, #256]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	623b      	str	r3, [r7, #32]
 8002974:	6a3b      	ldr	r3, [r7, #32]
}
 8002976:	e072      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM3)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a70 <HAL_TIM_Base_MspInit+0x150>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d10e      	bne.n	80029a0 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	61fb      	str	r3, [r7, #28]
 8002986:	4b39      	ldr	r3, [pc, #228]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800298a:	4a38      	ldr	r2, [pc, #224]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	6413      	str	r3, [r2, #64]	@ 0x40
 8002992:	4b36      	ldr	r3, [pc, #216]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	69fb      	ldr	r3, [r7, #28]
}
 800299e:	e05e      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM4)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4a33      	ldr	r2, [pc, #204]	@ (8002a74 <HAL_TIM_Base_MspInit+0x154>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d116      	bne.n	80029d8 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
 80029ae:	4b2f      	ldr	r3, [pc, #188]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b2:	4a2e      	ldr	r2, [pc, #184]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029b4:	f043 0304 	orr.w	r3, r3, #4
 80029b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029ba:	4b2c      	ldr	r3, [pc, #176]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029be:	f003 0304 	and.w	r3, r3, #4
 80029c2:	61bb      	str	r3, [r7, #24]
 80029c4:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 80029c6:	2200      	movs	r2, #0
 80029c8:	2101      	movs	r1, #1
 80029ca:	201e      	movs	r0, #30
 80029cc:	f000 fc1d 	bl	800320a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80029d0:	201e      	movs	r0, #30
 80029d2:	f000 fc36 	bl	8003242 <HAL_NVIC_EnableIRQ>
}
 80029d6:	e042      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM5)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a26      	ldr	r2, [pc, #152]	@ (8002a78 <HAL_TIM_Base_MspInit+0x158>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d10e      	bne.n	8002a00 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	4b21      	ldr	r3, [pc, #132]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ea:	4a20      	ldr	r2, [pc, #128]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029ec:	f043 0308 	orr.w	r3, r3, #8
 80029f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80029f2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 80029f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	617b      	str	r3, [r7, #20]
 80029fc:	697b      	ldr	r3, [r7, #20]
}
 80029fe:	e02e      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM8)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a1d      	ldr	r2, [pc, #116]	@ (8002a7c <HAL_TIM_Base_MspInit+0x15c>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d116      	bne.n	8002a38 <HAL_TIM_Base_MspInit+0x118>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
 8002a0e:	4b17      	ldr	r3, [pc, #92]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a12:	4a16      	ldr	r2, [pc, #88]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a14:	f043 0302 	orr.w	r3, r3, #2
 8002a18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a1a:	4b14      	ldr	r3, [pc, #80]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	613b      	str	r3, [r7, #16]
 8002a24:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002a26:	2200      	movs	r2, #0
 8002a28:	2100      	movs	r1, #0
 8002a2a:	202e      	movs	r0, #46	@ 0x2e
 8002a2c:	f000 fbed 	bl	800320a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002a30:	202e      	movs	r0, #46	@ 0x2e
 8002a32:	f000 fc06 	bl	8003242 <HAL_NVIC_EnableIRQ>
}
 8002a36:	e012      	b.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
  else if(htim_base->Instance==TIM9)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a10      	ldr	r2, [pc, #64]	@ (8002a80 <HAL_TIM_Base_MspInit+0x160>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d10d      	bne.n	8002a5e <HAL_TIM_Base_MspInit+0x13e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002a42:	2300      	movs	r3, #0
 8002a44:	60fb      	str	r3, [r7, #12]
 8002a46:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4a:	4a08      	ldr	r2, [pc, #32]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a50:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a52:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <HAL_TIM_Base_MspInit+0x14c>)
 8002a54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a5a:	60fb      	str	r3, [r7, #12]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
}
 8002a5e:	bf00      	nop
 8002a60:	3728      	adds	r7, #40	@ 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	40023800 	.word	0x40023800
 8002a70:	40000400 	.word	0x40000400
 8002a74:	40000800 	.word	0x40000800
 8002a78:	40000c00 	.word	0x40000c00
 8002a7c:	40010400 	.word	0x40010400
 8002a80:	40014000 	.word	0x40014000

08002a84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b08a      	sub	sp, #40	@ 0x28
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a8c:	f107 0314 	add.w	r3, r7, #20
 8002a90:	2200      	movs	r2, #0
 8002a92:	601a      	str	r2, [r3, #0]
 8002a94:	605a      	str	r2, [r3, #4]
 8002a96:	609a      	str	r2, [r3, #8]
 8002a98:	60da      	str	r2, [r3, #12]
 8002a9a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a24      	ldr	r2, [pc, #144]	@ (8002b34 <HAL_TIM_MspPostInit+0xb0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d11f      	bne.n	8002ae6 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	613b      	str	r3, [r7, #16]
 8002aaa:	4b23      	ldr	r3, [pc, #140]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aae:	4a22      	ldr	r2, [pc, #136]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002ab0:	f043 0310 	orr.w	r3, r3, #16
 8002ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	613b      	str	r3, [r7, #16]
 8002ac0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002ac2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ac6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac8:	2302      	movs	r3, #2
 8002aca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002acc:	2300      	movs	r3, #0
 8002ace:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ad8:	f107 0314 	add.w	r3, r7, #20
 8002adc:	4619      	mov	r1, r3
 8002ade:	4817      	ldr	r0, [pc, #92]	@ (8002b3c <HAL_TIM_MspPostInit+0xb8>)
 8002ae0:	f001 f836 	bl	8003b50 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002ae4:	e022      	b.n	8002b2c <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a15      	ldr	r2, [pc, #84]	@ (8002b40 <HAL_TIM_MspPostInit+0xbc>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d11d      	bne.n	8002b2c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af0:	2300      	movs	r3, #0
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	4b10      	ldr	r3, [pc, #64]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002af8:	4a0f      	ldr	r2, [pc, #60]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002afa:	f043 0302 	orr.w	r3, r3, #2
 8002afe:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b00:	4b0d      	ldr	r3, [pc, #52]	@ (8002b38 <HAL_TIM_MspPostInit+0xb4>)
 8002b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	60fb      	str	r3, [r7, #12]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8002b0c:	2331      	movs	r3, #49	@ 0x31
 8002b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b10:	2302      	movs	r3, #2
 8002b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b20:	f107 0314 	add.w	r3, r7, #20
 8002b24:	4619      	mov	r1, r3
 8002b26:	4807      	ldr	r0, [pc, #28]	@ (8002b44 <HAL_TIM_MspPostInit+0xc0>)
 8002b28:	f001 f812 	bl	8003b50 <HAL_GPIO_Init>
}
 8002b2c:	bf00      	nop
 8002b2e:	3728      	adds	r7, #40	@ 0x28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	40010000 	.word	0x40010000
 8002b38:	40023800 	.word	0x40023800
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	40000400 	.word	0x40000400
 8002b44:	40020400 	.word	0x40020400

08002b48 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b08e      	sub	sp, #56	@ 0x38
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
 8002b58:	605a      	str	r2, [r3, #4]
 8002b5a:	609a      	str	r2, [r3, #8]
 8002b5c:	60da      	str	r2, [r3, #12]
 8002b5e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a90      	ldr	r2, [pc, #576]	@ (8002da8 <HAL_UART_MspInit+0x260>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d15b      	bne.n	8002c22 <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	623b      	str	r3, [r7, #32]
 8002b6e:	4b8f      	ldr	r3, [pc, #572]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	4a8e      	ldr	r2, [pc, #568]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b74:	f043 0310 	orr.w	r3, r3, #16
 8002b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b7a:	4b8c      	ldr	r3, [pc, #560]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	f003 0310 	and.w	r3, r3, #16
 8002b82:	623b      	str	r3, [r7, #32]
 8002b84:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	61fb      	str	r3, [r7, #28]
 8002b8a:	4b88      	ldr	r3, [pc, #544]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8e:	4a87      	ldr	r2, [pc, #540]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b96:	4b85      	ldr	r3, [pc, #532]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	61fb      	str	r3, [r7, #28]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002ba2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ba6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba8:	2302      	movs	r3, #2
 8002baa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002bb4:	2307      	movs	r3, #7
 8002bb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	487c      	ldr	r0, [pc, #496]	@ (8002db0 <HAL_UART_MspInit+0x268>)
 8002bc0:	f000 ffc6 	bl	8003b50 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002bc4:	4b7b      	ldr	r3, [pc, #492]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bc6:	4a7c      	ldr	r2, [pc, #496]	@ (8002db8 <HAL_UART_MspInit+0x270>)
 8002bc8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002bca:	4b7a      	ldr	r3, [pc, #488]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bcc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002bd0:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bd2:	4b78      	ldr	r3, [pc, #480]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bd8:	4b76      	ldr	r3, [pc, #472]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002bde:	4b75      	ldr	r3, [pc, #468]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002be0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002be4:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002be6:	4b73      	ldr	r3, [pc, #460]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bec:	4b71      	ldr	r3, [pc, #452]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002bf2:	4b70      	ldr	r3, [pc, #448]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002bf8:	4b6e      	ldr	r3, [pc, #440]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002c04:	486b      	ldr	r0, [pc, #428]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002c06:	f000 fb37 	bl	8003278 <HAL_DMA_Init>
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002c10:	f7ff fd6c 	bl	80026ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	4a67      	ldr	r2, [pc, #412]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002c18:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002c1a:	4a66      	ldr	r2, [pc, #408]	@ (8002db4 <HAL_UART_MspInit+0x26c>)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002c20:	e0be      	b.n	8002da0 <HAL_UART_MspInit+0x258>
  else if(huart->Instance==USART2)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a65      	ldr	r2, [pc, #404]	@ (8002dbc <HAL_UART_MspInit+0x274>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d15a      	bne.n	8002ce2 <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	61bb      	str	r3, [r7, #24]
 8002c30:	4b5e      	ldr	r3, [pc, #376]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c34:	4a5d      	ldr	r2, [pc, #372]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c3c:	4b5b      	ldr	r3, [pc, #364]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c44:	61bb      	str	r3, [r7, #24]
 8002c46:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c48:	2300      	movs	r3, #0
 8002c4a:	617b      	str	r3, [r7, #20]
 8002c4c:	4b57      	ldr	r3, [pc, #348]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c50:	4a56      	ldr	r2, [pc, #344]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c52:	f043 0301 	orr.w	r3, r3, #1
 8002c56:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c58:	4b54      	ldr	r3, [pc, #336]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	617b      	str	r3, [r7, #20]
 8002c62:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c64:	230c      	movs	r3, #12
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c70:	2303      	movs	r3, #3
 8002c72:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c74:	2307      	movs	r3, #7
 8002c76:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	484c      	ldr	r0, [pc, #304]	@ (8002db0 <HAL_UART_MspInit+0x268>)
 8002c80:	f000 ff66 	bl	8003b50 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002c84:	4b4e      	ldr	r3, [pc, #312]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002c86:	4a4f      	ldr	r2, [pc, #316]	@ (8002dc4 <HAL_UART_MspInit+0x27c>)
 8002c88:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002c8a:	4b4d      	ldr	r3, [pc, #308]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002c8c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c90:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c92:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c98:	4b49      	ldr	r3, [pc, #292]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c9e:	4b48      	ldr	r3, [pc, #288]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002ca0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ca4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ca6:	4b46      	ldr	r3, [pc, #280]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cac:	4b44      	ldr	r3, [pc, #272]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002cb2:	4b43      	ldr	r3, [pc, #268]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002cb8:	4b41      	ldr	r3, [pc, #260]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002cbe:	4b40      	ldr	r3, [pc, #256]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002cc4:	483e      	ldr	r0, [pc, #248]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cc6:	f000 fad7 	bl	8003278 <HAL_DMA_Init>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8002cd0:	f7ff fd0c 	bl	80026ec <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a3a      	ldr	r2, [pc, #232]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cd8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002cda:	4a39      	ldr	r2, [pc, #228]	@ (8002dc0 <HAL_UART_MspInit+0x278>)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002ce0:	e05e      	b.n	8002da0 <HAL_UART_MspInit+0x258>
  else if(huart->Instance==USART6)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a38      	ldr	r2, [pc, #224]	@ (8002dc8 <HAL_UART_MspInit+0x280>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d159      	bne.n	8002da0 <HAL_UART_MspInit+0x258>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002cec:	2300      	movs	r3, #0
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf4:	4a2d      	ldr	r2, [pc, #180]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002cf6:	f043 0320 	orr.w	r3, r3, #32
 8002cfa:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cfc:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d00:	f003 0320 	and.w	r3, r3, #32
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d08:	2300      	movs	r3, #0
 8002d0a:	60fb      	str	r3, [r7, #12]
 8002d0c:	4b27      	ldr	r3, [pc, #156]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d10:	4a26      	ldr	r2, [pc, #152]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002d12:	f043 0304 	orr.w	r3, r3, #4
 8002d16:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d18:	4b24      	ldr	r3, [pc, #144]	@ (8002dac <HAL_UART_MspInit+0x264>)
 8002d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1c:	f003 0304 	and.w	r3, r3, #4
 8002d20:	60fb      	str	r3, [r7, #12]
 8002d22:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d24:	23c0      	movs	r3, #192	@ 0xc0
 8002d26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d30:	2303      	movs	r3, #3
 8002d32:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002d34:	2308      	movs	r3, #8
 8002d36:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4823      	ldr	r0, [pc, #140]	@ (8002dcc <HAL_UART_MspInit+0x284>)
 8002d40:	f000 ff06 	bl	8003b50 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002d44:	4b22      	ldr	r3, [pc, #136]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d46:	4a23      	ldr	r2, [pc, #140]	@ (8002dd4 <HAL_UART_MspInit+0x28c>)
 8002d48:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002d4a:	4b21      	ldr	r3, [pc, #132]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d4c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002d50:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d52:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d58:	4b1d      	ldr	r3, [pc, #116]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d64:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d66:	4b1a      	ldr	r3, [pc, #104]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d6c:	4b18      	ldr	r3, [pc, #96]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 8002d72:	4b17      	ldr	r3, [pc, #92]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d78:	4b15      	ldr	r3, [pc, #84]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d7e:	4b14      	ldr	r3, [pc, #80]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002d84:	4812      	ldr	r0, [pc, #72]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d86:	f000 fa77 	bl	8003278 <HAL_DMA_Init>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d001      	beq.n	8002d94 <HAL_UART_MspInit+0x24c>
      Error_Handler();
 8002d90:	f7ff fcac 	bl	80026ec <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d98:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8002dd0 <HAL_UART_MspInit+0x288>)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002da0:	bf00      	nop
 8002da2:	3738      	adds	r7, #56	@ 0x38
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	40011000 	.word	0x40011000
 8002dac:	40023800 	.word	0x40023800
 8002db0:	40020000 	.word	0x40020000
 8002db4:	2000060c 	.word	0x2000060c
 8002db8:	40026440 	.word	0x40026440
 8002dbc:	40004400 	.word	0x40004400
 8002dc0:	2000066c 	.word	0x2000066c
 8002dc4:	40026088 	.word	0x40026088
 8002dc8:	40011400 	.word	0x40011400
 8002dcc:	40020800 	.word	0x40020800
 8002dd0:	200006cc 	.word	0x200006cc
 8002dd4:	40026428 	.word	0x40026428

08002dd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ddc:	bf00      	nop
 8002dde:	e7fd      	b.n	8002ddc <NMI_Handler+0x4>

08002de0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de4:	bf00      	nop
 8002de6:	e7fd      	b.n	8002de4 <HardFault_Handler+0x4>

08002de8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dec:	bf00      	nop
 8002dee:	e7fd      	b.n	8002dec <MemManage_Handler+0x4>

08002df0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002df4:	bf00      	nop
 8002df6:	e7fd      	b.n	8002df4 <BusFault_Handler+0x4>

08002df8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002dfc:	bf00      	nop
 8002dfe:	e7fd      	b.n	8002dfc <UsageFault_Handler+0x4>

08002e00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e04:	bf00      	nop
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e12:	bf00      	nop
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e20:	bf00      	nop
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e2a:	b580      	push	{r7, lr}
 8002e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e2e:	f000 f8cd 	bl	8002fcc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
	...

08002e38 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002e3c:	4802      	ldr	r0, [pc, #8]	@ (8002e48 <DMA1_Stream2_IRQHandler+0x10>)
 8002e3e:	f000 fc11 	bl	8003664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002e42:	bf00      	nop
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200002dc 	.word	0x200002dc

08002e4c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e50:	4802      	ldr	r0, [pc, #8]	@ (8002e5c <DMA1_Stream5_IRQHandler+0x10>)
 8002e52:	f000 fc07 	bl	8003664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	2000066c 	.word	0x2000066c

08002e60 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002e64:	4802      	ldr	r0, [pc, #8]	@ (8002e70 <TIM4_IRQHandler+0x10>)
 8002e66:	f003 fe85 	bl	8006b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000414 	.word	0x20000414

08002e74 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002e78:	4802      	ldr	r0, [pc, #8]	@ (8002e84 <TIM8_CC_IRQHandler+0x10>)
 8002e7a:	f003 fe7b 	bl	8006b74 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002e7e:	bf00      	nop
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	200004a4 	.word	0x200004a4

08002e88 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002e8c:	4802      	ldr	r0, [pc, #8]	@ (8002e98 <DMA2_Stream1_IRQHandler+0x10>)
 8002e8e:	f000 fbe9 	bl	8003664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	bf00      	nop
 8002e98:	200006cc 	.word	0x200006cc

08002e9c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002ea0:	4802      	ldr	r0, [pc, #8]	@ (8002eac <DMA2_Stream2_IRQHandler+0x10>)
 8002ea2:	f000 fbdf 	bl	8003664 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002ea6:	bf00      	nop
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	2000060c 	.word	0x2000060c

08002eb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eb4:	4b06      	ldr	r3, [pc, #24]	@ (8002ed0 <SystemInit+0x20>)
 8002eb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002eba:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <SystemInit+0x20>)
 8002ebc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ec0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ed4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002f0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002ed8:	f7ff ffea 	bl	8002eb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002edc:	480c      	ldr	r0, [pc, #48]	@ (8002f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ede:	490d      	ldr	r1, [pc, #52]	@ (8002f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8002f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee4:	e002      	b.n	8002eec <LoopCopyDataInit>

08002ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eea:	3304      	adds	r3, #4

08002eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ef0:	d3f9      	bcc.n	8002ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ef2:	4a0a      	ldr	r2, [pc, #40]	@ (8002f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ef4:	4c0a      	ldr	r4, [pc, #40]	@ (8002f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef8:	e001      	b.n	8002efe <LoopFillZerobss>

08002efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002efc:	3204      	adds	r2, #4

08002efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f00:	d3fb      	bcc.n	8002efa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f02:	f005 fc5f 	bl	80087c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f06:	f7fe fb2b 	bl	8001560 <main>
  bx  lr    
 8002f0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002f0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f14:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8002f18:	08008bd0 	.word	0x08008bd0
  ldr r2, =_sbss
 8002f1c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002f20:	20000868 	.word	0x20000868

08002f24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f24:	e7fe      	b.n	8002f24 <ADC_IRQHandler>
	...

08002f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f68 <HAL_Init+0x40>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a0d      	ldr	r2, [pc, #52]	@ (8002f68 <HAL_Init+0x40>)
 8002f32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f38:	4b0b      	ldr	r3, [pc, #44]	@ (8002f68 <HAL_Init+0x40>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a0a      	ldr	r2, [pc, #40]	@ (8002f68 <HAL_Init+0x40>)
 8002f3e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f44:	4b08      	ldr	r3, [pc, #32]	@ (8002f68 <HAL_Init+0x40>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a07      	ldr	r2, [pc, #28]	@ (8002f68 <HAL_Init+0x40>)
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f50:	2003      	movs	r0, #3
 8002f52:	f000 f94f 	bl	80031f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f56:	200f      	movs	r0, #15
 8002f58:	f000 f808 	bl	8002f6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f5c:	f7ff fbcc 	bl	80026f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	40023c00 	.word	0x40023c00

08002f6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b082      	sub	sp, #8
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f74:	4b12      	ldr	r3, [pc, #72]	@ (8002fc0 <HAL_InitTick+0x54>)
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	4b12      	ldr	r3, [pc, #72]	@ (8002fc4 <HAL_InitTick+0x58>)
 8002f7a:	781b      	ldrb	r3, [r3, #0]
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f82:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 f967 	bl	800325e <HAL_SYSTICK_Config>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d001      	beq.n	8002f9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e00e      	b.n	8002fb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2b0f      	cmp	r3, #15
 8002f9e:	d80a      	bhi.n	8002fb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa8:	f000 f92f 	bl	800320a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002fac:	4a06      	ldr	r2, [pc, #24]	@ (8002fc8 <HAL_InitTick+0x5c>)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	e000      	b.n	8002fb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	3708      	adds	r7, #8
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bd80      	pop	{r7, pc}
 8002fc0:	20000000 	.word	0x20000000
 8002fc4:	20000008 	.word	0x20000008
 8002fc8:	20000004 	.word	0x20000004

08002fcc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fd0:	4b06      	ldr	r3, [pc, #24]	@ (8002fec <HAL_IncTick+0x20>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	4b06      	ldr	r3, [pc, #24]	@ (8002ff0 <HAL_IncTick+0x24>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4413      	add	r3, r2
 8002fdc:	4a04      	ldr	r2, [pc, #16]	@ (8002ff0 <HAL_IncTick+0x24>)
 8002fde:	6013      	str	r3, [r2, #0]
}
 8002fe0:	bf00      	nop
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop
 8002fec:	20000008 	.word	0x20000008
 8002ff0:	2000072c 	.word	0x2000072c

08002ff4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ff8:	4b03      	ldr	r3, [pc, #12]	@ (8003008 <HAL_GetTick+0x14>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	2000072c 	.word	0x2000072c

0800300c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b084      	sub	sp, #16
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003014:	f7ff ffee 	bl	8002ff4 <HAL_GetTick>
 8003018:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003024:	d005      	beq.n	8003032 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003026:	4b0a      	ldr	r3, [pc, #40]	@ (8003050 <HAL_Delay+0x44>)
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	461a      	mov	r2, r3
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	4413      	add	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003032:	bf00      	nop
 8003034:	f7ff ffde 	bl	8002ff4 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	68fa      	ldr	r2, [r7, #12]
 8003040:	429a      	cmp	r2, r3
 8003042:	d8f7      	bhi.n	8003034 <HAL_Delay+0x28>
  {
  }
}
 8003044:	bf00      	nop
 8003046:	bf00      	nop
 8003048:	3710      	adds	r7, #16
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	20000008 	.word	0x20000008

08003054 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003064:	4b0c      	ldr	r3, [pc, #48]	@ (8003098 <__NVIC_SetPriorityGrouping+0x44>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800306a:	68ba      	ldr	r2, [r7, #8]
 800306c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003070:	4013      	ands	r3, r2
 8003072:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800307c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003080:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003084:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003086:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <__NVIC_SetPriorityGrouping+0x44>)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	60d3      	str	r3, [r2, #12]
}
 800308c:	bf00      	nop
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr
 8003098:	e000ed00 	.word	0xe000ed00

0800309c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030a0:	4b04      	ldr	r3, [pc, #16]	@ (80030b4 <__NVIC_GetPriorityGrouping+0x18>)
 80030a2:	68db      	ldr	r3, [r3, #12]
 80030a4:	0a1b      	lsrs	r3, r3, #8
 80030a6:	f003 0307 	and.w	r3, r3, #7
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	e000ed00 	.word	0xe000ed00

080030b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	4603      	mov	r3, r0
 80030c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	db0b      	blt.n	80030e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	f003 021f 	and.w	r2, r3, #31
 80030d0:	4907      	ldr	r1, [pc, #28]	@ (80030f0 <__NVIC_EnableIRQ+0x38>)
 80030d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d6:	095b      	lsrs	r3, r3, #5
 80030d8:	2001      	movs	r0, #1
 80030da:	fa00 f202 	lsl.w	r2, r0, r2
 80030de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	e000e100 	.word	0xe000e100

080030f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	4603      	mov	r3, r0
 80030fc:	6039      	str	r1, [r7, #0]
 80030fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003104:	2b00      	cmp	r3, #0
 8003106:	db0a      	blt.n	800311e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	b2da      	uxtb	r2, r3
 800310c:	490c      	ldr	r1, [pc, #48]	@ (8003140 <__NVIC_SetPriority+0x4c>)
 800310e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003112:	0112      	lsls	r2, r2, #4
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	440b      	add	r3, r1
 8003118:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800311c:	e00a      	b.n	8003134 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	b2da      	uxtb	r2, r3
 8003122:	4908      	ldr	r1, [pc, #32]	@ (8003144 <__NVIC_SetPriority+0x50>)
 8003124:	79fb      	ldrb	r3, [r7, #7]
 8003126:	f003 030f 	and.w	r3, r3, #15
 800312a:	3b04      	subs	r3, #4
 800312c:	0112      	lsls	r2, r2, #4
 800312e:	b2d2      	uxtb	r2, r2
 8003130:	440b      	add	r3, r1
 8003132:	761a      	strb	r2, [r3, #24]
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr
 8003140:	e000e100 	.word	0xe000e100
 8003144:	e000ed00 	.word	0xe000ed00

08003148 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003148:	b480      	push	{r7}
 800314a:	b089      	sub	sp, #36	@ 0x24
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f003 0307 	and.w	r3, r3, #7
 800315a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	f1c3 0307 	rsb	r3, r3, #7
 8003162:	2b04      	cmp	r3, #4
 8003164:	bf28      	it	cs
 8003166:	2304      	movcs	r3, #4
 8003168:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800316a:	69fb      	ldr	r3, [r7, #28]
 800316c:	3304      	adds	r3, #4
 800316e:	2b06      	cmp	r3, #6
 8003170:	d902      	bls.n	8003178 <NVIC_EncodePriority+0x30>
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	3b03      	subs	r3, #3
 8003176:	e000      	b.n	800317a <NVIC_EncodePriority+0x32>
 8003178:	2300      	movs	r3, #0
 800317a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800317c:	f04f 32ff 	mov.w	r2, #4294967295
 8003180:	69bb      	ldr	r3, [r7, #24]
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43da      	mvns	r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	401a      	ands	r2, r3
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003190:	f04f 31ff 	mov.w	r1, #4294967295
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	fa01 f303 	lsl.w	r3, r1, r3
 800319a:	43d9      	mvns	r1, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031a0:	4313      	orrs	r3, r2
         );
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3724      	adds	r7, #36	@ 0x24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031c0:	d301      	bcc.n	80031c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80031c2:	2301      	movs	r3, #1
 80031c4:	e00f      	b.n	80031e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031c6:	4a0a      	ldr	r2, [pc, #40]	@ (80031f0 <SysTick_Config+0x40>)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031ce:	210f      	movs	r1, #15
 80031d0:	f04f 30ff 	mov.w	r0, #4294967295
 80031d4:	f7ff ff8e 	bl	80030f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031d8:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <SysTick_Config+0x40>)
 80031da:	2200      	movs	r2, #0
 80031dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031de:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <SysTick_Config+0x40>)
 80031e0:	2207      	movs	r2, #7
 80031e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	e000e010 	.word	0xe000e010

080031f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7ff ff29 	bl	8003054 <__NVIC_SetPriorityGrouping>
}
 8003202:	bf00      	nop
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}

0800320a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800320a:	b580      	push	{r7, lr}
 800320c:	b086      	sub	sp, #24
 800320e:	af00      	add	r7, sp, #0
 8003210:	4603      	mov	r3, r0
 8003212:	60b9      	str	r1, [r7, #8]
 8003214:	607a      	str	r2, [r7, #4]
 8003216:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800321c:	f7ff ff3e 	bl	800309c <__NVIC_GetPriorityGrouping>
 8003220:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	68b9      	ldr	r1, [r7, #8]
 8003226:	6978      	ldr	r0, [r7, #20]
 8003228:	f7ff ff8e 	bl	8003148 <NVIC_EncodePriority>
 800322c:	4602      	mov	r2, r0
 800322e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003232:	4611      	mov	r1, r2
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff ff5d 	bl	80030f4 <__NVIC_SetPriority>
}
 800323a:	bf00      	nop
 800323c:	3718      	adds	r7, #24
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003242:	b580      	push	{r7, lr}
 8003244:	b082      	sub	sp, #8
 8003246:	af00      	add	r7, sp, #0
 8003248:	4603      	mov	r3, r0
 800324a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800324c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003250:	4618      	mov	r0, r3
 8003252:	f7ff ff31 	bl	80030b8 <__NVIC_EnableIRQ>
}
 8003256:	bf00      	nop
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800325e:	b580      	push	{r7, lr}
 8003260:	b082      	sub	sp, #8
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7ff ffa2 	bl	80031b0 <SysTick_Config>
 800326c:	4603      	mov	r3, r0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003280:	2300      	movs	r3, #0
 8003282:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003284:	f7ff feb6 	bl	8002ff4 <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d101      	bne.n	8003294 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003290:	2301      	movs	r3, #1
 8003292:	e099      	b.n	80033c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2202      	movs	r2, #2
 8003298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032b4:	e00f      	b.n	80032d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032b6:	f7ff fe9d 	bl	8002ff4 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b05      	cmp	r3, #5
 80032c2:	d908      	bls.n	80032d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2220      	movs	r2, #32
 80032c8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2203      	movs	r2, #3
 80032ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e078      	b.n	80033c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0301 	and.w	r3, r3, #1
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d1e8      	bne.n	80032b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032ec:	697a      	ldr	r2, [r7, #20]
 80032ee:	4b38      	ldr	r3, [pc, #224]	@ (80033d0 <HAL_DMA_Init+0x158>)
 80032f0:	4013      	ands	r3, r2
 80032f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003302:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	691b      	ldr	r3, [r3, #16]
 8003308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800330e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800331a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a1b      	ldr	r3, [r3, #32]
 8003320:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	4313      	orrs	r3, r2
 8003326:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332c:	2b04      	cmp	r3, #4
 800332e:	d107      	bne.n	8003340 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003338:	4313      	orrs	r3, r2
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	4313      	orrs	r3, r2
 800333e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	697a      	ldr	r2, [r7, #20]
 8003346:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f023 0307 	bic.w	r3, r3, #7
 8003356:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335c:	697a      	ldr	r2, [r7, #20]
 800335e:	4313      	orrs	r3, r2
 8003360:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003366:	2b04      	cmp	r3, #4
 8003368:	d117      	bne.n	800339a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336e:	697a      	ldr	r2, [r7, #20]
 8003370:	4313      	orrs	r3, r2
 8003372:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d00e      	beq.n	800339a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fb6b 	bl	8003a58 <DMA_CheckFifoParam>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d008      	beq.n	800339a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2240      	movs	r2, #64	@ 0x40
 800338c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003396:	2301      	movs	r3, #1
 8003398:	e016      	b.n	80033c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f000 fb22 	bl	80039ec <DMA_CalcBaseAndBitshift>
 80033a8:	4603      	mov	r3, r0
 80033aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033b0:	223f      	movs	r2, #63	@ 0x3f
 80033b2:	409a      	lsls	r2, r3
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2201      	movs	r2, #1
 80033c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	f010803f 	.word	0xf010803f

080033d4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b084      	sub	sp, #16
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e050      	b.n	8003488 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	2b02      	cmp	r3, #2
 80033f0:	d101      	bne.n	80033f6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80033f2:	2302      	movs	r3, #2
 80033f4:	e048      	b.n	8003488 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 0201 	bic.w	r2, r2, #1
 8003404:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2200      	movs	r2, #0
 8003414:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2200      	movs	r2, #0
 800341c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2200      	movs	r2, #0
 8003424:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2200      	movs	r2, #0
 800342c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	2221      	movs	r2, #33	@ 0x21
 8003434:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003436:	6878      	ldr	r0, [r7, #4]
 8003438:	f000 fad8 	bl	80039ec <DMA_CalcBaseAndBitshift>
 800343c:	4603      	mov	r3, r0
 800343e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2200      	movs	r2, #0
 800344a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003468:	223f      	movs	r2, #63	@ 0x3f
 800346a:	409a      	lsls	r2, r3
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
 800349c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800349e:	2300      	movs	r3, #0
 80034a0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034a6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d101      	bne.n	80034b6 <HAL_DMA_Start_IT+0x26>
 80034b2:	2302      	movs	r3, #2
 80034b4:	e040      	b.n	8003538 <HAL_DMA_Start_IT+0xa8>
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d12f      	bne.n	800352a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2202      	movs	r2, #2
 80034ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	68b9      	ldr	r1, [r7, #8]
 80034de:	68f8      	ldr	r0, [r7, #12]
 80034e0:	f000 fa56 	bl	8003990 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034e8:	223f      	movs	r2, #63	@ 0x3f
 80034ea:	409a      	lsls	r2, r3
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0216 	orr.w	r2, r2, #22
 80034fe:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d007      	beq.n	8003518 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0208 	orr.w	r2, r2, #8
 8003516:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	e005      	b.n	8003536 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003532:	2302      	movs	r3, #2
 8003534:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003536:	7dfb      	ldrb	r3, [r7, #23]
}
 8003538:	4618      	mov	r0, r3
 800353a:	3718      	adds	r7, #24
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}

08003540 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800354e:	f7ff fd51 	bl	8002ff4 <HAL_GetTick>
 8003552:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d008      	beq.n	8003572 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2280      	movs	r2, #128	@ 0x80
 8003564:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e052      	b.n	8003618 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f022 0216 	bic.w	r2, r2, #22
 8003580:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	695a      	ldr	r2, [r3, #20]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003590:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003596:	2b00      	cmp	r3, #0
 8003598:	d103      	bne.n	80035a2 <HAL_DMA_Abort+0x62>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d007      	beq.n	80035b2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	681a      	ldr	r2, [r3, #0]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f022 0208 	bic.w	r2, r2, #8
 80035b0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f022 0201 	bic.w	r2, r2, #1
 80035c0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035c2:	e013      	b.n	80035ec <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80035c4:	f7ff fd16 	bl	8002ff4 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b05      	cmp	r3, #5
 80035d0:	d90c      	bls.n	80035ec <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2220      	movs	r2, #32
 80035d6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2203      	movs	r2, #3
 80035dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e015      	b.n	8003618 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1e4      	bne.n	80035c4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035fe:	223f      	movs	r2, #63	@ 0x3f
 8003600:	409a      	lsls	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3710      	adds	r7, #16
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800362e:	b2db      	uxtb	r3, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d004      	beq.n	800363e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2280      	movs	r2, #128	@ 0x80
 8003638:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e00c      	b.n	8003658 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2205      	movs	r2, #5
 8003642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0201 	bic.w	r2, r2, #1
 8003654:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800366c:	2300      	movs	r3, #0
 800366e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003670:	4b8e      	ldr	r3, [pc, #568]	@ (80038ac <HAL_DMA_IRQHandler+0x248>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a8e      	ldr	r2, [pc, #568]	@ (80038b0 <HAL_DMA_IRQHandler+0x24c>)
 8003676:	fba2 2303 	umull	r2, r3, r2, r3
 800367a:	0a9b      	lsrs	r3, r3, #10
 800367c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003682:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003684:	693b      	ldr	r3, [r7, #16]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800368e:	2208      	movs	r2, #8
 8003690:	409a      	lsls	r2, r3
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	4013      	ands	r3, r2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d01a      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d013      	beq.n	80036d0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f022 0204 	bic.w	r2, r2, #4
 80036b6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036bc:	2208      	movs	r2, #8
 80036be:	409a      	lsls	r2, r3
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036c8:	f043 0201 	orr.w	r2, r3, #1
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036d4:	2201      	movs	r2, #1
 80036d6:	409a      	lsls	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	4013      	ands	r3, r2
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d012      	beq.n	8003706 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	695b      	ldr	r3, [r3, #20]
 80036e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00b      	beq.n	8003706 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f2:	2201      	movs	r2, #1
 80036f4:	409a      	lsls	r2, r3
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036fe:	f043 0202 	orr.w	r2, r3, #2
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800370a:	2204      	movs	r2, #4
 800370c:	409a      	lsls	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d012      	beq.n	800373c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00b      	beq.n	800373c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003728:	2204      	movs	r2, #4
 800372a:	409a      	lsls	r2, r3
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003734:	f043 0204 	orr.w	r2, r3, #4
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003740:	2210      	movs	r2, #16
 8003742:	409a      	lsls	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4013      	ands	r3, r2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d043      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0308 	and.w	r3, r3, #8
 8003756:	2b00      	cmp	r3, #0
 8003758:	d03c      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800375e:	2210      	movs	r2, #16
 8003760:	409a      	lsls	r2, r3
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d018      	beq.n	80037a6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800377e:	2b00      	cmp	r3, #0
 8003780:	d108      	bne.n	8003794 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d024      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	4798      	blx	r3
 8003792:	e01f      	b.n	80037d4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003798:	2b00      	cmp	r3, #0
 800379a:	d01b      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	4798      	blx	r3
 80037a4:	e016      	b.n	80037d4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d107      	bne.n	80037c4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f022 0208 	bic.w	r2, r2, #8
 80037c2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d003      	beq.n	80037d4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d8:	2220      	movs	r2, #32
 80037da:	409a      	lsls	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4013      	ands	r3, r2
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 808f 	beq.w	8003904 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0310 	and.w	r3, r3, #16
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f000 8087 	beq.w	8003904 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fa:	2220      	movs	r2, #32
 80037fc:	409a      	lsls	r2, r3
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b05      	cmp	r3, #5
 800380c:	d136      	bne.n	800387c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f022 0216 	bic.w	r2, r2, #22
 800381c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	695a      	ldr	r2, [r3, #20]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800382c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003832:	2b00      	cmp	r3, #0
 8003834:	d103      	bne.n	800383e <HAL_DMA_IRQHandler+0x1da>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800383a:	2b00      	cmp	r3, #0
 800383c:	d007      	beq.n	800384e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681a      	ldr	r2, [r3, #0]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 0208 	bic.w	r2, r2, #8
 800384c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003852:	223f      	movs	r2, #63	@ 0x3f
 8003854:	409a      	lsls	r2, r3
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800386e:	2b00      	cmp	r3, #0
 8003870:	d07e      	beq.n	8003970 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	4798      	blx	r3
        }
        return;
 800387a:	e079      	b.n	8003970 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d01d      	beq.n	80038c6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d10d      	bne.n	80038b4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389c:	2b00      	cmp	r3, #0
 800389e:	d031      	beq.n	8003904 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	4798      	blx	r3
 80038a8:	e02c      	b.n	8003904 <HAL_DMA_IRQHandler+0x2a0>
 80038aa:	bf00      	nop
 80038ac:	20000000 	.word	0x20000000
 80038b0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d023      	beq.n	8003904 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	4798      	blx	r3
 80038c4:	e01e      	b.n	8003904 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10f      	bne.n	80038f4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f022 0210 	bic.w	r2, r2, #16
 80038e2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d003      	beq.n	8003904 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003900:	6878      	ldr	r0, [r7, #4]
 8003902:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003908:	2b00      	cmp	r3, #0
 800390a:	d032      	beq.n	8003972 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003910:	f003 0301 	and.w	r3, r3, #1
 8003914:	2b00      	cmp	r3, #0
 8003916:	d022      	beq.n	800395e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2205      	movs	r2, #5
 800391c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f022 0201 	bic.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	3301      	adds	r3, #1
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	429a      	cmp	r2, r3
 800393a:	d307      	bcc.n	800394c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0301 	and.w	r3, r3, #1
 8003946:	2b00      	cmp	r3, #0
 8003948:	d1f2      	bne.n	8003930 <HAL_DMA_IRQHandler+0x2cc>
 800394a:	e000      	b.n	800394e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800394c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003962:	2b00      	cmp	r3, #0
 8003964:	d005      	beq.n	8003972 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	4798      	blx	r3
 800396e:	e000      	b.n	8003972 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003970:	bf00      	nop
    }
  }
}
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}

08003978 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003978:	b480      	push	{r7}
 800397a:	b083      	sub	sp, #12
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003990:	b480      	push	{r7}
 8003992:	b085      	sub	sp, #20
 8003994:	af00      	add	r7, sp, #0
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	2b40      	cmp	r3, #64	@ 0x40
 80039bc:	d108      	bne.n	80039d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	68ba      	ldr	r2, [r7, #8]
 80039cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80039ce:	e007      	b.n	80039e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	687a      	ldr	r2, [r7, #4]
 80039de:	60da      	str	r2, [r3, #12]
}
 80039e0:	bf00      	nop
 80039e2:	3714      	adds	r7, #20
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b085      	sub	sp, #20
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	3b10      	subs	r3, #16
 80039fc:	4a14      	ldr	r2, [pc, #80]	@ (8003a50 <DMA_CalcBaseAndBitshift+0x64>)
 80039fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003a02:	091b      	lsrs	r3, r3, #4
 8003a04:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003a06:	4a13      	ldr	r2, [pc, #76]	@ (8003a54 <DMA_CalcBaseAndBitshift+0x68>)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	d909      	bls.n	8003a2e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a22:	f023 0303 	bic.w	r3, r3, #3
 8003a26:	1d1a      	adds	r2, r3, #4
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a2c:	e007      	b.n	8003a3e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003a36:	f023 0303 	bic.w	r3, r3, #3
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3714      	adds	r7, #20
 8003a46:	46bd      	mov	sp, r7
 8003a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4c:	4770      	bx	lr
 8003a4e:	bf00      	nop
 8003a50:	aaaaaaab 	.word	0xaaaaaaab
 8003a54:	08008b80 	.word	0x08008b80

08003a58 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b085      	sub	sp, #20
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a60:	2300      	movs	r3, #0
 8003a62:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a68:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d11f      	bne.n	8003ab2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	2b03      	cmp	r3, #3
 8003a76:	d856      	bhi.n	8003b26 <DMA_CheckFifoParam+0xce>
 8003a78:	a201      	add	r2, pc, #4	@ (adr r2, 8003a80 <DMA_CheckFifoParam+0x28>)
 8003a7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a7e:	bf00      	nop
 8003a80:	08003a91 	.word	0x08003a91
 8003a84:	08003aa3 	.word	0x08003aa3
 8003a88:	08003a91 	.word	0x08003a91
 8003a8c:	08003b27 	.word	0x08003b27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d046      	beq.n	8003b2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa0:	e043      	b.n	8003b2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003aa6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003aaa:	d140      	bne.n	8003b2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ab0:	e03d      	b.n	8003b2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	699b      	ldr	r3, [r3, #24]
 8003ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003aba:	d121      	bne.n	8003b00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b03      	cmp	r3, #3
 8003ac0:	d837      	bhi.n	8003b32 <DMA_CheckFifoParam+0xda>
 8003ac2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ac8 <DMA_CheckFifoParam+0x70>)
 8003ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ac8:	08003ad9 	.word	0x08003ad9
 8003acc:	08003adf 	.word	0x08003adf
 8003ad0:	08003ad9 	.word	0x08003ad9
 8003ad4:	08003af1 	.word	0x08003af1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	73fb      	strb	r3, [r7, #15]
      break;
 8003adc:	e030      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d025      	beq.n	8003b36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aee:	e022      	b.n	8003b36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003af8:	d11f      	bne.n	8003b3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003afe:	e01c      	b.n	8003b3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d903      	bls.n	8003b0e <DMA_CheckFifoParam+0xb6>
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	2b03      	cmp	r3, #3
 8003b0a:	d003      	beq.n	8003b14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003b0c:	e018      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	73fb      	strb	r3, [r7, #15]
      break;
 8003b12:	e015      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00e      	beq.n	8003b3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	73fb      	strb	r3, [r7, #15]
      break;
 8003b24:	e00b      	b.n	8003b3e <DMA_CheckFifoParam+0xe6>
      break;
 8003b26:	bf00      	nop
 8003b28:	e00a      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2a:	bf00      	nop
 8003b2c:	e008      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b2e:	bf00      	nop
 8003b30:	e006      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b32:	bf00      	nop
 8003b34:	e004      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b36:	bf00      	nop
 8003b38:	e002      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;   
 8003b3a:	bf00      	nop
 8003b3c:	e000      	b.n	8003b40 <DMA_CheckFifoParam+0xe8>
      break;
 8003b3e:	bf00      	nop
    }
  } 
  
  return status; 
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop

08003b50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b089      	sub	sp, #36	@ 0x24
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b66:	2300      	movs	r3, #0
 8003b68:	61fb      	str	r3, [r7, #28]
 8003b6a:	e16b      	b.n	8003e44 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	69fb      	ldr	r3, [r7, #28]
 8003b70:	fa02 f303 	lsl.w	r3, r2, r3
 8003b74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	f040 815a 	bne.w	8003e3e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f003 0303 	and.w	r3, r3, #3
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d005      	beq.n	8003ba2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	d130      	bne.n	8003c04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	005b      	lsls	r3, r3, #1
 8003bac:	2203      	movs	r2, #3
 8003bae:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb2:	43db      	mvns	r3, r3
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68da      	ldr	r2, [r3, #12]
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	005b      	lsls	r3, r3, #1
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	69ba      	ldr	r2, [r7, #24]
 8003bd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003bd8:	2201      	movs	r2, #1
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	091b      	lsrs	r3, r3, #4
 8003bee:	f003 0201 	and.w	r2, r3, #1
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	69ba      	ldr	r2, [r7, #24]
 8003c02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f003 0303 	and.w	r3, r3, #3
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d017      	beq.n	8003c40 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003c16:	69fb      	ldr	r3, [r7, #28]
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	2203      	movs	r2, #3
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	689a      	ldr	r2, [r3, #8]
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	005b      	lsls	r3, r3, #1
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	69ba      	ldr	r2, [r7, #24]
 8003c3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f003 0303 	and.w	r3, r3, #3
 8003c48:	2b02      	cmp	r3, #2
 8003c4a:	d123      	bne.n	8003c94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	08da      	lsrs	r2, r3, #3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	3208      	adds	r2, #8
 8003c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c5a:	69fb      	ldr	r3, [r7, #28]
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	009b      	lsls	r3, r3, #2
 8003c62:	220f      	movs	r2, #15
 8003c64:	fa02 f303 	lsl.w	r3, r2, r3
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	691a      	ldr	r2, [r3, #16]
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	08da      	lsrs	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	3208      	adds	r2, #8
 8003c8e:	69b9      	ldr	r1, [r7, #24]
 8003c90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	005b      	lsls	r3, r3, #1
 8003c9e:	2203      	movs	r2, #3
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	43db      	mvns	r3, r3
 8003ca6:	69ba      	ldr	r2, [r7, #24]
 8003ca8:	4013      	ands	r3, r2
 8003caa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	685b      	ldr	r3, [r3, #4]
 8003cb0:	f003 0203 	and.w	r2, r3, #3
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	69ba      	ldr	r2, [r7, #24]
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 80b4 	beq.w	8003e3e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	4b60      	ldr	r3, [pc, #384]	@ (8003e5c <HAL_GPIO_Init+0x30c>)
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cde:	4a5f      	ldr	r2, [pc, #380]	@ (8003e5c <HAL_GPIO_Init+0x30c>)
 8003ce0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003ce6:	4b5d      	ldr	r3, [pc, #372]	@ (8003e5c <HAL_GPIO_Init+0x30c>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cee:	60fb      	str	r3, [r7, #12]
 8003cf0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003cf2:	4a5b      	ldr	r2, [pc, #364]	@ (8003e60 <HAL_GPIO_Init+0x310>)
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	089b      	lsrs	r3, r3, #2
 8003cf8:	3302      	adds	r3, #2
 8003cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	f003 0303 	and.w	r3, r3, #3
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	220f      	movs	r2, #15
 8003d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0e:	43db      	mvns	r3, r3
 8003d10:	69ba      	ldr	r2, [r7, #24]
 8003d12:	4013      	ands	r3, r2
 8003d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a52      	ldr	r2, [pc, #328]	@ (8003e64 <HAL_GPIO_Init+0x314>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d02b      	beq.n	8003d76 <HAL_GPIO_Init+0x226>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a51      	ldr	r2, [pc, #324]	@ (8003e68 <HAL_GPIO_Init+0x318>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d025      	beq.n	8003d72 <HAL_GPIO_Init+0x222>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a50      	ldr	r2, [pc, #320]	@ (8003e6c <HAL_GPIO_Init+0x31c>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d01f      	beq.n	8003d6e <HAL_GPIO_Init+0x21e>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a4f      	ldr	r2, [pc, #316]	@ (8003e70 <HAL_GPIO_Init+0x320>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d019      	beq.n	8003d6a <HAL_GPIO_Init+0x21a>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a4e      	ldr	r2, [pc, #312]	@ (8003e74 <HAL_GPIO_Init+0x324>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d013      	beq.n	8003d66 <HAL_GPIO_Init+0x216>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a4d      	ldr	r2, [pc, #308]	@ (8003e78 <HAL_GPIO_Init+0x328>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00d      	beq.n	8003d62 <HAL_GPIO_Init+0x212>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a4c      	ldr	r2, [pc, #304]	@ (8003e7c <HAL_GPIO_Init+0x32c>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d007      	beq.n	8003d5e <HAL_GPIO_Init+0x20e>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a4b      	ldr	r2, [pc, #300]	@ (8003e80 <HAL_GPIO_Init+0x330>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d101      	bne.n	8003d5a <HAL_GPIO_Init+0x20a>
 8003d56:	2307      	movs	r3, #7
 8003d58:	e00e      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d5a:	2308      	movs	r3, #8
 8003d5c:	e00c      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d5e:	2306      	movs	r3, #6
 8003d60:	e00a      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d62:	2305      	movs	r3, #5
 8003d64:	e008      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d66:	2304      	movs	r3, #4
 8003d68:	e006      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	e004      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d6e:	2302      	movs	r3, #2
 8003d70:	e002      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d72:	2301      	movs	r3, #1
 8003d74:	e000      	b.n	8003d78 <HAL_GPIO_Init+0x228>
 8003d76:	2300      	movs	r3, #0
 8003d78:	69fa      	ldr	r2, [r7, #28]
 8003d7a:	f002 0203 	and.w	r2, r2, #3
 8003d7e:	0092      	lsls	r2, r2, #2
 8003d80:	4093      	lsls	r3, r2
 8003d82:	69ba      	ldr	r2, [r7, #24]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d88:	4935      	ldr	r1, [pc, #212]	@ (8003e60 <HAL_GPIO_Init+0x310>)
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	089b      	lsrs	r3, r3, #2
 8003d8e:	3302      	adds	r3, #2
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d96:	4b3b      	ldr	r3, [pc, #236]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	4013      	ands	r3, r2
 8003da4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d003      	beq.n	8003dba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003dba:	4a32      	ldr	r2, [pc, #200]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003dc0:	4b30      	ldr	r3, [pc, #192]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	43db      	mvns	r3, r3
 8003dca:	69ba      	ldr	r2, [r7, #24]
 8003dcc:	4013      	ands	r3, r2
 8003dce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d003      	beq.n	8003de4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003de4:	4a27      	ldr	r2, [pc, #156]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003dea:	4b26      	ldr	r3, [pc, #152]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	43db      	mvns	r3, r3
 8003df4:	69ba      	ldr	r2, [r7, #24]
 8003df6:	4013      	ands	r3, r2
 8003df8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003e06:	69ba      	ldr	r2, [r7, #24]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003e10:	69bb      	ldr	r3, [r7, #24]
 8003e12:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e14:	4b1b      	ldr	r3, [pc, #108]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	43db      	mvns	r3, r3
 8003e1e:	69ba      	ldr	r2, [r7, #24]
 8003e20:	4013      	ands	r3, r2
 8003e22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d003      	beq.n	8003e38 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003e30:	69ba      	ldr	r2, [r7, #24]
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	4313      	orrs	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e38:	4a12      	ldr	r2, [pc, #72]	@ (8003e84 <HAL_GPIO_Init+0x334>)
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3301      	adds	r3, #1
 8003e42:	61fb      	str	r3, [r7, #28]
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	2b0f      	cmp	r3, #15
 8003e48:	f67f ae90 	bls.w	8003b6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e4c:	bf00      	nop
 8003e4e:	bf00      	nop
 8003e50:	3724      	adds	r7, #36	@ 0x24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40023800 	.word	0x40023800
 8003e60:	40013800 	.word	0x40013800
 8003e64:	40020000 	.word	0x40020000
 8003e68:	40020400 	.word	0x40020400
 8003e6c:	40020800 	.word	0x40020800
 8003e70:	40020c00 	.word	0x40020c00
 8003e74:	40021000 	.word	0x40021000
 8003e78:	40021400 	.word	0x40021400
 8003e7c:	40021800 	.word	0x40021800
 8003e80:	40021c00 	.word	0x40021c00
 8003e84:	40013c00 	.word	0x40013c00

08003e88 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	617b      	str	r3, [r7, #20]
 8003ea2:	e0cd      	b.n	8004040 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8003eac:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8003eae:	683a      	ldr	r2, [r7, #0]
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003eb6:	68fa      	ldr	r2, [r7, #12]
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	f040 80bd 	bne.w	800403a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003ec0:	4a65      	ldr	r2, [pc, #404]	@ (8004058 <HAL_GPIO_DeInit+0x1d0>)
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	089b      	lsrs	r3, r3, #2
 8003ec6:	3302      	adds	r3, #2
 8003ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ecc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	f003 0303 	and.w	r3, r3, #3
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	220f      	movs	r2, #15
 8003ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8003edc:	68ba      	ldr	r2, [r7, #8]
 8003ede:	4013      	ands	r3, r2
 8003ee0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a5d      	ldr	r2, [pc, #372]	@ (800405c <HAL_GPIO_DeInit+0x1d4>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d02b      	beq.n	8003f42 <HAL_GPIO_DeInit+0xba>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a5c      	ldr	r2, [pc, #368]	@ (8004060 <HAL_GPIO_DeInit+0x1d8>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d025      	beq.n	8003f3e <HAL_GPIO_DeInit+0xb6>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a5b      	ldr	r2, [pc, #364]	@ (8004064 <HAL_GPIO_DeInit+0x1dc>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d01f      	beq.n	8003f3a <HAL_GPIO_DeInit+0xb2>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a5a      	ldr	r2, [pc, #360]	@ (8004068 <HAL_GPIO_DeInit+0x1e0>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d019      	beq.n	8003f36 <HAL_GPIO_DeInit+0xae>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a59      	ldr	r2, [pc, #356]	@ (800406c <HAL_GPIO_DeInit+0x1e4>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d013      	beq.n	8003f32 <HAL_GPIO_DeInit+0xaa>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a58      	ldr	r2, [pc, #352]	@ (8004070 <HAL_GPIO_DeInit+0x1e8>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d00d      	beq.n	8003f2e <HAL_GPIO_DeInit+0xa6>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a57      	ldr	r2, [pc, #348]	@ (8004074 <HAL_GPIO_DeInit+0x1ec>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d007      	beq.n	8003f2a <HAL_GPIO_DeInit+0xa2>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a56      	ldr	r2, [pc, #344]	@ (8004078 <HAL_GPIO_DeInit+0x1f0>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d101      	bne.n	8003f26 <HAL_GPIO_DeInit+0x9e>
 8003f22:	2307      	movs	r3, #7
 8003f24:	e00e      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f26:	2308      	movs	r3, #8
 8003f28:	e00c      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f2a:	2306      	movs	r3, #6
 8003f2c:	e00a      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f2e:	2305      	movs	r3, #5
 8003f30:	e008      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f32:	2304      	movs	r3, #4
 8003f34:	e006      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f36:	2303      	movs	r3, #3
 8003f38:	e004      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e002      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e000      	b.n	8003f44 <HAL_GPIO_DeInit+0xbc>
 8003f42:	2300      	movs	r3, #0
 8003f44:	697a      	ldr	r2, [r7, #20]
 8003f46:	f002 0203 	and.w	r2, r2, #3
 8003f4a:	0092      	lsls	r2, r2, #2
 8003f4c:	4093      	lsls	r3, r2
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d132      	bne.n	8003fba <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003f54:	4b49      	ldr	r3, [pc, #292]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	4947      	ldr	r1, [pc, #284]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f5e:	4013      	ands	r3, r2
 8003f60:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003f62:	4b46      	ldr	r3, [pc, #280]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	4944      	ldr	r1, [pc, #272]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003f70:	4b42      	ldr	r3, [pc, #264]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	43db      	mvns	r3, r3
 8003f78:	4940      	ldr	r1, [pc, #256]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f7a:	4013      	ands	r3, r2
 8003f7c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003f7e:	4b3f      	ldr	r3, [pc, #252]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	43db      	mvns	r3, r3
 8003f86:	493d      	ldr	r1, [pc, #244]	@ (800407c <HAL_GPIO_DeInit+0x1f4>)
 8003f88:	4013      	ands	r3, r2
 8003f8a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	220f      	movs	r2, #15
 8003f96:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8004058 <HAL_GPIO_DeInit+0x1d0>)
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	089b      	lsrs	r3, r3, #2
 8003fa2:	3302      	adds	r3, #2
 8003fa4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	43da      	mvns	r2, r3
 8003fac:	482a      	ldr	r0, [pc, #168]	@ (8004058 <HAL_GPIO_DeInit+0x1d0>)
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	089b      	lsrs	r3, r3, #2
 8003fb2:	400a      	ands	r2, r1
 8003fb4:	3302      	adds	r3, #2
 8003fb6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681a      	ldr	r2, [r3, #0]
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	2103      	movs	r1, #3
 8003fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc8:	43db      	mvns	r3, r3
 8003fca:	401a      	ands	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	08da      	lsrs	r2, r3, #3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	3208      	adds	r2, #8
 8003fd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	f003 0307 	and.w	r3, r3, #7
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	220f      	movs	r2, #15
 8003fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fea:	43db      	mvns	r3, r3
 8003fec:	697a      	ldr	r2, [r7, #20]
 8003fee:	08d2      	lsrs	r2, r2, #3
 8003ff0:	4019      	ands	r1, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	3208      	adds	r2, #8
 8003ff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68da      	ldr	r2, [r3, #12]
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	2103      	movs	r1, #3
 8004004:	fa01 f303 	lsl.w	r3, r1, r3
 8004008:	43db      	mvns	r3, r3
 800400a:	401a      	ands	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	2101      	movs	r1, #1
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	fa01 f303 	lsl.w	r3, r1, r3
 800401c:	43db      	mvns	r3, r3
 800401e:	401a      	ands	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	005b      	lsls	r3, r3, #1
 800402c:	2103      	movs	r1, #3
 800402e:	fa01 f303 	lsl.w	r3, r1, r3
 8004032:	43db      	mvns	r3, r3
 8004034:	401a      	ands	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	3301      	adds	r3, #1
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	2b0f      	cmp	r3, #15
 8004044:	f67f af2e 	bls.w	8003ea4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004048:	bf00      	nop
 800404a:	bf00      	nop
 800404c:	371c      	adds	r7, #28
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	40013800 	.word	0x40013800
 800405c:	40020000 	.word	0x40020000
 8004060:	40020400 	.word	0x40020400
 8004064:	40020800 	.word	0x40020800
 8004068:	40020c00 	.word	0x40020c00
 800406c:	40021000 	.word	0x40021000
 8004070:	40021400 	.word	0x40021400
 8004074:	40021800 	.word	0x40021800
 8004078:	40021c00 	.word	0x40021c00
 800407c:	40013c00 	.word	0x40013c00

08004080 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004080:	b480      	push	{r7}
 8004082:	b085      	sub	sp, #20
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	460b      	mov	r3, r1
 800408a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691a      	ldr	r2, [r3, #16]
 8004090:	887b      	ldrh	r3, [r7, #2]
 8004092:	4013      	ands	r3, r2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004098:	2301      	movs	r3, #1
 800409a:	73fb      	strb	r3, [r7, #15]
 800409c:	e001      	b.n	80040a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	460b      	mov	r3, r1
 80040ba:	807b      	strh	r3, [r7, #2]
 80040bc:	4613      	mov	r3, r2
 80040be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040c0:	787b      	ldrb	r3, [r7, #1]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040c6:	887a      	ldrh	r2, [r7, #2]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040cc:	e003      	b.n	80040d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040ce:	887b      	ldrh	r3, [r7, #2]
 80040d0:	041a      	lsls	r2, r3, #16
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	619a      	str	r2, [r3, #24]
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b085      	sub	sp, #20
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040f4:	887a      	ldrh	r2, [r7, #2]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	4013      	ands	r3, r2
 80040fa:	041a      	lsls	r2, r3, #16
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	43d9      	mvns	r1, r3
 8004100:	887b      	ldrh	r3, [r7, #2]
 8004102:	400b      	ands	r3, r1
 8004104:	431a      	orrs	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	619a      	str	r2, [r3, #24]
}
 800410a:	bf00      	nop
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
	...

08004118 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e12b      	b.n	8004382 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	d106      	bne.n	8004144 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fe fb02 	bl	8002748 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2224      	movs	r2, #36	@ 0x24
 8004148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800416a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800417a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800417c:	f002 f852 	bl	8006224 <HAL_RCC_GetPCLK1Freq>
 8004180:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4a81      	ldr	r2, [pc, #516]	@ (800438c <HAL_I2C_Init+0x274>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d807      	bhi.n	800419c <HAL_I2C_Init+0x84>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	4a80      	ldr	r2, [pc, #512]	@ (8004390 <HAL_I2C_Init+0x278>)
 8004190:	4293      	cmp	r3, r2
 8004192:	bf94      	ite	ls
 8004194:	2301      	movls	r3, #1
 8004196:	2300      	movhi	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	e006      	b.n	80041aa <HAL_I2C_Init+0x92>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4a7d      	ldr	r2, [pc, #500]	@ (8004394 <HAL_I2C_Init+0x27c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	bf94      	ite	ls
 80041a4:	2301      	movls	r3, #1
 80041a6:	2300      	movhi	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e0e7      	b.n	8004382 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4a78      	ldr	r2, [pc, #480]	@ (8004398 <HAL_I2C_Init+0x280>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	0c9b      	lsrs	r3, r3, #18
 80041bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	4a6a      	ldr	r2, [pc, #424]	@ (800438c <HAL_I2C_Init+0x274>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d802      	bhi.n	80041ec <HAL_I2C_Init+0xd4>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	3301      	adds	r3, #1
 80041ea:	e009      	b.n	8004200 <HAL_I2C_Init+0xe8>
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	4a69      	ldr	r2, [pc, #420]	@ (800439c <HAL_I2C_Init+0x284>)
 80041f8:	fba2 2303 	umull	r2, r3, r2, r3
 80041fc:	099b      	lsrs	r3, r3, #6
 80041fe:	3301      	adds	r3, #1
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6812      	ldr	r2, [r2, #0]
 8004204:	430b      	orrs	r3, r1
 8004206:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004212:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	495c      	ldr	r1, [pc, #368]	@ (800438c <HAL_I2C_Init+0x274>)
 800421c:	428b      	cmp	r3, r1
 800421e:	d819      	bhi.n	8004254 <HAL_I2C_Init+0x13c>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	1e59      	subs	r1, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	fbb1 f3f3 	udiv	r3, r1, r3
 800422e:	1c59      	adds	r1, r3, #1
 8004230:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004234:	400b      	ands	r3, r1
 8004236:	2b00      	cmp	r3, #0
 8004238:	d00a      	beq.n	8004250 <HAL_I2C_Init+0x138>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	1e59      	subs	r1, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fbb1 f3f3 	udiv	r3, r1, r3
 8004248:	3301      	adds	r3, #1
 800424a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800424e:	e051      	b.n	80042f4 <HAL_I2C_Init+0x1dc>
 8004250:	2304      	movs	r3, #4
 8004252:	e04f      	b.n	80042f4 <HAL_I2C_Init+0x1dc>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d111      	bne.n	8004280 <HAL_I2C_Init+0x168>
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	1e58      	subs	r0, r3, #1
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	460b      	mov	r3, r1
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	440b      	add	r3, r1
 800426a:	fbb0 f3f3 	udiv	r3, r0, r3
 800426e:	3301      	adds	r3, #1
 8004270:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004274:	2b00      	cmp	r3, #0
 8004276:	bf0c      	ite	eq
 8004278:	2301      	moveq	r3, #1
 800427a:	2300      	movne	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	e012      	b.n	80042a6 <HAL_I2C_Init+0x18e>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	1e58      	subs	r0, r3, #1
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6859      	ldr	r1, [r3, #4]
 8004288:	460b      	mov	r3, r1
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	0099      	lsls	r1, r3, #2
 8004290:	440b      	add	r3, r1
 8004292:	fbb0 f3f3 	udiv	r3, r0, r3
 8004296:	3301      	adds	r3, #1
 8004298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800429c:	2b00      	cmp	r3, #0
 800429e:	bf0c      	ite	eq
 80042a0:	2301      	moveq	r3, #1
 80042a2:	2300      	movne	r3, #0
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <HAL_I2C_Init+0x196>
 80042aa:	2301      	movs	r3, #1
 80042ac:	e022      	b.n	80042f4 <HAL_I2C_Init+0x1dc>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d10e      	bne.n	80042d4 <HAL_I2C_Init+0x1bc>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1e58      	subs	r0, r3, #1
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6859      	ldr	r1, [r3, #4]
 80042be:	460b      	mov	r3, r1
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	440b      	add	r3, r1
 80042c4:	fbb0 f3f3 	udiv	r3, r0, r3
 80042c8:	3301      	adds	r3, #1
 80042ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042d2:	e00f      	b.n	80042f4 <HAL_I2C_Init+0x1dc>
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	1e58      	subs	r0, r3, #1
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	6859      	ldr	r1, [r3, #4]
 80042dc:	460b      	mov	r3, r1
 80042de:	009b      	lsls	r3, r3, #2
 80042e0:	440b      	add	r3, r1
 80042e2:	0099      	lsls	r1, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ea:	3301      	adds	r3, #1
 80042ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	6809      	ldr	r1, [r1, #0]
 80042f8:	4313      	orrs	r3, r2
 80042fa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	69da      	ldr	r2, [r3, #28]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	430a      	orrs	r2, r1
 8004316:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004322:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6911      	ldr	r1, [r2, #16]
 800432a:	687a      	ldr	r2, [r7, #4]
 800432c:	68d2      	ldr	r2, [r2, #12]
 800432e:	4311      	orrs	r1, r2
 8004330:	687a      	ldr	r2, [r7, #4]
 8004332:	6812      	ldr	r2, [r2, #0]
 8004334:	430b      	orrs	r3, r1
 8004336:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	695a      	ldr	r2, [r3, #20]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	431a      	orrs	r2, r3
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	430a      	orrs	r2, r1
 8004352:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f042 0201 	orr.w	r2, r2, #1
 8004362:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2220      	movs	r2, #32
 800436e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2200      	movs	r2, #0
 8004376:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004380:	2300      	movs	r3, #0
}
 8004382:	4618      	mov	r0, r3
 8004384:	3710      	adds	r7, #16
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}
 800438a:	bf00      	nop
 800438c:	000186a0 	.word	0x000186a0
 8004390:	001e847f 	.word	0x001e847f
 8004394:	003d08ff 	.word	0x003d08ff
 8004398:	431bde83 	.word	0x431bde83
 800439c:	10624dd3 	.word	0x10624dd3

080043a0 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e021      	b.n	80043f6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2224      	movs	r2, #36	@ 0x24
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f022 0201 	bic.w	r2, r2, #1
 80043c8:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f7fe fa6a 	bl	80028a4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80043f4:	2300      	movs	r3, #0
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
	...

08004400 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b088      	sub	sp, #32
 8004404:	af02      	add	r7, sp, #8
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	4608      	mov	r0, r1
 800440a:	4611      	mov	r1, r2
 800440c:	461a      	mov	r2, r3
 800440e:	4603      	mov	r3, r0
 8004410:	817b      	strh	r3, [r7, #10]
 8004412:	460b      	mov	r3, r1
 8004414:	813b      	strh	r3, [r7, #8]
 8004416:	4613      	mov	r3, r2
 8004418:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800441a:	f7fe fdeb 	bl	8002ff4 <HAL_GetTick>
 800441e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b20      	cmp	r3, #32
 800442a:	f040 80d9 	bne.w	80045e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	2319      	movs	r3, #25
 8004434:	2201      	movs	r2, #1
 8004436:	496d      	ldr	r1, [pc, #436]	@ (80045ec <HAL_I2C_Mem_Write+0x1ec>)
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f001 f88d 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d001      	beq.n	8004448 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004444:	2302      	movs	r3, #2
 8004446:	e0cc      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800444e:	2b01      	cmp	r3, #1
 8004450:	d101      	bne.n	8004456 <HAL_I2C_Mem_Write+0x56>
 8004452:	2302      	movs	r3, #2
 8004454:	e0c5      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0301 	and.w	r3, r3, #1
 8004468:	2b01      	cmp	r3, #1
 800446a:	d007      	beq.n	800447c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f042 0201 	orr.w	r2, r2, #1
 800447a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800448a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2221      	movs	r2, #33	@ 0x21
 8004490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2240      	movs	r2, #64	@ 0x40
 8004498:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6a3a      	ldr	r2, [r7, #32]
 80044a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4a4d      	ldr	r2, [pc, #308]	@ (80045f0 <HAL_I2C_Mem_Write+0x1f0>)
 80044bc:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044be:	88f8      	ldrh	r0, [r7, #6]
 80044c0:	893a      	ldrh	r2, [r7, #8]
 80044c2:	8979      	ldrh	r1, [r7, #10]
 80044c4:	697b      	ldr	r3, [r7, #20]
 80044c6:	9301      	str	r3, [sp, #4]
 80044c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	4603      	mov	r3, r0
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 fda8 	bl	8005024 <I2C_RequestMemoryWrite>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d052      	beq.n	8004580 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e081      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044e2:	68f8      	ldr	r0, [r7, #12]
 80044e4:	f001 f952 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 80044e8:	4603      	mov	r3, r0
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00d      	beq.n	800450a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044f2:	2b04      	cmp	r3, #4
 80044f4:	d107      	bne.n	8004506 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004504:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e06b      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	781a      	ldrb	r2, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	1c5a      	adds	r2, r3, #1
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29b      	uxth	r3, r3
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b04      	cmp	r3, #4
 8004546:	d11b      	bne.n	8004580 <HAL_I2C_Mem_Write+0x180>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454c:	2b00      	cmp	r3, #0
 800454e:	d017      	beq.n	8004580 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004554:	781a      	ldrb	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004560:	1c5a      	adds	r2, r3, #1
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004576:	b29b      	uxth	r3, r3
 8004578:	3b01      	subs	r3, #1
 800457a:	b29a      	uxth	r2, r3
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1aa      	bne.n	80044de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f001 f945 	bl	800581c <I2C_WaitOnBTFFlagUntilTimeout>
 8004592:	4603      	mov	r3, r0
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00d      	beq.n	80045b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800459c:	2b04      	cmp	r3, #4
 800459e:	d107      	bne.n	80045b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e016      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045dc:	2300      	movs	r3, #0
 80045de:	e000      	b.n	80045e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045e0:	2302      	movs	r3, #2
  }
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3718      	adds	r7, #24
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	00100002 	.word	0x00100002
 80045f0:	ffff0000 	.word	0xffff0000

080045f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b08c      	sub	sp, #48	@ 0x30
 80045f8:	af02      	add	r7, sp, #8
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	4608      	mov	r0, r1
 80045fe:	4611      	mov	r1, r2
 8004600:	461a      	mov	r2, r3
 8004602:	4603      	mov	r3, r0
 8004604:	817b      	strh	r3, [r7, #10]
 8004606:	460b      	mov	r3, r1
 8004608:	813b      	strh	r3, [r7, #8]
 800460a:	4613      	mov	r3, r2
 800460c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800460e:	f7fe fcf1 	bl	8002ff4 <HAL_GetTick>
 8004612:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b20      	cmp	r3, #32
 800461e:	f040 8214 	bne.w	8004a4a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	2319      	movs	r3, #25
 8004628:	2201      	movs	r2, #1
 800462a:	497b      	ldr	r1, [pc, #492]	@ (8004818 <HAL_I2C_Mem_Read+0x224>)
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 ff93 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d001      	beq.n	800463c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004638:	2302      	movs	r3, #2
 800463a:	e207      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004642:	2b01      	cmp	r3, #1
 8004644:	d101      	bne.n	800464a <HAL_I2C_Mem_Read+0x56>
 8004646:	2302      	movs	r3, #2
 8004648:	e200      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2201      	movs	r2, #1
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0301 	and.w	r3, r3, #1
 800465c:	2b01      	cmp	r3, #1
 800465e:	d007      	beq.n	8004670 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f042 0201 	orr.w	r2, r2, #1
 800466e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800467e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	2222      	movs	r2, #34	@ 0x22
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2240      	movs	r2, #64	@ 0x40
 800468c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2200      	movs	r2, #0
 8004694:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800469a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80046a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a6:	b29a      	uxth	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	4a5b      	ldr	r2, [pc, #364]	@ (800481c <HAL_I2C_Mem_Read+0x228>)
 80046b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80046b2:	88f8      	ldrh	r0, [r7, #6]
 80046b4:	893a      	ldrh	r2, [r7, #8]
 80046b6:	8979      	ldrh	r1, [r7, #10]
 80046b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ba:	9301      	str	r3, [sp, #4]
 80046bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	4603      	mov	r3, r0
 80046c2:	68f8      	ldr	r0, [r7, #12]
 80046c4:	f000 fd44 	bl	8005150 <I2C_RequestMemoryRead>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d001      	beq.n	80046d2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e1bc      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d113      	bne.n	8004702 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046da:	2300      	movs	r3, #0
 80046dc:	623b      	str	r3, [r7, #32]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	695b      	ldr	r3, [r3, #20]
 80046e4:	623b      	str	r3, [r7, #32]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	699b      	ldr	r3, [r3, #24]
 80046ec:	623b      	str	r3, [r7, #32]
 80046ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681a      	ldr	r2, [r3, #0]
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	e190      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004706:	2b01      	cmp	r3, #1
 8004708:	d11b      	bne.n	8004742 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004718:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471a:	2300      	movs	r3, #0
 800471c:	61fb      	str	r3, [r7, #28]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	61fb      	str	r3, [r7, #28]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	61fb      	str	r3, [r7, #28]
 800472e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800473e:	601a      	str	r2, [r3, #0]
 8004740:	e170      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004746:	2b02      	cmp	r3, #2
 8004748:	d11b      	bne.n	8004782 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004758:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004768:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476a:	2300      	movs	r3, #0
 800476c:	61bb      	str	r3, [r7, #24]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	69bb      	ldr	r3, [r7, #24]
 8004780:	e150      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004782:	2300      	movs	r3, #0
 8004784:	617b      	str	r3, [r7, #20]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695b      	ldr	r3, [r3, #20]
 800478c:	617b      	str	r3, [r7, #20]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	699b      	ldr	r3, [r3, #24]
 8004794:	617b      	str	r3, [r7, #20]
 8004796:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004798:	e144      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479e:	2b03      	cmp	r3, #3
 80047a0:	f200 80f1 	bhi.w	8004986 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d123      	bne.n	80047f4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047b0:	68f8      	ldr	r0, [r7, #12]
 80047b2:	f001 f87b 	bl	80058ac <I2C_WaitOnRXNEFlagUntilTimeout>
 80047b6:	4603      	mov	r3, r0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d001      	beq.n	80047c0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e145      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691a      	ldr	r2, [r3, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ca:	b2d2      	uxtb	r2, r2
 80047cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047f2:	e117      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d14e      	bne.n	800489a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004802:	2200      	movs	r2, #0
 8004804:	4906      	ldr	r1, [pc, #24]	@ (8004820 <HAL_I2C_Mem_Read+0x22c>)
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	f000 fea6 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d008      	beq.n	8004824 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e11a      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
 8004816:	bf00      	nop
 8004818:	00100002 	.word	0x00100002
 800481c:	ffff0000 	.word	0xffff0000
 8004820:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004832:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	691a      	ldr	r2, [r3, #16]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800483e:	b2d2      	uxtb	r2, r2
 8004840:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004846:	1c5a      	adds	r2, r3, #1
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004850:	3b01      	subs	r3, #1
 8004852:	b29a      	uxth	r2, r3
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800485c:	b29b      	uxth	r3, r3
 800485e:	3b01      	subs	r3, #1
 8004860:	b29a      	uxth	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	691a      	ldr	r2, [r3, #16]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004870:	b2d2      	uxtb	r2, r2
 8004872:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004878:	1c5a      	adds	r2, r3, #1
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004882:	3b01      	subs	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488e:	b29b      	uxth	r3, r3
 8004890:	3b01      	subs	r3, #1
 8004892:	b29a      	uxth	r2, r3
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004898:	e0c4      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800489a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489c:	9300      	str	r3, [sp, #0]
 800489e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048a0:	2200      	movs	r2, #0
 80048a2:	496c      	ldr	r1, [pc, #432]	@ (8004a54 <HAL_I2C_Mem_Read+0x460>)
 80048a4:	68f8      	ldr	r0, [r7, #12]
 80048a6:	f000 fe57 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d001      	beq.n	80048b4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e0cb      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	691a      	ldr	r2, [r3, #16]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ce:	b2d2      	uxtb	r2, r2
 80048d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e0:	3b01      	subs	r3, #1
 80048e2:	b29a      	uxth	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048fc:	2200      	movs	r2, #0
 80048fe:	4955      	ldr	r1, [pc, #340]	@ (8004a54 <HAL_I2C_Mem_Read+0x460>)
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 fe29 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800490c:	2301      	movs	r3, #1
 800490e:	e09d      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681a      	ldr	r2, [r3, #0]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800491e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	691a      	ldr	r2, [r3, #16]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492a:	b2d2      	uxtb	r2, r2
 800492c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004932:	1c5a      	adds	r2, r3, #1
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800493c:	3b01      	subs	r3, #1
 800493e:	b29a      	uxth	r2, r3
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004948:	b29b      	uxth	r3, r3
 800494a:	3b01      	subs	r3, #1
 800494c:	b29a      	uxth	r2, r3
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	691a      	ldr	r2, [r3, #16]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495c:	b2d2      	uxtb	r2, r2
 800495e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800496e:	3b01      	subs	r3, #1
 8004970:	b29a      	uxth	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	3b01      	subs	r3, #1
 800497e:	b29a      	uxth	r2, r3
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004984:	e04e      	b.n	8004a24 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004986:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004988:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800498a:	68f8      	ldr	r0, [r7, #12]
 800498c:	f000 ff8e 	bl	80058ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8004990:	4603      	mov	r3, r0
 8004992:	2b00      	cmp	r3, #0
 8004994:	d001      	beq.n	800499a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e058      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a4:	b2d2      	uxtb	r2, r2
 80049a6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ac:	1c5a      	adds	r2, r3, #1
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29a      	uxth	r2, r3
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	3b01      	subs	r3, #1
 80049c6:	b29a      	uxth	r2, r3
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 0304 	and.w	r3, r3, #4
 80049d6:	2b04      	cmp	r3, #4
 80049d8:	d124      	bne.n	8004a24 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049de:	2b03      	cmp	r3, #3
 80049e0:	d107      	bne.n	80049f2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	691a      	ldr	r2, [r3, #16]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fc:	b2d2      	uxtb	r2, r2
 80049fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	1c5a      	adds	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	b29a      	uxth	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f47f aeb6 	bne.w	800479a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2220      	movs	r2, #32
 8004a32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a46:	2300      	movs	r3, #0
 8004a48:	e000      	b.n	8004a4c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a4a:	2302      	movs	r3, #2
  }
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3728      	adds	r7, #40	@ 0x28
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	00010004 	.word	0x00010004

08004a58 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08c      	sub	sp, #48	@ 0x30
 8004a5c:	af02      	add	r7, sp, #8
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	4608      	mov	r0, r1
 8004a62:	4611      	mov	r1, r2
 8004a64:	461a      	mov	r2, r3
 8004a66:	4603      	mov	r3, r0
 8004a68:	817b      	strh	r3, [r7, #10]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	813b      	strh	r3, [r7, #8]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004a72:	f7fe fabf 	bl	8002ff4 <HAL_GetTick>
 8004a76:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	2b20      	cmp	r3, #32
 8004a86:	f040 8172 	bne.w	8004d6e <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004a8a:	4b93      	ldr	r3, [pc, #588]	@ (8004cd8 <HAL_I2C_Mem_Read_DMA+0x280>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	08db      	lsrs	r3, r3, #3
 8004a90:	4a92      	ldr	r2, [pc, #584]	@ (8004cdc <HAL_I2C_Mem_Read_DMA+0x284>)
 8004a92:	fba2 2303 	umull	r2, r3, r2, r3
 8004a96:	0a1a      	lsrs	r2, r3, #8
 8004a98:	4613      	mov	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009a      	lsls	r2, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004aaa:	69fb      	ldr	r3, [r7, #28]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d112      	bne.n	8004ad6 <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aca:	f043 0220 	orr.w	r2, r3, #32
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004ad2:	2302      	movs	r3, #2
 8004ad4:	e14c      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	f003 0302 	and.w	r3, r3, #2
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d0df      	beq.n	8004aa4 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004aea:	2b01      	cmp	r3, #1
 8004aec:	d101      	bne.n	8004af2 <HAL_I2C_Mem_Read_DMA+0x9a>
 8004aee:	2302      	movs	r3, #2
 8004af0:	e13e      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2201      	movs	r2, #1
 8004af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0301 	and.w	r3, r3, #1
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d007      	beq.n	8004b18 <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f042 0201 	orr.w	r2, r2, #1
 8004b16:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b26:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2222      	movs	r2, #34	@ 0x22
 8004b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2240      	movs	r2, #64	@ 0x40
 8004b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b42:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004b48:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4a62      	ldr	r2, [pc, #392]	@ (8004ce0 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004b58:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004b5a:	897a      	ldrh	r2, [r7, #10]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004b60:	893a      	ldrh	r2, [r7, #8]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004b66:	88fa      	ldrh	r2, [r7, #6]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f000 80cc 	beq.w	8004d14 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d02d      	beq.n	8004be0 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b88:	4a56      	ldr	r2, [pc, #344]	@ (8004ce4 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004b8a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b90:	4a55      	ldr	r2, [pc, #340]	@ (8004ce8 <HAL_I2C_Mem_Read_DMA+0x290>)
 8004b92:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b98:	2200      	movs	r2, #0
 8004b9a:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba8:	2200      	movs	r2, #0
 8004baa:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	3310      	adds	r3, #16
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bca:	f7fe fc61 	bl	8003490 <HAL_DMA_Start_IT>
 8004bce:	4603      	mov	r3, r0
 8004bd0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004bd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f040 8087 	bne.w	8004cec <HAL_I2C_Mem_Read_DMA+0x294>
 8004bde:	e013      	b.n	8004c08 <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf4:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0b3      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004c08:	88f8      	ldrh	r0, [r7, #6]
 8004c0a:	893a      	ldrh	r2, [r7, #8]
 8004c0c:	8979      	ldrh	r1, [r7, #10]
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	2323      	movs	r3, #35	@ 0x23
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	4603      	mov	r3, r0
 8004c18:	68f8      	ldr	r0, [r7, #12]
 8004c1a:	f000 fa99 	bl	8005150 <I2C_RequestMemoryRead>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d023      	beq.n	8004c6c <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f7fe fcf9 	bl	8003620 <HAL_DMA_Abort_IT>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c38:	2200      	movs	r2, #0
 8004c3a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c4a:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2200      	movs	r2, #0
 8004c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f022 0201 	bic.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004c68:	2301      	movs	r3, #1
 8004c6a:	e081      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d108      	bne.n	8004c86 <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	e007      	b.n	8004c96 <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004c94:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c96:	2300      	movs	r3, #0
 8004c98:	61bb      	str	r3, [r7, #24]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	61bb      	str	r3, [r7, #24]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cc2:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004cd2:	605a      	str	r2, [r3, #4]
 8004cd4:	e049      	b.n	8004d6a <HAL_I2C_Mem_Read_DMA+0x312>
 8004cd6:	bf00      	nop
 8004cd8:	20000000 	.word	0x20000000
 8004cdc:	14f8b589 	.word	0x14f8b589
 8004ce0:	ffff0000 	.word	0xffff0000
 8004ce4:	08005321 	.word	0x08005321
 8004ce8:	080054df 	.word	0x080054df
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d00:	f043 0210 	orr.w	r2, r3, #16
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e02d      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004d14:	88f8      	ldrh	r0, [r7, #6]
 8004d16:	893a      	ldrh	r2, [r7, #8]
 8004d18:	8979      	ldrh	r1, [r7, #10]
 8004d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d1c:	9301      	str	r3, [sp, #4]
 8004d1e:	2323      	movs	r3, #35	@ 0x23
 8004d20:	9300      	str	r3, [sp, #0]
 8004d22:	4603      	mov	r3, r0
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f000 fa13 	bl	8005150 <I2C_RequestMemoryRead>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e01d      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d34:	2300      	movs	r3, #0
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	617b      	str	r3, [r7, #20]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	699b      	ldr	r3, [r3, #24]
 8004d46:	617b      	str	r3, [r7, #20]
 8004d48:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d58:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e000      	b.n	8004d70 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8004d6e:	2302      	movs	r3, #2
  }
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	@ 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b08a      	sub	sp, #40	@ 0x28
 8004d7c:	af02      	add	r7, sp, #8
 8004d7e:	60f8      	str	r0, [r7, #12]
 8004d80:	607a      	str	r2, [r7, #4]
 8004d82:	603b      	str	r3, [r7, #0]
 8004d84:	460b      	mov	r3, r1
 8004d86:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004d88:	f7fe f934 	bl	8002ff4 <HAL_GetTick>
 8004d8c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b20      	cmp	r3, #32
 8004d9c:	f040 8111 	bne.w	8004fc2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004da0:	69fb      	ldr	r3, [r7, #28]
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	2319      	movs	r3, #25
 8004da6:	2201      	movs	r2, #1
 8004da8:	4988      	ldr	r1, [pc, #544]	@ (8004fcc <HAL_I2C_IsDeviceReady+0x254>)
 8004daa:	68f8      	ldr	r0, [r7, #12]
 8004dac:	f000 fbd4 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d001      	beq.n	8004dba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004db6:	2302      	movs	r3, #2
 8004db8:	e104      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d101      	bne.n	8004dc8 <HAL_I2C_IsDeviceReady+0x50>
 8004dc4:	2302      	movs	r3, #2
 8004dc6:	e0fd      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0301 	and.w	r3, r3, #1
 8004dda:	2b01      	cmp	r3, #1
 8004ddc:	d007      	beq.n	8004dee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f042 0201 	orr.w	r2, r2, #1
 8004dec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dfc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2224      	movs	r2, #36	@ 0x24
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	4a70      	ldr	r2, [pc, #448]	@ (8004fd0 <HAL_I2C_IsDeviceReady+0x258>)
 8004e10:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e20:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	9300      	str	r3, [sp, #0]
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004e2e:	68f8      	ldr	r0, [r7, #12]
 8004e30:	f000 fb92 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004e34:	4603      	mov	r3, r0
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d00d      	beq.n	8004e56 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e48:	d103      	bne.n	8004e52 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e50:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e0b6      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e56:	897b      	ldrh	r3, [r7, #10]
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	461a      	mov	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004e64:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004e66:	f7fe f8c5 	bl	8002ff4 <HAL_GetTick>
 8004e6a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	bf0c      	ite	eq
 8004e7a:	2301      	moveq	r3, #1
 8004e7c:	2300      	movne	r3, #0
 8004e7e:	b2db      	uxtb	r3, r3
 8004e80:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e90:	bf0c      	ite	eq
 8004e92:	2301      	moveq	r3, #1
 8004e94:	2300      	movne	r3, #0
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004e9a:	e025      	b.n	8004ee8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e9c:	f7fe f8aa 	bl	8002ff4 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d302      	bcc.n	8004eb2 <HAL_I2C_IsDeviceReady+0x13a>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d103      	bne.n	8004eba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	22a0      	movs	r2, #160	@ 0xa0
 8004eb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	695b      	ldr	r3, [r3, #20]
 8004ec0:	f003 0302 	and.w	r3, r3, #2
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	bf0c      	ite	eq
 8004ec8:	2301      	moveq	r3, #1
 8004eca:	2300      	movne	r3, #0
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004eda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ede:	bf0c      	ite	eq
 8004ee0:	2301      	moveq	r3, #1
 8004ee2:	2300      	movne	r3, #0
 8004ee4:	b2db      	uxtb	r3, r3
 8004ee6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004eee:	b2db      	uxtb	r3, r3
 8004ef0:	2ba0      	cmp	r3, #160	@ 0xa0
 8004ef2:	d005      	beq.n	8004f00 <HAL_I2C_IsDeviceReady+0x188>
 8004ef4:	7dfb      	ldrb	r3, [r7, #23]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d102      	bne.n	8004f00 <HAL_I2C_IsDeviceReady+0x188>
 8004efa:	7dbb      	ldrb	r3, [r7, #22]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d0cd      	beq.n	8004e9c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2220      	movs	r2, #32
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	695b      	ldr	r3, [r3, #20]
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d129      	bne.n	8004f6a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f24:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f3c:	69fb      	ldr	r3, [r7, #28]
 8004f3e:	9300      	str	r3, [sp, #0]
 8004f40:	2319      	movs	r3, #25
 8004f42:	2201      	movs	r2, #1
 8004f44:	4921      	ldr	r1, [pc, #132]	@ (8004fcc <HAL_I2C_IsDeviceReady+0x254>)
 8004f46:	68f8      	ldr	r0, [r7, #12]
 8004f48:	f000 fb06 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e036      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004f66:	2300      	movs	r3, #0
 8004f68:	e02c      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f78:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004f82:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	9300      	str	r3, [sp, #0]
 8004f88:	2319      	movs	r3, #25
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	490f      	ldr	r1, [pc, #60]	@ (8004fcc <HAL_I2C_IsDeviceReady+0x254>)
 8004f8e:	68f8      	ldr	r0, [r7, #12]
 8004f90:	f000 fae2 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d001      	beq.n	8004f9e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e012      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	f4ff af32 	bcc.w	8004e12 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2220      	movs	r2, #32
 8004fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004fc2:	2302      	movs	r3, #2
  }
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3720      	adds	r7, #32
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	00100002 	.word	0x00100002
 8004fd0:	ffff0000 	.word	0xffff0000

08004fd4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004fdc:	bf00      	nop
 8004fde:	370c      	adds	r7, #12
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe6:	4770      	bx	lr

08004fe8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr

08004ffc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500e:	4770      	bx	lr

08005010 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005010:	b480      	push	{r7}
 8005012:	b083      	sub	sp, #12
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005018:	bf00      	nop
 800501a:	370c      	adds	r7, #12
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr

08005024 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b088      	sub	sp, #32
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	4608      	mov	r0, r1
 800502e:	4611      	mov	r1, r2
 8005030:	461a      	mov	r2, r3
 8005032:	4603      	mov	r3, r0
 8005034:	817b      	strh	r3, [r7, #10]
 8005036:	460b      	mov	r3, r1
 8005038:	813b      	strh	r3, [r7, #8]
 800503a:	4613      	mov	r3, r2
 800503c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800504c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800504e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	2200      	movs	r2, #0
 8005056:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f000 fa7c 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00d      	beq.n	8005082 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005070:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005074:	d103      	bne.n	800507e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800507c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	e05f      	b.n	8005142 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005082:	897b      	ldrh	r3, [r7, #10]
 8005084:	b2db      	uxtb	r3, r3
 8005086:	461a      	mov	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005090:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	6a3a      	ldr	r2, [r7, #32]
 8005096:	492d      	ldr	r1, [pc, #180]	@ (800514c <I2C_RequestMemoryWrite+0x128>)
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 fad7 	bl	800564c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e04c      	b.n	8005142 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050a8:	2300      	movs	r3, #0
 80050aa:	617b      	str	r3, [r7, #20]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	617b      	str	r3, [r7, #20]
 80050bc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050c0:	6a39      	ldr	r1, [r7, #32]
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f000 fb62 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 80050c8:	4603      	mov	r3, r0
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00d      	beq.n	80050ea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d2:	2b04      	cmp	r3, #4
 80050d4:	d107      	bne.n	80050e6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050e4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e02b      	b.n	8005142 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	2b01      	cmp	r3, #1
 80050ee:	d105      	bne.n	80050fc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050f0:	893b      	ldrh	r3, [r7, #8]
 80050f2:	b2da      	uxtb	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	611a      	str	r2, [r3, #16]
 80050fa:	e021      	b.n	8005140 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050fc:	893b      	ldrh	r3, [r7, #8]
 80050fe:	0a1b      	lsrs	r3, r3, #8
 8005100:	b29b      	uxth	r3, r3
 8005102:	b2da      	uxtb	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800510a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510c:	6a39      	ldr	r1, [r7, #32]
 800510e:	68f8      	ldr	r0, [r7, #12]
 8005110:	f000 fb3c 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 8005114:	4603      	mov	r3, r0
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00d      	beq.n	8005136 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	2b04      	cmp	r3, #4
 8005120:	d107      	bne.n	8005132 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005130:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	e005      	b.n	8005142 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005136:	893b      	ldrh	r3, [r7, #8]
 8005138:	b2da      	uxtb	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}
 800514a:	bf00      	nop
 800514c:	00010002 	.word	0x00010002

08005150 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b088      	sub	sp, #32
 8005154:	af02      	add	r7, sp, #8
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	4608      	mov	r0, r1
 800515a:	4611      	mov	r1, r2
 800515c:	461a      	mov	r2, r3
 800515e:	4603      	mov	r3, r0
 8005160:	817b      	strh	r3, [r7, #10]
 8005162:	460b      	mov	r3, r1
 8005164:	813b      	strh	r3, [r7, #8]
 8005166:	4613      	mov	r3, r2
 8005168:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005178:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681a      	ldr	r2, [r3, #0]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005188:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	2200      	movs	r2, #0
 8005192:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005196:	68f8      	ldr	r0, [r7, #12]
 8005198:	f000 f9de 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d00d      	beq.n	80051be <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051b0:	d103      	bne.n	80051ba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e0aa      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051be:	897b      	ldrh	r3, [r7, #10]
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	461a      	mov	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051cc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d0:	6a3a      	ldr	r2, [r7, #32]
 80051d2:	4952      	ldr	r1, [pc, #328]	@ (800531c <I2C_RequestMemoryRead+0x1cc>)
 80051d4:	68f8      	ldr	r0, [r7, #12]
 80051d6:	f000 fa39 	bl	800564c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d001      	beq.n	80051e4 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80051e0:	2301      	movs	r3, #1
 80051e2:	e097      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051e4:	2300      	movs	r3, #0
 80051e6:	617b      	str	r3, [r7, #20]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	695b      	ldr	r3, [r3, #20]
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	617b      	str	r3, [r7, #20]
 80051f8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051fc:	6a39      	ldr	r1, [r7, #32]
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f000 fac4 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00d      	beq.n	8005226 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800520e:	2b04      	cmp	r3, #4
 8005210:	d107      	bne.n	8005222 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005220:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	e076      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005226:	88fb      	ldrh	r3, [r7, #6]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d105      	bne.n	8005238 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800522c:	893b      	ldrh	r3, [r7, #8]
 800522e:	b2da      	uxtb	r2, r3
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	611a      	str	r2, [r3, #16]
 8005236:	e021      	b.n	800527c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005238:	893b      	ldrh	r3, [r7, #8]
 800523a:	0a1b      	lsrs	r3, r3, #8
 800523c:	b29b      	uxth	r3, r3
 800523e:	b2da      	uxtb	r2, r3
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005246:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005248:	6a39      	ldr	r1, [r7, #32]
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 fa9e 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d00d      	beq.n	8005272 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800525a:	2b04      	cmp	r3, #4
 800525c:	d107      	bne.n	800526e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681a      	ldr	r2, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800526c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e050      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005272:	893b      	ldrh	r3, [r7, #8]
 8005274:	b2da      	uxtb	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800527c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527e:	6a39      	ldr	r1, [r7, #32]
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 fa83 	bl	800578c <I2C_WaitOnTXEFlagUntilTimeout>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00d      	beq.n	80052a8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	2b04      	cmp	r3, #4
 8005292:	d107      	bne.n	80052a4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80052a2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e035      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052b6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ba:	9300      	str	r3, [sp, #0]
 80052bc:	6a3b      	ldr	r3, [r7, #32]
 80052be:	2200      	movs	r2, #0
 80052c0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052c4:	68f8      	ldr	r0, [r7, #12]
 80052c6:	f000 f947 	bl	8005558 <I2C_WaitOnFlagUntilTimeout>
 80052ca:	4603      	mov	r3, r0
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00d      	beq.n	80052ec <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052de:	d103      	bne.n	80052e8 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052e6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e013      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80052ec:	897b      	ldrh	r3, [r7, #10]
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	f043 0301 	orr.w	r3, r3, #1
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fe:	6a3a      	ldr	r2, [r7, #32]
 8005300:	4906      	ldr	r1, [pc, #24]	@ (800531c <I2C_RequestMemoryRead+0x1cc>)
 8005302:	68f8      	ldr	r0, [r7, #12]
 8005304:	f000 f9a2 	bl	800564c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d001      	beq.n	8005312 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3718      	adds	r7, #24
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	00010002 	.word	0x00010002

08005320 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b086      	sub	sp, #24
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800532c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005334:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005336:	697b      	ldr	r3, [r7, #20]
 8005338:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800533c:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005342:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005352:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005354:	697b      	ldr	r3, [r7, #20]
 8005356:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005358:	2b00      	cmp	r3, #0
 800535a:	d003      	beq.n	8005364 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005360:	2200      	movs	r2, #0
 8005362:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005364:	697b      	ldr	r3, [r7, #20]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005370:	2200      	movs	r2, #0
 8005372:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005374:	7cfb      	ldrb	r3, [r7, #19]
 8005376:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800537a:	2b21      	cmp	r3, #33	@ 0x21
 800537c:	d007      	beq.n	800538e <I2C_DMAXferCplt+0x6e>
 800537e:	7cfb      	ldrb	r3, [r7, #19]
 8005380:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005384:	2b22      	cmp	r3, #34	@ 0x22
 8005386:	d131      	bne.n	80053ec <I2C_DMAXferCplt+0xcc>
 8005388:	7cbb      	ldrb	r3, [r7, #18]
 800538a:	2b20      	cmp	r3, #32
 800538c:	d12e      	bne.n	80053ec <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800539c:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	2200      	movs	r2, #0
 80053a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80053a4:	7cfb      	ldrb	r3, [r7, #19]
 80053a6:	2b29      	cmp	r3, #41	@ 0x29
 80053a8:	d10a      	bne.n	80053c0 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	2221      	movs	r2, #33	@ 0x21
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	2228      	movs	r2, #40	@ 0x28
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80053b8:	6978      	ldr	r0, [r7, #20]
 80053ba:	f7ff fe15 	bl	8004fe8 <HAL_I2C_SlaveTxCpltCallback>
 80053be:	e00c      	b.n	80053da <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80053c0:	7cfb      	ldrb	r3, [r7, #19]
 80053c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80053c4:	d109      	bne.n	80053da <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2222      	movs	r2, #34	@ 0x22
 80053ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2228      	movs	r2, #40	@ 0x28
 80053d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80053d4:	6978      	ldr	r0, [r7, #20]
 80053d6:	f7ff fe11 	bl	8004ffc <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80053e8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80053ea:	e074      	b.n	80054d6 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d06e      	beq.n	80054d6 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053fc:	b29b      	uxth	r3, r3
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d107      	bne.n	8005412 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005410:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005420:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005428:	d009      	beq.n	800543e <I2C_DMAXferCplt+0x11e>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b08      	cmp	r3, #8
 800542e:	d006      	beq.n	800543e <I2C_DMAXferCplt+0x11e>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005436:	d002      	beq.n	800543e <I2C_DMAXferCplt+0x11e>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2b20      	cmp	r3, #32
 800543c:	d107      	bne.n	800544e <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800544c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	685a      	ldr	r2, [r3, #4]
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800545c:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800546c:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	2200      	movs	r2, #0
 8005472:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 800547c:	6978      	ldr	r0, [r7, #20]
 800547e:	f7ff fdc7 	bl	8005010 <HAL_I2C_ErrorCallback>
}
 8005482:	e028      	b.n	80054d6 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	2220      	movs	r2, #32
 8005488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005492:	b2db      	uxtb	r3, r3
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d10a      	bne.n	80054ae <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	2200      	movs	r2, #0
 80054a4:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 80054a6:	6978      	ldr	r0, [r7, #20]
 80054a8:	f7fc ffb6 	bl	8002418 <HAL_I2C_MemRxCpltCallback>
}
 80054ac:	e013      	b.n	80054d6 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d002      	beq.n	80054c2 <I2C_DMAXferCplt+0x1a2>
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2b20      	cmp	r3, #32
 80054c0:	d103      	bne.n	80054ca <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	2200      	movs	r2, #0
 80054c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80054c8:	e002      	b.n	80054d0 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2212      	movs	r2, #18
 80054ce:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80054d0:	6978      	ldr	r0, [r7, #20]
 80054d2:	f7ff fd7f 	bl	8004fd4 <HAL_I2C_MasterRxCpltCallback>
}
 80054d6:	bf00      	nop
 80054d8:	3718      	adds	r7, #24
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80054de:	b580      	push	{r7, lr}
 80054e0:	b084      	sub	sp, #16
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d003      	beq.n	80054fc <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054f8:	2200      	movs	r2, #0
 80054fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005500:	2b00      	cmp	r3, #0
 8005502:	d003      	beq.n	800550c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005508:	2200      	movs	r2, #0
 800550a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7fe fa33 	bl	8003978 <HAL_DMA_GetError>
 8005512:	4603      	mov	r3, r0
 8005514:	2b02      	cmp	r3, #2
 8005516:	d01b      	beq.n	8005550 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005526:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2220      	movs	r2, #32
 8005532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005542:	f043 0210 	orr.w	r2, r3, #16
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f7ff fd60 	bl	8005010 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	60f8      	str	r0, [r7, #12]
 8005560:	60b9      	str	r1, [r7, #8]
 8005562:	603b      	str	r3, [r7, #0]
 8005564:	4613      	mov	r3, r2
 8005566:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005568:	e048      	b.n	80055fc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005570:	d044      	beq.n	80055fc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005572:	f7fd fd3f 	bl	8002ff4 <HAL_GetTick>
 8005576:	4602      	mov	r2, r0
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	1ad3      	subs	r3, r2, r3
 800557c:	683a      	ldr	r2, [r7, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d302      	bcc.n	8005588 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d139      	bne.n	80055fc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	0c1b      	lsrs	r3, r3, #16
 800558c:	b2db      	uxtb	r3, r3
 800558e:	2b01      	cmp	r3, #1
 8005590:	d10d      	bne.n	80055ae <I2C_WaitOnFlagUntilTimeout+0x56>
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	695b      	ldr	r3, [r3, #20]
 8005598:	43da      	mvns	r2, r3
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	4013      	ands	r3, r2
 800559e:	b29b      	uxth	r3, r3
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	bf0c      	ite	eq
 80055a4:	2301      	moveq	r3, #1
 80055a6:	2300      	movne	r3, #0
 80055a8:	b2db      	uxtb	r3, r3
 80055aa:	461a      	mov	r2, r3
 80055ac:	e00c      	b.n	80055c8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	699b      	ldr	r3, [r3, #24]
 80055b4:	43da      	mvns	r2, r3
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	4013      	ands	r3, r2
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	2b00      	cmp	r3, #0
 80055be:	bf0c      	ite	eq
 80055c0:	2301      	moveq	r3, #1
 80055c2:	2300      	movne	r3, #0
 80055c4:	b2db      	uxtb	r3, r3
 80055c6:	461a      	mov	r2, r3
 80055c8:	79fb      	ldrb	r3, [r7, #7]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d116      	bne.n	80055fc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2220      	movs	r2, #32
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055e8:	f043 0220 	orr.w	r2, r3, #32
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	e023      	b.n	8005644 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	0c1b      	lsrs	r3, r3, #16
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d10d      	bne.n	8005622 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	695b      	ldr	r3, [r3, #20]
 800560c:	43da      	mvns	r2, r3
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	4013      	ands	r3, r2
 8005612:	b29b      	uxth	r3, r3
 8005614:	2b00      	cmp	r3, #0
 8005616:	bf0c      	ite	eq
 8005618:	2301      	moveq	r3, #1
 800561a:	2300      	movne	r3, #0
 800561c:	b2db      	uxtb	r3, r3
 800561e:	461a      	mov	r2, r3
 8005620:	e00c      	b.n	800563c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	43da      	mvns	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4013      	ands	r3, r2
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	461a      	mov	r2, r3
 800563c:	79fb      	ldrb	r3, [r7, #7]
 800563e:	429a      	cmp	r2, r3
 8005640:	d093      	beq.n	800556a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3710      	adds	r7, #16
 8005648:	46bd      	mov	sp, r7
 800564a:	bd80      	pop	{r7, pc}

0800564c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800565a:	e071      	b.n	8005740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	695b      	ldr	r3, [r3, #20]
 8005662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005666:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800566a:	d123      	bne.n	80056b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	681a      	ldr	r2, [r3, #0]
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800567a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005684:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2220      	movs	r2, #32
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a0:	f043 0204 	orr.w	r2, r3, #4
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e067      	b.n	8005784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ba:	d041      	beq.n	8005740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056bc:	f7fd fc9a 	bl	8002ff4 <HAL_GetTick>
 80056c0:	4602      	mov	r2, r0
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	1ad3      	subs	r3, r2, r3
 80056c6:	687a      	ldr	r2, [r7, #4]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d302      	bcc.n	80056d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d136      	bne.n	8005740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	0c1b      	lsrs	r3, r3, #16
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	2b01      	cmp	r3, #1
 80056da:	d10c      	bne.n	80056f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	695b      	ldr	r3, [r3, #20]
 80056e2:	43da      	mvns	r2, r3
 80056e4:	68bb      	ldr	r3, [r7, #8]
 80056e6:	4013      	ands	r3, r2
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	bf14      	ite	ne
 80056ee:	2301      	movne	r3, #1
 80056f0:	2300      	moveq	r3, #0
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	e00b      	b.n	800570e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	43da      	mvns	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4013      	ands	r3, r2
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d016      	beq.n	8005740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2200      	movs	r2, #0
 8005716:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572c:	f043 0220 	orr.w	r2, r3, #32
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	2200      	movs	r2, #0
 8005738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e021      	b.n	8005784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	0c1b      	lsrs	r3, r3, #16
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b01      	cmp	r3, #1
 8005748:	d10c      	bne.n	8005764 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	43da      	mvns	r2, r3
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	4013      	ands	r3, r2
 8005756:	b29b      	uxth	r3, r3
 8005758:	2b00      	cmp	r3, #0
 800575a:	bf14      	ite	ne
 800575c:	2301      	movne	r3, #1
 800575e:	2300      	moveq	r3, #0
 8005760:	b2db      	uxtb	r3, r3
 8005762:	e00b      	b.n	800577c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	43da      	mvns	r2, r3
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	4013      	ands	r3, r2
 8005770:	b29b      	uxth	r3, r3
 8005772:	2b00      	cmp	r3, #0
 8005774:	bf14      	ite	ne
 8005776:	2301      	movne	r3, #1
 8005778:	2300      	moveq	r3, #0
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b00      	cmp	r3, #0
 800577e:	f47f af6d 	bne.w	800565c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005782:	2300      	movs	r3, #0
}
 8005784:	4618      	mov	r0, r3
 8005786:	3710      	adds	r7, #16
 8005788:	46bd      	mov	sp, r7
 800578a:	bd80      	pop	{r7, pc}

0800578c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005798:	e034      	b.n	8005804 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800579a:	68f8      	ldr	r0, [r7, #12]
 800579c:	f000 f8e3 	bl	8005966 <I2C_IsAcknowledgeFailed>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d001      	beq.n	80057aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80057a6:	2301      	movs	r3, #1
 80057a8:	e034      	b.n	8005814 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b0:	d028      	beq.n	8005804 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057b2:	f7fd fc1f 	bl	8002ff4 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	68ba      	ldr	r2, [r7, #8]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d302      	bcc.n	80057c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d11d      	bne.n	8005804 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	695b      	ldr	r3, [r3, #20]
 80057ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057d2:	2b80      	cmp	r3, #128	@ 0x80
 80057d4:	d016      	beq.n	8005804 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2200      	movs	r2, #0
 80057da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2200      	movs	r2, #0
 80057e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f0:	f043 0220 	orr.w	r2, r3, #32
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e007      	b.n	8005814 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800580e:	2b80      	cmp	r3, #128	@ 0x80
 8005810:	d1c3      	bne.n	800579a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005828:	e034      	b.n	8005894 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f89b 	bl	8005966 <I2C_IsAcknowledgeFailed>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d001      	beq.n	800583a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e034      	b.n	80058a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005840:	d028      	beq.n	8005894 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005842:	f7fd fbd7 	bl	8002ff4 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	1ad3      	subs	r3, r2, r3
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	429a      	cmp	r2, r3
 8005850:	d302      	bcc.n	8005858 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d11d      	bne.n	8005894 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	f003 0304 	and.w	r3, r3, #4
 8005862:	2b04      	cmp	r3, #4
 8005864:	d016      	beq.n	8005894 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2200      	movs	r2, #0
 800586a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2220      	movs	r2, #32
 8005870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2200      	movs	r2, #0
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005880:	f043 0220 	orr.w	r2, r3, #32
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005890:	2301      	movs	r3, #1
 8005892:	e007      	b.n	80058a4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	f003 0304 	and.w	r3, r3, #4
 800589e:	2b04      	cmp	r3, #4
 80058a0:	d1c3      	bne.n	800582a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80058b8:	e049      	b.n	800594e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	695b      	ldr	r3, [r3, #20]
 80058c0:	f003 0310 	and.w	r3, r3, #16
 80058c4:	2b10      	cmp	r3, #16
 80058c6:	d119      	bne.n	80058fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0210 	mvn.w	r2, #16
 80058d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e030      	b.n	800595e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058fc:	f7fd fb7a 	bl	8002ff4 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	429a      	cmp	r2, r3
 800590a:	d302      	bcc.n	8005912 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d11d      	bne.n	800594e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	695b      	ldr	r3, [r3, #20]
 8005918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800591c:	2b40      	cmp	r3, #64	@ 0x40
 800591e:	d016      	beq.n	800594e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2220      	movs	r2, #32
 800592a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2200      	movs	r2, #0
 8005932:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	f043 0220 	orr.w	r2, r3, #32
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e007      	b.n	800595e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	695b      	ldr	r3, [r3, #20]
 8005954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005958:	2b40      	cmp	r3, #64	@ 0x40
 800595a:	d1ae      	bne.n	80058ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}

08005966 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005966:	b480      	push	{r7}
 8005968:	b083      	sub	sp, #12
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	695b      	ldr	r3, [r3, #20]
 8005974:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800597c:	d11b      	bne.n	80059b6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005986:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2220      	movs	r2, #32
 8005992:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a2:	f043 0204 	orr.w	r2, r3, #4
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80059b2:	2301      	movs	r3, #1
 80059b4:	e000      	b.n	80059b8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b086      	sub	sp, #24
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e267      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d075      	beq.n	8005ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059e2:	4b88      	ldr	r3, [pc, #544]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 030c 	and.w	r3, r3, #12
 80059ea:	2b04      	cmp	r3, #4
 80059ec:	d00c      	beq.n	8005a08 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ee:	4b85      	ldr	r3, [pc, #532]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80059f6:	2b08      	cmp	r3, #8
 80059f8:	d112      	bne.n	8005a20 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059fa:	4b82      	ldr	r3, [pc, #520]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a06:	d10b      	bne.n	8005a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a08:	4b7e      	ldr	r3, [pc, #504]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d05b      	beq.n	8005acc <HAL_RCC_OscConfig+0x108>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d157      	bne.n	8005acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e242      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a28:	d106      	bne.n	8005a38 <HAL_RCC_OscConfig+0x74>
 8005a2a:	4b76      	ldr	r3, [pc, #472]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a75      	ldr	r2, [pc, #468]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	e01d      	b.n	8005a74 <HAL_RCC_OscConfig+0xb0>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a40:	d10c      	bne.n	8005a5c <HAL_RCC_OscConfig+0x98>
 8005a42:	4b70      	ldr	r3, [pc, #448]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a6f      	ldr	r2, [pc, #444]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	4b6d      	ldr	r3, [pc, #436]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a6c      	ldr	r2, [pc, #432]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	e00b      	b.n	8005a74 <HAL_RCC_OscConfig+0xb0>
 8005a5c:	4b69      	ldr	r3, [pc, #420]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a68      	ldr	r2, [pc, #416]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a66:	6013      	str	r3, [r2, #0]
 8005a68:	4b66      	ldr	r3, [pc, #408]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a65      	ldr	r2, [pc, #404]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d013      	beq.n	8005aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a7c:	f7fd faba 	bl	8002ff4 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a84:	f7fd fab6 	bl	8002ff4 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b64      	cmp	r3, #100	@ 0x64
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e207      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a96:	4b5b      	ldr	r3, [pc, #364]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0f0      	beq.n	8005a84 <HAL_RCC_OscConfig+0xc0>
 8005aa2:	e014      	b.n	8005ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fd faa6 	bl	8002ff4 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aac:	f7fd faa2 	bl	8002ff4 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b64      	cmp	r3, #100	@ 0x64
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e1f3      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005abe:	4b51      	ldr	r3, [pc, #324]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1f0      	bne.n	8005aac <HAL_RCC_OscConfig+0xe8>
 8005aca:	e000      	b.n	8005ace <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d063      	beq.n	8005ba2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005ada:	4b4a      	ldr	r3, [pc, #296]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 030c 	and.w	r3, r3, #12
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d00b      	beq.n	8005afe <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ae6:	4b47      	ldr	r3, [pc, #284]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d11c      	bne.n	8005b2c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005af2:	4b44      	ldr	r3, [pc, #272]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005af4:	685b      	ldr	r3, [r3, #4]
 8005af6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d116      	bne.n	8005b2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005afe:	4b41      	ldr	r3, [pc, #260]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d005      	beq.n	8005b16 <HAL_RCC_OscConfig+0x152>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d001      	beq.n	8005b16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e1c7      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b16:	4b3b      	ldr	r3, [pc, #236]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	00db      	lsls	r3, r3, #3
 8005b24:	4937      	ldr	r1, [pc, #220]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b26:	4313      	orrs	r3, r2
 8005b28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b2a:	e03a      	b.n	8005ba2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	68db      	ldr	r3, [r3, #12]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d020      	beq.n	8005b76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b34:	4b34      	ldr	r3, [pc, #208]	@ (8005c08 <HAL_RCC_OscConfig+0x244>)
 8005b36:	2201      	movs	r2, #1
 8005b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b3a:	f7fd fa5b 	bl	8002ff4 <HAL_GetTick>
 8005b3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b40:	e008      	b.n	8005b54 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b42:	f7fd fa57 	bl	8002ff4 <HAL_GetTick>
 8005b46:	4602      	mov	r2, r0
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	1ad3      	subs	r3, r2, r3
 8005b4c:	2b02      	cmp	r3, #2
 8005b4e:	d901      	bls.n	8005b54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b50:	2303      	movs	r3, #3
 8005b52:	e1a8      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b54:	4b2b      	ldr	r3, [pc, #172]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f003 0302 	and.w	r3, r3, #2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d0f0      	beq.n	8005b42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b60:	4b28      	ldr	r3, [pc, #160]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	00db      	lsls	r3, r3, #3
 8005b6e:	4925      	ldr	r1, [pc, #148]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b70:	4313      	orrs	r3, r2
 8005b72:	600b      	str	r3, [r1, #0]
 8005b74:	e015      	b.n	8005ba2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b76:	4b24      	ldr	r3, [pc, #144]	@ (8005c08 <HAL_RCC_OscConfig+0x244>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b7c:	f7fd fa3a 	bl	8002ff4 <HAL_GetTick>
 8005b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b82:	e008      	b.n	8005b96 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b84:	f7fd fa36 	bl	8002ff4 <HAL_GetTick>
 8005b88:	4602      	mov	r2, r0
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	1ad3      	subs	r3, r2, r3
 8005b8e:	2b02      	cmp	r3, #2
 8005b90:	d901      	bls.n	8005b96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b92:	2303      	movs	r3, #3
 8005b94:	e187      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b96:	4b1b      	ldr	r3, [pc, #108]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f003 0302 	and.w	r3, r3, #2
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1f0      	bne.n	8005b84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0308 	and.w	r3, r3, #8
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d036      	beq.n	8005c1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d016      	beq.n	8005be4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bb6:	4b15      	ldr	r3, [pc, #84]	@ (8005c0c <HAL_RCC_OscConfig+0x248>)
 8005bb8:	2201      	movs	r2, #1
 8005bba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bbc:	f7fd fa1a 	bl	8002ff4 <HAL_GetTick>
 8005bc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bc2:	e008      	b.n	8005bd6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bc4:	f7fd fa16 	bl	8002ff4 <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	693b      	ldr	r3, [r7, #16]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	2b02      	cmp	r3, #2
 8005bd0:	d901      	bls.n	8005bd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bd2:	2303      	movs	r3, #3
 8005bd4:	e167      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8005c04 <HAL_RCC_OscConfig+0x240>)
 8005bd8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bda:	f003 0302 	and.w	r3, r3, #2
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d0f0      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x200>
 8005be2:	e01b      	b.n	8005c1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005be4:	4b09      	ldr	r3, [pc, #36]	@ (8005c0c <HAL_RCC_OscConfig+0x248>)
 8005be6:	2200      	movs	r2, #0
 8005be8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bea:	f7fd fa03 	bl	8002ff4 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bf0:	e00e      	b.n	8005c10 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bf2:	f7fd f9ff 	bl	8002ff4 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d907      	bls.n	8005c10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e150      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
 8005c04:	40023800 	.word	0x40023800
 8005c08:	42470000 	.word	0x42470000
 8005c0c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c10:	4b88      	ldr	r3, [pc, #544]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005c12:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1ea      	bne.n	8005bf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 8097 	beq.w	8005d58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c2e:	4b81      	ldr	r3, [pc, #516]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10f      	bne.n	8005c5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60bb      	str	r3, [r7, #8]
 8005c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c42:	4a7c      	ldr	r2, [pc, #496]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c4a:	4b7a      	ldr	r3, [pc, #488]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c52:	60bb      	str	r3, [r7, #8]
 8005c54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c56:	2301      	movs	r3, #1
 8005c58:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5a:	4b77      	ldr	r3, [pc, #476]	@ (8005e38 <HAL_RCC_OscConfig+0x474>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d118      	bne.n	8005c98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c66:	4b74      	ldr	r3, [pc, #464]	@ (8005e38 <HAL_RCC_OscConfig+0x474>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a73      	ldr	r2, [pc, #460]	@ (8005e38 <HAL_RCC_OscConfig+0x474>)
 8005c6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c72:	f7fd f9bf 	bl	8002ff4 <HAL_GetTick>
 8005c76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c78:	e008      	b.n	8005c8c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c7a:	f7fd f9bb 	bl	8002ff4 <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d901      	bls.n	8005c8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e10c      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c8c:	4b6a      	ldr	r3, [pc, #424]	@ (8005e38 <HAL_RCC_OscConfig+0x474>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d0f0      	beq.n	8005c7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d106      	bne.n	8005cae <HAL_RCC_OscConfig+0x2ea>
 8005ca0:	4b64      	ldr	r3, [pc, #400]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ca4:	4a63      	ldr	r2, [pc, #396]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005ca6:	f043 0301 	orr.w	r3, r3, #1
 8005caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cac:	e01c      	b.n	8005ce8 <HAL_RCC_OscConfig+0x324>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	2b05      	cmp	r3, #5
 8005cb4:	d10c      	bne.n	8005cd0 <HAL_RCC_OscConfig+0x30c>
 8005cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cba:	4a5e      	ldr	r2, [pc, #376]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cbc:	f043 0304 	orr.w	r3, r3, #4
 8005cc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cc2:	4b5c      	ldr	r3, [pc, #368]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cc6:	4a5b      	ldr	r2, [pc, #364]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cc8:	f043 0301 	orr.w	r3, r3, #1
 8005ccc:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cce:	e00b      	b.n	8005ce8 <HAL_RCC_OscConfig+0x324>
 8005cd0:	4b58      	ldr	r3, [pc, #352]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005cd4:	4a57      	ldr	r2, [pc, #348]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cd6:	f023 0301 	bic.w	r3, r3, #1
 8005cda:	6713      	str	r3, [r2, #112]	@ 0x70
 8005cdc:	4b55      	ldr	r3, [pc, #340]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005cde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ce0:	4a54      	ldr	r2, [pc, #336]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005ce2:	f023 0304 	bic.w	r3, r3, #4
 8005ce6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d015      	beq.n	8005d1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cf0:	f7fd f980 	bl	8002ff4 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cf6:	e00a      	b.n	8005d0e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cf8:	f7fd f97c 	bl	8002ff4 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e0cb      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d0e:	4b49      	ldr	r3, [pc, #292]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d12:	f003 0302 	and.w	r3, r3, #2
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d0ee      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x334>
 8005d1a:	e014      	b.n	8005d46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d1c:	f7fd f96a 	bl	8002ff4 <HAL_GetTick>
 8005d20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d22:	e00a      	b.n	8005d3a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d24:	f7fd f966 	bl	8002ff4 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e0b5      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d3a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1ee      	bne.n	8005d24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d46:	7dfb      	ldrb	r3, [r7, #23]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d105      	bne.n	8005d58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d4c:	4b39      	ldr	r3, [pc, #228]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d50:	4a38      	ldr	r2, [pc, #224]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d56:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	699b      	ldr	r3, [r3, #24]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	f000 80a1 	beq.w	8005ea4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d62:	4b34      	ldr	r3, [pc, #208]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	f003 030c 	and.w	r3, r3, #12
 8005d6a:	2b08      	cmp	r3, #8
 8005d6c:	d05c      	beq.n	8005e28 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	2b02      	cmp	r3, #2
 8005d74:	d141      	bne.n	8005dfa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d76:	4b31      	ldr	r3, [pc, #196]	@ (8005e3c <HAL_RCC_OscConfig+0x478>)
 8005d78:	2200      	movs	r2, #0
 8005d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d7c:	f7fd f93a 	bl	8002ff4 <HAL_GetTick>
 8005d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d82:	e008      	b.n	8005d96 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d84:	f7fd f936 	bl	8002ff4 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	2b02      	cmp	r3, #2
 8005d90:	d901      	bls.n	8005d96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d92:	2303      	movs	r3, #3
 8005d94:	e087      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d96:	4b27      	ldr	r3, [pc, #156]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d1f0      	bne.n	8005d84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	69da      	ldr	r2, [r3, #28]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a1b      	ldr	r3, [r3, #32]
 8005daa:	431a      	orrs	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005db0:	019b      	lsls	r3, r3, #6
 8005db2:	431a      	orrs	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db8:	085b      	lsrs	r3, r3, #1
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	041b      	lsls	r3, r3, #16
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc4:	061b      	lsls	r3, r3, #24
 8005dc6:	491b      	ldr	r1, [pc, #108]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8005e3c <HAL_RCC_OscConfig+0x478>)
 8005dce:	2201      	movs	r2, #1
 8005dd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd2:	f7fd f90f 	bl	8002ff4 <HAL_GetTick>
 8005dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dd8:	e008      	b.n	8005dec <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dda:	f7fd f90b 	bl	8002ff4 <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	1ad3      	subs	r3, r2, r3
 8005de4:	2b02      	cmp	r3, #2
 8005de6:	d901      	bls.n	8005dec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005de8:	2303      	movs	r3, #3
 8005dea:	e05c      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dec:	4b11      	ldr	r3, [pc, #68]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d0f0      	beq.n	8005dda <HAL_RCC_OscConfig+0x416>
 8005df8:	e054      	b.n	8005ea4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dfa:	4b10      	ldr	r3, [pc, #64]	@ (8005e3c <HAL_RCC_OscConfig+0x478>)
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e00:	f7fd f8f8 	bl	8002ff4 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e08:	f7fd f8f4 	bl	8002ff4 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b02      	cmp	r3, #2
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e045      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e1a:	4b06      	ldr	r3, [pc, #24]	@ (8005e34 <HAL_RCC_OscConfig+0x470>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1f0      	bne.n	8005e08 <HAL_RCC_OscConfig+0x444>
 8005e26:	e03d      	b.n	8005ea4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	2b01      	cmp	r3, #1
 8005e2e:	d107      	bne.n	8005e40 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e038      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
 8005e34:	40023800 	.word	0x40023800
 8005e38:	40007000 	.word	0x40007000
 8005e3c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e40:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb0 <HAL_RCC_OscConfig+0x4ec>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	699b      	ldr	r3, [r3, #24]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d028      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e58:	429a      	cmp	r2, r3
 8005e5a:	d121      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d11a      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005e70:	4013      	ands	r3, r2
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005e76:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d111      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e86:	085b      	lsrs	r3, r3, #1
 8005e88:	3b01      	subs	r3, #1
 8005e8a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d107      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d001      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e000      	b.n	8005ea6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3718      	adds	r7, #24
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	40023800 	.word	0x40023800

08005eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b084      	sub	sp, #16
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e0cc      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ec8:	4b68      	ldr	r3, [pc, #416]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0307 	and.w	r3, r3, #7
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d90c      	bls.n	8005ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ed6:	4b65      	ldr	r3, [pc, #404]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ede:	4b63      	ldr	r3, [pc, #396]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d001      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0b8      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d020      	beq.n	8005f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d005      	beq.n	8005f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f08:	4b59      	ldr	r3, [pc, #356]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	4a58      	ldr	r2, [pc, #352]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005f12:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0308 	and.w	r3, r3, #8
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d005      	beq.n	8005f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f20:	4b53      	ldr	r3, [pc, #332]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f22:	689b      	ldr	r3, [r3, #8]
 8005f24:	4a52      	ldr	r2, [pc, #328]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f26:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f2c:	4b50      	ldr	r3, [pc, #320]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2e:	689b      	ldr	r3, [r3, #8]
 8005f30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	494d      	ldr	r1, [pc, #308]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d044      	beq.n	8005fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	2b01      	cmp	r3, #1
 8005f50:	d107      	bne.n	8005f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f52:	4b47      	ldr	r3, [pc, #284]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d119      	bne.n	8005f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e07f      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d003      	beq.n	8005f72 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d107      	bne.n	8005f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f72:	4b3f      	ldr	r3, [pc, #252]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d109      	bne.n	8005f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e06f      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f82:	4b3b      	ldr	r3, [pc, #236]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e067      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f92:	4b37      	ldr	r3, [pc, #220]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005f94:	689b      	ldr	r3, [r3, #8]
 8005f96:	f023 0203 	bic.w	r2, r3, #3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	4934      	ldr	r1, [pc, #208]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005fa4:	f7fd f826 	bl	8002ff4 <HAL_GetTick>
 8005fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005faa:	e00a      	b.n	8005fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fac:	f7fd f822 	bl	8002ff4 <HAL_GetTick>
 8005fb0:	4602      	mov	r2, r0
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	1ad3      	subs	r3, r2, r3
 8005fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d901      	bls.n	8005fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005fbe:	2303      	movs	r3, #3
 8005fc0:	e04f      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fc2:	4b2b      	ldr	r3, [pc, #172]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8005fc4:	689b      	ldr	r3, [r3, #8]
 8005fc6:	f003 020c 	and.w	r2, r3, #12
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d1eb      	bne.n	8005fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005fd4:	4b25      	ldr	r3, [pc, #148]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0307 	and.w	r3, r3, #7
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d20c      	bcs.n	8005ffc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fe2:	4b22      	ldr	r3, [pc, #136]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005fe4:	683a      	ldr	r2, [r7, #0]
 8005fe6:	b2d2      	uxtb	r2, r2
 8005fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fea:	4b20      	ldr	r3, [pc, #128]	@ (800606c <HAL_RCC_ClockConfig+0x1b8>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 0307 	and.w	r3, r3, #7
 8005ff2:	683a      	ldr	r2, [r7, #0]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d001      	beq.n	8005ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	e032      	b.n	8006062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0304 	and.w	r3, r3, #4
 8006004:	2b00      	cmp	r3, #0
 8006006:	d008      	beq.n	800601a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006008:	4b19      	ldr	r3, [pc, #100]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 800600a:	689b      	ldr	r3, [r3, #8]
 800600c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	68db      	ldr	r3, [r3, #12]
 8006014:	4916      	ldr	r1, [pc, #88]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	4313      	orrs	r3, r2
 8006018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d009      	beq.n	800603a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006026:	4b12      	ldr	r3, [pc, #72]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	00db      	lsls	r3, r3, #3
 8006034:	490e      	ldr	r1, [pc, #56]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8006036:	4313      	orrs	r3, r2
 8006038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800603a:	f000 f821 	bl	8006080 <HAL_RCC_GetSysClockFreq>
 800603e:	4602      	mov	r2, r0
 8006040:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <HAL_RCC_ClockConfig+0x1bc>)
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	091b      	lsrs	r3, r3, #4
 8006046:	f003 030f 	and.w	r3, r3, #15
 800604a:	490a      	ldr	r1, [pc, #40]	@ (8006074 <HAL_RCC_ClockConfig+0x1c0>)
 800604c:	5ccb      	ldrb	r3, [r1, r3]
 800604e:	fa22 f303 	lsr.w	r3, r2, r3
 8006052:	4a09      	ldr	r2, [pc, #36]	@ (8006078 <HAL_RCC_ClockConfig+0x1c4>)
 8006054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006056:	4b09      	ldr	r3, [pc, #36]	@ (800607c <HAL_RCC_ClockConfig+0x1c8>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4618      	mov	r0, r3
 800605c:	f7fc ff86 	bl	8002f6c <HAL_InitTick>

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	40023c00 	.word	0x40023c00
 8006070:	40023800 	.word	0x40023800
 8006074:	08008b68 	.word	0x08008b68
 8006078:	20000000 	.word	0x20000000
 800607c:	20000004 	.word	0x20000004

08006080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006084:	b090      	sub	sp, #64	@ 0x40
 8006086:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006090:	2300      	movs	r3, #0
 8006092:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006094:	2300      	movs	r3, #0
 8006096:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006098:	4b59      	ldr	r3, [pc, #356]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	f003 030c 	and.w	r3, r3, #12
 80060a0:	2b08      	cmp	r3, #8
 80060a2:	d00d      	beq.n	80060c0 <HAL_RCC_GetSysClockFreq+0x40>
 80060a4:	2b08      	cmp	r3, #8
 80060a6:	f200 80a1 	bhi.w	80061ec <HAL_RCC_GetSysClockFreq+0x16c>
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d002      	beq.n	80060b4 <HAL_RCC_GetSysClockFreq+0x34>
 80060ae:	2b04      	cmp	r3, #4
 80060b0:	d003      	beq.n	80060ba <HAL_RCC_GetSysClockFreq+0x3a>
 80060b2:	e09b      	b.n	80061ec <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80060b4:	4b53      	ldr	r3, [pc, #332]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x184>)
 80060b6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060b8:	e09b      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80060ba:	4b53      	ldr	r3, [pc, #332]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x188>)
 80060bc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80060be:	e098      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80060c0:	4b4f      	ldr	r3, [pc, #316]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80060ca:	4b4d      	ldr	r3, [pc, #308]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d028      	beq.n	8006128 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060d6:	4b4a      	ldr	r3, [pc, #296]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 80060d8:	685b      	ldr	r3, [r3, #4]
 80060da:	099b      	lsrs	r3, r3, #6
 80060dc:	2200      	movs	r2, #0
 80060de:	623b      	str	r3, [r7, #32]
 80060e0:	627a      	str	r2, [r7, #36]	@ 0x24
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80060e8:	2100      	movs	r1, #0
 80060ea:	4b47      	ldr	r3, [pc, #284]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x188>)
 80060ec:	fb03 f201 	mul.w	r2, r3, r1
 80060f0:	2300      	movs	r3, #0
 80060f2:	fb00 f303 	mul.w	r3, r0, r3
 80060f6:	4413      	add	r3, r2
 80060f8:	4a43      	ldr	r2, [pc, #268]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x188>)
 80060fa:	fba0 1202 	umull	r1, r2, r0, r2
 80060fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006100:	460a      	mov	r2, r1
 8006102:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006104:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006106:	4413      	add	r3, r2
 8006108:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800610a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800610c:	2200      	movs	r2, #0
 800610e:	61bb      	str	r3, [r7, #24]
 8006110:	61fa      	str	r2, [r7, #28]
 8006112:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006116:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800611a:	f7fa fa61 	bl	80005e0 <__aeabi_uldivmod>
 800611e:	4602      	mov	r2, r0
 8006120:	460b      	mov	r3, r1
 8006122:	4613      	mov	r3, r2
 8006124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006126:	e053      	b.n	80061d0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006128:	4b35      	ldr	r3, [pc, #212]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	099b      	lsrs	r3, r3, #6
 800612e:	2200      	movs	r2, #0
 8006130:	613b      	str	r3, [r7, #16]
 8006132:	617a      	str	r2, [r7, #20]
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800613a:	f04f 0b00 	mov.w	fp, #0
 800613e:	4652      	mov	r2, sl
 8006140:	465b      	mov	r3, fp
 8006142:	f04f 0000 	mov.w	r0, #0
 8006146:	f04f 0100 	mov.w	r1, #0
 800614a:	0159      	lsls	r1, r3, #5
 800614c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006150:	0150      	lsls	r0, r2, #5
 8006152:	4602      	mov	r2, r0
 8006154:	460b      	mov	r3, r1
 8006156:	ebb2 080a 	subs.w	r8, r2, sl
 800615a:	eb63 090b 	sbc.w	r9, r3, fp
 800615e:	f04f 0200 	mov.w	r2, #0
 8006162:	f04f 0300 	mov.w	r3, #0
 8006166:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800616a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800616e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006172:	ebb2 0408 	subs.w	r4, r2, r8
 8006176:	eb63 0509 	sbc.w	r5, r3, r9
 800617a:	f04f 0200 	mov.w	r2, #0
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	00eb      	lsls	r3, r5, #3
 8006184:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006188:	00e2      	lsls	r2, r4, #3
 800618a:	4614      	mov	r4, r2
 800618c:	461d      	mov	r5, r3
 800618e:	eb14 030a 	adds.w	r3, r4, sl
 8006192:	603b      	str	r3, [r7, #0]
 8006194:	eb45 030b 	adc.w	r3, r5, fp
 8006198:	607b      	str	r3, [r7, #4]
 800619a:	f04f 0200 	mov.w	r2, #0
 800619e:	f04f 0300 	mov.w	r3, #0
 80061a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80061a6:	4629      	mov	r1, r5
 80061a8:	028b      	lsls	r3, r1, #10
 80061aa:	4621      	mov	r1, r4
 80061ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80061b0:	4621      	mov	r1, r4
 80061b2:	028a      	lsls	r2, r1, #10
 80061b4:	4610      	mov	r0, r2
 80061b6:	4619      	mov	r1, r3
 80061b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ba:	2200      	movs	r2, #0
 80061bc:	60bb      	str	r3, [r7, #8]
 80061be:	60fa      	str	r2, [r7, #12]
 80061c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061c4:	f7fa fa0c 	bl	80005e0 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4613      	mov	r3, r2
 80061ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80061d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006200 <HAL_RCC_GetSysClockFreq+0x180>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	0c1b      	lsrs	r3, r3, #16
 80061d6:	f003 0303 	and.w	r3, r3, #3
 80061da:	3301      	adds	r3, #1
 80061dc:	005b      	lsls	r3, r3, #1
 80061de:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80061e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80061e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061e8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061ea:	e002      	b.n	80061f2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80061ec:	4b05      	ldr	r3, [pc, #20]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x184>)
 80061ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80061f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3740      	adds	r7, #64	@ 0x40
 80061f8:	46bd      	mov	sp, r7
 80061fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80061fe:	bf00      	nop
 8006200:	40023800 	.word	0x40023800
 8006204:	00f42400 	.word	0x00f42400
 8006208:	017d7840 	.word	0x017d7840

0800620c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006210:	4b03      	ldr	r3, [pc, #12]	@ (8006220 <HAL_RCC_GetHCLKFreq+0x14>)
 8006212:	681b      	ldr	r3, [r3, #0]
}
 8006214:	4618      	mov	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr
 800621e:	bf00      	nop
 8006220:	20000000 	.word	0x20000000

08006224 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006228:	f7ff fff0 	bl	800620c <HAL_RCC_GetHCLKFreq>
 800622c:	4602      	mov	r2, r0
 800622e:	4b05      	ldr	r3, [pc, #20]	@ (8006244 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	0a9b      	lsrs	r3, r3, #10
 8006234:	f003 0307 	and.w	r3, r3, #7
 8006238:	4903      	ldr	r1, [pc, #12]	@ (8006248 <HAL_RCC_GetPCLK1Freq+0x24>)
 800623a:	5ccb      	ldrb	r3, [r1, r3]
 800623c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006240:	4618      	mov	r0, r3
 8006242:	bd80      	pop	{r7, pc}
 8006244:	40023800 	.word	0x40023800
 8006248:	08008b78 	.word	0x08008b78

0800624c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006250:	f7ff ffdc 	bl	800620c <HAL_RCC_GetHCLKFreq>
 8006254:	4602      	mov	r2, r0
 8006256:	4b05      	ldr	r3, [pc, #20]	@ (800626c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	0b5b      	lsrs	r3, r3, #13
 800625c:	f003 0307 	and.w	r3, r3, #7
 8006260:	4903      	ldr	r1, [pc, #12]	@ (8006270 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006262:	5ccb      	ldrb	r3, [r1, r3]
 8006264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006268:	4618      	mov	r0, r3
 800626a:	bd80      	pop	{r7, pc}
 800626c:	40023800 	.word	0x40023800
 8006270:	08008b78 	.word	0x08008b78

08006274 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d101      	bne.n	8006286 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e041      	b.n	800630a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800628c:	b2db      	uxtb	r3, r3
 800628e:	2b00      	cmp	r3, #0
 8006290:	d106      	bne.n	80062a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7fc fb40 	bl	8002920 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2202      	movs	r2, #2
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681a      	ldr	r2, [r3, #0]
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3304      	adds	r3, #4
 80062b0:	4619      	mov	r1, r3
 80062b2:	4610      	mov	r0, r2
 80062b4:	f000 ff52 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}
	...

08006314 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006322:	b2db      	uxtb	r3, r3
 8006324:	2b01      	cmp	r3, #1
 8006326:	d001      	beq.n	800632c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	e046      	b.n	80063ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2202      	movs	r2, #2
 8006330:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a23      	ldr	r2, [pc, #140]	@ (80063c8 <HAL_TIM_Base_Start+0xb4>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d022      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006346:	d01d      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a1f      	ldr	r2, [pc, #124]	@ (80063cc <HAL_TIM_Base_Start+0xb8>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d018      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a1e      	ldr	r2, [pc, #120]	@ (80063d0 <HAL_TIM_Base_Start+0xbc>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d013      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a1c      	ldr	r2, [pc, #112]	@ (80063d4 <HAL_TIM_Base_Start+0xc0>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d00e      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1b      	ldr	r2, [pc, #108]	@ (80063d8 <HAL_TIM_Base_Start+0xc4>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d009      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a19      	ldr	r2, [pc, #100]	@ (80063dc <HAL_TIM_Base_Start+0xc8>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d004      	beq.n	8006384 <HAL_TIM_Base_Start+0x70>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a18      	ldr	r2, [pc, #96]	@ (80063e0 <HAL_TIM_Base_Start+0xcc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d111      	bne.n	80063a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b06      	cmp	r3, #6
 8006394:	d010      	beq.n	80063b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	681a      	ldr	r2, [r3, #0]
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f042 0201 	orr.w	r2, r2, #1
 80063a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063a6:	e007      	b.n	80063b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	681a      	ldr	r2, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0201 	orr.w	r2, r2, #1
 80063b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80063b8:	2300      	movs	r3, #0
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	3714      	adds	r7, #20
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr
 80063c6:	bf00      	nop
 80063c8:	40010000 	.word	0x40010000
 80063cc:	40000400 	.word	0x40000400
 80063d0:	40000800 	.word	0x40000800
 80063d4:	40000c00 	.word	0x40000c00
 80063d8:	40010400 	.word	0x40010400
 80063dc:	40014000 	.word	0x40014000
 80063e0:	40001800 	.word	0x40001800

080063e4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	6a1a      	ldr	r2, [r3, #32]
 80063f2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80063f6:	4013      	ands	r3, r2
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d10f      	bne.n	800641c <HAL_TIM_Base_Stop+0x38>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	6a1a      	ldr	r2, [r3, #32]
 8006402:	f240 4344 	movw	r3, #1092	@ 0x444
 8006406:	4013      	ands	r3, r2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d107      	bne.n	800641c <HAL_TIM_Base_Stop+0x38>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 0201 	bic.w	r2, r2, #1
 800641a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006424:	2300      	movs	r3, #0
}
 8006426:	4618      	mov	r0, r3
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
	...

08006434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b01      	cmp	r3, #1
 8006446:	d001      	beq.n	800644c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e04e      	b.n	80064ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2202      	movs	r2, #2
 8006450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	68da      	ldr	r2, [r3, #12]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f042 0201 	orr.w	r2, r2, #1
 8006462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a23      	ldr	r2, [pc, #140]	@ (80064f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d022      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006476:	d01d      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a1f      	ldr	r2, [pc, #124]	@ (80064fc <HAL_TIM_Base_Start_IT+0xc8>)
 800647e:	4293      	cmp	r3, r2
 8006480:	d018      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4a1e      	ldr	r2, [pc, #120]	@ (8006500 <HAL_TIM_Base_Start_IT+0xcc>)
 8006488:	4293      	cmp	r3, r2
 800648a:	d013      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	4a1c      	ldr	r2, [pc, #112]	@ (8006504 <HAL_TIM_Base_Start_IT+0xd0>)
 8006492:	4293      	cmp	r3, r2
 8006494:	d00e      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a1b      	ldr	r2, [pc, #108]	@ (8006508 <HAL_TIM_Base_Start_IT+0xd4>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d009      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a19      	ldr	r2, [pc, #100]	@ (800650c <HAL_TIM_Base_Start_IT+0xd8>)
 80064a6:	4293      	cmp	r3, r2
 80064a8:	d004      	beq.n	80064b4 <HAL_TIM_Base_Start_IT+0x80>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4a18      	ldr	r2, [pc, #96]	@ (8006510 <HAL_TIM_Base_Start_IT+0xdc>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d111      	bne.n	80064d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f003 0307 	and.w	r3, r3, #7
 80064be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	2b06      	cmp	r3, #6
 80064c4:	d010      	beq.n	80064e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	681a      	ldr	r2, [r3, #0]
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f042 0201 	orr.w	r2, r2, #1
 80064d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064d6:	e007      	b.n	80064e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0201 	orr.w	r2, r2, #1
 80064e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	40010000 	.word	0x40010000
 80064fc:	40000400 	.word	0x40000400
 8006500:	40000800 	.word	0x40000800
 8006504:	40000c00 	.word	0x40000c00
 8006508:	40010400 	.word	0x40010400
 800650c:	40014000 	.word	0x40014000
 8006510:	40001800 	.word	0x40001800

08006514 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006514:	b480      	push	{r7}
 8006516:	b083      	sub	sp, #12
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	68da      	ldr	r2, [r3, #12]
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f022 0201 	bic.w	r2, r2, #1
 800652a:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	6a1a      	ldr	r2, [r3, #32]
 8006532:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006536:	4013      	ands	r3, r2
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10f      	bne.n	800655c <HAL_TIM_Base_Stop_IT+0x48>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6a1a      	ldr	r2, [r3, #32]
 8006542:	f240 4344 	movw	r3, #1092	@ 0x444
 8006546:	4013      	ands	r3, r2
 8006548:	2b00      	cmp	r3, #0
 800654a:	d107      	bne.n	800655c <HAL_TIM_Base_Stop_IT+0x48>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006572:	b580      	push	{r7, lr}
 8006574:	b082      	sub	sp, #8
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d101      	bne.n	8006584 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006580:	2301      	movs	r3, #1
 8006582:	e041      	b.n	8006608 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800658a:	b2db      	uxtb	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d106      	bne.n	800659e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f000 f839 	bl	8006610 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2202      	movs	r2, #2
 80065a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	3304      	adds	r3, #4
 80065ae:	4619      	mov	r1, r3
 80065b0:	4610      	mov	r0, r2
 80065b2:	f000 fdd3 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2201      	movs	r2, #1
 80065ba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2201      	movs	r2, #1
 80065c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	2201      	movs	r2, #1
 80065ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	2201      	movs	r2, #1
 80065d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2201      	movs	r2, #1
 80065da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2201      	movs	r2, #1
 80065e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2201      	movs	r2, #1
 80065ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2201      	movs	r2, #1
 80065f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2201      	movs	r2, #1
 80065fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2201      	movs	r2, #1
 8006602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3708      	adds	r7, #8
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006610:	b480      	push	{r7}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006618:	bf00      	nop
 800661a:	370c      	adds	r7, #12
 800661c:	46bd      	mov	sp, r7
 800661e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006622:	4770      	bx	lr

08006624 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d109      	bne.n	800664c <HAL_TIM_OC_Start_IT+0x28>
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2b01      	cmp	r3, #1
 8006642:	bf14      	ite	ne
 8006644:	2301      	movne	r3, #1
 8006646:	2300      	moveq	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	e022      	b.n	8006692 <HAL_TIM_OC_Start_IT+0x6e>
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	2b04      	cmp	r3, #4
 8006650:	d109      	bne.n	8006666 <HAL_TIM_OC_Start_IT+0x42>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006658:	b2db      	uxtb	r3, r3
 800665a:	2b01      	cmp	r3, #1
 800665c:	bf14      	ite	ne
 800665e:	2301      	movne	r3, #1
 8006660:	2300      	moveq	r3, #0
 8006662:	b2db      	uxtb	r3, r3
 8006664:	e015      	b.n	8006692 <HAL_TIM_OC_Start_IT+0x6e>
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	2b08      	cmp	r3, #8
 800666a:	d109      	bne.n	8006680 <HAL_TIM_OC_Start_IT+0x5c>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b01      	cmp	r3, #1
 8006676:	bf14      	ite	ne
 8006678:	2301      	movne	r3, #1
 800667a:	2300      	moveq	r3, #0
 800667c:	b2db      	uxtb	r3, r3
 800667e:	e008      	b.n	8006692 <HAL_TIM_OC_Start_IT+0x6e>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006686:	b2db      	uxtb	r3, r3
 8006688:	2b01      	cmp	r3, #1
 800668a:	bf14      	ite	ne
 800668c:	2301      	movne	r3, #1
 800668e:	2300      	moveq	r3, #0
 8006690:	b2db      	uxtb	r3, r3
 8006692:	2b00      	cmp	r3, #0
 8006694:	d001      	beq.n	800669a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006696:	2301      	movs	r3, #1
 8006698:	e0c7      	b.n	800682a <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d104      	bne.n	80066aa <HAL_TIM_OC_Start_IT+0x86>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2202      	movs	r2, #2
 80066a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066a8:	e013      	b.n	80066d2 <HAL_TIM_OC_Start_IT+0xae>
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	2b04      	cmp	r3, #4
 80066ae:	d104      	bne.n	80066ba <HAL_TIM_OC_Start_IT+0x96>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2202      	movs	r2, #2
 80066b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066b8:	e00b      	b.n	80066d2 <HAL_TIM_OC_Start_IT+0xae>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	2b08      	cmp	r3, #8
 80066be:	d104      	bne.n	80066ca <HAL_TIM_OC_Start_IT+0xa6>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066c8:	e003      	b.n	80066d2 <HAL_TIM_OC_Start_IT+0xae>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2202      	movs	r2, #2
 80066ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	2b0c      	cmp	r3, #12
 80066d6:	d841      	bhi.n	800675c <HAL_TIM_OC_Start_IT+0x138>
 80066d8:	a201      	add	r2, pc, #4	@ (adr r2, 80066e0 <HAL_TIM_OC_Start_IT+0xbc>)
 80066da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066de:	bf00      	nop
 80066e0:	08006715 	.word	0x08006715
 80066e4:	0800675d 	.word	0x0800675d
 80066e8:	0800675d 	.word	0x0800675d
 80066ec:	0800675d 	.word	0x0800675d
 80066f0:	08006727 	.word	0x08006727
 80066f4:	0800675d 	.word	0x0800675d
 80066f8:	0800675d 	.word	0x0800675d
 80066fc:	0800675d 	.word	0x0800675d
 8006700:	08006739 	.word	0x08006739
 8006704:	0800675d 	.word	0x0800675d
 8006708:	0800675d 	.word	0x0800675d
 800670c:	0800675d 	.word	0x0800675d
 8006710:	0800674b 	.word	0x0800674b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68da      	ldr	r2, [r3, #12]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f042 0202 	orr.w	r2, r2, #2
 8006722:	60da      	str	r2, [r3, #12]
      break;
 8006724:	e01d      	b.n	8006762 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68da      	ldr	r2, [r3, #12]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f042 0204 	orr.w	r2, r2, #4
 8006734:	60da      	str	r2, [r3, #12]
      break;
 8006736:	e014      	b.n	8006762 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0208 	orr.w	r2, r2, #8
 8006746:	60da      	str	r2, [r3, #12]
      break;
 8006748:	e00b      	b.n	8006762 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f042 0210 	orr.w	r2, r2, #16
 8006758:	60da      	str	r2, [r3, #12]
      break;
 800675a:	e002      	b.n	8006762 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	73fb      	strb	r3, [r7, #15]
      break;
 8006760:	bf00      	nop
  }

  if (status == HAL_OK)
 8006762:	7bfb      	ldrb	r3, [r7, #15]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d15f      	bne.n	8006828 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2201      	movs	r2, #1
 800676e:	6839      	ldr	r1, [r7, #0]
 8006770:	4618      	mov	r0, r3
 8006772:	f000 ffe9 	bl	8007748 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a2e      	ldr	r2, [pc, #184]	@ (8006834 <HAL_TIM_OC_Start_IT+0x210>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d004      	beq.n	800678a <HAL_TIM_OC_Start_IT+0x166>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a2c      	ldr	r2, [pc, #176]	@ (8006838 <HAL_TIM_OC_Start_IT+0x214>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d101      	bne.n	800678e <HAL_TIM_OC_Start_IT+0x16a>
 800678a:	2301      	movs	r3, #1
 800678c:	e000      	b.n	8006790 <HAL_TIM_OC_Start_IT+0x16c>
 800678e:	2300      	movs	r3, #0
 8006790:	2b00      	cmp	r3, #0
 8006792:	d007      	beq.n	80067a4 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80067a2:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a22      	ldr	r2, [pc, #136]	@ (8006834 <HAL_TIM_OC_Start_IT+0x210>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d022      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067b6:	d01d      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1f      	ldr	r2, [pc, #124]	@ (800683c <HAL_TIM_OC_Start_IT+0x218>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d018      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a1e      	ldr	r2, [pc, #120]	@ (8006840 <HAL_TIM_OC_Start_IT+0x21c>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d013      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006844 <HAL_TIM_OC_Start_IT+0x220>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d00e      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a17      	ldr	r2, [pc, #92]	@ (8006838 <HAL_TIM_OC_Start_IT+0x214>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d009      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a18      	ldr	r2, [pc, #96]	@ (8006848 <HAL_TIM_OC_Start_IT+0x224>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d004      	beq.n	80067f4 <HAL_TIM_OC_Start_IT+0x1d0>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a17      	ldr	r2, [pc, #92]	@ (800684c <HAL_TIM_OC_Start_IT+0x228>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d111      	bne.n	8006818 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	2b06      	cmp	r3, #6
 8006804:	d010      	beq.n	8006828 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006816:	e007      	b.n	8006828 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006828:	7bfb      	ldrb	r3, [r7, #15]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}
 8006832:	bf00      	nop
 8006834:	40010000 	.word	0x40010000
 8006838:	40010400 	.word	0x40010400
 800683c:	40000400 	.word	0x40000400
 8006840:	40000800 	.word	0x40000800
 8006844:	40000c00 	.word	0x40000c00
 8006848:	40014000 	.word	0x40014000
 800684c:	40001800 	.word	0x40001800

08006850 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b082      	sub	sp, #8
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d101      	bne.n	8006862 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800685e:	2301      	movs	r3, #1
 8006860:	e041      	b.n	80068e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b00      	cmp	r3, #0
 800686c:	d106      	bne.n	800687c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2200      	movs	r2, #0
 8006872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006876:	6878      	ldr	r0, [r7, #4]
 8006878:	f000 f839 	bl	80068ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681a      	ldr	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	3304      	adds	r3, #4
 800688c:	4619      	mov	r1, r3
 800688e:	4610      	mov	r0, r2
 8006890:	f000 fc64 	bl	800715c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2201      	movs	r2, #1
 80068a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2201      	movs	r2, #1
 80068b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2201      	movs	r2, #1
 80068b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2201      	movs	r2, #1
 80068c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2201      	movs	r2, #1
 80068d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3708      	adds	r7, #8
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}

080068ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b083      	sub	sp, #12
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80068f6:	bf00      	nop
 80068f8:	370c      	adds	r7, #12
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
	...

08006904 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d109      	bne.n	8006928 <HAL_TIM_PWM_Start+0x24>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b01      	cmp	r3, #1
 800691e:	bf14      	ite	ne
 8006920:	2301      	movne	r3, #1
 8006922:	2300      	moveq	r3, #0
 8006924:	b2db      	uxtb	r3, r3
 8006926:	e022      	b.n	800696e <HAL_TIM_PWM_Start+0x6a>
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	2b04      	cmp	r3, #4
 800692c:	d109      	bne.n	8006942 <HAL_TIM_PWM_Start+0x3e>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b01      	cmp	r3, #1
 8006938:	bf14      	ite	ne
 800693a:	2301      	movne	r3, #1
 800693c:	2300      	moveq	r3, #0
 800693e:	b2db      	uxtb	r3, r3
 8006940:	e015      	b.n	800696e <HAL_TIM_PWM_Start+0x6a>
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d109      	bne.n	800695c <HAL_TIM_PWM_Start+0x58>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b01      	cmp	r3, #1
 8006952:	bf14      	ite	ne
 8006954:	2301      	movne	r3, #1
 8006956:	2300      	moveq	r3, #0
 8006958:	b2db      	uxtb	r3, r3
 800695a:	e008      	b.n	800696e <HAL_TIM_PWM_Start+0x6a>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006962:	b2db      	uxtb	r3, r3
 8006964:	2b01      	cmp	r3, #1
 8006966:	bf14      	ite	ne
 8006968:	2301      	movne	r3, #1
 800696a:	2300      	moveq	r3, #0
 800696c:	b2db      	uxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e07c      	b.n	8006a70 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d104      	bne.n	8006986 <HAL_TIM_PWM_Start+0x82>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2202      	movs	r2, #2
 8006980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006984:	e013      	b.n	80069ae <HAL_TIM_PWM_Start+0xaa>
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b04      	cmp	r3, #4
 800698a:	d104      	bne.n	8006996 <HAL_TIM_PWM_Start+0x92>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2202      	movs	r2, #2
 8006990:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006994:	e00b      	b.n	80069ae <HAL_TIM_PWM_Start+0xaa>
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	2b08      	cmp	r3, #8
 800699a:	d104      	bne.n	80069a6 <HAL_TIM_PWM_Start+0xa2>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2202      	movs	r2, #2
 80069a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069a4:	e003      	b.n	80069ae <HAL_TIM_PWM_Start+0xaa>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2202      	movs	r2, #2
 80069aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2201      	movs	r2, #1
 80069b4:	6839      	ldr	r1, [r7, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f000 fec6 	bl	8007748 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	4a2d      	ldr	r2, [pc, #180]	@ (8006a78 <HAL_TIM_PWM_Start+0x174>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d004      	beq.n	80069d0 <HAL_TIM_PWM_Start+0xcc>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	4a2c      	ldr	r2, [pc, #176]	@ (8006a7c <HAL_TIM_PWM_Start+0x178>)
 80069cc:	4293      	cmp	r3, r2
 80069ce:	d101      	bne.n	80069d4 <HAL_TIM_PWM_Start+0xd0>
 80069d0:	2301      	movs	r3, #1
 80069d2:	e000      	b.n	80069d6 <HAL_TIM_PWM_Start+0xd2>
 80069d4:	2300      	movs	r3, #0
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d007      	beq.n	80069ea <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80069e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a22      	ldr	r2, [pc, #136]	@ (8006a78 <HAL_TIM_PWM_Start+0x174>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d022      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80069fc:	d01d      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a1f      	ldr	r2, [pc, #124]	@ (8006a80 <HAL_TIM_PWM_Start+0x17c>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d018      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a1d      	ldr	r2, [pc, #116]	@ (8006a84 <HAL_TIM_PWM_Start+0x180>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d013      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a1c      	ldr	r2, [pc, #112]	@ (8006a88 <HAL_TIM_PWM_Start+0x184>)
 8006a18:	4293      	cmp	r3, r2
 8006a1a:	d00e      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	4a16      	ldr	r2, [pc, #88]	@ (8006a7c <HAL_TIM_PWM_Start+0x178>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d009      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a18      	ldr	r2, [pc, #96]	@ (8006a8c <HAL_TIM_PWM_Start+0x188>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d004      	beq.n	8006a3a <HAL_TIM_PWM_Start+0x136>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	4a16      	ldr	r2, [pc, #88]	@ (8006a90 <HAL_TIM_PWM_Start+0x18c>)
 8006a36:	4293      	cmp	r3, r2
 8006a38:	d111      	bne.n	8006a5e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	689b      	ldr	r3, [r3, #8]
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2b06      	cmp	r3, #6
 8006a4a:	d010      	beq.n	8006a6e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	681a      	ldr	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f042 0201 	orr.w	r2, r2, #1
 8006a5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a5c:	e007      	b.n	8006a6e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	681a      	ldr	r2, [r3, #0]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f042 0201 	orr.w	r2, r2, #1
 8006a6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40010000 	.word	0x40010000
 8006a7c:	40010400 	.word	0x40010400
 8006a80:	40000400 	.word	0x40000400
 8006a84:	40000800 	.word	0x40000800
 8006a88:	40000c00 	.word	0x40000c00
 8006a8c:	40014000 	.word	0x40014000
 8006a90:	40001800 	.word	0x40001800

08006a94 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b082      	sub	sp, #8
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
 8006a9c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fe4e 	bl	8007748 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8006b6c <HAL_TIM_PWM_Stop+0xd8>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	d004      	beq.n	8006ac0 <HAL_TIM_PWM_Stop+0x2c>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a2d      	ldr	r2, [pc, #180]	@ (8006b70 <HAL_TIM_PWM_Stop+0xdc>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d101      	bne.n	8006ac4 <HAL_TIM_PWM_Stop+0x30>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <HAL_TIM_PWM_Stop+0x32>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d017      	beq.n	8006afa <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	6a1a      	ldr	r2, [r3, #32]
 8006ad0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d10f      	bne.n	8006afa <HAL_TIM_PWM_Stop+0x66>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	6a1a      	ldr	r2, [r3, #32]
 8006ae0:	f240 4344 	movw	r3, #1092	@ 0x444
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d107      	bne.n	8006afa <HAL_TIM_PWM_Stop+0x66>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006af8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	6a1a      	ldr	r2, [r3, #32]
 8006b00:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006b04:	4013      	ands	r3, r2
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10f      	bne.n	8006b2a <HAL_TIM_PWM_Stop+0x96>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	6a1a      	ldr	r2, [r3, #32]
 8006b10:	f240 4344 	movw	r3, #1092	@ 0x444
 8006b14:	4013      	ands	r3, r2
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d107      	bne.n	8006b2a <HAL_TIM_PWM_Stop+0x96>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f022 0201 	bic.w	r2, r2, #1
 8006b28:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d104      	bne.n	8006b3a <HAL_TIM_PWM_Stop+0xa6>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b38:	e013      	b.n	8006b62 <HAL_TIM_PWM_Stop+0xce>
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	2b04      	cmp	r3, #4
 8006b3e:	d104      	bne.n	8006b4a <HAL_TIM_PWM_Stop+0xb6>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2201      	movs	r2, #1
 8006b44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b48:	e00b      	b.n	8006b62 <HAL_TIM_PWM_Stop+0xce>
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	2b08      	cmp	r3, #8
 8006b4e:	d104      	bne.n	8006b5a <HAL_TIM_PWM_Stop+0xc6>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b58:	e003      	b.n	8006b62 <HAL_TIM_PWM_Stop+0xce>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2201      	movs	r2, #1
 8006b5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3708      	adds	r7, #8
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	40010000 	.word	0x40010000
 8006b70:	40010400 	.word	0x40010400

08006b74 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b084      	sub	sp, #16
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	691b      	ldr	r3, [r3, #16]
 8006b8a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	f003 0302 	and.w	r3, r3, #2
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d020      	beq.n	8006bd8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f003 0302 	and.w	r3, r3, #2
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d01b      	beq.n	8006bd8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f06f 0202 	mvn.w	r2, #2
 8006ba8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2201      	movs	r2, #1
 8006bae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	f003 0303 	and.w	r3, r3, #3
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d003      	beq.n	8006bc6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 faad 	bl	800711e <HAL_TIM_IC_CaptureCallback>
 8006bc4:	e005      	b.n	8006bd2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f7fb fbe0 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bcc:	6878      	ldr	r0, [r7, #4]
 8006bce:	f000 fab0 	bl	8007132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	f003 0304 	and.w	r3, r3, #4
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d020      	beq.n	8006c24 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	f003 0304 	and.w	r3, r3, #4
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d01b      	beq.n	8006c24 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f06f 0204 	mvn.w	r2, #4
 8006bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2202      	movs	r2, #2
 8006bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 fa87 	bl	800711e <HAL_TIM_IC_CaptureCallback>
 8006c10:	e005      	b.n	8006c1e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f7fb fbba 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 fa8a 	bl	8007132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2200      	movs	r2, #0
 8006c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	f003 0308 	and.w	r3, r3, #8
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d020      	beq.n	8006c70 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	f003 0308 	and.w	r3, r3, #8
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d01b      	beq.n	8006c70 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f06f 0208 	mvn.w	r2, #8
 8006c40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2204      	movs	r2, #4
 8006c46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	f003 0303 	and.w	r3, r3, #3
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d003      	beq.n	8006c5e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fa61 	bl	800711e <HAL_TIM_IC_CaptureCallback>
 8006c5c:	e005      	b.n	8006c6a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7fb fb94 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c64:	6878      	ldr	r0, [r7, #4]
 8006c66:	f000 fa64 	bl	8007132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	f003 0310 	and.w	r3, r3, #16
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d020      	beq.n	8006cbc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	f003 0310 	and.w	r3, r3, #16
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d01b      	beq.n	8006cbc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f06f 0210 	mvn.w	r2, #16
 8006c8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2208      	movs	r2, #8
 8006c92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	69db      	ldr	r3, [r3, #28]
 8006c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fa3b 	bl	800711e <HAL_TIM_IC_CaptureCallback>
 8006ca8:	e005      	b.n	8006cb6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7fb fb6e 	bl	800238c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fa3e 	bl	8007132 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	f003 0301 	and.w	r3, r3, #1
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00c      	beq.n	8006ce0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	f003 0301 	and.w	r3, r3, #1
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d007      	beq.n	8006ce0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f06f 0201 	mvn.w	r2, #1
 8006cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fb fb3a 	bl	8002354 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d00c      	beq.n	8006d04 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d007      	beq.n	8006d04 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006cfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	f000 fe20 	bl	8007944 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00c      	beq.n	8006d28 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d007      	beq.n	8006d28 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 fa0f 	bl	8007146 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	f003 0320 	and.w	r3, r3, #32
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00c      	beq.n	8006d4c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f003 0320 	and.w	r3, r3, #32
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d007      	beq.n	8006d4c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f06f 0220 	mvn.w	r2, #32
 8006d44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 fdf2 	bl	8007930 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006d4c:	bf00      	nop
 8006d4e:	3710      	adds	r7, #16
 8006d50:	46bd      	mov	sp, r7
 8006d52:	bd80      	pop	{r7, pc}

08006d54 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006d54:	b580      	push	{r7, lr}
 8006d56:	b086      	sub	sp, #24
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	60f8      	str	r0, [r7, #12]
 8006d5c:	60b9      	str	r1, [r7, #8]
 8006d5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d60:	2300      	movs	r3, #0
 8006d62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d101      	bne.n	8006d72 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006d6e:	2302      	movs	r3, #2
 8006d70:	e048      	b.n	8006e04 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b0c      	cmp	r3, #12
 8006d7e:	d839      	bhi.n	8006df4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006d80:	a201      	add	r2, pc, #4	@ (adr r2, 8006d88 <HAL_TIM_OC_ConfigChannel+0x34>)
 8006d82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d86:	bf00      	nop
 8006d88:	08006dbd 	.word	0x08006dbd
 8006d8c:	08006df5 	.word	0x08006df5
 8006d90:	08006df5 	.word	0x08006df5
 8006d94:	08006df5 	.word	0x08006df5
 8006d98:	08006dcb 	.word	0x08006dcb
 8006d9c:	08006df5 	.word	0x08006df5
 8006da0:	08006df5 	.word	0x08006df5
 8006da4:	08006df5 	.word	0x08006df5
 8006da8:	08006dd9 	.word	0x08006dd9
 8006dac:	08006df5 	.word	0x08006df5
 8006db0:	08006df5 	.word	0x08006df5
 8006db4:	08006df5 	.word	0x08006df5
 8006db8:	08006de7 	.word	0x08006de7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	68b9      	ldr	r1, [r7, #8]
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	f000 fa76 	bl	80072b4 <TIM_OC1_SetConfig>
      break;
 8006dc8:	e017      	b.n	8006dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	68b9      	ldr	r1, [r7, #8]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f000 fadf 	bl	8007394 <TIM_OC2_SetConfig>
      break;
 8006dd6:	e010      	b.n	8006dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68b9      	ldr	r1, [r7, #8]
 8006dde:	4618      	mov	r0, r3
 8006de0:	f000 fb4e 	bl	8007480 <TIM_OC3_SetConfig>
      break;
 8006de4:	e009      	b.n	8006dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68b9      	ldr	r1, [r7, #8]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f000 fbbb 	bl	8007568 <TIM_OC4_SetConfig>
      break;
 8006df2:	e002      	b.n	8006dfa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	75fb      	strb	r3, [r7, #23]
      break;
 8006df8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3718      	adds	r7, #24
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b086      	sub	sp, #24
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	60f8      	str	r0, [r7, #12]
 8006e14:	60b9      	str	r1, [r7, #8]
 8006e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e22:	2b01      	cmp	r3, #1
 8006e24:	d101      	bne.n	8006e2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006e26:	2302      	movs	r3, #2
 8006e28:	e0ae      	b.n	8006f88 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2201      	movs	r2, #1
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b0c      	cmp	r3, #12
 8006e36:	f200 809f 	bhi.w	8006f78 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006e40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e40:	08006e75 	.word	0x08006e75
 8006e44:	08006f79 	.word	0x08006f79
 8006e48:	08006f79 	.word	0x08006f79
 8006e4c:	08006f79 	.word	0x08006f79
 8006e50:	08006eb5 	.word	0x08006eb5
 8006e54:	08006f79 	.word	0x08006f79
 8006e58:	08006f79 	.word	0x08006f79
 8006e5c:	08006f79 	.word	0x08006f79
 8006e60:	08006ef7 	.word	0x08006ef7
 8006e64:	08006f79 	.word	0x08006f79
 8006e68:	08006f79 	.word	0x08006f79
 8006e6c:	08006f79 	.word	0x08006f79
 8006e70:	08006f37 	.word	0x08006f37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68b9      	ldr	r1, [r7, #8]
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 fa1a 	bl	80072b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	699a      	ldr	r2, [r3, #24]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f042 0208 	orr.w	r2, r2, #8
 8006e8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	699a      	ldr	r2, [r3, #24]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f022 0204 	bic.w	r2, r2, #4
 8006e9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	6999      	ldr	r1, [r3, #24]
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	691a      	ldr	r2, [r3, #16]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	619a      	str	r2, [r3, #24]
      break;
 8006eb2:	e064      	b.n	8006f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	68b9      	ldr	r1, [r7, #8]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f000 fa6a 	bl	8007394 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	699a      	ldr	r2, [r3, #24]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006ece:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699a      	ldr	r2, [r3, #24]
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ede:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6999      	ldr	r1, [r3, #24]
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	691b      	ldr	r3, [r3, #16]
 8006eea:	021a      	lsls	r2, r3, #8
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	430a      	orrs	r2, r1
 8006ef2:	619a      	str	r2, [r3, #24]
      break;
 8006ef4:	e043      	b.n	8006f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	68b9      	ldr	r1, [r7, #8]
 8006efc:	4618      	mov	r0, r3
 8006efe:	f000 fabf 	bl	8007480 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69da      	ldr	r2, [r3, #28]
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f042 0208 	orr.w	r2, r2, #8
 8006f10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	69da      	ldr	r2, [r3, #28]
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f022 0204 	bic.w	r2, r2, #4
 8006f20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	69d9      	ldr	r1, [r3, #28]
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	691a      	ldr	r2, [r3, #16]
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	430a      	orrs	r2, r1
 8006f32:	61da      	str	r2, [r3, #28]
      break;
 8006f34:	e023      	b.n	8006f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	68b9      	ldr	r1, [r7, #8]
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f000 fb13 	bl	8007568 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	69da      	ldr	r2, [r3, #28]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	69da      	ldr	r2, [r3, #28]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	69d9      	ldr	r1, [r3, #28]
 8006f68:	68bb      	ldr	r3, [r7, #8]
 8006f6a:	691b      	ldr	r3, [r3, #16]
 8006f6c:	021a      	lsls	r2, r3, #8
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	61da      	str	r2, [r3, #28]
      break;
 8006f76:	e002      	b.n	8006f7e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2200      	movs	r2, #0
 8006f82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f86:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3718      	adds	r7, #24
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
 8006f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006fa4:	2b01      	cmp	r3, #1
 8006fa6:	d101      	bne.n	8006fac <HAL_TIM_ConfigClockSource+0x1c>
 8006fa8:	2302      	movs	r3, #2
 8006faa:	e0b4      	b.n	8007116 <HAL_TIM_ConfigClockSource+0x186>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	689b      	ldr	r3, [r3, #8]
 8006fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006fca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	68ba      	ldr	r2, [r7, #8]
 8006fda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fe4:	d03e      	beq.n	8007064 <HAL_TIM_ConfigClockSource+0xd4>
 8006fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006fea:	f200 8087 	bhi.w	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 8006fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ff2:	f000 8086 	beq.w	8007102 <HAL_TIM_ConfigClockSource+0x172>
 8006ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ffa:	d87f      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 8006ffc:	2b70      	cmp	r3, #112	@ 0x70
 8006ffe:	d01a      	beq.n	8007036 <HAL_TIM_ConfigClockSource+0xa6>
 8007000:	2b70      	cmp	r3, #112	@ 0x70
 8007002:	d87b      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 8007004:	2b60      	cmp	r3, #96	@ 0x60
 8007006:	d050      	beq.n	80070aa <HAL_TIM_ConfigClockSource+0x11a>
 8007008:	2b60      	cmp	r3, #96	@ 0x60
 800700a:	d877      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 800700c:	2b50      	cmp	r3, #80	@ 0x50
 800700e:	d03c      	beq.n	800708a <HAL_TIM_ConfigClockSource+0xfa>
 8007010:	2b50      	cmp	r3, #80	@ 0x50
 8007012:	d873      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 8007014:	2b40      	cmp	r3, #64	@ 0x40
 8007016:	d058      	beq.n	80070ca <HAL_TIM_ConfigClockSource+0x13a>
 8007018:	2b40      	cmp	r3, #64	@ 0x40
 800701a:	d86f      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 800701c:	2b30      	cmp	r3, #48	@ 0x30
 800701e:	d064      	beq.n	80070ea <HAL_TIM_ConfigClockSource+0x15a>
 8007020:	2b30      	cmp	r3, #48	@ 0x30
 8007022:	d86b      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 8007024:	2b20      	cmp	r3, #32
 8007026:	d060      	beq.n	80070ea <HAL_TIM_ConfigClockSource+0x15a>
 8007028:	2b20      	cmp	r3, #32
 800702a:	d867      	bhi.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
 800702c:	2b00      	cmp	r3, #0
 800702e:	d05c      	beq.n	80070ea <HAL_TIM_ConfigClockSource+0x15a>
 8007030:	2b10      	cmp	r3, #16
 8007032:	d05a      	beq.n	80070ea <HAL_TIM_ConfigClockSource+0x15a>
 8007034:	e062      	b.n	80070fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800703e:	683b      	ldr	r3, [r7, #0]
 8007040:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007046:	f000 fb5f 	bl	8007708 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007058:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68ba      	ldr	r2, [r7, #8]
 8007060:	609a      	str	r2, [r3, #8]
      break;
 8007062:	e04f      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007074:	f000 fb48 	bl	8007708 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	689a      	ldr	r2, [r3, #8]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007086:	609a      	str	r2, [r3, #8]
      break;
 8007088:	e03c      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800708e:	683b      	ldr	r3, [r7, #0]
 8007090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007096:	461a      	mov	r2, r3
 8007098:	f000 fabc 	bl	8007614 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2150      	movs	r1, #80	@ 0x50
 80070a2:	4618      	mov	r0, r3
 80070a4:	f000 fb15 	bl	80076d2 <TIM_ITRx_SetConfig>
      break;
 80070a8:	e02c      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070b6:	461a      	mov	r2, r3
 80070b8:	f000 fadb 	bl	8007672 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2160      	movs	r1, #96	@ 0x60
 80070c2:	4618      	mov	r0, r3
 80070c4:	f000 fb05 	bl	80076d2 <TIM_ITRx_SetConfig>
      break;
 80070c8:	e01c      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070d6:	461a      	mov	r2, r3
 80070d8:	f000 fa9c 	bl	8007614 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	2140      	movs	r1, #64	@ 0x40
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 faf5 	bl	80076d2 <TIM_ITRx_SetConfig>
      break;
 80070e8:	e00c      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4619      	mov	r1, r3
 80070f4:	4610      	mov	r0, r2
 80070f6:	f000 faec 	bl	80076d2 <TIM_ITRx_SetConfig>
      break;
 80070fa:	e003      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80070fc:	2301      	movs	r3, #1
 80070fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007100:	e000      	b.n	8007104 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007102:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007114:	7bfb      	ldrb	r3, [r7, #15]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3710      	adds	r7, #16
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800711e:	b480      	push	{r7}
 8007120:	b083      	sub	sp, #12
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007126:	bf00      	nop
 8007128:	370c      	adds	r7, #12
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007132:	b480      	push	{r7}
 8007134:	b083      	sub	sp, #12
 8007136:	af00      	add	r7, sp, #0
 8007138:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800713a:	bf00      	nop
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800714e:	bf00      	nop
 8007150:	370c      	adds	r7, #12
 8007152:	46bd      	mov	sp, r7
 8007154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007158:	4770      	bx	lr
	...

0800715c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a46      	ldr	r2, [pc, #280]	@ (8007288 <TIM_Base_SetConfig+0x12c>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d013      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800717a:	d00f      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a43      	ldr	r2, [pc, #268]	@ (800728c <TIM_Base_SetConfig+0x130>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d00b      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a42      	ldr	r2, [pc, #264]	@ (8007290 <TIM_Base_SetConfig+0x134>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d007      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a41      	ldr	r2, [pc, #260]	@ (8007294 <TIM_Base_SetConfig+0x138>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d003      	beq.n	800719c <TIM_Base_SetConfig+0x40>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	4a40      	ldr	r2, [pc, #256]	@ (8007298 <TIM_Base_SetConfig+0x13c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d108      	bne.n	80071ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	68fa      	ldr	r2, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a35      	ldr	r2, [pc, #212]	@ (8007288 <TIM_Base_SetConfig+0x12c>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d02b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071bc:	d027      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a32      	ldr	r2, [pc, #200]	@ (800728c <TIM_Base_SetConfig+0x130>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d023      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	4a31      	ldr	r2, [pc, #196]	@ (8007290 <TIM_Base_SetConfig+0x134>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d01f      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	4a30      	ldr	r2, [pc, #192]	@ (8007294 <TIM_Base_SetConfig+0x138>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d01b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	4a2f      	ldr	r2, [pc, #188]	@ (8007298 <TIM_Base_SetConfig+0x13c>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d017      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	4a2e      	ldr	r2, [pc, #184]	@ (800729c <TIM_Base_SetConfig+0x140>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d013      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	4a2d      	ldr	r2, [pc, #180]	@ (80072a0 <TIM_Base_SetConfig+0x144>)
 80071ea:	4293      	cmp	r3, r2
 80071ec:	d00f      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	4a2c      	ldr	r2, [pc, #176]	@ (80072a4 <TIM_Base_SetConfig+0x148>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d00b      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	4a2b      	ldr	r2, [pc, #172]	@ (80072a8 <TIM_Base_SetConfig+0x14c>)
 80071fa:	4293      	cmp	r3, r2
 80071fc:	d007      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	4a2a      	ldr	r2, [pc, #168]	@ (80072ac <TIM_Base_SetConfig+0x150>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d003      	beq.n	800720e <TIM_Base_SetConfig+0xb2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	4a29      	ldr	r2, [pc, #164]	@ (80072b0 <TIM_Base_SetConfig+0x154>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d108      	bne.n	8007220 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007214:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	68db      	ldr	r3, [r3, #12]
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	4313      	orrs	r3, r2
 800721e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	4313      	orrs	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	68fa      	ldr	r2, [r7, #12]
 8007232:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800723c:	683b      	ldr	r3, [r7, #0]
 800723e:	681a      	ldr	r2, [r3, #0]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a10      	ldr	r2, [pc, #64]	@ (8007288 <TIM_Base_SetConfig+0x12c>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d003      	beq.n	8007254 <TIM_Base_SetConfig+0xf8>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a12      	ldr	r2, [pc, #72]	@ (8007298 <TIM_Base_SetConfig+0x13c>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d103      	bne.n	800725c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	691a      	ldr	r2, [r3, #16]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	691b      	ldr	r3, [r3, #16]
 8007266:	f003 0301 	and.w	r3, r3, #1
 800726a:	2b01      	cmp	r3, #1
 800726c:	d105      	bne.n	800727a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	f023 0201 	bic.w	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	611a      	str	r2, [r3, #16]
  }
}
 800727a:	bf00      	nop
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop
 8007288:	40010000 	.word	0x40010000
 800728c:	40000400 	.word	0x40000400
 8007290:	40000800 	.word	0x40000800
 8007294:	40000c00 	.word	0x40000c00
 8007298:	40010400 	.word	0x40010400
 800729c:	40014000 	.word	0x40014000
 80072a0:	40014400 	.word	0x40014400
 80072a4:	40014800 	.word	0x40014800
 80072a8:	40001800 	.word	0x40001800
 80072ac:	40001c00 	.word	0x40001c00
 80072b0:	40002000 	.word	0x40002000

080072b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80072b4:	b480      	push	{r7}
 80072b6:	b087      	sub	sp, #28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a1b      	ldr	r3, [r3, #32]
 80072c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	f023 0201 	bic.w	r2, r3, #1
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	699b      	ldr	r3, [r3, #24]
 80072da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	f023 0303 	bic.w	r3, r3, #3
 80072ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68fa      	ldr	r2, [r7, #12]
 80072f2:	4313      	orrs	r3, r2
 80072f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80072f6:	697b      	ldr	r3, [r7, #20]
 80072f8:	f023 0302 	bic.w	r3, r3, #2
 80072fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	697a      	ldr	r2, [r7, #20]
 8007304:	4313      	orrs	r3, r2
 8007306:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a20      	ldr	r2, [pc, #128]	@ (800738c <TIM_OC1_SetConfig+0xd8>)
 800730c:	4293      	cmp	r3, r2
 800730e:	d003      	beq.n	8007318 <TIM_OC1_SetConfig+0x64>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4a1f      	ldr	r2, [pc, #124]	@ (8007390 <TIM_OC1_SetConfig+0xdc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d10c      	bne.n	8007332 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	f023 0308 	bic.w	r3, r3, #8
 800731e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	4313      	orrs	r3, r2
 8007328:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f023 0304 	bic.w	r3, r3, #4
 8007330:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a15      	ldr	r2, [pc, #84]	@ (800738c <TIM_OC1_SetConfig+0xd8>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d003      	beq.n	8007342 <TIM_OC1_SetConfig+0x8e>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	4a14      	ldr	r2, [pc, #80]	@ (8007390 <TIM_OC1_SetConfig+0xdc>)
 800733e:	4293      	cmp	r3, r2
 8007340:	d111      	bne.n	8007366 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007348:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800734a:	693b      	ldr	r3, [r7, #16]
 800734c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007350:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	695b      	ldr	r3, [r3, #20]
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	4313      	orrs	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	699b      	ldr	r3, [r3, #24]
 8007360:	693a      	ldr	r2, [r7, #16]
 8007362:	4313      	orrs	r3, r2
 8007364:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	685a      	ldr	r2, [r3, #4]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	697a      	ldr	r2, [r7, #20]
 800737e:	621a      	str	r2, [r3, #32]
}
 8007380:	bf00      	nop
 8007382:	371c      	adds	r7, #28
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr
 800738c:	40010000 	.word	0x40010000
 8007390:	40010400 	.word	0x40010400

08007394 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007394:	b480      	push	{r7}
 8007396:	b087      	sub	sp, #28
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
 800739c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	f023 0210 	bic.w	r2, r3, #16
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80073ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	021b      	lsls	r3, r3, #8
 80073d2:	68fa      	ldr	r2, [r7, #12]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80073d8:	697b      	ldr	r3, [r7, #20]
 80073da:	f023 0320 	bic.w	r3, r3, #32
 80073de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	011b      	lsls	r3, r3, #4
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	4a22      	ldr	r2, [pc, #136]	@ (8007478 <TIM_OC2_SetConfig+0xe4>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d003      	beq.n	80073fc <TIM_OC2_SetConfig+0x68>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a21      	ldr	r2, [pc, #132]	@ (800747c <TIM_OC2_SetConfig+0xe8>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d10d      	bne.n	8007418 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80073fc:	697b      	ldr	r3, [r7, #20]
 80073fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007402:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	011b      	lsls	r3, r3, #4
 800740a:	697a      	ldr	r2, [r7, #20]
 800740c:	4313      	orrs	r3, r2
 800740e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007416:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	4a17      	ldr	r2, [pc, #92]	@ (8007478 <TIM_OC2_SetConfig+0xe4>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d003      	beq.n	8007428 <TIM_OC2_SetConfig+0x94>
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	4a16      	ldr	r2, [pc, #88]	@ (800747c <TIM_OC2_SetConfig+0xe8>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d113      	bne.n	8007450 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007428:	693b      	ldr	r3, [r7, #16]
 800742a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800742e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007430:	693b      	ldr	r3, [r7, #16]
 8007432:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007436:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	695b      	ldr	r3, [r3, #20]
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	693a      	ldr	r2, [r7, #16]
 8007440:	4313      	orrs	r3, r2
 8007442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	699b      	ldr	r3, [r3, #24]
 8007448:	009b      	lsls	r3, r3, #2
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	4313      	orrs	r3, r2
 800744e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	693a      	ldr	r2, [r7, #16]
 8007454:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	68fa      	ldr	r2, [r7, #12]
 800745a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	685a      	ldr	r2, [r3, #4]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	697a      	ldr	r2, [r7, #20]
 8007468:	621a      	str	r2, [r3, #32]
}
 800746a:	bf00      	nop
 800746c:	371c      	adds	r7, #28
 800746e:	46bd      	mov	sp, r7
 8007470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007474:	4770      	bx	lr
 8007476:	bf00      	nop
 8007478:	40010000 	.word	0x40010000
 800747c:	40010400 	.word	0x40010400

08007480 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007480:	b480      	push	{r7}
 8007482:	b087      	sub	sp, #28
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a1b      	ldr	r3, [r3, #32]
 800748e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a1b      	ldr	r3, [r3, #32]
 8007494:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	69db      	ldr	r3, [r3, #28]
 80074a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f023 0303 	bic.w	r3, r3, #3
 80074b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	68fa      	ldr	r2, [r7, #12]
 80074be:	4313      	orrs	r3, r2
 80074c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	021b      	lsls	r3, r3, #8
 80074d0:	697a      	ldr	r2, [r7, #20]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a21      	ldr	r2, [pc, #132]	@ (8007560 <TIM_OC3_SetConfig+0xe0>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d003      	beq.n	80074e6 <TIM_OC3_SetConfig+0x66>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a20      	ldr	r2, [pc, #128]	@ (8007564 <TIM_OC3_SetConfig+0xe4>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d10d      	bne.n	8007502 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80074ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	68db      	ldr	r3, [r3, #12]
 80074f2:	021b      	lsls	r3, r3, #8
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007500:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	4a16      	ldr	r2, [pc, #88]	@ (8007560 <TIM_OC3_SetConfig+0xe0>)
 8007506:	4293      	cmp	r3, r2
 8007508:	d003      	beq.n	8007512 <TIM_OC3_SetConfig+0x92>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	4a15      	ldr	r2, [pc, #84]	@ (8007564 <TIM_OC3_SetConfig+0xe4>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d113      	bne.n	800753a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007518:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007520:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	4313      	orrs	r3, r2
 800752c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	011b      	lsls	r3, r3, #4
 8007534:	693a      	ldr	r2, [r7, #16]
 8007536:	4313      	orrs	r3, r2
 8007538:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	68fa      	ldr	r2, [r7, #12]
 8007544:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	685a      	ldr	r2, [r3, #4]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	621a      	str	r2, [r3, #32]
}
 8007554:	bf00      	nop
 8007556:	371c      	adds	r7, #28
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr
 8007560:	40010000 	.word	0x40010000
 8007564:	40010400 	.word	0x40010400

08007568 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007568:	b480      	push	{r7}
 800756a:	b087      	sub	sp, #28
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6a1b      	ldr	r3, [r3, #32]
 8007576:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	69db      	ldr	r3, [r3, #28]
 800758e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007596:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800759e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	021b      	lsls	r3, r3, #8
 80075a6:	68fa      	ldr	r2, [r7, #12]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075b2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	689b      	ldr	r3, [r3, #8]
 80075b8:	031b      	lsls	r3, r3, #12
 80075ba:	693a      	ldr	r2, [r7, #16]
 80075bc:	4313      	orrs	r3, r2
 80075be:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	4a12      	ldr	r2, [pc, #72]	@ (800760c <TIM_OC4_SetConfig+0xa4>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d003      	beq.n	80075d0 <TIM_OC4_SetConfig+0x68>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	4a11      	ldr	r2, [pc, #68]	@ (8007610 <TIM_OC4_SetConfig+0xa8>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d109      	bne.n	80075e4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	019b      	lsls	r3, r3, #6
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	685a      	ldr	r2, [r3, #4]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	693a      	ldr	r2, [r7, #16]
 80075fc:	621a      	str	r2, [r3, #32]
}
 80075fe:	bf00      	nop
 8007600:	371c      	adds	r7, #28
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	40010000 	.word	0x40010000
 8007610:	40010400 	.word	0x40010400

08007614 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007614:	b480      	push	{r7}
 8007616:	b087      	sub	sp, #28
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6a1b      	ldr	r3, [r3, #32]
 8007624:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	6a1b      	ldr	r3, [r3, #32]
 800762a:	f023 0201 	bic.w	r2, r3, #1
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	699b      	ldr	r3, [r3, #24]
 8007636:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800763e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	011b      	lsls	r3, r3, #4
 8007644:	693a      	ldr	r2, [r7, #16]
 8007646:	4313      	orrs	r3, r2
 8007648:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	f023 030a 	bic.w	r3, r3, #10
 8007650:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007652:	697a      	ldr	r2, [r7, #20]
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	4313      	orrs	r3, r2
 8007658:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	693a      	ldr	r2, [r7, #16]
 800765e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	697a      	ldr	r2, [r7, #20]
 8007664:	621a      	str	r2, [r3, #32]
}
 8007666:	bf00      	nop
 8007668:	371c      	adds	r7, #28
 800766a:	46bd      	mov	sp, r7
 800766c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007670:	4770      	bx	lr

08007672 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007672:	b480      	push	{r7}
 8007674:	b087      	sub	sp, #28
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	6a1b      	ldr	r3, [r3, #32]
 8007682:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	f023 0210 	bic.w	r2, r3, #16
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	699b      	ldr	r3, [r3, #24]
 8007694:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800769c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	031b      	lsls	r3, r3, #12
 80076a2:	693a      	ldr	r2, [r7, #16]
 80076a4:	4313      	orrs	r3, r2
 80076a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076a8:	697b      	ldr	r3, [r7, #20]
 80076aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80076ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	011b      	lsls	r3, r3, #4
 80076b4:	697a      	ldr	r2, [r7, #20]
 80076b6:	4313      	orrs	r3, r2
 80076b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	693a      	ldr	r2, [r7, #16]
 80076be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	697a      	ldr	r2, [r7, #20]
 80076c4:	621a      	str	r2, [r3, #32]
}
 80076c6:	bf00      	nop
 80076c8:	371c      	adds	r7, #28
 80076ca:	46bd      	mov	sp, r7
 80076cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d0:	4770      	bx	lr

080076d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076d2:	b480      	push	{r7}
 80076d4:	b085      	sub	sp, #20
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
 80076da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	689b      	ldr	r3, [r3, #8]
 80076e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076ea:	683a      	ldr	r2, [r7, #0]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	f043 0307 	orr.w	r3, r3, #7
 80076f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	68fa      	ldr	r2, [r7, #12]
 80076fa:	609a      	str	r2, [r3, #8]
}
 80076fc:	bf00      	nop
 80076fe:	3714      	adds	r7, #20
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007708:	b480      	push	{r7}
 800770a:	b087      	sub	sp, #28
 800770c:	af00      	add	r7, sp, #0
 800770e:	60f8      	str	r0, [r7, #12]
 8007710:	60b9      	str	r1, [r7, #8]
 8007712:	607a      	str	r2, [r7, #4]
 8007714:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800771c:	697b      	ldr	r3, [r7, #20]
 800771e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007722:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	021a      	lsls	r2, r3, #8
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	431a      	orrs	r2, r3
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	4313      	orrs	r3, r2
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	4313      	orrs	r3, r2
 8007734:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	697a      	ldr	r2, [r7, #20]
 800773a:	609a      	str	r2, [r3, #8]
}
 800773c:	bf00      	nop
 800773e:	371c      	adds	r7, #28
 8007740:	46bd      	mov	sp, r7
 8007742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007746:	4770      	bx	lr

08007748 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007748:	b480      	push	{r7}
 800774a:	b087      	sub	sp, #28
 800774c:	af00      	add	r7, sp, #0
 800774e:	60f8      	str	r0, [r7, #12]
 8007750:	60b9      	str	r1, [r7, #8]
 8007752:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f003 031f 	and.w	r3, r3, #31
 800775a:	2201      	movs	r2, #1
 800775c:	fa02 f303 	lsl.w	r3, r2, r3
 8007760:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6a1a      	ldr	r2, [r3, #32]
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	43db      	mvns	r3, r3
 800776a:	401a      	ands	r2, r3
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	6a1a      	ldr	r2, [r3, #32]
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f003 031f 	and.w	r3, r3, #31
 800777a:	6879      	ldr	r1, [r7, #4]
 800777c:	fa01 f303 	lsl.w	r3, r1, r3
 8007780:	431a      	orrs	r2, r3
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	621a      	str	r2, [r3, #32]
}
 8007786:	bf00      	nop
 8007788:	371c      	adds	r7, #28
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
	...

08007794 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d101      	bne.n	80077ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077a8:	2302      	movs	r3, #2
 80077aa:	e05a      	b.n	8007862 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2202      	movs	r2, #2
 80077b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	4313      	orrs	r3, r2
 80077dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a21      	ldr	r2, [pc, #132]	@ (8007870 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d022      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077f8:	d01d      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a1d      	ldr	r2, [pc, #116]	@ (8007874 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d018      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a1b      	ldr	r2, [pc, #108]	@ (8007878 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d013      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a1a      	ldr	r2, [pc, #104]	@ (800787c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d00e      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a18      	ldr	r2, [pc, #96]	@ (8007880 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d009      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a17      	ldr	r2, [pc, #92]	@ (8007884 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d004      	beq.n	8007836 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a15      	ldr	r2, [pc, #84]	@ (8007888 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d10c      	bne.n	8007850 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800783c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	4313      	orrs	r3, r2
 8007846:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	68ba      	ldr	r2, [r7, #8]
 800784e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007860:	2300      	movs	r3, #0
}
 8007862:	4618      	mov	r0, r3
 8007864:	3714      	adds	r7, #20
 8007866:	46bd      	mov	sp, r7
 8007868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786c:	4770      	bx	lr
 800786e:	bf00      	nop
 8007870:	40010000 	.word	0x40010000
 8007874:	40000400 	.word	0x40000400
 8007878:	40000800 	.word	0x40000800
 800787c:	40000c00 	.word	0x40000c00
 8007880:	40010400 	.word	0x40010400
 8007884:	40014000 	.word	0x40014000
 8007888:	40001800 	.word	0x40001800

0800788c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007896:	2300      	movs	r3, #0
 8007898:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078a0:	2b01      	cmp	r3, #1
 80078a2:	d101      	bne.n	80078a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80078a4:	2302      	movs	r3, #2
 80078a6:	e03d      	b.n	8007924 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2201      	movs	r2, #1
 80078ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	4313      	orrs	r3, r2
 80078ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	4313      	orrs	r3, r2
 80078e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	4313      	orrs	r3, r2
 80078f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	695b      	ldr	r3, [r3, #20]
 8007900:	4313      	orrs	r3, r2
 8007902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	69db      	ldr	r3, [r3, #28]
 800790e:	4313      	orrs	r3, r2
 8007910:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	68fa      	ldr	r2, [r7, #12]
 8007918:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3714      	adds	r7, #20
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007930:	b480      	push	{r7}
 8007932:	b083      	sub	sp, #12
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007956:	4770      	bx	lr

08007958 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e042      	b.n	80079f0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d106      	bne.n	8007984 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f7fb f8e2 	bl	8002b48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2224      	movs	r2, #36	@ 0x24
 8007988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800799a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800799c:	6878      	ldr	r0, [r7, #4]
 800799e:	f000 fc8f 	bl	80082c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	691a      	ldr	r2, [r3, #16]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80079b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	695a      	ldr	r2, [r3, #20]
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80079c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68da      	ldr	r2, [r3, #12]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80079d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	2200      	movs	r2, #0
 80079d6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2220      	movs	r2, #32
 80079dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2220      	movs	r2, #32
 80079e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	2200      	movs	r2, #0
 80079ec:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80079ee:	2300      	movs	r3, #0
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3708      	adds	r7, #8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079f8:	b580      	push	{r7, lr}
 80079fa:	b08a      	sub	sp, #40	@ 0x28
 80079fc:	af02      	add	r7, sp, #8
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	603b      	str	r3, [r7, #0]
 8007a04:	4613      	mov	r3, r2
 8007a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	d175      	bne.n	8007b04 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <HAL_UART_Transmit+0x2c>
 8007a1e:	88fb      	ldrh	r3, [r7, #6]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d101      	bne.n	8007a28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007a24:	2301      	movs	r3, #1
 8007a26:	e06e      	b.n	8007b06 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2221      	movs	r2, #33	@ 0x21
 8007a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a36:	f7fb fadd 	bl	8002ff4 <HAL_GetTick>
 8007a3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	88fa      	ldrh	r2, [r7, #6]
 8007a40:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	88fa      	ldrh	r2, [r7, #6]
 8007a46:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a50:	d108      	bne.n	8007a64 <HAL_UART_Transmit+0x6c>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d104      	bne.n	8007a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a5e:	68bb      	ldr	r3, [r7, #8]
 8007a60:	61bb      	str	r3, [r7, #24]
 8007a62:	e003      	b.n	8007a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007a6c:	e02e      	b.n	8007acc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	2200      	movs	r2, #0
 8007a76:	2180      	movs	r1, #128	@ 0x80
 8007a78:	68f8      	ldr	r0, [r7, #12]
 8007a7a:	f000 faa1 	bl	8007fc0 <UART_WaitOnFlagUntilTimeout>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d005      	beq.n	8007a90 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2220      	movs	r2, #32
 8007a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e03a      	b.n	8007b06 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007a90:	69fb      	ldr	r3, [r7, #28]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	881b      	ldrh	r3, [r3, #0]
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007aa4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007aa6:	69bb      	ldr	r3, [r7, #24]
 8007aa8:	3302      	adds	r3, #2
 8007aaa:	61bb      	str	r3, [r7, #24]
 8007aac:	e007      	b.n	8007abe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	781a      	ldrb	r2, [r3, #0]
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
 8007aba:	3301      	adds	r3, #1
 8007abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	b29a      	uxth	r2, r3
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d1cb      	bne.n	8007a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	9300      	str	r3, [sp, #0]
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	2200      	movs	r2, #0
 8007ade:	2140      	movs	r1, #64	@ 0x40
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f000 fa6d 	bl	8007fc0 <UART_WaitOnFlagUntilTimeout>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d005      	beq.n	8007af8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007af4:	2303      	movs	r3, #3
 8007af6:	e006      	b.n	8007b06 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2220      	movs	r2, #32
 8007afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007b00:	2300      	movs	r3, #0
 8007b02:	e000      	b.n	8007b06 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007b04:	2302      	movs	r3, #2
  }
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3720      	adds	r7, #32
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b08a      	sub	sp, #40	@ 0x28
 8007b12:	af02      	add	r7, sp, #8
 8007b14:	60f8      	str	r0, [r7, #12]
 8007b16:	60b9      	str	r1, [r7, #8]
 8007b18:	603b      	str	r3, [r7, #0]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	2b20      	cmp	r3, #32
 8007b2c:	f040 8081 	bne.w	8007c32 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d002      	beq.n	8007b3c <HAL_UART_Receive+0x2e>
 8007b36:	88fb      	ldrh	r3, [r7, #6]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d101      	bne.n	8007b40 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	e079      	b.n	8007c34 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	2222      	movs	r2, #34	@ 0x22
 8007b4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2200      	movs	r2, #0
 8007b52:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b54:	f7fb fa4e 	bl	8002ff4 <HAL_GetTick>
 8007b58:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	88fa      	ldrh	r2, [r7, #6]
 8007b5e:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	88fa      	ldrh	r2, [r7, #6]
 8007b64:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	689b      	ldr	r3, [r3, #8]
 8007b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b6e:	d108      	bne.n	8007b82 <HAL_UART_Receive+0x74>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	691b      	ldr	r3, [r3, #16]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d104      	bne.n	8007b82 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8007b78:	2300      	movs	r3, #0
 8007b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	61bb      	str	r3, [r7, #24]
 8007b80:	e003      	b.n	8007b8a <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b86:	2300      	movs	r3, #0
 8007b88:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007b8a:	e047      	b.n	8007c1c <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007b8c:	683b      	ldr	r3, [r7, #0]
 8007b8e:	9300      	str	r3, [sp, #0]
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	2200      	movs	r2, #0
 8007b94:	2120      	movs	r1, #32
 8007b96:	68f8      	ldr	r0, [r7, #12]
 8007b98:	f000 fa12 	bl	8007fc0 <UART_WaitOnFlagUntilTimeout>
 8007b9c:	4603      	mov	r3, r0
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d005      	beq.n	8007bae <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e042      	b.n	8007c34 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d10c      	bne.n	8007bce <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	b29b      	uxth	r3, r3
 8007bbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007bc6:	69bb      	ldr	r3, [r7, #24]
 8007bc8:	3302      	adds	r3, #2
 8007bca:	61bb      	str	r3, [r7, #24]
 8007bcc:	e01f      	b.n	8007c0e <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	689b      	ldr	r3, [r3, #8]
 8007bd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bd6:	d007      	beq.n	8007be8 <HAL_UART_Receive+0xda>
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	689b      	ldr	r3, [r3, #8]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d10a      	bne.n	8007bf6 <HAL_UART_Receive+0xe8>
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	691b      	ldr	r3, [r3, #16]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d106      	bne.n	8007bf6 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	b2da      	uxtb	r2, r3
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	701a      	strb	r2, [r3, #0]
 8007bf4:	e008      	b.n	8007c08 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c02:	b2da      	uxtb	r2, r3
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	3b01      	subs	r3, #1
 8007c16:	b29a      	uxth	r2, r3
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1b2      	bne.n	8007b8c <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2220      	movs	r2, #32
 8007c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e000      	b.n	8007c34 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007c32:	2302      	movs	r3, #2
  }
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3720      	adds	r7, #32
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}

08007c3c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	60f8      	str	r0, [r7, #12]
 8007c44:	60b9      	str	r1, [r7, #8]
 8007c46:	4613      	mov	r3, r2
 8007c48:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b20      	cmp	r3, #32
 8007c54:	d112      	bne.n	8007c7c <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d002      	beq.n	8007c62 <HAL_UART_Receive_DMA+0x26>
 8007c5c:	88fb      	ldrh	r3, [r7, #6]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d101      	bne.n	8007c66 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007c62:	2301      	movs	r3, #1
 8007c64:	e00b      	b.n	8007c7e <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2200      	movs	r2, #0
 8007c6a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007c6c:	88fb      	ldrh	r3, [r7, #6]
 8007c6e:	461a      	mov	r2, r3
 8007c70:	68b9      	ldr	r1, [r7, #8]
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 f9fe 	bl	8008074 <UART_Start_Receive_DMA>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	e000      	b.n	8007c7e <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007c7c:	2302      	movs	r3, #2
  }
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	3710      	adds	r7, #16
 8007c82:	46bd      	mov	sp, r7
 8007c84:	bd80      	pop	{r7, pc}

08007c86 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007c86:	b580      	push	{r7, lr}
 8007c88:	b090      	sub	sp, #64	@ 0x40
 8007c8a:	af00      	add	r7, sp, #0
 8007c8c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	695b      	ldr	r3, [r3, #20]
 8007c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c9c:	2b80      	cmp	r3, #128	@ 0x80
 8007c9e:	bf0c      	ite	eq
 8007ca0:	2301      	moveq	r3, #1
 8007ca2:	2300      	movne	r3, #0
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b21      	cmp	r3, #33	@ 0x21
 8007cb2:	d128      	bne.n	8007d06 <HAL_UART_DMAStop+0x80>
 8007cb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d025      	beq.n	8007d06 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	3314      	adds	r3, #20
 8007cc0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cc4:	e853 3f00 	ldrex	r3, [r3]
 8007cc8:	623b      	str	r3, [r7, #32]
   return(result);
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007cd0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	3314      	adds	r3, #20
 8007cd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007cda:	633a      	str	r2, [r7, #48]	@ 0x30
 8007cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ce0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ce2:	e841 2300 	strex	r3, r2, [r1]
 8007ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d1e5      	bne.n	8007cba <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d004      	beq.n	8007d00 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cfa:	4618      	mov	r0, r3
 8007cfc:	f7fb fc20 	bl	8003540 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 fa51 	bl	80081a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	695b      	ldr	r3, [r3, #20]
 8007d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d10:	2b40      	cmp	r3, #64	@ 0x40
 8007d12:	bf0c      	ite	eq
 8007d14:	2301      	moveq	r3, #1
 8007d16:	2300      	movne	r3, #0
 8007d18:	b2db      	uxtb	r3, r3
 8007d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	2b22      	cmp	r3, #34	@ 0x22
 8007d26:	d128      	bne.n	8007d7a <HAL_UART_DMAStop+0xf4>
 8007d28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d025      	beq.n	8007d7a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	3314      	adds	r3, #20
 8007d34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	693b      	ldr	r3, [r7, #16]
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	3314      	adds	r3, #20
 8007d4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007d4e:	61fa      	str	r2, [r7, #28]
 8007d50:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	69b9      	ldr	r1, [r7, #24]
 8007d54:	69fa      	ldr	r2, [r7, #28]
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	617b      	str	r3, [r7, #20]
   return(result);
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e5      	bne.n	8007d2e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d004      	beq.n	8007d74 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f7fb fbe6 	bl	8003540 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f000 fa3f 	bl	80081f8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007d7a:	2300      	movs	r3, #0
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	3740      	adds	r7, #64	@ 0x40
 8007d80:	46bd      	mov	sp, r7
 8007d82:	bd80      	pop	{r7, pc}

08007d84 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b083      	sub	sp, #12
 8007d88:	af00      	add	r7, sp, #0
 8007d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007d8c:	bf00      	nop
 8007d8e:	370c      	adds	r7, #12
 8007d90:	46bd      	mov	sp, r7
 8007d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d96:	4770      	bx	lr

08007d98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b083      	sub	sp, #12
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007da0:	bf00      	nop
 8007da2:	370c      	adds	r7, #12
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr

08007dac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b083      	sub	sp, #12
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	460b      	mov	r3, r1
 8007db6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b09c      	sub	sp, #112	@ 0x70
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007dd0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d172      	bne.n	8007ec6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007de0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007de2:	2200      	movs	r2, #0
 8007de4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007de6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	330c      	adds	r3, #12
 8007dec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007df0:	e853 3f00 	ldrex	r3, [r3]
 8007df4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007df6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007df8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007dfe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	330c      	adds	r3, #12
 8007e04:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007e06:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007e08:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e0c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e14:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e5      	bne.n	8007de6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	3314      	adds	r3, #20
 8007e20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e24:	e853 3f00 	ldrex	r3, [r3]
 8007e28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e2c:	f023 0301 	bic.w	r3, r3, #1
 8007e30:	667b      	str	r3, [r7, #100]	@ 0x64
 8007e32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	3314      	adds	r3, #20
 8007e38:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007e3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8007e3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e42:	e841 2300 	strex	r3, r2, [r1]
 8007e46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d1e5      	bne.n	8007e1a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	3314      	adds	r3, #20
 8007e54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e58:	e853 3f00 	ldrex	r3, [r3]
 8007e5c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e64:	663b      	str	r3, [r7, #96]	@ 0x60
 8007e66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	3314      	adds	r3, #20
 8007e6c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007e6e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007e70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e76:	e841 2300 	strex	r3, r2, [r1]
 8007e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d1e5      	bne.n	8007e4e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e84:	2220      	movs	r2, #32
 8007e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d119      	bne.n	8007ec6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	330c      	adds	r3, #12
 8007e98:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	f023 0310 	bic.w	r3, r3, #16
 8007ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	330c      	adds	r3, #12
 8007eb0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007eb2:	61fa      	str	r2, [r7, #28]
 8007eb4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	69b9      	ldr	r1, [r7, #24]
 8007eb8:	69fa      	ldr	r2, [r7, #28]
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	617b      	str	r3, [r7, #20]
   return(result);
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e5      	bne.n	8007e92 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007ec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ec8:	2200      	movs	r2, #0
 8007eca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ecc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ed0:	2b01      	cmp	r3, #1
 8007ed2:	d106      	bne.n	8007ee2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007ed4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ed6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007ed8:	4619      	mov	r1, r3
 8007eda:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007edc:	f7ff ff66 	bl	8007dac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ee0:	e002      	b.n	8007ee8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007ee2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ee4:	f7fa fa68 	bl	80023b8 <HAL_UART_RxCpltCallback>
}
 8007ee8:	bf00      	nop
 8007eea:	3770      	adds	r7, #112	@ 0x70
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b084      	sub	sp, #16
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007efc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	2201      	movs	r2, #1
 8007f02:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d108      	bne.n	8007f1e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007f10:	085b      	lsrs	r3, r3, #1
 8007f12:	b29b      	uxth	r3, r3
 8007f14:	4619      	mov	r1, r3
 8007f16:	68f8      	ldr	r0, [r7, #12]
 8007f18:	f7ff ff48 	bl	8007dac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007f1c:	e002      	b.n	8007f24 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f7ff ff30 	bl	8007d84 <HAL_UART_RxHalfCpltCallback>
}
 8007f24:	bf00      	nop
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007f34:	2300      	movs	r3, #0
 8007f36:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f3c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	695b      	ldr	r3, [r3, #20]
 8007f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007f48:	2b80      	cmp	r3, #128	@ 0x80
 8007f4a:	bf0c      	ite	eq
 8007f4c:	2301      	moveq	r3, #1
 8007f4e:	2300      	movne	r3, #0
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f5a:	b2db      	uxtb	r3, r3
 8007f5c:	2b21      	cmp	r3, #33	@ 0x21
 8007f5e:	d108      	bne.n	8007f72 <UART_DMAError+0x46>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d005      	beq.n	8007f72 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2200      	movs	r2, #0
 8007f6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007f6c:	68b8      	ldr	r0, [r7, #8]
 8007f6e:	f000 f91b 	bl	80081a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f7c:	2b40      	cmp	r3, #64	@ 0x40
 8007f7e:	bf0c      	ite	eq
 8007f80:	2301      	moveq	r3, #1
 8007f82:	2300      	movne	r3, #0
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b22      	cmp	r3, #34	@ 0x22
 8007f92:	d108      	bne.n	8007fa6 <UART_DMAError+0x7a>
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d005      	beq.n	8007fa6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007fa0:	68b8      	ldr	r0, [r7, #8]
 8007fa2:	f000 f929 	bl	80081f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007faa:	f043 0210 	orr.w	r2, r3, #16
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fb2:	68b8      	ldr	r0, [r7, #8]
 8007fb4:	f7ff fef0 	bl	8007d98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb8:	bf00      	nop
 8007fba:	3710      	adds	r7, #16
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	bd80      	pop	{r7, pc}

08007fc0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b086      	sub	sp, #24
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	603b      	str	r3, [r7, #0]
 8007fcc:	4613      	mov	r3, r2
 8007fce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fd0:	e03b      	b.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fd2:	6a3b      	ldr	r3, [r7, #32]
 8007fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fd8:	d037      	beq.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fda:	f7fb f80b 	bl	8002ff4 <HAL_GetTick>
 8007fde:	4602      	mov	r2, r0
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	1ad3      	subs	r3, r2, r3
 8007fe4:	6a3a      	ldr	r2, [r7, #32]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d302      	bcc.n	8007ff0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007fea:	6a3b      	ldr	r3, [r7, #32]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d101      	bne.n	8007ff4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ff0:	2303      	movs	r3, #3
 8007ff2:	e03a      	b.n	800806a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	f003 0304 	and.w	r3, r3, #4
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d023      	beq.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	2b80      	cmp	r3, #128	@ 0x80
 8008006:	d020      	beq.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	2b40      	cmp	r3, #64	@ 0x40
 800800c:	d01d      	beq.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0308 	and.w	r3, r3, #8
 8008018:	2b08      	cmp	r3, #8
 800801a:	d116      	bne.n	800804a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800801c:	2300      	movs	r3, #0
 800801e:	617b      	str	r3, [r7, #20]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	617b      	str	r3, [r7, #20]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	617b      	str	r3, [r7, #20]
 8008030:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f000 f8e0 	bl	80081f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2208      	movs	r2, #8
 800803c:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008046:	2301      	movs	r3, #1
 8008048:	e00f      	b.n	800806a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	681a      	ldr	r2, [r3, #0]
 8008050:	68bb      	ldr	r3, [r7, #8]
 8008052:	4013      	ands	r3, r2
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	429a      	cmp	r2, r3
 8008058:	bf0c      	ite	eq
 800805a:	2301      	moveq	r3, #1
 800805c:	2300      	movne	r3, #0
 800805e:	b2db      	uxtb	r3, r3
 8008060:	461a      	mov	r2, r3
 8008062:	79fb      	ldrb	r3, [r7, #7]
 8008064:	429a      	cmp	r2, r3
 8008066:	d0b4      	beq.n	8007fd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008068:	2300      	movs	r3, #0
}
 800806a:	4618      	mov	r0, r3
 800806c:	3718      	adds	r7, #24
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b098      	sub	sp, #96	@ 0x60
 8008078:	af00      	add	r7, sp, #0
 800807a:	60f8      	str	r0, [r7, #12]
 800807c:	60b9      	str	r1, [r7, #8]
 800807e:	4613      	mov	r3, r2
 8008080:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008082:	68ba      	ldr	r2, [r7, #8]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	88fa      	ldrh	r2, [r7, #6]
 800808c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	2222      	movs	r2, #34	@ 0x22
 8008098:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080a0:	4a3e      	ldr	r2, [pc, #248]	@ (800819c <UART_Start_Receive_DMA+0x128>)
 80080a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080a8:	4a3d      	ldr	r2, [pc, #244]	@ (80081a0 <UART_Start_Receive_DMA+0x12c>)
 80080aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b0:	4a3c      	ldr	r2, [pc, #240]	@ (80081a4 <UART_Start_Receive_DMA+0x130>)
 80080b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80080b8:	2200      	movs	r2, #0
 80080ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80080bc:	f107 0308 	add.w	r3, r7, #8
 80080c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	3304      	adds	r3, #4
 80080cc:	4619      	mov	r1, r3
 80080ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80080d0:	681a      	ldr	r2, [r3, #0]
 80080d2:	88fb      	ldrh	r3, [r7, #6]
 80080d4:	f7fb f9dc 	bl	8003490 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80080d8:	2300      	movs	r3, #0
 80080da:	613b      	str	r3, [r7, #16]
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	613b      	str	r3, [r7, #16]
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	685b      	ldr	r3, [r3, #4]
 80080ea:	613b      	str	r3, [r7, #16]
 80080ec:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	691b      	ldr	r3, [r3, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d019      	beq.n	800812a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	330c      	adds	r3, #12
 80080fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008100:	e853 3f00 	ldrex	r3, [r3]
 8008104:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008108:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800810c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	330c      	adds	r3, #12
 8008114:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008116:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008118:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800811a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800811c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800811e:	e841 2300 	strex	r3, r2, [r1]
 8008122:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008124:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008126:	2b00      	cmp	r3, #0
 8008128:	d1e5      	bne.n	80080f6 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	3314      	adds	r3, #20
 8008130:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008134:	e853 3f00 	ldrex	r3, [r3]
 8008138:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800813a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800813c:	f043 0301 	orr.w	r3, r3, #1
 8008140:	657b      	str	r3, [r7, #84]	@ 0x54
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	3314      	adds	r3, #20
 8008148:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800814a:	63ba      	str	r2, [r7, #56]	@ 0x38
 800814c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800814e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008150:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008152:	e841 2300 	strex	r3, r2, [r1]
 8008156:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800815a:	2b00      	cmp	r3, #0
 800815c:	d1e5      	bne.n	800812a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	3314      	adds	r3, #20
 8008164:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	e853 3f00 	ldrex	r3, [r3]
 800816c:	617b      	str	r3, [r7, #20]
   return(result);
 800816e:	697b      	ldr	r3, [r7, #20]
 8008170:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008174:	653b      	str	r3, [r7, #80]	@ 0x50
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3314      	adds	r3, #20
 800817c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800817e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008180:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008182:	6a39      	ldr	r1, [r7, #32]
 8008184:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008186:	e841 2300 	strex	r3, r2, [r1]
 800818a:	61fb      	str	r3, [r7, #28]
   return(result);
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1e5      	bne.n	800815e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3760      	adds	r7, #96	@ 0x60
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	08007dc5 	.word	0x08007dc5
 80081a0:	08007ef1 	.word	0x08007ef1
 80081a4:	08007f2d 	.word	0x08007f2d

080081a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80081a8:	b480      	push	{r7}
 80081aa:	b089      	sub	sp, #36	@ 0x24
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	330c      	adds	r3, #12
 80081b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	e853 3f00 	ldrex	r3, [r3]
 80081be:	60bb      	str	r3, [r7, #8]
   return(result);
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80081c6:	61fb      	str	r3, [r7, #28]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	330c      	adds	r3, #12
 80081ce:	69fa      	ldr	r2, [r7, #28]
 80081d0:	61ba      	str	r2, [r7, #24]
 80081d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081d4:	6979      	ldr	r1, [r7, #20]
 80081d6:	69ba      	ldr	r2, [r7, #24]
 80081d8:	e841 2300 	strex	r3, r2, [r1]
 80081dc:	613b      	str	r3, [r7, #16]
   return(result);
 80081de:	693b      	ldr	r3, [r7, #16]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d1e5      	bne.n	80081b0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2220      	movs	r2, #32
 80081e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80081ec:	bf00      	nop
 80081ee:	3724      	adds	r7, #36	@ 0x24
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b095      	sub	sp, #84	@ 0x54
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	330c      	adds	r3, #12
 8008206:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008212:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008216:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	330c      	adds	r3, #12
 800821e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008220:	643a      	str	r2, [r7, #64]	@ 0x40
 8008222:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008226:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800822e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e5      	bne.n	8008200 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	3314      	adds	r3, #20
 800823a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	e853 3f00 	ldrex	r3, [r3]
 8008242:	61fb      	str	r3, [r7, #28]
   return(result);
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	f023 0301 	bic.w	r3, r3, #1
 800824a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	3314      	adds	r3, #20
 8008252:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008254:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008256:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008258:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800825a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800825c:	e841 2300 	strex	r3, r2, [r1]
 8008260:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008264:	2b00      	cmp	r3, #0
 8008266:	d1e5      	bne.n	8008234 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800826c:	2b01      	cmp	r3, #1
 800826e:	d119      	bne.n	80082a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	330c      	adds	r3, #12
 8008276:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	e853 3f00 	ldrex	r3, [r3]
 800827e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	f023 0310 	bic.w	r3, r3, #16
 8008286:	647b      	str	r3, [r7, #68]	@ 0x44
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	330c      	adds	r3, #12
 800828e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008290:	61ba      	str	r2, [r7, #24]
 8008292:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008294:	6979      	ldr	r1, [r7, #20]
 8008296:	69ba      	ldr	r2, [r7, #24]
 8008298:	e841 2300 	strex	r3, r2, [r1]
 800829c:	613b      	str	r3, [r7, #16]
   return(result);
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d1e5      	bne.n	8008270 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2220      	movs	r2, #32
 80082a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80082b2:	bf00      	nop
 80082b4:	3754      	adds	r7, #84	@ 0x54
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
	...

080082c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80082c4:	b0c0      	sub	sp, #256	@ 0x100
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	691b      	ldr	r3, [r3, #16]
 80082d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80082d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082dc:	68d9      	ldr	r1, [r3, #12]
 80082de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082e2:	681a      	ldr	r2, [r3, #0]
 80082e4:	ea40 0301 	orr.w	r3, r0, r1
 80082e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80082ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082ee:	689a      	ldr	r2, [r3, #8]
 80082f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082f4:	691b      	ldr	r3, [r3, #16]
 80082f6:	431a      	orrs	r2, r3
 80082f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	431a      	orrs	r2, r3
 8008300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	4313      	orrs	r3, r2
 8008308:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800830c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008318:	f021 010c 	bic.w	r1, r1, #12
 800831c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008326:	430b      	orrs	r3, r1
 8008328:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800832a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	695b      	ldr	r3, [r3, #20]
 8008332:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800833a:	6999      	ldr	r1, [r3, #24]
 800833c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	ea40 0301 	orr.w	r3, r0, r1
 8008346:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800834c:	681a      	ldr	r2, [r3, #0]
 800834e:	4b8f      	ldr	r3, [pc, #572]	@ (800858c <UART_SetConfig+0x2cc>)
 8008350:	429a      	cmp	r2, r3
 8008352:	d005      	beq.n	8008360 <UART_SetConfig+0xa0>
 8008354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	4b8d      	ldr	r3, [pc, #564]	@ (8008590 <UART_SetConfig+0x2d0>)
 800835c:	429a      	cmp	r2, r3
 800835e:	d104      	bne.n	800836a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008360:	f7fd ff74 	bl	800624c <HAL_RCC_GetPCLK2Freq>
 8008364:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008368:	e003      	b.n	8008372 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800836a:	f7fd ff5b 	bl	8006224 <HAL_RCC_GetPCLK1Freq>
 800836e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008376:	69db      	ldr	r3, [r3, #28]
 8008378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800837c:	f040 810c 	bne.w	8008598 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008384:	2200      	movs	r2, #0
 8008386:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800838a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800838e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008392:	4622      	mov	r2, r4
 8008394:	462b      	mov	r3, r5
 8008396:	1891      	adds	r1, r2, r2
 8008398:	65b9      	str	r1, [r7, #88]	@ 0x58
 800839a:	415b      	adcs	r3, r3
 800839c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800839e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80083a2:	4621      	mov	r1, r4
 80083a4:	eb12 0801 	adds.w	r8, r2, r1
 80083a8:	4629      	mov	r1, r5
 80083aa:	eb43 0901 	adc.w	r9, r3, r1
 80083ae:	f04f 0200 	mov.w	r2, #0
 80083b2:	f04f 0300 	mov.w	r3, #0
 80083b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80083ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80083be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80083c2:	4690      	mov	r8, r2
 80083c4:	4699      	mov	r9, r3
 80083c6:	4623      	mov	r3, r4
 80083c8:	eb18 0303 	adds.w	r3, r8, r3
 80083cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80083d0:	462b      	mov	r3, r5
 80083d2:	eb49 0303 	adc.w	r3, r9, r3
 80083d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80083da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083de:	685b      	ldr	r3, [r3, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80083e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80083ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80083ee:	460b      	mov	r3, r1
 80083f0:	18db      	adds	r3, r3, r3
 80083f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083f4:	4613      	mov	r3, r2
 80083f6:	eb42 0303 	adc.w	r3, r2, r3
 80083fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80083fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008400:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008404:	f7f8 f8ec 	bl	80005e0 <__aeabi_uldivmod>
 8008408:	4602      	mov	r2, r0
 800840a:	460b      	mov	r3, r1
 800840c:	4b61      	ldr	r3, [pc, #388]	@ (8008594 <UART_SetConfig+0x2d4>)
 800840e:	fba3 2302 	umull	r2, r3, r3, r2
 8008412:	095b      	lsrs	r3, r3, #5
 8008414:	011c      	lsls	r4, r3, #4
 8008416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800841a:	2200      	movs	r2, #0
 800841c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008420:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008424:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008428:	4642      	mov	r2, r8
 800842a:	464b      	mov	r3, r9
 800842c:	1891      	adds	r1, r2, r2
 800842e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008430:	415b      	adcs	r3, r3
 8008432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008434:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008438:	4641      	mov	r1, r8
 800843a:	eb12 0a01 	adds.w	sl, r2, r1
 800843e:	4649      	mov	r1, r9
 8008440:	eb43 0b01 	adc.w	fp, r3, r1
 8008444:	f04f 0200 	mov.w	r2, #0
 8008448:	f04f 0300 	mov.w	r3, #0
 800844c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008450:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008454:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008458:	4692      	mov	sl, r2
 800845a:	469b      	mov	fp, r3
 800845c:	4643      	mov	r3, r8
 800845e:	eb1a 0303 	adds.w	r3, sl, r3
 8008462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008466:	464b      	mov	r3, r9
 8008468:	eb4b 0303 	adc.w	r3, fp, r3
 800846c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800847c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008480:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008484:	460b      	mov	r3, r1
 8008486:	18db      	adds	r3, r3, r3
 8008488:	643b      	str	r3, [r7, #64]	@ 0x40
 800848a:	4613      	mov	r3, r2
 800848c:	eb42 0303 	adc.w	r3, r2, r3
 8008490:	647b      	str	r3, [r7, #68]	@ 0x44
 8008492:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008496:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800849a:	f7f8 f8a1 	bl	80005e0 <__aeabi_uldivmod>
 800849e:	4602      	mov	r2, r0
 80084a0:	460b      	mov	r3, r1
 80084a2:	4611      	mov	r1, r2
 80084a4:	4b3b      	ldr	r3, [pc, #236]	@ (8008594 <UART_SetConfig+0x2d4>)
 80084a6:	fba3 2301 	umull	r2, r3, r3, r1
 80084aa:	095b      	lsrs	r3, r3, #5
 80084ac:	2264      	movs	r2, #100	@ 0x64
 80084ae:	fb02 f303 	mul.w	r3, r2, r3
 80084b2:	1acb      	subs	r3, r1, r3
 80084b4:	00db      	lsls	r3, r3, #3
 80084b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80084ba:	4b36      	ldr	r3, [pc, #216]	@ (8008594 <UART_SetConfig+0x2d4>)
 80084bc:	fba3 2302 	umull	r2, r3, r3, r2
 80084c0:	095b      	lsrs	r3, r3, #5
 80084c2:	005b      	lsls	r3, r3, #1
 80084c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80084c8:	441c      	add	r4, r3
 80084ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ce:	2200      	movs	r2, #0
 80084d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80084d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80084d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80084dc:	4642      	mov	r2, r8
 80084de:	464b      	mov	r3, r9
 80084e0:	1891      	adds	r1, r2, r2
 80084e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80084e4:	415b      	adcs	r3, r3
 80084e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80084ec:	4641      	mov	r1, r8
 80084ee:	1851      	adds	r1, r2, r1
 80084f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80084f2:	4649      	mov	r1, r9
 80084f4:	414b      	adcs	r3, r1
 80084f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80084f8:	f04f 0200 	mov.w	r2, #0
 80084fc:	f04f 0300 	mov.w	r3, #0
 8008500:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008504:	4659      	mov	r1, fp
 8008506:	00cb      	lsls	r3, r1, #3
 8008508:	4651      	mov	r1, sl
 800850a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800850e:	4651      	mov	r1, sl
 8008510:	00ca      	lsls	r2, r1, #3
 8008512:	4610      	mov	r0, r2
 8008514:	4619      	mov	r1, r3
 8008516:	4603      	mov	r3, r0
 8008518:	4642      	mov	r2, r8
 800851a:	189b      	adds	r3, r3, r2
 800851c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008520:	464b      	mov	r3, r9
 8008522:	460a      	mov	r2, r1
 8008524:	eb42 0303 	adc.w	r3, r2, r3
 8008528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800852c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008530:	685b      	ldr	r3, [r3, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008538:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800853c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008540:	460b      	mov	r3, r1
 8008542:	18db      	adds	r3, r3, r3
 8008544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008546:	4613      	mov	r3, r2
 8008548:	eb42 0303 	adc.w	r3, r2, r3
 800854c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800854e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008552:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008556:	f7f8 f843 	bl	80005e0 <__aeabi_uldivmod>
 800855a:	4602      	mov	r2, r0
 800855c:	460b      	mov	r3, r1
 800855e:	4b0d      	ldr	r3, [pc, #52]	@ (8008594 <UART_SetConfig+0x2d4>)
 8008560:	fba3 1302 	umull	r1, r3, r3, r2
 8008564:	095b      	lsrs	r3, r3, #5
 8008566:	2164      	movs	r1, #100	@ 0x64
 8008568:	fb01 f303 	mul.w	r3, r1, r3
 800856c:	1ad3      	subs	r3, r2, r3
 800856e:	00db      	lsls	r3, r3, #3
 8008570:	3332      	adds	r3, #50	@ 0x32
 8008572:	4a08      	ldr	r2, [pc, #32]	@ (8008594 <UART_SetConfig+0x2d4>)
 8008574:	fba2 2303 	umull	r2, r3, r2, r3
 8008578:	095b      	lsrs	r3, r3, #5
 800857a:	f003 0207 	and.w	r2, r3, #7
 800857e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4422      	add	r2, r4
 8008586:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008588:	e106      	b.n	8008798 <UART_SetConfig+0x4d8>
 800858a:	bf00      	nop
 800858c:	40011000 	.word	0x40011000
 8008590:	40011400 	.word	0x40011400
 8008594:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800859c:	2200      	movs	r2, #0
 800859e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80085a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80085a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80085aa:	4642      	mov	r2, r8
 80085ac:	464b      	mov	r3, r9
 80085ae:	1891      	adds	r1, r2, r2
 80085b0:	6239      	str	r1, [r7, #32]
 80085b2:	415b      	adcs	r3, r3
 80085b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80085b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80085ba:	4641      	mov	r1, r8
 80085bc:	1854      	adds	r4, r2, r1
 80085be:	4649      	mov	r1, r9
 80085c0:	eb43 0501 	adc.w	r5, r3, r1
 80085c4:	f04f 0200 	mov.w	r2, #0
 80085c8:	f04f 0300 	mov.w	r3, #0
 80085cc:	00eb      	lsls	r3, r5, #3
 80085ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80085d2:	00e2      	lsls	r2, r4, #3
 80085d4:	4614      	mov	r4, r2
 80085d6:	461d      	mov	r5, r3
 80085d8:	4643      	mov	r3, r8
 80085da:	18e3      	adds	r3, r4, r3
 80085dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80085e0:	464b      	mov	r3, r9
 80085e2:	eb45 0303 	adc.w	r3, r5, r3
 80085e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80085ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	2200      	movs	r2, #0
 80085f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80085f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80085fa:	f04f 0200 	mov.w	r2, #0
 80085fe:	f04f 0300 	mov.w	r3, #0
 8008602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008606:	4629      	mov	r1, r5
 8008608:	008b      	lsls	r3, r1, #2
 800860a:	4621      	mov	r1, r4
 800860c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008610:	4621      	mov	r1, r4
 8008612:	008a      	lsls	r2, r1, #2
 8008614:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008618:	f7f7 ffe2 	bl	80005e0 <__aeabi_uldivmod>
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	4b60      	ldr	r3, [pc, #384]	@ (80087a4 <UART_SetConfig+0x4e4>)
 8008622:	fba3 2302 	umull	r2, r3, r3, r2
 8008626:	095b      	lsrs	r3, r3, #5
 8008628:	011c      	lsls	r4, r3, #4
 800862a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800862e:	2200      	movs	r2, #0
 8008630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008634:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008638:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800863c:	4642      	mov	r2, r8
 800863e:	464b      	mov	r3, r9
 8008640:	1891      	adds	r1, r2, r2
 8008642:	61b9      	str	r1, [r7, #24]
 8008644:	415b      	adcs	r3, r3
 8008646:	61fb      	str	r3, [r7, #28]
 8008648:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800864c:	4641      	mov	r1, r8
 800864e:	1851      	adds	r1, r2, r1
 8008650:	6139      	str	r1, [r7, #16]
 8008652:	4649      	mov	r1, r9
 8008654:	414b      	adcs	r3, r1
 8008656:	617b      	str	r3, [r7, #20]
 8008658:	f04f 0200 	mov.w	r2, #0
 800865c:	f04f 0300 	mov.w	r3, #0
 8008660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008664:	4659      	mov	r1, fp
 8008666:	00cb      	lsls	r3, r1, #3
 8008668:	4651      	mov	r1, sl
 800866a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800866e:	4651      	mov	r1, sl
 8008670:	00ca      	lsls	r2, r1, #3
 8008672:	4610      	mov	r0, r2
 8008674:	4619      	mov	r1, r3
 8008676:	4603      	mov	r3, r0
 8008678:	4642      	mov	r2, r8
 800867a:	189b      	adds	r3, r3, r2
 800867c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008680:	464b      	mov	r3, r9
 8008682:	460a      	mov	r2, r1
 8008684:	eb42 0303 	adc.w	r3, r2, r3
 8008688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800868c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	2200      	movs	r2, #0
 8008694:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008696:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008698:	f04f 0200 	mov.w	r2, #0
 800869c:	f04f 0300 	mov.w	r3, #0
 80086a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80086a4:	4649      	mov	r1, r9
 80086a6:	008b      	lsls	r3, r1, #2
 80086a8:	4641      	mov	r1, r8
 80086aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086ae:	4641      	mov	r1, r8
 80086b0:	008a      	lsls	r2, r1, #2
 80086b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80086b6:	f7f7 ff93 	bl	80005e0 <__aeabi_uldivmod>
 80086ba:	4602      	mov	r2, r0
 80086bc:	460b      	mov	r3, r1
 80086be:	4611      	mov	r1, r2
 80086c0:	4b38      	ldr	r3, [pc, #224]	@ (80087a4 <UART_SetConfig+0x4e4>)
 80086c2:	fba3 2301 	umull	r2, r3, r3, r1
 80086c6:	095b      	lsrs	r3, r3, #5
 80086c8:	2264      	movs	r2, #100	@ 0x64
 80086ca:	fb02 f303 	mul.w	r3, r2, r3
 80086ce:	1acb      	subs	r3, r1, r3
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	3332      	adds	r3, #50	@ 0x32
 80086d4:	4a33      	ldr	r2, [pc, #204]	@ (80087a4 <UART_SetConfig+0x4e4>)
 80086d6:	fba2 2303 	umull	r2, r3, r2, r3
 80086da:	095b      	lsrs	r3, r3, #5
 80086dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80086e0:	441c      	add	r4, r3
 80086e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086e6:	2200      	movs	r2, #0
 80086e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80086ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80086ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80086f0:	4642      	mov	r2, r8
 80086f2:	464b      	mov	r3, r9
 80086f4:	1891      	adds	r1, r2, r2
 80086f6:	60b9      	str	r1, [r7, #8]
 80086f8:	415b      	adcs	r3, r3
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008700:	4641      	mov	r1, r8
 8008702:	1851      	adds	r1, r2, r1
 8008704:	6039      	str	r1, [r7, #0]
 8008706:	4649      	mov	r1, r9
 8008708:	414b      	adcs	r3, r1
 800870a:	607b      	str	r3, [r7, #4]
 800870c:	f04f 0200 	mov.w	r2, #0
 8008710:	f04f 0300 	mov.w	r3, #0
 8008714:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008718:	4659      	mov	r1, fp
 800871a:	00cb      	lsls	r3, r1, #3
 800871c:	4651      	mov	r1, sl
 800871e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008722:	4651      	mov	r1, sl
 8008724:	00ca      	lsls	r2, r1, #3
 8008726:	4610      	mov	r0, r2
 8008728:	4619      	mov	r1, r3
 800872a:	4603      	mov	r3, r0
 800872c:	4642      	mov	r2, r8
 800872e:	189b      	adds	r3, r3, r2
 8008730:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008732:	464b      	mov	r3, r9
 8008734:	460a      	mov	r2, r1
 8008736:	eb42 0303 	adc.w	r3, r2, r3
 800873a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800873c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	2200      	movs	r2, #0
 8008744:	663b      	str	r3, [r7, #96]	@ 0x60
 8008746:	667a      	str	r2, [r7, #100]	@ 0x64
 8008748:	f04f 0200 	mov.w	r2, #0
 800874c:	f04f 0300 	mov.w	r3, #0
 8008750:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008754:	4649      	mov	r1, r9
 8008756:	008b      	lsls	r3, r1, #2
 8008758:	4641      	mov	r1, r8
 800875a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800875e:	4641      	mov	r1, r8
 8008760:	008a      	lsls	r2, r1, #2
 8008762:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008766:	f7f7 ff3b 	bl	80005e0 <__aeabi_uldivmod>
 800876a:	4602      	mov	r2, r0
 800876c:	460b      	mov	r3, r1
 800876e:	4b0d      	ldr	r3, [pc, #52]	@ (80087a4 <UART_SetConfig+0x4e4>)
 8008770:	fba3 1302 	umull	r1, r3, r3, r2
 8008774:	095b      	lsrs	r3, r3, #5
 8008776:	2164      	movs	r1, #100	@ 0x64
 8008778:	fb01 f303 	mul.w	r3, r1, r3
 800877c:	1ad3      	subs	r3, r2, r3
 800877e:	011b      	lsls	r3, r3, #4
 8008780:	3332      	adds	r3, #50	@ 0x32
 8008782:	4a08      	ldr	r2, [pc, #32]	@ (80087a4 <UART_SetConfig+0x4e4>)
 8008784:	fba2 2303 	umull	r2, r3, r2, r3
 8008788:	095b      	lsrs	r3, r3, #5
 800878a:	f003 020f 	and.w	r2, r3, #15
 800878e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4422      	add	r2, r4
 8008796:	609a      	str	r2, [r3, #8]
}
 8008798:	bf00      	nop
 800879a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800879e:	46bd      	mov	sp, r7
 80087a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80087a4:	51eb851f 	.word	0x51eb851f

080087a8 <memset>:
 80087a8:	4402      	add	r2, r0
 80087aa:	4603      	mov	r3, r0
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d100      	bne.n	80087b2 <memset+0xa>
 80087b0:	4770      	bx	lr
 80087b2:	f803 1b01 	strb.w	r1, [r3], #1
 80087b6:	e7f9      	b.n	80087ac <memset+0x4>

080087b8 <__errno>:
 80087b8:	4b01      	ldr	r3, [pc, #4]	@ (80087c0 <__errno+0x8>)
 80087ba:	6818      	ldr	r0, [r3, #0]
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	2000000c 	.word	0x2000000c

080087c4 <__libc_init_array>:
 80087c4:	b570      	push	{r4, r5, r6, lr}
 80087c6:	4d0d      	ldr	r5, [pc, #52]	@ (80087fc <__libc_init_array+0x38>)
 80087c8:	4c0d      	ldr	r4, [pc, #52]	@ (8008800 <__libc_init_array+0x3c>)
 80087ca:	1b64      	subs	r4, r4, r5
 80087cc:	10a4      	asrs	r4, r4, #2
 80087ce:	2600      	movs	r6, #0
 80087d0:	42a6      	cmp	r6, r4
 80087d2:	d109      	bne.n	80087e8 <__libc_init_array+0x24>
 80087d4:	4d0b      	ldr	r5, [pc, #44]	@ (8008804 <__libc_init_array+0x40>)
 80087d6:	4c0c      	ldr	r4, [pc, #48]	@ (8008808 <__libc_init_array+0x44>)
 80087d8:	f000 f9b8 	bl	8008b4c <_init>
 80087dc:	1b64      	subs	r4, r4, r5
 80087de:	10a4      	asrs	r4, r4, #2
 80087e0:	2600      	movs	r6, #0
 80087e2:	42a6      	cmp	r6, r4
 80087e4:	d105      	bne.n	80087f2 <__libc_init_array+0x2e>
 80087e6:	bd70      	pop	{r4, r5, r6, pc}
 80087e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80087ec:	4798      	blx	r3
 80087ee:	3601      	adds	r6, #1
 80087f0:	e7ee      	b.n	80087d0 <__libc_init_array+0xc>
 80087f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80087f6:	4798      	blx	r3
 80087f8:	3601      	adds	r6, #1
 80087fa:	e7f2      	b.n	80087e2 <__libc_init_array+0x1e>
 80087fc:	08008bc8 	.word	0x08008bc8
 8008800:	08008bc8 	.word	0x08008bc8
 8008804:	08008bc8 	.word	0x08008bc8
 8008808:	08008bcc 	.word	0x08008bcc

0800880c <atan2f>:
 800880c:	f000 b822 	b.w	8008854 <__ieee754_atan2f>

08008810 <sqrtf>:
 8008810:	b508      	push	{r3, lr}
 8008812:	ed2d 8b02 	vpush	{d8}
 8008816:	eeb0 8a40 	vmov.f32	s16, s0
 800881a:	f000 f817 	bl	800884c <__ieee754_sqrtf>
 800881e:	eeb4 8a48 	vcmp.f32	s16, s16
 8008822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008826:	d60c      	bvs.n	8008842 <sqrtf+0x32>
 8008828:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008848 <sqrtf+0x38>
 800882c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008834:	d505      	bpl.n	8008842 <sqrtf+0x32>
 8008836:	f7ff ffbf 	bl	80087b8 <__errno>
 800883a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800883e:	2321      	movs	r3, #33	@ 0x21
 8008840:	6003      	str	r3, [r0, #0]
 8008842:	ecbd 8b02 	vpop	{d8}
 8008846:	bd08      	pop	{r3, pc}
 8008848:	00000000 	.word	0x00000000

0800884c <__ieee754_sqrtf>:
 800884c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008850:	4770      	bx	lr
	...

08008854 <__ieee754_atan2f>:
 8008854:	ee10 2a90 	vmov	r2, s1
 8008858:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800885c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008860:	b510      	push	{r4, lr}
 8008862:	eef0 7a40 	vmov.f32	s15, s0
 8008866:	d806      	bhi.n	8008876 <__ieee754_atan2f+0x22>
 8008868:	ee10 0a10 	vmov	r0, s0
 800886c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008870:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008874:	d904      	bls.n	8008880 <__ieee754_atan2f+0x2c>
 8008876:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800887a:	eeb0 0a67 	vmov.f32	s0, s15
 800887e:	bd10      	pop	{r4, pc}
 8008880:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008884:	d103      	bne.n	800888e <__ieee754_atan2f+0x3a>
 8008886:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800888a:	f000 b883 	b.w	8008994 <atanf>
 800888e:	1794      	asrs	r4, r2, #30
 8008890:	f004 0402 	and.w	r4, r4, #2
 8008894:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8008898:	b943      	cbnz	r3, 80088ac <__ieee754_atan2f+0x58>
 800889a:	2c02      	cmp	r4, #2
 800889c:	d05e      	beq.n	800895c <__ieee754_atan2f+0x108>
 800889e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008970 <__ieee754_atan2f+0x11c>
 80088a2:	2c03      	cmp	r4, #3
 80088a4:	bf08      	it	eq
 80088a6:	eef0 7a47 	vmoveq.f32	s15, s14
 80088aa:	e7e6      	b.n	800887a <__ieee754_atan2f+0x26>
 80088ac:	b941      	cbnz	r1, 80088c0 <__ieee754_atan2f+0x6c>
 80088ae:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008974 <__ieee754_atan2f+0x120>
 80088b2:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008978 <__ieee754_atan2f+0x124>
 80088b6:	2800      	cmp	r0, #0
 80088b8:	bfa8      	it	ge
 80088ba:	eef0 7a47 	vmovge.f32	s15, s14
 80088be:	e7dc      	b.n	800887a <__ieee754_atan2f+0x26>
 80088c0:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80088c4:	d110      	bne.n	80088e8 <__ieee754_atan2f+0x94>
 80088c6:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80088ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80088ce:	d107      	bne.n	80088e0 <__ieee754_atan2f+0x8c>
 80088d0:	2c02      	cmp	r4, #2
 80088d2:	d846      	bhi.n	8008962 <__ieee754_atan2f+0x10e>
 80088d4:	4b29      	ldr	r3, [pc, #164]	@ (800897c <__ieee754_atan2f+0x128>)
 80088d6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80088da:	edd3 7a00 	vldr	s15, [r3]
 80088de:	e7cc      	b.n	800887a <__ieee754_atan2f+0x26>
 80088e0:	2c02      	cmp	r4, #2
 80088e2:	d841      	bhi.n	8008968 <__ieee754_atan2f+0x114>
 80088e4:	4b26      	ldr	r3, [pc, #152]	@ (8008980 <__ieee754_atan2f+0x12c>)
 80088e6:	e7f6      	b.n	80088d6 <__ieee754_atan2f+0x82>
 80088e8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80088ec:	d0df      	beq.n	80088ae <__ieee754_atan2f+0x5a>
 80088ee:	1a5b      	subs	r3, r3, r1
 80088f0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 80088f4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 80088f8:	da1a      	bge.n	8008930 <__ieee754_atan2f+0xdc>
 80088fa:	2a00      	cmp	r2, #0
 80088fc:	da01      	bge.n	8008902 <__ieee754_atan2f+0xae>
 80088fe:	313c      	adds	r1, #60	@ 0x3c
 8008900:	db19      	blt.n	8008936 <__ieee754_atan2f+0xe2>
 8008902:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008906:	f000 f919 	bl	8008b3c <fabsf>
 800890a:	f000 f843 	bl	8008994 <atanf>
 800890e:	eef0 7a40 	vmov.f32	s15, s0
 8008912:	2c01      	cmp	r4, #1
 8008914:	d012      	beq.n	800893c <__ieee754_atan2f+0xe8>
 8008916:	2c02      	cmp	r4, #2
 8008918:	d017      	beq.n	800894a <__ieee754_atan2f+0xf6>
 800891a:	2c00      	cmp	r4, #0
 800891c:	d0ad      	beq.n	800887a <__ieee754_atan2f+0x26>
 800891e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008984 <__ieee754_atan2f+0x130>
 8008922:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008926:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008988 <__ieee754_atan2f+0x134>
 800892a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800892e:	e7a4      	b.n	800887a <__ieee754_atan2f+0x26>
 8008930:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8008978 <__ieee754_atan2f+0x124>
 8008934:	e7ed      	b.n	8008912 <__ieee754_atan2f+0xbe>
 8008936:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800898c <__ieee754_atan2f+0x138>
 800893a:	e7ea      	b.n	8008912 <__ieee754_atan2f+0xbe>
 800893c:	ee17 3a90 	vmov	r3, s15
 8008940:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008944:	ee07 3a90 	vmov	s15, r3
 8008948:	e797      	b.n	800887a <__ieee754_atan2f+0x26>
 800894a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008984 <__ieee754_atan2f+0x130>
 800894e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008952:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008988 <__ieee754_atan2f+0x134>
 8008956:	ee77 7a67 	vsub.f32	s15, s14, s15
 800895a:	e78e      	b.n	800887a <__ieee754_atan2f+0x26>
 800895c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8008988 <__ieee754_atan2f+0x134>
 8008960:	e78b      	b.n	800887a <__ieee754_atan2f+0x26>
 8008962:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8008990 <__ieee754_atan2f+0x13c>
 8008966:	e788      	b.n	800887a <__ieee754_atan2f+0x26>
 8008968:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800898c <__ieee754_atan2f+0x138>
 800896c:	e785      	b.n	800887a <__ieee754_atan2f+0x26>
 800896e:	bf00      	nop
 8008970:	c0490fdb 	.word	0xc0490fdb
 8008974:	bfc90fdb 	.word	0xbfc90fdb
 8008978:	3fc90fdb 	.word	0x3fc90fdb
 800897c:	08008b94 	.word	0x08008b94
 8008980:	08008b88 	.word	0x08008b88
 8008984:	33bbbd2e 	.word	0x33bbbd2e
 8008988:	40490fdb 	.word	0x40490fdb
 800898c:	00000000 	.word	0x00000000
 8008990:	3f490fdb 	.word	0x3f490fdb

08008994 <atanf>:
 8008994:	b538      	push	{r3, r4, r5, lr}
 8008996:	ee10 5a10 	vmov	r5, s0
 800899a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800899e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80089a2:	eef0 7a40 	vmov.f32	s15, s0
 80089a6:	d310      	bcc.n	80089ca <atanf+0x36>
 80089a8:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80089ac:	d904      	bls.n	80089b8 <atanf+0x24>
 80089ae:	ee70 7a00 	vadd.f32	s15, s0, s0
 80089b2:	eeb0 0a67 	vmov.f32	s0, s15
 80089b6:	bd38      	pop	{r3, r4, r5, pc}
 80089b8:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8008af0 <atanf+0x15c>
 80089bc:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8008af4 <atanf+0x160>
 80089c0:	2d00      	cmp	r5, #0
 80089c2:	bfc8      	it	gt
 80089c4:	eef0 7a47 	vmovgt.f32	s15, s14
 80089c8:	e7f3      	b.n	80089b2 <atanf+0x1e>
 80089ca:	4b4b      	ldr	r3, [pc, #300]	@ (8008af8 <atanf+0x164>)
 80089cc:	429c      	cmp	r4, r3
 80089ce:	d810      	bhi.n	80089f2 <atanf+0x5e>
 80089d0:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80089d4:	d20a      	bcs.n	80089ec <atanf+0x58>
 80089d6:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008afc <atanf+0x168>
 80089da:	ee30 7a07 	vadd.f32	s14, s0, s14
 80089de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80089e2:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80089e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ea:	dce2      	bgt.n	80089b2 <atanf+0x1e>
 80089ec:	f04f 33ff 	mov.w	r3, #4294967295
 80089f0:	e013      	b.n	8008a1a <atanf+0x86>
 80089f2:	f000 f8a3 	bl	8008b3c <fabsf>
 80089f6:	4b42      	ldr	r3, [pc, #264]	@ (8008b00 <atanf+0x16c>)
 80089f8:	429c      	cmp	r4, r3
 80089fa:	d84f      	bhi.n	8008a9c <atanf+0x108>
 80089fc:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008a00:	429c      	cmp	r4, r3
 8008a02:	d841      	bhi.n	8008a88 <atanf+0xf4>
 8008a04:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008a08:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008a0c:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008a10:	2300      	movs	r3, #0
 8008a12:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008a16:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008a1a:	1c5a      	adds	r2, r3, #1
 8008a1c:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008a20:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8008b04 <atanf+0x170>
 8008a24:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8008b08 <atanf+0x174>
 8008a28:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8008b0c <atanf+0x178>
 8008a2c:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008a30:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008a34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008b10 <atanf+0x17c>
 8008a38:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008a3c:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8008b14 <atanf+0x180>
 8008a40:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008a44:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008b18 <atanf+0x184>
 8008a48:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008a4c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008b1c <atanf+0x188>
 8008a50:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008a54:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8008b20 <atanf+0x18c>
 8008a58:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008a5c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008b24 <atanf+0x190>
 8008a60:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008a64:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8008b28 <atanf+0x194>
 8008a68:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008a6c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008b2c <atanf+0x198>
 8008a70:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008a74:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008a78:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008a7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008a80:	d121      	bne.n	8008ac6 <atanf+0x132>
 8008a82:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a86:	e794      	b.n	80089b2 <atanf+0x1e>
 8008a88:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008a8c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008a90:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008a94:	2301      	movs	r3, #1
 8008a96:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008a9a:	e7be      	b.n	8008a1a <atanf+0x86>
 8008a9c:	4b24      	ldr	r3, [pc, #144]	@ (8008b30 <atanf+0x19c>)
 8008a9e:	429c      	cmp	r4, r3
 8008aa0:	d80b      	bhi.n	8008aba <atanf+0x126>
 8008aa2:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8008aa6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008aaa:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008aae:	2302      	movs	r3, #2
 8008ab0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008ab4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ab8:	e7af      	b.n	8008a1a <atanf+0x86>
 8008aba:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008abe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e7a9      	b.n	8008a1a <atanf+0x86>
 8008ac6:	4a1b      	ldr	r2, [pc, #108]	@ (8008b34 <atanf+0x1a0>)
 8008ac8:	491b      	ldr	r1, [pc, #108]	@ (8008b38 <atanf+0x1a4>)
 8008aca:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008ace:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008ad2:	edd3 6a00 	vldr	s13, [r3]
 8008ad6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008ada:	2d00      	cmp	r5, #0
 8008adc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008ae0:	edd2 7a00 	vldr	s15, [r2]
 8008ae4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ae8:	bfb8      	it	lt
 8008aea:	eef1 7a67 	vneglt.f32	s15, s15
 8008aee:	e760      	b.n	80089b2 <atanf+0x1e>
 8008af0:	bfc90fdb 	.word	0xbfc90fdb
 8008af4:	3fc90fdb 	.word	0x3fc90fdb
 8008af8:	3edfffff 	.word	0x3edfffff
 8008afc:	7149f2ca 	.word	0x7149f2ca
 8008b00:	3f97ffff 	.word	0x3f97ffff
 8008b04:	3c8569d7 	.word	0x3c8569d7
 8008b08:	3d4bda59 	.word	0x3d4bda59
 8008b0c:	bd6ef16b 	.word	0xbd6ef16b
 8008b10:	3d886b35 	.word	0x3d886b35
 8008b14:	3dba2e6e 	.word	0x3dba2e6e
 8008b18:	3e124925 	.word	0x3e124925
 8008b1c:	3eaaaaab 	.word	0x3eaaaaab
 8008b20:	bd15a221 	.word	0xbd15a221
 8008b24:	bd9d8795 	.word	0xbd9d8795
 8008b28:	bde38e38 	.word	0xbde38e38
 8008b2c:	be4ccccd 	.word	0xbe4ccccd
 8008b30:	401bffff 	.word	0x401bffff
 8008b34:	08008bb0 	.word	0x08008bb0
 8008b38:	08008ba0 	.word	0x08008ba0

08008b3c <fabsf>:
 8008b3c:	ee10 3a10 	vmov	r3, s0
 8008b40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008b44:	ee00 3a10 	vmov	s0, r3
 8008b48:	4770      	bx	lr
	...

08008b4c <_init>:
 8008b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4e:	bf00      	nop
 8008b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b52:	bc08      	pop	{r3}
 8008b54:	469e      	mov	lr, r3
 8008b56:	4770      	bx	lr

08008b58 <_fini>:
 8008b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b5a:	bf00      	nop
 8008b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b5e:	bc08      	pop	{r3}
 8008b60:	469e      	mov	lr, r3
 8008b62:	4770      	bx	lr
