lbl_8007703C:
/* 8007703C  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80077040  7C 08 02 A6 */	mflr r0
/* 80077044  90 01 00 24 */	stw r0, 0x24(r1)
/* 80077048  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8007704C  7C 7F 1B 78 */	mr r31, r3
/* 80077050  80 03 00 88 */	lwz r0, 0x88(r3)
/* 80077054  2C 00 00 00 */	cmpwi r0, 0
/* 80077058  41 81 00 1C */	bgt lbl_80077074
/* 8007705C  38 7F 00 60 */	addi r3, r31, 0x60
/* 80077060  80 9F 00 30 */	lwz r4, 0x30(r31)
/* 80077064  C0 22 8C C0 */	lfs f1, lit_4025(r2)
/* 80077068  FC 40 08 90 */	fmr f2, f1
/* 8007706C  48 1F 81 15 */	bl Set__8cM3dGCylFRC4cXyzff
/* 80077070  48 00 00 90 */	b lbl_80077100
lbl_80077074:
/* 80077074  4B FF FF 11 */	bl GetWallAllR__9dBgS_AcchFv
/* 80077078  80 9F 00 8C */	lwz r4, 0x8c(r31)
/* 8007707C  C0 04 00 30 */	lfs f0, 0x30(r4)
/* 80077080  FC 60 00 90 */	fmr f3, f0
/* 80077084  FC 80 00 90 */	fmr f4, f0
/* 80077088  80 1F 00 88 */	lwz r0, 0x88(r31)
/* 8007708C  2C 00 00 01 */	cmpwi r0, 1
/* 80077090  41 80 00 3C */	blt lbl_800770CC
/* 80077094  38 60 00 00 */	li r3, 0
/* 80077098  7C 09 03 A6 */	mtctr r0
/* 8007709C  2C 00 00 00 */	cmpwi r0, 0
/* 800770A0  40 81 00 2C */	ble lbl_800770CC
lbl_800770A4:
/* 800770A4  38 03 00 30 */	addi r0, r3, 0x30
/* 800770A8  7C 04 04 2E */	lfsx f0, r4, r0
/* 800770AC  FC 03 00 40 */	fcmpo cr0, f3, f0
/* 800770B0  40 81 00 08 */	ble lbl_800770B8
/* 800770B4  FC 60 00 90 */	fmr f3, f0
lbl_800770B8:
/* 800770B8  FC 04 00 40 */	fcmpo cr0, f4, f0
/* 800770BC  40 80 00 08 */	bge lbl_800770C4
/* 800770C0  FC 80 00 90 */	fmr f4, f0
lbl_800770C4:
/* 800770C4  38 63 00 40 */	addi r3, r3, 0x40
/* 800770C8  42 00 FF DC */	bdnz lbl_800770A4
lbl_800770CC:
/* 800770CC  80 7F 00 30 */	lwz r3, 0x30(r31)
/* 800770D0  C0 03 00 00 */	lfs f0, 0(r3)
/* 800770D4  D0 01 00 08 */	stfs f0, 8(r1)
/* 800770D8  C0 43 00 04 */	lfs f2, 4(r3)
/* 800770DC  D0 41 00 0C */	stfs f2, 0xc(r1)
/* 800770E0  C0 03 00 08 */	lfs f0, 8(r3)
/* 800770E4  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 800770E8  EC 02 18 2A */	fadds f0, f2, f3
/* 800770EC  D0 01 00 0C */	stfs f0, 0xc(r1)
/* 800770F0  38 7F 00 60 */	addi r3, r31, 0x60
/* 800770F4  38 81 00 08 */	addi r4, r1, 8
/* 800770F8  EC 44 18 28 */	fsubs f2, f4, f3
/* 800770FC  48 1F 80 85 */	bl Set__8cM3dGCylFRC4cXyzff
lbl_80077100:
/* 80077100  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 80077104  80 01 00 24 */	lwz r0, 0x24(r1)
/* 80077108  7C 08 03 A6 */	mtlr r0
/* 8007710C  38 21 00 20 */	addi r1, r1, 0x20
/* 80077110  4E 80 00 20 */	blr 
