{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.39121e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 4.53252e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.40737e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 4.53252e-05,
	"finish__design__instance__count__class:buffer": 25,
	"finish__design__instance__area__class:buffer": 193.936,
	"finish__design__instance__count__class:timing_repair_buffer": 38,
	"finish__design__instance__area__class:timing_repair_buffer": 271.51,
	"finish__design__instance__count__class:inverter": 23,
	"finish__design__instance__area__class:inverter": 90.0864,
	"finish__design__instance__count__class:sequential_cell": 188,
	"finish__design__instance__area__class:sequential_cell": 5357.64,
	"finish__design__instance__count__class:multi_input_combinational_cell": 283,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2372.28,
	"finish__design__instance__count": 557,
	"finish__design__instance__area": 8285.45,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.648798,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.844509,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000268687,
	"finish__power__switching__total": 0.000231396,
	"finish__power__leakage__total": 3.09327e-09,
	"finish__power__total": 0.000500086,
	"finish__design__io": 38,
	"finish__design__die__area": 26129.1,
	"finish__design__core__area": 25109.1,
	"finish__design__instance__count": 887,
	"finish__design__instance__area": 8698.34,
	"finish__design__instance__count__stdcell": 887,
	"finish__design__instance__area__stdcell": 8698.34,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.346422,
	"finish__design__instance__utilization__stdcell": 0.346422,
	"finish__design__rows": 58,
	"finish__design__rows:unithd": 58,
	"finish__design__sites": 20068,
	"finish__design__sites:unithd": 20068,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}