# Generated by Yosys 0.18+10 (git sha1 34d41df1e, gcc 11.2.1 -fPIC -Os)

.model dsp_mul_unsigned_reg_inf_dsp19x2
.inputs clk reset A[0] A[1] A[2] A[3] A[4] A[5] A[6] A[7] A[8] A[9] A[10] A[11] A[12] A[13] A[14] A[15] A[16] A[17] A[18] A[19] B[0] B[1] B[2] B[3] B[4] B[5] B[6] B[7] B[8] B[9] B[10] B[11] B[12] B[13] B[14] B[15] B[16] B[17]
.outputs P[0] P[1] P[2] P[3] P[4] P[5] P[6] P[7] P[8] P[9] P[10] P[11] P[12] P[13] P[14] P[15] P[16] P[17] P[18] P[19] P[20] P[21] P[22] P[23] P[24] P[25] P[26] P[27] P[28] P[29] P[30] P[31] P[32] P[33] P[34] P[35] P[36] P[37]
.names $false
.names $true
1
.names $undef
.subckt DFFRE C=clk D=mul1[0] E=$true Q=P[0] R=reset
.subckt DFFRE C=clk D=mul1[1] E=$true Q=P[1] R=reset
.subckt DFFRE C=clk D=mul1[2] E=$true Q=P[2] R=reset
.subckt DFFRE C=clk D=mul1[3] E=$true Q=P[3] R=reset
.subckt DFFRE C=clk D=mul1[4] E=$true Q=P[4] R=reset
.subckt DFFRE C=clk D=mul1[5] E=$true Q=P[5] R=reset
.subckt DFFRE C=clk D=mul1[6] E=$true Q=P[6] R=reset
.subckt DFFRE C=clk D=mul1[7] E=$true Q=P[7] R=reset
.subckt DFFRE C=clk D=mul1[8] E=$true Q=P[8] R=reset
.subckt DFFRE C=clk D=mul1[9] E=$true Q=P[9] R=reset
.subckt DFFRE C=clk D=mul1[10] E=$true Q=P[10] R=reset
.subckt DFFRE C=clk D=mul1[11] E=$true Q=P[11] R=reset
.subckt DFFRE C=clk D=mul1[12] E=$true Q=P[12] R=reset
.subckt DFFRE C=clk D=mul1[13] E=$true Q=P[13] R=reset
.subckt DFFRE C=clk D=mul1[14] E=$true Q=P[14] R=reset
.subckt DFFRE C=clk D=mul1[15] E=$true Q=P[15] R=reset
.subckt DFFRE C=clk D=mul1[16] E=$true Q=P[16] R=reset
.subckt DFFRE C=clk D=mul1[17] E=$true Q=P[17] R=reset
.subckt DFFRE C=clk D=mul1[18] E=$true Q=P[18] R=reset
.subckt DFFRE C=clk D=mul2[0] E=$true Q=P[32] R=reset
.subckt DFFRE C=clk D=mul2[1] E=$true Q=P[33] R=reset
.subckt DFFRE C=clk D=mul2[2] E=$true Q=P[34] R=reset
.subckt DFFRE C=clk D=mul2[3] E=$true Q=P[35] R=reset
.subckt DFFRE C=clk D=mul2[4] E=$true Q=P[36] R=reset
.subckt DFFRE C=clk D=mul2[5] E=$true Q=P[37] R=reset
.subckt LUT1 A=reset Y=$abc$227$auto$rtlil.cc:2384:Not$22
.param INIT_VALUE 01
.subckt DSP19X2 A1[0]=A[0] A1[1]=A[1] A1[2]=A[2] A1[3]=A[3] A1[4]=A[4] A1[5]=A[5] A1[6]=A[6] A1[7]=A[7] A1[8]=A[8] A1[9]=A[9] A2[0]=A[10] A2[1]=A[11] A2[2]=A[12] A2[3]=A[13] A2[4]=A[14] A2[5]=A[15] A2[6]=A[16] A2[7]=A[17] A2[8]=A[18] A2[9]=A[19] B1[0]=B[0] B1[1]=B[1] B1[2]=B[2] B1[3]=B[3] B1[4]=B[4] B1[5]=B[5] B1[6]=B[6] B1[7]=B[7] B1[8]=B[8] B2[0]=B[9] B2[1]=B[10] B2[2]=B[11] B2[3]=B[12] B2[4]=B[13] B2[5]=B[14] B2[6]=B[15] B2[7]=B[16] B2[8]=B[17] CLK=clk DLY_B1[0]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[0] DLY_B1[1]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[1] DLY_B1[2]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[2] DLY_B1[3]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[3] DLY_B1[4]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[4] DLY_B1[5]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[5] DLY_B1[6]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[6] DLY_B1[7]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[7] DLY_B1[8]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[8] DLY_B2[0]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[9] DLY_B2[1]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[10] DLY_B2[2]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[11] DLY_B2[3]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[12] DLY_B2[4]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[13] DLY_B2[5]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[14] DLY_B2[6]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[15] DLY_B2[7]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[16] DLY_B2[8]=$techmap23\simd_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7_$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:39$6.dly_b[17] FEEDBACK[0]=$false FEEDBACK[1]=$false FEEDBACK[2]=$false RESET=$abc$227$auto$rtlil.cc:2384:Not$22 UNSIGNED_A=$true UNSIGNED_B=$true Z1[0]=mul2[0] Z1[1]=mul2[1] Z1[2]=mul2[2] Z1[3]=mul2[3] Z1[4]=mul2[4] Z1[5]=mul2[5] Z1[6]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[6] Z1[7]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[7] Z1[8]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[8] Z1[9]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[9] Z1[10]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[10] Z1[11]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[11] Z1[12]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[12] Z1[13]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[13] Z1[14]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[14] Z1[15]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[15] Z1[16]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[16] Z1[17]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[17] Z1[18]=$techmap19$mul$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/test_dsp/EDA-2531/./dsp_mul_unsigned_reg_inf_dsp19x2.v:40$7.Y[18] Z2[0]=mul1[0] Z2[1]=mul1[1] Z2[2]=mul1[2] Z2[3]=mul1[3] Z2[4]=mul1[4] Z2[5]=mul1[5] Z2[6]=mul1[6] Z2[7]=mul1[7] Z2[8]=mul1[8] Z2[9]=mul1[9] Z2[10]=mul1[10] Z2[11]=mul1[11] Z2[12]=mul1[12] Z2[13]=mul1[13] Z2[14]=mul1[14] Z2[15]=mul1[15] Z2[16]=mul1[16] Z2[17]=mul1[17] Z2[18]=mul1[18]
.param COEFF1_0 0000000000
.param COEFF1_1 0000000000
.param COEFF1_2 0000000000
.param COEFF1_3 0000000000
.param COEFF2_0 0000000000
.param COEFF2_1 0000000000
.param COEFF2_2 0000000000
.param COEFF2_3 0000000000
.param DSP_MODE "MULTIPLY"
.param INPUT_REG_EN "TRUE"
.param OUTPUT_REG_EN "FALSE"
.names $false P[19]
1 1
.names $false P[20]
1 1
.names $false P[21]
1 1
.names $false P[22]
1 1
.names $false P[23]
1 1
.names $false P[24]
1 1
.names $false P[25]
1 1
.names $false P[26]
1 1
.names $false P[27]
1 1
.names $false P[28]
1 1
.names $false P[29]
1 1
.names $false P[30]
1 1
.names $false P[31]
1 1
.end
