read_verilog top.v
synth -top top
splitnets -ports
hierarchy -check
