Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Sep  5 13:13:49 2022
| Host         : ubuntu-dev2 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   423 |
|    Minimum number of control sets                        |   423 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1000 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   423 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    53 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     9 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2054 |          622 |
| No           | No                    | Yes                    |              29 |            9 |
| No           | Yes                   | No                     |            1156 |          485 |
| Yes          | No                    | No                     |            4056 |         1097 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3690 |         1155 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                               Enable Signal                                                                                                               |                                                                                              Set/Reset Signal                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                     | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                            |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                                                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                             |                1 |              1 |         1.00 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                             |                1 |              1 |         1.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/U_design_1_v_mix_0_0_fifo_w2_d7_S_ram/shiftReg_ce                                                                                                        |                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter1_reg                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarArray_U/ap_enable_reg_pp0_iter12_reg_0  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/flow_control_loop_pipe_sequential_init_U/icmp_ln271_reg_602_reg[0]               |                                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                           |                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/mOutPtr[3]_i_1__1_n_8                                                                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerEnable_c_U/mOutPtr[3]_i_1__4_n_8                                                                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                2 |              4 |         2.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                       |                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/seven_segment_0/inst/seven_seg[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                            |                2 |              4 |         2.00 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/mOutPtr[3]_i_1__3_n_8                                                                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/mOutPtr[3]_i_1__5_n_8                                                                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/flow_control_loop_pipe_sequential_init_U/icmp_ln271_reg_602_reg[0]               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/mOutPtr[3]_i_1__0_n_8                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/mOutPtr[3]_i_1__2_n_8                                                                                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      |                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/start_for_v_mix_core_alpha_true_true_U0_U/mOutPtr[3]_i_1__11_n_8                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/mOutPtr[3]_i_1_n_8                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/mOutPtr[3]_i_1__8_n_8                                                                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/mOutPtr[3]_i_1__6_n_8                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/mOutPtr[3]_i_1__7_n_8                                                                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/seven_segment_0/inst/update                                                                                                                                                                                                    |                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_CS_fsm_reg[2]_7[0]                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/internal_empty_n_reg[0]                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/E[0]                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_25M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_20M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                     |                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/rst_clk_wiz_0_20M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_20M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                   |                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                    |                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/xCount_V_1[5]_i_2_n_3                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/xCount_V_1[0]                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/rst_clk_wiz_0_25M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_25M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/rst_clk_wiz_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/yCount_V_1                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/yCount_V_1[5]_i_1_n_3                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/waddr                                                                                                                                                                                  |                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_59_in                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/SS[0]                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_59_in                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q1_reg_2                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_59_in                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q0_reg_1                                                   |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[9]_i_1_n_3                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter12_reg[0]                                          |                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg_reg_1[0] |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/ap_CS_fsm_state1                                                                                                                                                     |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/ap_CS_fsm_state1                                                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/select_ln260_reg_1223                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/rampVal_20                                                                                                                                                           |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/rampVal_2_loc_0_fu_266[7]_i_1_n_3                                                                                                                                    |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                           | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/hdata0                                                                                                                                                               |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/rampVal_10                                                                                                                                                           |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_CS_fsm_reg[2]_5[0]                                                                                             |                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/zonePlateVAddr0                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/zonePlateVAddr[7]_i_1_n_3                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/shiftReg_ce                                                                       |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12_reg_3[0]                                                                                 |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/zonePlateVAddr0                                                                                                   |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                         |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                           | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_CS_fsm_reg[2]_6[0]                                                                                             |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/internal_full_n_reg_0[0]                                                                                          |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_CS_fsm_reg[2]_4[0]                                                                                             |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_condition_221                                                                 | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_phi_reg_pp0_iter2_empty_reg_219[7]_i_1_n_8     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_CS_fsm_reg[2]_3[0]                                                                                             |                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_enable_reg_pp0_iter12_reg_4[0]                                                                                 |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_11[0]                                                                                                                                                                            |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                               |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                               |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                 |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                |                                                                                                                                                                                                            |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_Y_R_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerScaleFactor_1[7]_i_1_n_8                                                                                                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                3 |              8 |         2.67 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_V_B_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_background_U_G_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/shiftReg_ce                               |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerScaleFactor_1_c_U/U_design_1_v_mix_0_0_fifo_w8_d7_S_ram/shiftReg_ce                                                                                                 |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                |                                                                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerAlpha_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/shiftReg_ce                                                                                                      |                                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/ap_NS_fsm12_out                                                                                                             |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/xCount_V_3[9]_i_2_n_3                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/xCount_V_3[9]_i_1_n_3                            |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190_ap_start_reg0                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/v_mix_core_alpha_true_true_U0_hwReg_layerStartY_1_read                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/flow_control_loop_pipe_sequential_init_U/E[0]                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/flow_control_loop_pipe_sequential_init_U/SR[0]                  |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/yCount_V_3[9]_i_2_n_3                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCheckerBoard_fu_970/yCount_V_3[9]_i_1_n_3                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88_ap_start_reg0                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/v_mix_rgb2yuv_false_U0_height_read                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151/j_fu_1040                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_151/ap_NS_fsm19_out                                                |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_25M/U0/bus_struct_reset[0]                                                                                                                                                        |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                       |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76_ap_start_reg0                                                                     | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read1_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/grp_reg_ap_uint_10_s_fu_173/icmp_ln1404_1_reg_533_reg[0][0]                      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/grp_reg_ap_uint_10_s_fu_173/SR[0]                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/flow_control_loop_pipe_sequential_init_U/E[0]                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/flow_control_loop_pipe_sequential_init_U/SR[0]                  |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98_ap_start_reg0                                                                                  | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read1_c49_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                 |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_3_U0/grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_3_U0/grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/flow_control_loop_pipe_sequential_init_U/SR[0]              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg[0]                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205/flow_control_loop_pipe_sequential_init_U/SR[0]                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_3_U0/grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110_ap_start_reg0                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read1_c50_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/flow_control_loop_pipe_sequential_init_U/E[0]                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/flow_control_loop_pipe_sequential_init_U/SR[0]                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/flow_control_loop_pipe_sequential_init_U/E[0]                                     | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/grp_v_mix_upsample_alpha_false_Pipeline_VITIS_LOOP_158_2_fu_76/flow_control_loop_pipe_sequential_init_U/SR[0]     |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80_ap_start_reg0                                                                                   | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read_c_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/yCount_V                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/yCount_V[9]_i_1_n_3                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/xCount_V[9]_i_2_n_3                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/xCount_V[9]_i_1_n_3                          |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/SR[0]                                                                                                                |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_1_U0/grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/flow_control_loop_pipe_sequential_init_U/E[0]                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_1_U0/grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/flow_control_loop_pipe_sequential_init_U/SR[0]         |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/E[0]                                      | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/SR[0]      |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_1_U0/grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108_ap_start_reg0                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read1_c52_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/flow_control_loop_pipe_sequential_init_U/SR[0]              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3][0]                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_HwReg_width_read                                                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94/flow_control_loop_pipe_sequential_init_U/E[0]                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_3188_3_fu_94/flow_control_loop_pipe_sequential_init_U/SR[0]          |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92_ap_start_reg0                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read_c48_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/flow_control_loop_pipe_sequential_init_U/E[0]                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/flow_control_loop_pipe_sequential_init_U/SR[0]             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88_ap_start_reg0                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/v_mix_422_to_420_false_U0_HwReg_width_c_write                                                                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_2_U0/grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/flow_control_loop_pipe_sequential_init_U/E[0]                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_2_U0/grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/flow_control_loop_pipe_sequential_init_U/SR[0]         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/i_5_reg_4610                                                                                                                                   |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_2_U0/grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110_ap_start_reg0                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read1_c51_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/SR[0]                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/flow_control_loop_pipe_sequential_init_U/SR[0]              |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/i_7_reg_4010                                                                                                                                        |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                         |                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/flow_control_loop_pipe_sequential_init_U/E[0]                                    | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/flow_control_loop_pipe_sequential_init_U/SR[0]    |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c46_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/shiftReg_ce                                                                                                          |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88_ap_start_reg0                                                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/v_mix_444_to_422_false_U0_HwReg_width_c39_write                                                                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/flow_control_loop_pipe_sequential_init_U/E[0]                                             | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/flow_control_loop_pipe_sequential_init_U/SR[0]             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92_ap_start_reg0                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/p_read_c47_U/U_design_1_v_mix_0_0_fifo_w1_d2_S_ram/SR[0]                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c42_U/U_design_1_v_mix_0_0_fifo_w10_d7_S_ram/shiftReg_ce                                                                                                           |                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/vHatch[0]_i_2_n_3                                                                | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/vHatch0                                           |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/icmp_ln1027_reg_3158_reg[0][0]                                           |                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2]_1[0]                                                    |                                                                                                                                                                                                            |                7 |             11 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                 |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0                                                                                                     |                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                        |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/E[0]                                                                                                                                                                      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_s_axis_video1_V_data_V_U/B_V_data_1_load_B                                                                                                                                                          |                                                                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_s_axis_video1_V_data_V_U/B_V_data_1_payload_A[31]_i_1_n_8                                                                                                                                           |                                                                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/op_V_data_V_1_load_B                                                                                                                                                                                            | design_1_i/hud_gen_0/inst/op_V_data_V_1_payload_B[30]_i_1_n_0                                                                                                                                              |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/op_V_data_V_1_load_A                                                                                                                                                                                            | design_1_i/hud_gen_0/inst/op_V_data_V_1_payload_A[30]_i_1_n_0                                                                                                                                              |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternTartanColorBars_fu_1001/tpgBarSelYuv_y22_U/E[0]                                                     |                                                                                                                                                                                                            |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                               |                                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/p_100_in                                                                                                                                                                                                        | design_1_i/hud_gen_0/inst/tmp_data_V_fu_92[30]_i_1_n_0                                                                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][0]                                                      |                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/phi_mul_fu_446                                                                                                    | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                    |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424_ap_start_reg0                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/ap_NS_fsm15_out                                                                                                                       |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                     |                                                                                                                                                                                                            |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/E[0]                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/SR[0]                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2]_0[0]                                                    |                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/internal_full_n_reg[0]                                                                                            |                                                                                                                                                                                                            |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerAlpha_1[15]_i_1_n_8                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_8                                                                                                                                                                                | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_video_format[15]_i_1_n_8                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_reserve[15]_i_1_n_8                                                                                                                                                                              | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerWidth_1[15]_i_1_n_8                                                                                                                                                                         | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStride_1[15]_i_1_n_8                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartX_1[15]_i_1_n_8                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerHeight_1[15]_i_1_n_8                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerStartY_1[15]_i_1_n_8                                                                                                                                                                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_8                                                                                                                                                                               | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_Y_R[15]_i_1_n_8                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_V_B[15]_i_1_n_8                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                |                                                                                                                                                                                                            |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                | design_1_i/v_mix_0/inst/CTRL_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_background_U_G[15]_i_1_n_8                                                                                                                                                                       | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartY_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerStartX_1_c_U/U_design_1_v_mix_0_0_fifo_w16_d7_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                           | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                           | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgBarSelYuv_y_U/E[0]                                                                                             |                                                                                                                                                                                                            |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/seven_segment_0/inst/refresh[17]_i_1_n_0                                                                                                                                                        |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                          |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                            |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/p_59_in                                                                                                                                                                                              |                                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c58_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                   |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                     |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c62_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                   |                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c61_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                   |                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                               |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                            |                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c59_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                   |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerHeight_1_c60_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                   |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c43_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                          |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c44_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                          |                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                   |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_height_c45_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                          |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]_0[0]                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c54_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                    |                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/ap_CS_fsm_state1                                                                                                                                        |                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/ap_CS_fsm_state1                                                                                                                                     |                                                                                                                                                                                                            |                7 |             20 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/ap_CS_fsm_state1                                                                                                                                     |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                             |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c41_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                           |                                                                                                                                                                                                            |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c40_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                           |                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_width_c39_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                           |                                                                                                                                                                                                            |                4 |             20 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                      |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c57_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                    |                                                                                                                                                                                                            |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c53_U/U_design_1_v_mix_0_0_fifo_w16_d2_S_ram/shiftReg_ce                                                                                                    |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c55_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                    |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/HwReg_layerWidth_1_c56_U/U_design_1_v_mix_0_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                    |                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_1_U0/Q[0]                                                                                                                                               |                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_2_U0/Q[0]                                                                                                                                               |                                                                                                                                                                                                            |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_3_U0/Q[0]                                                                                                                                                  |                                                                                                                                                                                                            |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_false_U0/Q[0]                                                                                                                                                   |                                                                                                                                                                                                            |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                    |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_alpha_false_U0/Q[0]                                                                                                                                             |                                                                                                                                                                                                            |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               15 |             22 |         1.47 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                           | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                      |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_8                                                                                                                                            |                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                           |                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_8                                                                                                                                         |                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               10 |             24 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               12 |             24 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1_n_3                                                                                                                                            |                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/rhs_3_reg_1990                                                                   |                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[23]_i_1_n_3                                                                                                                                            |                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternDPColorSquare_fu_927/DPtpgBarSelYuv_709_y_U/ap_enable_reg_pp0_iter1_reg                             |                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_condition_219                                                                 |                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/ap_condition_221                                                                 |                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               11 |             24 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/icmp_ln271_reg_602_reg[0]_2[0]                                                   |                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_232/flow_control_loop_pipe_sequential_init_U/E[0]                                         |                                                                                                                                                                                                            |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/shiftReg_ce                                                                                                       |                                                                                                                                                                                                            |                3 |             24 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                    |                7 |             24 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                9 |             24 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                           |                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               14 |             25 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_152[23]_i_1_n_8                                                                                                                |                                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205/flow_control_loop_pipe_sequential_init_U/E[0]                                                |                                                                                                                                                                                                            |                8 |             25 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/grp_tpgPatternCrossHatch_fu_1032/grp_reg_ap_uint_10_s_fu_173/E[0]                                                 |                                                                                                                                                                                                            |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                 |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                              |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                 |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                    |                                                                                                                                                                                                            |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/indvar_flatten_reg_1750                                                                                                                                                                                         |                                                                                                                                                                                                            |               17 |             31 |         1.82 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/p_100_in                                                                                                                                                                                                        | design_1_i/hud_gen_0/inst/y_0_reg_186                                                                                                                                                                      |               14 |             31 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                          |                8 |             31 |         3.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                        |                                                                                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                               |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                               |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                   |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                           |                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_505/count_new_0_reg_304                                                                                                                                                               | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_505/s                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_bar_pos_x[31]_i_1_n_0                                                                                                                                                              | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                    |                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_ball_colour[31]_i_1_n_0                                                                                                                                                            | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                   |                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                                            |                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_row[31]_i_1_n_0                                                                                                                                                                    | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_505/E[0]                                                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_505/count_new_0_reg_304                                                                                                                                |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_ball_y[31]_i_1_n_0                                                                                                                                                                 | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_ball_x[31]_i_1_n_0                                                                                                                                                                 | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                  |                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_wait_for_eol_fu_284/flow_control_loop_pipe_sequential_init_U/E[0]                               |                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_bar_width[31]_i_1_n_0                                                                                                                                                              | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/CTRL_s_axi_U/int_layerEnable[31]_i_1_n_8                                                                                                                                                                          | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_ball_size[31]_i_1_n_0                                                                                                                                                              | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                 |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/int_column[31]_i_1_n_0                                                                                                                                                                 | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                     |               14 |             33 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/axi_data_2_lcssa_i_reg_202[31]_i_1_n_8                                                                                                         |                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/bSerie_V0                                                                                                                                                                 |                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0][0]                |                                                                                                                                                                                                            |               14 |             33 |         2.36 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                              |                                                                                                                                                                                                            |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/ap_CS_fsm_state2                                                                                                                                 |                                                                                                                                                                                                            |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                            |               11 |             36 |         3.27 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                            |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                    |                                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/microblaze_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                            |                                                                                                                                                                                                            |                7 |             36 |         5.14 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                            |               16 |             39 |         2.44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                     |                                                                                                                                                                                                            |               13 |             47 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_rgb2yuv_false_U0/grp_v_mix_rgb2yuv_false_Pipeline_VITIS_LOOP_1001_2_fu_88/E[0]                                                                                           |                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_205/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg_0[0]                            |                                                                                                                                                                                                            |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_upsample_false_U0/grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_62_2_fu_98/E[0]                                                                                           |                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/grp_v_mix_core_alpha_true_true_Pipeline_VITIS_LOOP_271_3_fu_190/E[0]                                                                             |                                                                                                                                                                                                            |                9 |             48 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_444_to_422_false_U0/grp_v_mix_444_to_422_false_Pipeline_VITIS_LOOP_673_2_fu_88/E[0]                                                                                      |                                                                                                                                                                                                            |               15 |             48 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_U0/grp_v_mix_422_to_444_false_Pipeline_VITIS_LOOP_60_2_fu_92/E[0]                                                                                       |                                                                                                                                                                                                            |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_444_false_2_U0/grp_v_mix_422_to_444_false_2_Pipeline_VITIS_LOOP_60_2_fu_110/E[0]                                                                                  |                                                                                                                                                                                                            |               10 |             48 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_422_to_420_false_U0/grp_v_mix_422_to_420_false_Pipeline_VITIS_LOOP_463_2_fu_88/E[0]                                                                                      |                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_U0/grp_v_mix_420_to_422_false_Pipeline_VITIS_LOOP_31_2_fu_92/E[0]                                                                                       |                                                                                                                                                                                                            |               14 |             48 |         3.43 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_420_to_422_false_1_U0/grp_v_mix_420_to_422_false_1_Pipeline_VITIS_LOOP_31_2_fu_108/E[0]                                                                                  |                                                                                                                                                                                                            |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_3_U0/grp_v_mix_yuv2rgb_false_3_Pipeline_VITIS_LOOP_856_2_fu_110/E[0]                                                                                       |                                                                                                                                                                                                            |               12 |             48 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_yuv2rgb_false_U0/grp_v_mix_yuv2rgb_false_Pipeline_VITIS_LOOP_856_2_fu_80/E[0]                                                                                            |                                                                                                                                                                                                            |               13 |             48 |         3.69 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/internal_full_n_reg[0]                    |                                                                                                                                                                                                            |               11 |             48 |         4.36 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                          |               24 |             54 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                  |                                                                                                                                                                                                            |               15 |             69 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/HwReg_layerEnableFlag_reg_386                                                                                                                                                                                     |                                                                                                                                                                                                            |               12 |             70 |         5.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                           |                                                                                                                                                                                                            |               10 |             75 |         7.50 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                           |                                                                                                                                                                                                            |               28 |             80 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |               39 |             88 |         2.26 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/indvar_flatten_reg_1750                                                                                                                                                                                         | design_1_i/hud_gen_0/inst/indvar_flatten_reg_175                                                                                                                                                           |               24 |             95 |         3.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               54 |            100 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/v_mix_core_alpha_true_true_U0/ap_CS_fsm_state1                                                                                                                                 |                                                                                                                                                                                                            |               19 |            106 |         5.58 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_mix_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                  |                                                                                                                                                                                                            |               35 |            115 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                                                          |                                                                                                                                                                                                            |               16 |            128 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                    |               26 |            145 |         5.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |               70 |            150 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                  |               31 |            173 |         5.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                    |               77 |            218 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/hud_gen_AXILiteS_s_axi_U/D[1]                                                                                                                                                                                   |                                                                                                                                                                                                            |               52 |            224 |         4.31 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_315/ovrlayYUV_U/E[0]                                                                                                                                                                      |                                                                                                                                                                                                            |               37 |            230 |         6.22 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/grp_VMixHlsDataFlowFunction_fu_398/AXIvideoAlpha2MultiPixStream_U0/grp_AXIvideoAlpha2MultiPixStream_Pipeline_loop_width_fu_255/flow_control_loop_pipe_sequential_init_U/ap_rst_n_0 |              124 |            268 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        | design_1_i/hud_gen_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                |                                                                                                                                                                                                            |               82 |            321 |         3.91 |
|  design_1_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                           |                                                                                                                                                                                                            |              108 |            376 |         3.48 |
|  design_1_i/clk_wiz_0/inst/clk_out3                        |                                                                                                                                                                                                                                           |                                                                                                                                                                                                            |              217 |            578 |         2.66 |
|  design_1_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                           |                                                                                                                                                                                                            |              274 |           1041 |         3.80 |
+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


