/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [9:0] _03_;
  wire [13:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [25:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[169] ? in_data[120] : in_data[116];
  assign celloutsig_0_0z = ~(in_data[27] & in_data[16]);
  assign celloutsig_0_9z = ~(in_data[32] & celloutsig_0_8z);
  assign celloutsig_1_12z = celloutsig_1_5z | ~(celloutsig_1_6z[3]);
  assign celloutsig_0_4z = in_data[67] | ~(celloutsig_0_0z);
  assign celloutsig_0_12z = in_data[17] | _01_;
  assign celloutsig_0_17z = in_data[39] | celloutsig_0_8z;
  assign celloutsig_0_20z = celloutsig_0_17z | celloutsig_0_10z;
  assign celloutsig_1_2z = celloutsig_1_0z | _02_;
  assign celloutsig_1_9z = in_data[119] | _02_;
  assign celloutsig_0_6z = ~(in_data[53] ^ celloutsig_0_1z);
  assign celloutsig_0_2z = ~(in_data[38] ^ celloutsig_0_0z);
  assign celloutsig_1_8z = ~(celloutsig_1_3z[10] ^ celloutsig_1_7z[1]);
  reg [9:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 10'h000;
    else _18_ <= { in_data[51:45], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign { _03_[9:2], _01_, _03_[0] } = _18_;
  reg [13:0] _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _19_ <= 14'h0000;
    else _19_ <= in_data[148:135];
  assign { _04_[13], _02_, _04_[11:5], _00_, _04_[3:0] } = _19_;
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_6z } / { 1'h1, in_data[60], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_3z[20:18], celloutsig_1_2z } / { 1'h1, in_data[169:167] };
  assign celloutsig_0_8z = { in_data[12:11], celloutsig_0_7z, celloutsig_0_7z } >= { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_10z = _03_[5:3] >= { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[55:53] >= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_19z = { in_data[147:136], celloutsig_1_18z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_12z } > { in_data[146:131], celloutsig_1_9z };
  assign celloutsig_0_14z = { in_data[48:34], celloutsig_0_11z, celloutsig_0_11z } > { in_data[19:5], celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_0_7z = ! { _03_[5:2], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_18z = ! { _03_[7:2], _01_, _03_[0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_3z = in_data[152:127] * in_data[189:164];
  assign celloutsig_0_1z = { in_data[62:43], celloutsig_0_0z } != in_data[46:26];
  assign celloutsig_1_5z = in_data[131:114] != in_data[122:105];
  assign celloutsig_1_7z = ~ { _04_[7:5], _00_, _04_[3:2] };
  assign celloutsig_1_4z = & { _02_, celloutsig_1_2z, _04_[13], _04_[11], celloutsig_1_0z };
  assign celloutsig_1_18z = ^ { celloutsig_1_7z[4:2], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign _03_[1] = _01_;
  assign { _04_[12], _04_[4] } = { _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
