verilog xil_defaultlib  \
"../../../../ddr4_0_ex.srcs/sources_1/ip/axi_memory_interconnect/sim/axi_memory_interconnect.v" \

verilog xil_defaultlib "glbl.v"

nosort
