
*** Running vivado
    with args -log ALU_4_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source ALU_4_wrapper.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source ALU_4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
Command: synth_design -top ALU_4_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-86] Your Synthesis license expires in 10 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.410 ; gain = 112.270
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_4_wrapper' [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/hdl/ALU_4_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_4' [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/hdl/ALU_4.v:13]
INFO: [Synth 8-638] synthesizing module 'ALU_4_ALU_1_wrapper_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/synth/ALU_4_ALU_1_wrapper_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ALU_1_wrapper' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ALU_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:13]
INFO: [Synth 8-638] synthesizing module 'ALU_1_decode138_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_0/synth/ALU_1_decode138_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'decode138' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode138' (1#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/decode138_v1_0/decode138.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_decode138_0_0' (2#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_0/synth/ALU_1_decode138_0_0.v:57]
WARNING: [Synth 8-350] instance 'decode138_0' of module 'ALU_1_decode138_0_0' requires 14 connections, but only 13 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:91]
INFO: [Synth 8-638] synthesizing module 'ALU_1_decode138_0_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_1/synth/ALU_1_decode138_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_decode138_0_1' (3#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_decode138_0_1/synth/ALU_1_decode138_0_1.v:57]
WARNING: [Synth 8-350] instance 'decode138_1' of module 'ALU_1_decode138_0_1' requires 14 connections, but only 11 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:105]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_and_gate_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_0/synth/ALU_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_and_gate' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_and_gate' (4#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_and_gate_v1_0/four_2_input_and_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_and_gate_0_0' (5#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_0/synth/ALU_1_four_2_input_and_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_and_gate_0_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_1/synth/ALU_1_four_2_input_and_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_and_gate_0_1' (6#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_1/synth/ALU_1_four_2_input_and_gate_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_and_gate_0_2' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_2/synth/ALU_1_four_2_input_and_gate_0_2.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_and_gate_0_2' (7#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_2/synth/ALU_1_four_2_input_and_gate_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_and_gate_0_4' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_4/synth/ALU_1_four_2_input_and_gate_0_4.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_and_gate_0_4' (8#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_and_gate_0_4/synth/ALU_1_four_2_input_and_gate_0_4.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_and_gate_3' of module 'ALU_1_four_2_input_and_gate_0_4' requires 12 connections, but only 11 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:156]
INFO: [Synth 8-638] synthesizing module 'ALU_1_four_2_input_or_gate_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_or_gate_0_0/synth/ALU_1_four_2_input_or_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'four_2_input_or_gate' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'four_2_input_or_gate' (9#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/four_2_input_or_gate_v1_0/four_2_input_or_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_four_2_input_or_gate_0_0' (10#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_four_2_input_or_gate_0_0/synth/ALU_1_four_2_input_or_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'four_2_input_or_gate_0' of module 'ALU_1_four_2_input_or_gate_0_0' requires 12 connections, but only 10 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:168]
INFO: [Synth 8-638] synthesizing module 'ALU_1_mux_8_to_1_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_0/synth/ALU_1_mux_8_to_1_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mux_8_to_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'mux_8_to_1' (11#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/mux_8_to_1_v1_0/mux_8_to_1.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_mux_8_to_1_0_0' (12#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_0/synth/ALU_1_mux_8_to_1_0_0.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_0' of module 'ALU_1_mux_8_to_1_0_0' requires 14 connections, but only 13 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:179]
INFO: [Synth 8-638] synthesizing module 'ALU_1_mux_8_to_1_0_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_1/synth/ALU_1_mux_8_to_1_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_mux_8_to_1_0_1' (13#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_mux_8_to_1_0_1/synth/ALU_1_mux_8_to_1_0_1.v:57]
WARNING: [Synth 8-350] instance 'mux_8_to_1_1' of module 'ALU_1_mux_8_to_1_0_1' requires 14 connections, but only 13 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:193]
INFO: [Synth 8-638] synthesizing module 'ALU_1_six_not_gate_0_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_0/synth/ALU_1_six_not_gate_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'six_not_gate' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
	Parameter Delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'six_not_gate' (14#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/ipshared/xilinx.com/six_not_gate_v1_0/six_not_gate.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_six_not_gate_0_0' (15#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_0/synth/ALU_1_six_not_gate_0_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_0' of module 'ALU_1_six_not_gate_0_0' requires 12 connections, but only 10 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:207]
INFO: [Synth 8-638] synthesizing module 'ALU_1_six_not_gate_0_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_1/synth/ALU_1_six_not_gate_0_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_six_not_gate_0_1' (16#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_0_1/synth/ALU_1_six_not_gate_0_1.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_1' of module 'ALU_1_six_not_gate_0_1' requires 12 connections, but only 8 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:218]
INFO: [Synth 8-638] synthesizing module 'ALU_1_six_not_gate_1_0' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_1_0/synth/ALU_1_six_not_gate_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_six_not_gate_1_0' (17#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/src/ALU_1_six_not_gate_1_0/synth/ALU_1_six_not_gate_1_0.v:57]
WARNING: [Synth 8-350] instance 'six_not_gate_2' of module 'ALU_1_six_not_gate_1_0' requires 12 connections, but only 10 given [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:227]
INFO: [Synth 8-256] done synthesizing module 'ALU_1' (18#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_1_wrapper' (19#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1_wrapper.v:12]
INFO: [Synth 8-256] done synthesizing module 'ALU_4_ALU_1_wrapper_0_0' (20#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_0/synth/ALU_4_ALU_1_wrapper_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ALU_4_ALU_1_wrapper_0_1' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_1/synth/ALU_4_ALU_1_wrapper_0_1.v:56]
INFO: [Synth 8-256] done synthesizing module 'ALU_4_ALU_1_wrapper_0_1' (21#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_1/synth/ALU_4_ALU_1_wrapper_0_1.v:56]
INFO: [Synth 8-638] synthesizing module 'ALU_4_ALU_1_wrapper_0_2' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_2/synth/ALU_4_ALU_1_wrapper_0_2.v:56]
INFO: [Synth 8-256] done synthesizing module 'ALU_4_ALU_1_wrapper_0_2' (22#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_2/synth/ALU_4_ALU_1_wrapper_0_2.v:56]
INFO: [Synth 8-638] synthesizing module 'ALU_4_ALU_1_wrapper_0_3' [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_3/synth/ALU_4_ALU_1_wrapper_0_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'ALU_4_ALU_1_wrapper_0_3' (23#1) [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ip/ALU_4_ALU_1_wrapper_0_3/synth/ALU_4_ALU_1_wrapper_0_3.v:56]
INFO: [Synth 8-256] done synthesizing module 'ALU_4' (24#1) [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/hdl/ALU_4.v:13]
INFO: [Synth 8-256] done synthesizing module 'ALU_4_wrapper' (25#1) [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/hdl/ALU_4_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 321.680 ; gain = 149.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 321.680 ; gain = 149.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_1/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_2/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_3/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc] for cell 'ALU_4_i/ALU_1_wrapper_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/sources_1/bd/ALU_4/ipshared/sirius/alu_1_wrapper_v1_0/src/ALU_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/constrs_1/new/ALU_4.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/constrs_1/new/ALU_4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital/Digital-Experiment/ALU_4/ALU_4.srcs/constrs_1/new/ALU_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 599.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst. (constraint file  D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc, line 166).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst. (constraint file  D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc, line 171).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst. (constraint file  D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc, line 176).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst. (constraint file  D:/digital/Digital-Experiment/ALU_4/ALU_4.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property DONT_TOUCH = true for ALU_4_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/four_2_input_and_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_0/inst/ALU_1_i/six_not_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/four_2_input_and_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_1/inst/ALU_1_i/six_not_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/four_2_input_and_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_2/inst/ALU_1_i/six_not_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/decode138_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/decode138_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/four_2_input_and_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/four_2_input_and_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/four_2_input_and_gate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/four_2_input_and_gate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/four_2_input_or_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/mux_8_to_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/mux_8_to_1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/six_not_gate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/six_not_gate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ALU_4_i/ALU_1_wrapper_3/inst/ALU_1_i/six_not_gate_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module decode138 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/y" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 599.086 ; gain = 426.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 599.086 ; gain = 426.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    72|
|2     |LUT2 |    80|
|3     |LUT4 |    16|
|4     |LUT6 |    80|
|5     |IBUF |    13|
|6     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------+-----------------------------------+------+
|      |Instance                          |Module                             |Cells |
+------+----------------------------------+-----------------------------------+------+
|1     |top                               |                                   |   266|
|2     |  ALU_4_i                         |ALU_4                              |   248|
|3     |    ALU_1_wrapper_0               |ALU_4_ALU_1_wrapper_0_0            |    62|
|4     |      inst                        |ALU_1_wrapper__xdcDup__1           |    62|
|5     |        ALU_1_i                   |ALU_1__xdcDup__1                   |    62|
|6     |          decode138_0             |ALU_1_decode138_0_0__4             |     8|
|7     |            inst                  |decode138_6                        |     8|
|8     |          decode138_1             |ALU_1_decode138_0_1__4             |     8|
|9     |            inst                  |decode138_5                        |     8|
|10    |          four_2_input_and_gate_0 |ALU_1_four_2_input_and_gate_0_0__4 |     4|
|11    |          four_2_input_and_gate_1 |ALU_1_four_2_input_and_gate_0_1__4 |     4|
|12    |          four_2_input_and_gate_2 |ALU_1_four_2_input_and_gate_0_2__4 |     4|
|13    |          four_2_input_and_gate_3 |ALU_1_four_2_input_and_gate_0_4__4 |     4|
|14    |          four_2_input_or_gate_0  |ALU_1_four_2_input_or_gate_0_0__4  |     4|
|15    |          mux_8_to_1_0            |ALU_1_mux_8_to_1_0_0__4            |     4|
|16    |          mux_8_to_1_1            |ALU_1_mux_8_to_1_0_1__4            |     4|
|17    |          six_not_gate_0          |ALU_1_six_not_gate_0_0__4          |     6|
|18    |          six_not_gate_1          |ALU_1_six_not_gate_0_1__4          |     6|
|19    |          six_not_gate_2          |ALU_1_six_not_gate_1_0__4          |     6|
|20    |    ALU_1_wrapper_1               |ALU_4_ALU_1_wrapper_0_1            |    62|
|21    |      inst                        |ALU_1_wrapper__xdcDup__2           |    62|
|22    |        ALU_1_i                   |ALU_1__xdcDup__2                   |    62|
|23    |          decode138_0             |ALU_1_decode138_0_0__5             |     8|
|24    |            inst                  |decode138_4                        |     8|
|25    |          decode138_1             |ALU_1_decode138_0_1__5             |     8|
|26    |            inst                  |decode138_3                        |     8|
|27    |          four_2_input_and_gate_0 |ALU_1_four_2_input_and_gate_0_0__5 |     4|
|28    |          four_2_input_and_gate_1 |ALU_1_four_2_input_and_gate_0_1__5 |     4|
|29    |          four_2_input_and_gate_2 |ALU_1_four_2_input_and_gate_0_2__5 |     4|
|30    |          four_2_input_and_gate_3 |ALU_1_four_2_input_and_gate_0_4__5 |     4|
|31    |          four_2_input_or_gate_0  |ALU_1_four_2_input_or_gate_0_0__5  |     4|
|32    |          mux_8_to_1_0            |ALU_1_mux_8_to_1_0_0__5            |     4|
|33    |          mux_8_to_1_1            |ALU_1_mux_8_to_1_0_1__5            |     4|
|34    |          six_not_gate_0          |ALU_1_six_not_gate_0_0__5          |     6|
|35    |          six_not_gate_1          |ALU_1_six_not_gate_0_1__5          |     6|
|36    |          six_not_gate_2          |ALU_1_six_not_gate_1_0__5          |     6|
|37    |    ALU_1_wrapper_2               |ALU_4_ALU_1_wrapper_0_2            |    62|
|38    |      inst                        |ALU_1_wrapper__xdcDup__3           |    62|
|39    |        ALU_1_i                   |ALU_1__xdcDup__3                   |    62|
|40    |          decode138_0             |ALU_1_decode138_0_0__6             |     8|
|41    |            inst                  |decode138_2                        |     8|
|42    |          decode138_1             |ALU_1_decode138_0_1__6             |     8|
|43    |            inst                  |decode138_1                        |     8|
|44    |          four_2_input_and_gate_0 |ALU_1_four_2_input_and_gate_0_0__6 |     4|
|45    |          four_2_input_and_gate_1 |ALU_1_four_2_input_and_gate_0_1__6 |     4|
|46    |          four_2_input_and_gate_2 |ALU_1_four_2_input_and_gate_0_2__6 |     4|
|47    |          four_2_input_and_gate_3 |ALU_1_four_2_input_and_gate_0_4__6 |     4|
|48    |          four_2_input_or_gate_0  |ALU_1_four_2_input_or_gate_0_0__6  |     4|
|49    |          mux_8_to_1_0            |ALU_1_mux_8_to_1_0_0__6            |     4|
|50    |          mux_8_to_1_1            |ALU_1_mux_8_to_1_0_1__6            |     4|
|51    |          six_not_gate_0          |ALU_1_six_not_gate_0_0__6          |     6|
|52    |          six_not_gate_1          |ALU_1_six_not_gate_0_1__6          |     6|
|53    |          six_not_gate_2          |ALU_1_six_not_gate_1_0__6          |     6|
|54    |    ALU_1_wrapper_3               |ALU_4_ALU_1_wrapper_0_3            |    62|
|55    |      inst                        |ALU_1_wrapper                      |    62|
|56    |        ALU_1_i                   |ALU_1                              |    62|
|57    |          decode138_0             |ALU_1_decode138_0_0                |     8|
|58    |            inst                  |decode138_0                        |     8|
|59    |          decode138_1             |ALU_1_decode138_0_1                |     8|
|60    |            inst                  |decode138                          |     8|
|61    |          four_2_input_and_gate_0 |ALU_1_four_2_input_and_gate_0_0    |     4|
|62    |          four_2_input_and_gate_1 |ALU_1_four_2_input_and_gate_0_1    |     4|
|63    |          four_2_input_and_gate_2 |ALU_1_four_2_input_and_gate_0_2    |     4|
|64    |          four_2_input_and_gate_3 |ALU_1_four_2_input_and_gate_0_4    |     4|
|65    |          four_2_input_or_gate_0  |ALU_1_four_2_input_or_gate_0_0     |     4|
|66    |          mux_8_to_1_0            |ALU_1_mux_8_to_1_0_0               |     4|
|67    |          mux_8_to_1_1            |ALU_1_mux_8_to_1_0_1               |     4|
|68    |          six_not_gate_0          |ALU_1_six_not_gate_0_0             |     6|
|69    |          six_not_gate_1          |ALU_1_six_not_gate_0_1             |     6|
|70    |          six_not_gate_2          |ALU_1_six_not_gate_1_0             |     6|
+------+----------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 599.086 ; gain = 426.945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 599.086 ; gain = 109.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 599.086 ; gain = 426.945
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 9 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 599.086 ; gain = 397.852
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 599.086 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 23:58:28 2017...
