{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718125292779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718125292779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 12 00:01:31 2024 " "Processing started: Wed Jun 12 00:01:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718125292779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718125292779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718125292779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718125293107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_processing " "Found entity 1: image_processing" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbimageloader.v 1 1 " "Found 1 design units, including 1 entities, in source file rgbimageloader.v" { { "Info" "ISGN_ENTITY_NAME" "1 RgbImageLoader " "Found entity 1: RgbImageLoader" {  } { { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "image_processing " "Elaborating entity \"image_processing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718125293154 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rgb image_processing.v(3) " "Output port \"rgb\" at image_processing.v(3) has no driver" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718125293154 "|image_processing"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hsync image_processing.v(4) " "Output port \"hsync\" at image_processing.v(4) has no driver" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718125293154 "|image_processing"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vsync image_processing.v(6) " "Output port \"vsync\" at image_processing.v(6) has no driver" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1718125293154 "|image_processing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RgbImageLoader RgbImageLoader:img_color " "Elaborating entity \"RgbImageLoader\" for hierarchy \"RgbImageLoader:img_color\"" {  } { { "image_processing.v" "img_color" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 RgbImageLoader:img_color\|ROM1:image " "Elaborating entity \"ROM1\" for hierarchy \"RgbImageLoader:img_color\|ROM1:image\"" {  } { { "RgbImageLoader.v" "image" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\"" {  } { { "ROM1.v" "altsyncram_component" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\"" {  } { { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component " "Instantiated megafunction \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/kodim23.mif " "Parameter \"init_file\" = \"./images/kodim23.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293185 ""}  } { { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1718125293185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l181 " "Found entity 1: altsyncram_l181" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l181 RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated " "Elaborating entity \"altsyncram_l181\" for hierarchy \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_l181.tdf" "deep_decode" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2kb " "Found entity 1: mux_2kb" {  } { { "db/mux_2kb.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/mux_2kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718125293311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718125293311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2kb RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|mux_2kb:mux2 " "Elaborating entity \"mux_2kb\" for hierarchy \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|mux_2kb:mux2\"" {  } { { "db/altsyncram_l181.tdf" "mux2" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:vga_controller " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:vga_controller\"" {  } { { "image_processing.v" "vga_controller" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718125293311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VgaController.v(44) " "Verilog HDL assignment warning at VgaController.v(44): truncated value with size 32 to match size of target (12)" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VgaController.v(48) " "Verilog HDL assignment warning at VgaController.v(48): truncated value with size 32 to match size of target (12)" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_blank VgaController.v(30) " "Verilog HDL Always Construct warning at VgaController.v(30): inferring latch(es) for variable \"n_blank\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_sync VgaController.v(30) " "Verilog HDL Always Construct warning at VgaController.v(30): inferring latch(es) for variable \"n_sync\", which holds its previous value in one or more paths through the always construct" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_sync VgaController.v(30) " "Inferred latch for \"n_sync\" at VgaController.v(30)" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_blank VgaController.v(30) " "Inferred latch for \"n_blank\" at VgaController.v(30)" {  } { { "VgaController.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/VgaController.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1718125293311 "|image_processing|VgaController:vga_controller"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[31\] " "Net \"column\[31\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[31\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[30\] " "Net \"column\[30\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[30\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[29\] " "Net \"column\[29\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[29\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[28\] " "Net \"column\[28\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[28\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[27\] " "Net \"column\[27\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[27\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[26\] " "Net \"column\[26\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[26\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[25\] " "Net \"column\[25\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[25\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[24\] " "Net \"column\[24\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[24\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[23\] " "Net \"column\[23\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[23\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[22\] " "Net \"column\[22\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[22\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[21\] " "Net \"column\[21\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[21\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[20\] " "Net \"column\[20\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[20\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[19\] " "Net \"column\[19\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[19\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[18\] " "Net \"column\[18\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[18\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[17\] " "Net \"column\[17\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[17\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[16\] " "Net \"column\[16\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[16\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[15\] " "Net \"column\[15\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[15\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[14\] " "Net \"column\[14\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[14\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[13\] " "Net \"column\[13\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[13\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "column\[12\] " "Net \"column\[12\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "column\[12\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[31\] " "Net \"row\[31\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[31\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[30\] " "Net \"row\[30\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[30\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[29\] " "Net \"row\[29\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[29\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[28\] " "Net \"row\[28\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[28\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[27\] " "Net \"row\[27\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[27\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[26\] " "Net \"row\[26\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[26\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[25\] " "Net \"row\[25\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[25\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[24\] " "Net \"row\[24\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[24\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[23\] " "Net \"row\[23\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[23\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[22\] " "Net \"row\[22\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[22\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[21\] " "Net \"row\[21\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[21\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[20\] " "Net \"row\[20\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[20\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[19\] " "Net \"row\[19\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[19\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[18\] " "Net \"row\[18\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[18\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[17\] " "Net \"row\[17\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[17\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[16\] " "Net \"row\[16\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[16\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[15\] " "Net \"row\[15\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[15\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[14\] " "Net \"row\[14\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[14\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[13\] " "Net \"row\[13\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[13\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "row\[12\] " "Net \"row\[12\]\" is missing source, defaulting to GND" {  } { { "image_processing.v" "row\[12\]" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1718125293342 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a0 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a1 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a2 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a3 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a4 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a5 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a6 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a7 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a8 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a9 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a10 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a11 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a12 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a13 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a14 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a15 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a16 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a17 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a18 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a19 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a20 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a21 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a22 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a23 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a24 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a25 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a26 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a27 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 555 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a28 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a29 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a30 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a31 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a32 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a33 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a34 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a35 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a36 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a37 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a38 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a39 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a40 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a41 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a42 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a43 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a44 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a45 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a46 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a47 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a48 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 954 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a49 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a50 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 992 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a51 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a52 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a53 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a54 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1068 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a55 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a56 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a57 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a58 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a59 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1163 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a60 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1182 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a61 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a62 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a63 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a64 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1258 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a65 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a66 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a67 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a68 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a69 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1353 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a70 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a71 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a72 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a73 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a74 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a75 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a76 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a77 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1505 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a78 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a79 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a80 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a81 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a82 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a83 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1619 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a84 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a85 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a86 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a87 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a88 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a89 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a90 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1752 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a91 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1771 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a92 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a93 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a94 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1828 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a95 " "Synthesized away node \"RgbImageLoader:img_color\|ROM1:image\|altsyncram:altsyncram_component\|altsyncram_l181:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_l181.tdf" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/db/altsyncram_l181.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM1.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/ROM1.v" 81 0 0 } } { "RgbImageLoader.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/RgbImageLoader.v" 24 0 0 } } { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 39 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293374 "|image_processing|RgbImageLoader:img_color|ROM1:image|altsyncram:altsyncram_component|altsyncram_l181:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1718125293374 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1718125293374 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1718125293468 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718125293484 "|image_processing|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718125293484 "|image_processing|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718125293484 "|image_processing|rgb[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync GND " "Pin \"hsync\" is stuck at GND" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718125293484 "|image_processing|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync GND " "Pin \"vsync\" is stuck at GND" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1718125293484 "|image_processing|vsync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1718125293484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1718125293484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1718125293657 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293657 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "image_processing.v" "" { Text "C:/Work_places/Nam3_ki2/FPGA-Verilog/Final_Project/New folder/image_processing.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1718125293678 "|image_processing|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1718125293678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1718125293679 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1718125293679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1718125293679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718125293704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 12 00:01:33 2024 " "Processing ended: Wed Jun 12 00:01:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718125293704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718125293704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718125293704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718125293704 ""}
