{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1517497990831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1517497990832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 15:13:10 2018 " "Processing started: Thu Feb  1 15:13:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1517497990832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1517497990832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c Uni_Shift_Reg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab2 -c Uni_Shift_Reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1517497990833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_6_1200mv_85c_slow.vho /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_6_1200mv_85c_slow.vho in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_6_1200mv_0c_slow.vho /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_6_1200mv_0c_slow.vho in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991190 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_min_1200mv_0c_fast.vho /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_min_1200mv_0c_fast.vho in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991215 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg.vho /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg.vho in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_6_1200mv_85c_vhd_slow.sdo /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_6_1200mv_85c_vhd_slow.sdo in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_6_1200mv_0c_vhd_slow.sdo /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_6_1200mv_0c_vhd_slow.sdo in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_min_1200mv_0c_vhd_fast.sdo /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_min_1200mv_0c_vhd_fast.sdo in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Uni_Shift_Reg_vhd.sdo /home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/ simulation " "Generated file Uni_Shift_Reg_vhd.sdo in folder \"/home/alhaytham/fpgaQuartus/Labs/Lab2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1517497991328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1517497991374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 15:13:11 2018 " "Processing ended: Thu Feb  1 15:13:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1517497991374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1517497991374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1517497991374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1517497991374 ""}
