// Seed: 2923872179
`undef pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
module module_0 #(
    parameter id_14 = 32'd28,
    parameter id_16 = 32'd75,
    parameter id_24 = 32'd7
) (
    output id_1,
    output id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output reg id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output id_11,
    input id_12,
    input id_13,
    input logic _id_14,
    input reg id_15,
    output logic _id_16,
    input id_17,
    input logic id_18,
    input reg id_19
);
  type_35 id_20 (
      .id_0 (1 == {(1) {id_14}}),
      .id_1 (1),
      .id_2 (1 ? id_19 : id_15),
      .id_3 (1 + id_11),
      .id_4 (1),
      .id_5 (1),
      .id_6 ({1, 1'b0, id_16}),
      .id_7 (~id_1),
      .id_8 (sample),
      .id_9 (1'b0),
      .id_10(id_11),
      .id_11(1),
      .id_12(1),
      .id_13(id_9),
      .id_14(1),
      .id_15(id_3)
  );
  initial begin
    SystemTFIdentifier(1, id_3 - !1 == 1);
    if (id_9) id_19 <= id_5 || id_11;
    else SystemTFIdentifier(id_13, 1, id_13 && 1, (1), id_4);
    if (id_3) id_7 <= 1;
    id_14 <= id_15[id_14];
    begin
      @(!1) id_17 <= #1 id_1;
    end
    if (id_16) SystemTFIdentifier;
  end
  logic id_21;
  logic id_22 = id_22;
  logic id_23 = id_21;
  assign id_6 = 1;
  if (1)
    type_39 _id_24 (
        1,
        1
    );
  assign id_14 = id_13;
  type_0 id_25 (
      id_19 - ~1,
      1,
      id_7 - 1,
      id_9,
      1'h0,
      id_23 - id_10[id_16][1-id_14],
      id_18[1'd0 : 1'h0][1&&1 : 1'b0-id_24] & id_13
  );
endmodule
`timescale 1 ps / 1ps
module module_1 (
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input logic id_8,
    output logic id_9,
    output id_10,
    output logic id_11,
    output id_12,
    output logic id_13,
    output logic id_14,
    output id_15,
    input id_16,
    input reg id_17,
    input logic id_18,
    output logic id_19
);
  logic id_20 = 1;
  assign id_11 = 1;
  always id_4[1] = 1'h0;
  always begin
    id_16 = 1;
    id_17 <= id_17;
  end
  assign id_7 = 1;
endmodule
`timescale 1 ps / 1ps
