

================================================================
== Vitis HLS Report for 'task1_intra'
================================================================
* Date:           Thu Dec  5 15:42:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.165 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1214|     1214|  5.518 us|  5.518 us|  1214|  1214|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_766_1  |     1212|     1212|        16|          3|          2|   400|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       42|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    18|     1866|     2496|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1040|    -|
|Register             |        -|     -|     3787|      544|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    18|     5653|     4122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U17470   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U17471   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U17472   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U17473   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U17474   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fadd_32ns_32ns_32_4_no_dsp_1_U17475   |fadd_32ns_32ns_32_4_no_dsp_1   |        0|   0|  168|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17476  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17477  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17478  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17479  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17480  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U17481  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                               |        0|  18| 1866| 2496|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln766_fu_615_p2               |         +|   0|  0|  16|           9|           1|
    |ap_condition_frp_pvb_no_bkwd_prs  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start     |       and|   0|  0|   2|           1|           1|
    |pf_all_done                       |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln766_fu_609_p2              |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  20|          4|    1|          4|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter1_reg                        |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter2_reg                        |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter3_reg                        |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter4_reg                        |   9|          2|    1|          2|
    |ap_sig_allocacmp_j0                               |   9|          2|    9|         18|
    |ap_sig_allocacmp_x_0_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_10_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_11_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_12_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_12_out_0_load_1                |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_13_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_13_out_0_load_1                |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_14_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_14_out_0_load_1                |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_15_out_0_load                  |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_15_out_0_load_1                |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_1_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_2_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_3_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_4_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_5_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_6_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_7_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_8_out_0_load                   |  14|          3|   32|         96|
    |ap_sig_allocacmp_x_9_out_0_load                   |  14|          3|   32|         96|
    |grp_fu_489_p0                                     |  20|          4|   32|        128|
    |grp_fu_489_p1                                     |  20|          4|   32|        128|
    |grp_fu_493_p0                                     |  20|          4|   32|        128|
    |grp_fu_493_p1                                     |  20|          4|   32|        128|
    |grp_fu_497_p0                                     |  20|          4|   32|        128|
    |grp_fu_497_p1                                     |  20|          4|   32|        128|
    |grp_fu_501_p0                                     |  20|          4|   32|        128|
    |grp_fu_501_p1                                     |  20|          4|   32|        128|
    |grp_fu_505_p0                                     |  14|          3|   32|         96|
    |grp_fu_505_p1                                     |  14|          3|   32|         96|
    |grp_fu_509_p0                                     |  14|          3|   32|         96|
    |grp_fu_509_p1                                     |  14|          3|   32|         96|
    |grp_fu_513_p0                                     |  14|          3|   32|         96|
    |grp_fu_513_p1                                     |  20|          4|   32|        128|
    |grp_fu_517_p1                                     |  20|          4|   32|        128|
    |grp_fu_521_p1                                     |  20|          4|   32|        128|
    |grp_fu_525_p1                                     |  20|          4|   32|        128|
    |grp_fu_529_p1                                     |  20|          4|   32|        128|
    |grp_fu_533_p1                                     |  14|          3|   32|         96|
    |j_fu_162                                          |   9|          2|    9|         18|
    |pf_ap_return_0_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_10_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_11_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_12_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_13_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_14_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_15_U_frpsig_data_in                  |   9|          2|   32|         64|
    |pf_ap_return_1_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_2_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_3_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_4_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_5_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_6_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_7_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_8_U_frpsig_data_in                   |   9|          2|   32|         64|
    |pf_ap_return_9_U_frpsig_data_in                   |   9|          2|   32|         64|
    |x_0_out_0_fu_98                                   |   9|          2|   32|         64|
    |x_10_out_0_fu_138                                 |   9|          2|   32|         64|
    |x_11_out_0_fu_142                                 |   9|          2|   32|         64|
    |x_12_out_0_fu_146                                 |   9|          2|   32|         64|
    |x_13_out_0_fu_150                                 |   9|          2|   32|         64|
    |x_14_out_0_fu_154                                 |   9|          2|   32|         64|
    |x_15_out_0_fu_158                                 |   9|          2|   32|         64|
    |x_1_out_0_fu_102                                  |   9|          2|   32|         64|
    |x_2_out_0_fu_106                                  |   9|          2|   32|         64|
    |x_3_out_0_fu_110                                  |   9|          2|   32|         64|
    |x_4_out_0_fu_114                                  |   9|          2|   32|         64|
    |x_5_out_0_fu_118                                  |   9|          2|   32|         64|
    |x_6_out_0_fu_122                                  |   9|          2|   32|         64|
    |x_7_out_0_fu_126                                  |   9|          2|   32|         64|
    |x_8_out_0_fu_130                                  |   9|          2|   32|         64|
    |x_9_out_0_fu_134                                  |   9|          2|   32|         64|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |1040|        222| 2301|       6268|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |A_0_load_reg_1233                                 |  32|   0|   32|          0|
    |A_10_load_reg_1283                                |  32|   0|   32|          0|
    |A_11_load_reg_1288                                |  32|   0|   32|          0|
    |A_12_load_reg_1323                                |  32|   0|   32|          0|
    |A_13_load_reg_1328                                |  32|   0|   32|          0|
    |A_14_load_reg_1333                                |  32|   0|   32|          0|
    |A_15_load_reg_1338                                |  32|   0|   32|          0|
    |A_1_load_reg_1238                                 |  32|   0|   32|          0|
    |A_2_load_reg_1243                                 |  32|   0|   32|          0|
    |A_3_load_reg_1248                                 |  32|   0|   32|          0|
    |A_4_load_reg_1253                                 |  32|   0|   32|          0|
    |A_5_load_reg_1258                                 |  32|   0|   32|          0|
    |A_6_load_reg_1263                                 |  32|   0|   32|          0|
    |A_7_load_reg_1268                                 |  32|   0|   32|          0|
    |A_8_load_reg_1273                                 |  32|   0|   32|          0|
    |A_9_load_reg_1278                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                         |   3|   0|    3|          0|
    |ap_condition_exit_pp0_iter0_stage2_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg                        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg                        |   1|   0|    1|          0|
    |ap_return_0_preg                                  |  32|   0|   32|          0|
    |ap_return_10_preg                                 |  32|   0|   32|          0|
    |ap_return_11_preg                                 |  32|   0|   32|          0|
    |ap_return_12_preg                                 |  32|   0|   32|          0|
    |ap_return_13_preg                                 |  32|   0|   32|          0|
    |ap_return_14_preg                                 |  32|   0|   32|          0|
    |ap_return_15_preg                                 |  32|   0|   32|          0|
    |ap_return_1_preg                                  |  32|   0|   32|          0|
    |ap_return_2_preg                                  |  32|   0|   32|          0|
    |ap_return_3_preg                                  |  32|   0|   32|          0|
    |ap_return_4_preg                                  |  32|   0|   32|          0|
    |ap_return_5_preg                                  |  32|   0|   32|          0|
    |ap_return_6_preg                                  |  32|   0|   32|          0|
    |ap_return_7_preg                                  |  32|   0|   32|          0|
    |ap_return_8_preg                                  |  32|   0|   32|          0|
    |ap_return_9_preg                                  |  32|   0|   32|          0|
    |beta_read_reg_1134                                |  32|   0|   32|          0|
    |icmp_ln766_reg_1139                               |   1|   0|    1|          0|
    |j_fu_162                                          |   9|   0|    9|          0|
    |mul18_10_reg_1423                                 |  32|   0|   32|          0|
    |mul18_11_reg_1428                                 |  32|   0|   32|          0|
    |mul18_12_reg_1463                                 |  32|   0|   32|          0|
    |mul18_13_reg_1468                                 |  32|   0|   32|          0|
    |mul18_14_reg_1473                                 |  32|   0|   32|          0|
    |mul18_15_reg_1478                                 |  32|   0|   32|          0|
    |mul18_1_reg_1348                                  |  32|   0|   32|          0|
    |mul18_2_reg_1353                                  |  32|   0|   32|          0|
    |mul18_3_reg_1358                                  |  32|   0|   32|          0|
    |mul18_4_reg_1363                                  |  32|   0|   32|          0|
    |mul18_5_reg_1368                                  |  32|   0|   32|          0|
    |mul18_6_reg_1403                                  |  32|   0|   32|          0|
    |mul18_7_reg_1408                                  |  32|   0|   32|          0|
    |mul18_8_reg_1413                                  |  32|   0|   32|          0|
    |mul18_9_reg_1418                                  |  32|   0|   32|          0|
    |mul2_reg_1343                                     |  32|   0|   32|          0|
    |p_read10103_reg_1114                              |  32|   0|   32|          0|
    |p_read2101_reg_1124                               |  32|   0|   32|          0|
    |p_read6102_reg_1119                               |  32|   0|   32|          0|
    |p_read_100_reg_1064                               |  32|   0|   32|          0|
    |p_read_101_reg_1069                               |  32|   0|   32|          0|
    |p_read_102_reg_1074                               |  32|   0|   32|          0|
    |p_read_103_reg_1079                               |  32|   0|   32|          0|
    |p_read_104_reg_1084                               |  32|   0|   32|          0|
    |p_read_105_reg_1089                               |  32|   0|   32|          0|
    |p_read_106_reg_1094                               |  32|   0|   32|          0|
    |p_read_107_reg_1099                               |  32|   0|   32|          0|
    |p_read_108_reg_1104                               |  32|   0|   32|          0|
    |p_read_109_reg_1109                               |  32|   0|   32|          0|
    |p_read_110_reg_1129                               |  32|   0|   32|          0|
    |p_read_98_reg_1054                                |  32|   0|   32|          0|
    |p_read_99_reg_1059                                |  32|   0|   32|          0|
    |pf_all_done                                       |   1|   0|    1|          0|
    |tmp_reg_1293                                      |  32|   0|   32|          0|
    |x_0_out_0_fu_98                                   |  32|   0|   32|          0|
    |x_10_out_0_fu_138                                 |  32|   0|   32|          0|
    |x_11_out_0_fu_142                                 |  32|   0|   32|          0|
    |x_12_out_0_fu_146                                 |  32|   0|   32|          0|
    |x_13_out_0_fu_150                                 |  32|   0|   32|          0|
    |x_14_out_0_fu_154                                 |  32|   0|   32|          0|
    |x_15_out_0_fu_158                                 |  32|   0|   32|          0|
    |x_1_out_0_fu_102                                  |  32|   0|   32|          0|
    |x_2_out_0_fu_106                                  |  32|   0|   32|          0|
    |x_3_out_0_fu_110                                  |  32|   0|   32|          0|
    |x_4_out_0_fu_114                                  |  32|   0|   32|          0|
    |x_5_out_0_fu_118                                  |  32|   0|   32|          0|
    |x_6_out_0_fu_122                                  |  32|   0|   32|          0|
    |x_7_out_0_fu_126                                  |  32|   0|   32|          0|
    |x_8_out_0_fu_130                                  |  32|   0|   32|          0|
    |x_9_out_0_fu_134                                  |  32|   0|   32|          0|
    |y_load_reg_1168                                   |  32|   0|   32|          0|
    |zext_ln766_reg_1143                               |   9|   0|   64|         55|
    |zext_ln766_reg_1143_pp0_iter1_reg                 |   9|   0|   64|         55|
    |icmp_ln766_reg_1139                               |  64|  32|    1|          0|
    |p_read10103_reg_1114                              |  64|  32|   32|          0|
    |p_read2101_reg_1124                               |  64|  32|   32|          0|
    |p_read6102_reg_1119                               |  64|  32|   32|          0|
    |p_read_100_reg_1064                               |  64|  32|   32|          0|
    |p_read_101_reg_1069                               |  64|  32|   32|          0|
    |p_read_102_reg_1074                               |  64|  32|   32|          0|
    |p_read_103_reg_1079                               |  64|  32|   32|          0|
    |p_read_104_reg_1084                               |  64|  32|   32|          0|
    |p_read_105_reg_1089                               |  64|  32|   32|          0|
    |p_read_106_reg_1094                               |  64|  32|   32|          0|
    |p_read_107_reg_1099                               |  64|  32|   32|          0|
    |p_read_108_reg_1104                               |  64|  32|   32|          0|
    |p_read_109_reg_1109                               |  64|  32|   32|          0|
    |p_read_110_reg_1129                               |  64|  32|   32|          0|
    |p_read_98_reg_1054                                |  64|  32|   32|          0|
    |p_read_99_reg_1059                                |  64|  32|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |3787| 544| 3322|        110|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_0    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_1    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_2    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_3    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_4    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_5    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_6    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_7    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_8    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_9    |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_10   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_11   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_12   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_13   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_14   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|ap_return_15   |  out|   32|  ap_ctrl_hs|   task1_intra|  return value|
|beta           |   in|   32|     ap_none|          beta|        scalar|
|p_read         |   in|   32|     ap_none|        p_read|        scalar|
|p_read2        |   in|   32|     ap_none|       p_read2|        scalar|
|p_read6        |   in|   32|     ap_none|       p_read6|        scalar|
|p_read10       |   in|   32|     ap_none|      p_read10|        scalar|
|p_read14       |   in|   32|     ap_none|      p_read14|        scalar|
|p_read18       |   in|   32|     ap_none|      p_read18|        scalar|
|p_read22       |   in|   32|     ap_none|      p_read22|        scalar|
|p_read26       |   in|   32|     ap_none|      p_read26|        scalar|
|p_read30       |   in|   32|     ap_none|      p_read30|        scalar|
|p_read34       |   in|   32|     ap_none|      p_read34|        scalar|
|p_read38       |   in|   32|     ap_none|      p_read38|        scalar|
|p_read42       |   in|   32|     ap_none|      p_read42|        scalar|
|p_read46       |   in|   32|     ap_none|      p_read46|        scalar|
|p_read50       |   in|   32|     ap_none|      p_read50|        scalar|
|p_read54       |   in|   32|     ap_none|      p_read54|        scalar|
|p_read58       |   in|   32|     ap_none|      p_read58|        scalar|
|A_0_address0   |  out|    9|   ap_memory|           A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0   |  out|    9|   ap_memory|           A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|           A_1|         array|
|A_2_address0   |  out|    9|   ap_memory|           A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|           A_2|         array|
|A_2_q0         |   in|   32|   ap_memory|           A_2|         array|
|A_3_address0   |  out|    9|   ap_memory|           A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|           A_3|         array|
|A_3_q0         |   in|   32|   ap_memory|           A_3|         array|
|A_4_address0   |  out|    9|   ap_memory|           A_4|         array|
|A_4_ce0        |  out|    1|   ap_memory|           A_4|         array|
|A_4_q0         |   in|   32|   ap_memory|           A_4|         array|
|A_5_address0   |  out|    9|   ap_memory|           A_5|         array|
|A_5_ce0        |  out|    1|   ap_memory|           A_5|         array|
|A_5_q0         |   in|   32|   ap_memory|           A_5|         array|
|A_6_address0   |  out|    9|   ap_memory|           A_6|         array|
|A_6_ce0        |  out|    1|   ap_memory|           A_6|         array|
|A_6_q0         |   in|   32|   ap_memory|           A_6|         array|
|A_7_address0   |  out|    9|   ap_memory|           A_7|         array|
|A_7_ce0        |  out|    1|   ap_memory|           A_7|         array|
|A_7_q0         |   in|   32|   ap_memory|           A_7|         array|
|A_8_address0   |  out|    9|   ap_memory|           A_8|         array|
|A_8_ce0        |  out|    1|   ap_memory|           A_8|         array|
|A_8_q0         |   in|   32|   ap_memory|           A_8|         array|
|A_9_address0   |  out|    9|   ap_memory|           A_9|         array|
|A_9_ce0        |  out|    1|   ap_memory|           A_9|         array|
|A_9_q0         |   in|   32|   ap_memory|           A_9|         array|
|A_10_address0  |  out|    9|   ap_memory|          A_10|         array|
|A_10_ce0       |  out|    1|   ap_memory|          A_10|         array|
|A_10_q0        |   in|   32|   ap_memory|          A_10|         array|
|A_11_address0  |  out|    9|   ap_memory|          A_11|         array|
|A_11_ce0       |  out|    1|   ap_memory|          A_11|         array|
|A_11_q0        |   in|   32|   ap_memory|          A_11|         array|
|A_12_address0  |  out|    9|   ap_memory|          A_12|         array|
|A_12_ce0       |  out|    1|   ap_memory|          A_12|         array|
|A_12_q0        |   in|   32|   ap_memory|          A_12|         array|
|A_13_address0  |  out|    9|   ap_memory|          A_13|         array|
|A_13_ce0       |  out|    1|   ap_memory|          A_13|         array|
|A_13_q0        |   in|   32|   ap_memory|          A_13|         array|
|A_14_address0  |  out|    9|   ap_memory|          A_14|         array|
|A_14_ce0       |  out|    1|   ap_memory|          A_14|         array|
|A_14_q0        |   in|   32|   ap_memory|          A_14|         array|
|A_15_address0  |  out|    9|   ap_memory|          A_15|         array|
|A_15_ce0       |  out|    1|   ap_memory|          A_15|         array|
|A_15_q0        |   in|   32|   ap_memory|          A_15|         array|
|y_address0     |  out|    9|   ap_memory|             y|         array|
|y_ce0          |  out|    1|   ap_memory|             y|         array|
|y_q0           |   in|   32|   ap_memory|             y|         array|
+---------------+-----+-----+------------+--------------+--------------+

