// Seed: 1653876511
module module_0 ();
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
  logic id_44;
endmodule
module module_1 #(
    parameter id_6 = 32'd40,
    parameter id_7 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7
);
  input wire _id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 ();
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  logic id_8;
  ;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_5[id_6] = id_8;
  assign id_4[1'd0] = id_4;
endmodule
