INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Lab_2/Digital_Design_Lab_2.srcs/sources_1/new/BeltWarn_Circuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BeltWarn_Circuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jorda/HDL/Digital_Design_Lab_2/Digital_Design_Lab_2.srcs/sim_1/new/Belt_Warn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Belt_Warn_tb
