# Change Log

The format is based on [Keep a Changelog](https://keepachangelog.com/en/1.0.0/),
and this project adheres to [Semantic Versioning](https://semver.org/spec/v2.0.0.html).



## v1.2.1
(2024-05-22) ([Github compare v1.2.0...v1.2.1](https://github.com/flink-project/flinkvhdl/compare/v1.2.0...v1.2.1))

### Added Features
* Add support for DAC ad5754 component



## v1.2.0
(2023-12-13) ([Github compare v1.1.0...v1.2.0](https://github.com/flink-project/flinkvhdl/compare/v1.1.0...v1.2.0))

### Added Features
* Add DAC AD5668 to AXI components
* Add AXI components TRCT1000 sensor and stepper motor
* Add interrupt capability to AXI bus components
* Add base clock register to avalon GPIO component, avalon and axi components must have identical register addresses



## v1.1.0
(2021-07-13) ([Github compare v1.0.0...v1.1.0](https://github.com/flink-project/flinkvhdl/compare/v1.0.0...v1.1.0))

### Added Features
* Add AXI interface for all devices
* UART dual port RAM fixed



## v1.0.0
(2018-02-11)

