-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_V_ce0 : OUT STD_LOGIC;
    data_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    data_V_ce1 : OUT STD_LOGIC;
    data_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    res_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_V_ce0 : OUT STD_LOGIC;
    res_V_we0 : OUT STD_LOGIC;
    res_V_d0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    res_V_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_V_ce1 : OUT STD_LOGIC;
    res_V_we1 : OUT STD_LOGIC;
    res_V_d1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
end;


architecture behav of tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config9_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv14_200 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_const_lv13_200 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tanh_table3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table3_ce0 : STD_LOGIC;
    signal tanh_table3_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table3_ce1 : STD_LOGIC;
    signal tanh_table3_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal tmp_3_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_3_1_fu_610_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_3_2_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_3_fu_844_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_3_4_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_5_fu_1078_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal tmp_3_6_fu_1195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_7_fu_1312_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_8_fu_1429_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_9_fu_1546_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_361_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_393_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_fu_397_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_cast_fu_381_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_fu_405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_385_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_417_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_fu_425_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_5_fu_433_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_fu_437_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_6_fu_449_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_cast_fu_443_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_fu_457_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_469_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_fu_479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_465_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_fu_485_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_371_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_15_fu_510_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_1_fu_514_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_cast_17_fu_498_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_1_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_1_fu_528_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_13_fu_502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_1_18_fu_534_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_1_fu_542_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_fu_550_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_s_fu_554_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_566_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_cast_19_fu_560_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_1_fu_574_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_586_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp6_fu_596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_582_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_1_fu_602_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_627_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_2_fu_631_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_10_cast_fu_615_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_2_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_2_fu_645_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_2_20_fu_651_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_2_fu_659_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_26_fu_667_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_2_fu_671_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_27_fu_683_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_2_cast_fu_677_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_2_fu_691_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_703_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp1_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_699_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_2_fu_719_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_744_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_3_fu_748_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_3_cast_fu_732_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_3_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_3_fu_762_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_30_fu_736_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_3_fu_768_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_3_fu_776_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_fu_784_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_3_fu_788_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_fu_800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_3_cast_fu_794_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_3_fu_808_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_35_fu_820_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp2_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_816_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_3_fu_836_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_37_fu_861_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_4_fu_865_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_4_cast_fu_849_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_4_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_4_fu_879_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_4_fu_885_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_4_fu_893_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_38_fu_901_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_4_fu_905_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_39_fu_917_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_4_cast_fu_911_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_4_fu_925_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_937_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp3_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_933_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_4_fu_953_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_43_fu_978_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_5_fu_982_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_5_cast_fu_966_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_5_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_5_fu_996_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_42_fu_970_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_5_fu_1002_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_5_fu_1010_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_44_fu_1018_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_5_fu_1022_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_45_fu_1034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_5_cast_fu_1028_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_5_fu_1042_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_1054_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp4_fu_1064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_46_fu_1050_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_5_fu_1070_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_49_fu_1095_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_6_fu_1099_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_6_cast_fu_1083_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_6_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_6_fu_1113_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_48_fu_1087_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_6_fu_1119_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_6_fu_1127_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_50_fu_1135_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_6_fu_1139_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_51_fu_1151_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_6_cast_fu_1145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_6_fu_1159_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_53_fu_1171_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp5_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_1167_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_6_fu_1187_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_1212_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_7_fu_1216_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_7_cast_fu_1200_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_7_fu_1224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_7_fu_1230_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_54_fu_1204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_7_fu_1236_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_7_fu_1244_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_56_fu_1252_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_7_fu_1256_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_57_fu_1268_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_7_cast_fu_1262_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_7_fu_1276_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_59_fu_1288_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp7_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_1284_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_7_fu_1304_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_61_fu_1329_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_8_fu_1333_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_8_cast_fu_1317_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_8_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_8_fu_1347_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_60_fu_1321_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_8_fu_1353_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_8_fu_1361_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_62_fu_1369_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_8_fu_1373_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_63_fu_1385_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_8_cast_fu_1379_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_8_fu_1393_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_65_fu_1405_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp8_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_1401_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_8_fu_1421_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_67_fu_1446_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_2_9_fu_1450_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_9_cast_fu_1434_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_9_9_fu_1458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_9_fu_1464_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_66_fu_1438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_9_fu_1470_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_2_9_fu_1478_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_68_fu_1486_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal index_9_fu_1490_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_69_fu_1502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal index_9_cast_fu_1496_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_1_9_fu_1510_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_71_fu_1522_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp9_fu_1532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1518_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_1_9_fu_1538_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;

    component tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_tanh_table1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    tanh_table3_U : component tanh_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_tanh_config5_s_tanh_table1
    generic map (
        DataWidth => 11,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tanh_table3_address0,
        ce0 => tanh_table3_ce0,
        q0 => tanh_table3_q0,
        address1 => tanh_table3_address1,
        ce1 => tanh_table3_ce1,
        q1 => tanh_table3_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_reset_idle_pp0, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                data_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                data_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                data_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                data_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                data_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
            else 
                data_V_address0 <= "XXXX";
            end if;
        else 
            data_V_address0 <= "XXXX";
        end if; 
    end process;


    data_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                data_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
                data_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
                data_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                data_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                data_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
            else 
                data_V_address1 <= "XXXX";
            end if;
        else 
            data_V_address1 <= "XXXX";
        end if; 
    end process;


    data_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data_V_ce0 <= ap_const_logic_1;
        else 
            data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            data_V_ce1 <= ap_const_logic_1;
        else 
            data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_361_p4 <= data_V_q0(15 downto 3);
    grp_fu_371_p4 <= data_V_q1(15 downto 3);
    icmp1_fu_713_p2 <= "0" when (tmp_29_fu_703_p4 = ap_const_lv3_0) else "1";
    icmp2_fu_830_p2 <= "0" when (tmp_35_fu_820_p4 = ap_const_lv3_0) else "1";
    icmp3_fu_947_p2 <= "0" when (tmp_41_fu_937_p4 = ap_const_lv3_0) else "1";
    icmp4_fu_1064_p2 <= "0" when (tmp_47_fu_1054_p4 = ap_const_lv3_0) else "1";
    icmp5_fu_1181_p2 <= "0" when (tmp_53_fu_1171_p4 = ap_const_lv3_0) else "1";
    icmp6_fu_596_p2 <= "0" when (tmp_23_fu_586_p4 = ap_const_lv3_0) else "1";
    icmp7_fu_1298_p2 <= "0" when (tmp_59_fu_1288_p4 = ap_const_lv3_0) else "1";
    icmp8_fu_1415_p2 <= "0" when (tmp_65_fu_1405_p4 = ap_const_lv3_0) else "1";
    icmp9_fu_1532_p2 <= "0" when (tmp_71_fu_1522_p4 = ap_const_lv3_0) else "1";
    icmp_fu_479_p2 <= "0" when (tmp_11_fu_469_p4 = ap_const_lv3_0) else "1";
    index_1_1_fu_602_p3 <= 
        ap_const_lv10_3FF when (icmp6_fu_596_p2(0) = '1') else 
        tmp_21_fu_582_p1;
    index_1_2_fu_719_p3 <= 
        ap_const_lv10_3FF when (icmp1_fu_713_p2(0) = '1') else 
        tmp_28_fu_699_p1;
    index_1_3_fu_836_p3 <= 
        ap_const_lv10_3FF when (icmp2_fu_830_p2(0) = '1') else 
        tmp_34_fu_816_p1;
    index_1_4_fu_953_p3 <= 
        ap_const_lv10_3FF when (icmp3_fu_947_p2(0) = '1') else 
        tmp_40_fu_933_p1;
    index_1_5_fu_1070_p3 <= 
        ap_const_lv10_3FF when (icmp4_fu_1064_p2(0) = '1') else 
        tmp_46_fu_1050_p1;
    index_1_6_fu_1187_p3 <= 
        ap_const_lv10_3FF when (icmp5_fu_1181_p2(0) = '1') else 
        tmp_52_fu_1167_p1;
    index_1_7_fu_1304_p3 <= 
        ap_const_lv10_3FF when (icmp7_fu_1298_p2(0) = '1') else 
        tmp_58_fu_1284_p1;
    index_1_8_fu_1421_p3 <= 
        ap_const_lv10_3FF when (icmp8_fu_1415_p2(0) = '1') else 
        tmp_64_fu_1401_p1;
    index_1_9_fu_1538_p3 <= 
        ap_const_lv10_3FF when (icmp9_fu_1532_p2(0) = '1') else 
        tmp_70_fu_1518_p1;
    index_1_fu_485_p3 <= 
        ap_const_lv10_3FF when (icmp_fu_479_p2(0) = '1') else 
        tmp_8_fu_465_p1;
    index_2_cast_fu_677_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_26_fu_667_p1));
    index_2_fu_671_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_2_fu_659_p3));
    index_3_cast_fu_794_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_32_fu_784_p1));
    index_3_fu_788_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_3_fu_776_p3));
    index_4_cast_fu_911_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_38_fu_901_p1));
    index_4_fu_905_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_4_fu_893_p3));
    index_5_cast_fu_1028_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_44_fu_1018_p1));
    index_5_fu_1022_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_5_fu_1010_p3));
    index_6_cast_fu_1145_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_50_fu_1135_p1));
    index_6_fu_1139_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_6_fu_1127_p3));
    index_7_cast_fu_1262_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_56_fu_1252_p1));
    index_7_fu_1256_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_7_fu_1244_p3));
    index_8_cast_fu_1379_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_62_fu_1369_p1));
    index_8_fu_1373_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_8_fu_1361_p3));
    index_9_cast_fu_1496_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_68_fu_1486_p1));
    index_9_fu_1490_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_9_fu_1478_p3));
    index_cast_19_fu_560_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_17_fu_550_p1));
    index_cast_fu_443_p2 <= std_logic_vector(unsigned(ap_const_lv13_200) + unsigned(tmp_5_fu_433_p1));
    index_fu_437_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_fu_425_p3));
    index_s_fu_554_p2 <= std_logic_vector(unsigned(ap_const_lv14_200) + unsigned(p_2_1_fu_542_p3));
    p_1_18_fu_534_p3 <= 
        p_Result_cast_17_fu_498_p1 when (tmp_9_1_fu_522_p2(0) = '1') else 
        ret_V_1_1_fu_528_p2;
    p_1_1_fu_574_p3 <= 
        ap_const_lv13_0 when (tmp_19_fu_566_p3(0) = '1') else 
        index_cast_19_fu_560_p2;
    p_1_2_fu_691_p3 <= 
        ap_const_lv13_0 when (tmp_27_fu_683_p3(0) = '1') else 
        index_2_cast_fu_677_p2;
    p_1_3_fu_808_p3 <= 
        ap_const_lv13_0 when (tmp_33_fu_800_p3(0) = '1') else 
        index_3_cast_fu_794_p2;
    p_1_4_fu_925_p3 <= 
        ap_const_lv13_0 when (tmp_39_fu_917_p3(0) = '1') else 
        index_4_cast_fu_911_p2;
    p_1_5_fu_1042_p3 <= 
        ap_const_lv13_0 when (tmp_45_fu_1034_p3(0) = '1') else 
        index_5_cast_fu_1028_p2;
    p_1_6_fu_1159_p3 <= 
        ap_const_lv13_0 when (tmp_51_fu_1151_p3(0) = '1') else 
        index_6_cast_fu_1145_p2;
    p_1_7_fu_1276_p3 <= 
        ap_const_lv13_0 when (tmp_57_fu_1268_p3(0) = '1') else 
        index_7_cast_fu_1262_p2;
    p_1_8_fu_1393_p3 <= 
        ap_const_lv13_0 when (tmp_63_fu_1385_p3(0) = '1') else 
        index_8_cast_fu_1379_p2;
    p_1_9_fu_1510_p3 <= 
        ap_const_lv13_0 when (tmp_69_fu_1502_p3(0) = '1') else 
        index_9_cast_fu_1496_p2;
    p_1_fu_457_p3 <= 
        ap_const_lv13_0 when (tmp_6_fu_449_p3(0) = '1') else 
        index_cast_fu_443_p2;
    p_2_1_fu_542_p3 <= 
        p_1_18_fu_534_p3 when (tmp_13_fu_502_p3(0) = '1') else 
        p_Result_cast_17_fu_498_p1;
    p_2_20_fu_651_p3 <= 
        p_Result_10_cast_fu_615_p1 when (tmp_9_2_fu_639_p2(0) = '1') else 
        ret_V_1_2_fu_645_p2;
    p_2_2_fu_659_p3 <= 
        p_2_20_fu_651_p3 when (tmp_24_fu_619_p3(0) = '1') else 
        p_Result_10_cast_fu_615_p1;
    p_2_3_fu_776_p3 <= 
        p_3_fu_768_p3 when (tmp_30_fu_736_p3(0) = '1') else 
        p_Result_3_cast_fu_732_p1;
    p_2_4_fu_893_p3 <= 
        p_4_fu_885_p3 when (tmp_36_fu_853_p3(0) = '1') else 
        p_Result_4_cast_fu_849_p1;
    p_2_5_fu_1010_p3 <= 
        p_5_fu_1002_p3 when (tmp_42_fu_970_p3(0) = '1') else 
        p_Result_5_cast_fu_966_p1;
    p_2_6_fu_1127_p3 <= 
        p_6_fu_1119_p3 when (tmp_48_fu_1087_p3(0) = '1') else 
        p_Result_6_cast_fu_1083_p1;
    p_2_7_fu_1244_p3 <= 
        p_7_fu_1236_p3 when (tmp_54_fu_1204_p3(0) = '1') else 
        p_Result_7_cast_fu_1200_p1;
    p_2_8_fu_1361_p3 <= 
        p_8_fu_1353_p3 when (tmp_60_fu_1321_p3(0) = '1') else 
        p_Result_8_cast_fu_1317_p1;
    p_2_9_fu_1478_p3 <= 
        p_9_fu_1470_p3 when (tmp_66_fu_1438_p3(0) = '1') else 
        p_Result_9_cast_fu_1434_p1;
    p_2_fu_425_p3 <= 
        p_s_fu_417_p3 when (tmp_1_fu_385_p3(0) = '1') else 
        p_Result_cast_fu_381_p1;
    p_3_fu_768_p3 <= 
        p_Result_3_cast_fu_732_p1 when (tmp_9_3_fu_756_p2(0) = '1') else 
        ret_V_1_3_fu_762_p2;
    p_4_fu_885_p3 <= 
        p_Result_4_cast_fu_849_p1 when (tmp_9_4_fu_873_p2(0) = '1') else 
        ret_V_1_4_fu_879_p2;
    p_5_fu_1002_p3 <= 
        p_Result_5_cast_fu_966_p1 when (tmp_9_5_fu_990_p2(0) = '1') else 
        ret_V_1_5_fu_996_p2;
    p_6_fu_1119_p3 <= 
        p_Result_6_cast_fu_1083_p1 when (tmp_9_6_fu_1107_p2(0) = '1') else 
        ret_V_1_6_fu_1113_p2;
    p_7_fu_1236_p3 <= 
        p_Result_7_cast_fu_1200_p1 when (tmp_9_7_fu_1224_p2(0) = '1') else 
        ret_V_1_7_fu_1230_p2;
    p_8_fu_1353_p3 <= 
        p_Result_8_cast_fu_1317_p1 when (tmp_9_8_fu_1341_p2(0) = '1') else 
        ret_V_1_8_fu_1347_p2;
    p_9_fu_1470_p3 <= 
        p_Result_9_cast_fu_1434_p1 when (tmp_9_9_fu_1458_p2(0) = '1') else 
        ret_V_1_9_fu_1464_p2;
        p_Result_10_cast_fu_615_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_361_p4),14));

    p_Result_2_1_fu_514_p3 <= (tmp_15_fu_510_p1 & ap_const_lv7_0);
    p_Result_2_2_fu_631_p3 <= (tmp_25_fu_627_p1 & ap_const_lv7_0);
    p_Result_2_3_fu_748_p3 <= (tmp_31_fu_744_p1 & ap_const_lv7_0);
    p_Result_2_4_fu_865_p3 <= (tmp_37_fu_861_p1 & ap_const_lv7_0);
    p_Result_2_5_fu_982_p3 <= (tmp_43_fu_978_p1 & ap_const_lv7_0);
    p_Result_2_6_fu_1099_p3 <= (tmp_49_fu_1095_p1 & ap_const_lv7_0);
    p_Result_2_7_fu_1216_p3 <= (tmp_55_fu_1212_p1 & ap_const_lv7_0);
    p_Result_2_8_fu_1333_p3 <= (tmp_61_fu_1329_p1 & ap_const_lv7_0);
    p_Result_2_9_fu_1450_p3 <= (tmp_67_fu_1446_p1 & ap_const_lv7_0);
    p_Result_2_fu_397_p3 <= (tmp_2_fu_393_p1 & ap_const_lv7_0);
        p_Result_3_cast_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_371_p4),14));

        p_Result_4_cast_fu_849_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_361_p4),14));

        p_Result_5_cast_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_371_p4),14));

        p_Result_6_cast_fu_1083_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_361_p4),14));

        p_Result_7_cast_fu_1200_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_371_p4),14));

        p_Result_8_cast_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_361_p4),14));

        p_Result_9_cast_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_371_p4),14));

        p_Result_cast_17_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_371_p4),14));

        p_Result_cast_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_361_p4),14));

    p_s_fu_417_p3 <= 
        p_Result_cast_fu_381_p1 when (tmp_9_fu_405_p2(0) = '1') else 
        ret_V_1_fu_411_p2;

    res_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            res_V_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            res_V_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            res_V_address0 <= "XXXX";
        end if; 
    end process;


    res_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            res_V_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            res_V_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            res_V_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            res_V_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            res_V_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            res_V_address1 <= "XXXX";
        end if; 
    end process;


    res_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_V_ce0 <= ap_const_logic_1;
        else 
            res_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_V_ce1 <= ap_const_logic_1;
        else 
            res_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    res_V_d0 <= tanh_table3_q0;
    res_V_d1 <= tanh_table3_q1;

    res_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_V_we0 <= ap_const_logic_1;
        else 
            res_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    res_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            res_V_we1 <= ap_const_logic_1;
        else 
            res_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ret_V_1_1_fu_528_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_cast_17_fu_498_p1));
    ret_V_1_2_fu_645_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_10_cast_fu_615_p1));
    ret_V_1_3_fu_762_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_3_cast_fu_732_p1));
    ret_V_1_4_fu_879_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_4_cast_fu_849_p1));
    ret_V_1_5_fu_996_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_5_cast_fu_966_p1));
    ret_V_1_6_fu_1113_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_6_cast_fu_1083_p1));
    ret_V_1_7_fu_1230_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_7_cast_fu_1200_p1));
    ret_V_1_8_fu_1347_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_8_cast_fu_1317_p1));
    ret_V_1_9_fu_1464_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_9_cast_fu_1434_p1));
    ret_V_1_fu_411_p2 <= std_logic_vector(unsigned(ap_const_lv14_1) + unsigned(p_Result_cast_fu_381_p1));

    tanh_table3_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, tmp_3_fu_493_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, tmp_3_2_fu_727_p1, ap_block_pp0_stage3, tmp_3_4_fu_961_p1, ap_block_pp0_stage4, tmp_3_6_fu_1195_p1, tmp_3_8_fu_1429_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table3_address0 <= tmp_3_8_fu_1429_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            tanh_table3_address0 <= tmp_3_6_fu_1195_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            tanh_table3_address0 <= tmp_3_4_fu_961_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            tanh_table3_address0 <= tmp_3_2_fu_727_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            tanh_table3_address0 <= tmp_3_fu_493_p1(10 - 1 downto 0);
        else 
            tanh_table3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    tanh_table3_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage1, tmp_3_1_fu_610_p1, ap_block_pp0_stage2, tmp_3_3_fu_844_p1, ap_block_pp0_stage3, tmp_3_5_fu_1078_p1, ap_block_pp0_stage4, tmp_3_7_fu_1312_p1, tmp_3_9_fu_1546_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table3_address1 <= tmp_3_9_fu_1546_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            tanh_table3_address1 <= tmp_3_7_fu_1312_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3))) then 
            tanh_table3_address1 <= tmp_3_5_fu_1078_p1(10 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            tanh_table3_address1 <= tmp_3_3_fu_844_p1(10 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            tanh_table3_address1 <= tmp_3_1_fu_610_p1(10 - 1 downto 0);
        else 
            tanh_table3_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    tanh_table3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tanh_table3_ce0 <= ap_const_logic_1;
        else 
            tanh_table3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            tanh_table3_ce1 <= ap_const_logic_1;
        else 
            tanh_table3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_fu_469_p4 <= p_1_fu_457_p3(12 downto 10);
    tmp_13_fu_502_p3 <= data_V_q1(15 downto 15);
    tmp_15_fu_510_p1 <= data_V_q1(3 - 1 downto 0);
    tmp_17_fu_550_p1 <= p_2_1_fu_542_p3(13 - 1 downto 0);
    tmp_19_fu_566_p3 <= index_s_fu_554_p2(13 downto 13);
    tmp_1_fu_385_p3 <= data_V_q0(15 downto 15);
    tmp_21_fu_582_p1 <= p_1_1_fu_574_p3(10 - 1 downto 0);
    tmp_23_fu_586_p4 <= p_1_1_fu_574_p3(12 downto 10);
    tmp_24_fu_619_p3 <= data_V_q0(15 downto 15);
    tmp_25_fu_627_p1 <= data_V_q0(3 - 1 downto 0);
    tmp_26_fu_667_p1 <= p_2_2_fu_659_p3(13 - 1 downto 0);
    tmp_27_fu_683_p3 <= index_2_fu_671_p2(13 downto 13);
    tmp_28_fu_699_p1 <= p_1_2_fu_691_p3(10 - 1 downto 0);
    tmp_29_fu_703_p4 <= p_1_2_fu_691_p3(12 downto 10);
    tmp_2_fu_393_p1 <= data_V_q0(3 - 1 downto 0);
    tmp_30_fu_736_p3 <= data_V_q1(15 downto 15);
    tmp_31_fu_744_p1 <= data_V_q1(3 - 1 downto 0);
    tmp_32_fu_784_p1 <= p_2_3_fu_776_p3(13 - 1 downto 0);
    tmp_33_fu_800_p3 <= index_3_fu_788_p2(13 downto 13);
    tmp_34_fu_816_p1 <= p_1_3_fu_808_p3(10 - 1 downto 0);
    tmp_35_fu_820_p4 <= p_1_3_fu_808_p3(12 downto 10);
    tmp_36_fu_853_p3 <= data_V_q0(15 downto 15);
    tmp_37_fu_861_p1 <= data_V_q0(3 - 1 downto 0);
    tmp_38_fu_901_p1 <= p_2_4_fu_893_p3(13 - 1 downto 0);
    tmp_39_fu_917_p3 <= index_4_fu_905_p2(13 downto 13);
    tmp_3_1_fu_610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_1_fu_602_p3),64));
    tmp_3_2_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_2_fu_719_p3),64));
    tmp_3_3_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_3_fu_836_p3),64));
    tmp_3_4_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_4_fu_953_p3),64));
    tmp_3_5_fu_1078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_5_fu_1070_p3),64));
    tmp_3_6_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_6_fu_1187_p3),64));
    tmp_3_7_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_7_fu_1304_p3),64));
    tmp_3_8_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_8_fu_1421_p3),64));
    tmp_3_9_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_9_fu_1538_p3),64));
    tmp_3_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_1_fu_485_p3),64));
    tmp_40_fu_933_p1 <= p_1_4_fu_925_p3(10 - 1 downto 0);
    tmp_41_fu_937_p4 <= p_1_4_fu_925_p3(12 downto 10);
    tmp_42_fu_970_p3 <= data_V_q1(15 downto 15);
    tmp_43_fu_978_p1 <= data_V_q1(3 - 1 downto 0);
    tmp_44_fu_1018_p1 <= p_2_5_fu_1010_p3(13 - 1 downto 0);
    tmp_45_fu_1034_p3 <= index_5_fu_1022_p2(13 downto 13);
    tmp_46_fu_1050_p1 <= p_1_5_fu_1042_p3(10 - 1 downto 0);
    tmp_47_fu_1054_p4 <= p_1_5_fu_1042_p3(12 downto 10);
    tmp_48_fu_1087_p3 <= data_V_q0(15 downto 15);
    tmp_49_fu_1095_p1 <= data_V_q0(3 - 1 downto 0);
    tmp_50_fu_1135_p1 <= p_2_6_fu_1127_p3(13 - 1 downto 0);
    tmp_51_fu_1151_p3 <= index_6_fu_1139_p2(13 downto 13);
    tmp_52_fu_1167_p1 <= p_1_6_fu_1159_p3(10 - 1 downto 0);
    tmp_53_fu_1171_p4 <= p_1_6_fu_1159_p3(12 downto 10);
    tmp_54_fu_1204_p3 <= data_V_q1(15 downto 15);
    tmp_55_fu_1212_p1 <= data_V_q1(3 - 1 downto 0);
    tmp_56_fu_1252_p1 <= p_2_7_fu_1244_p3(13 - 1 downto 0);
    tmp_57_fu_1268_p3 <= index_7_fu_1256_p2(13 downto 13);
    tmp_58_fu_1284_p1 <= p_1_7_fu_1276_p3(10 - 1 downto 0);
    tmp_59_fu_1288_p4 <= p_1_7_fu_1276_p3(12 downto 10);
    tmp_5_fu_433_p1 <= p_2_fu_425_p3(13 - 1 downto 0);
    tmp_60_fu_1321_p3 <= data_V_q0(15 downto 15);
    tmp_61_fu_1329_p1 <= data_V_q0(3 - 1 downto 0);
    tmp_62_fu_1369_p1 <= p_2_8_fu_1361_p3(13 - 1 downto 0);
    tmp_63_fu_1385_p3 <= index_8_fu_1373_p2(13 downto 13);
    tmp_64_fu_1401_p1 <= p_1_8_fu_1393_p3(10 - 1 downto 0);
    tmp_65_fu_1405_p4 <= p_1_8_fu_1393_p3(12 downto 10);
    tmp_66_fu_1438_p3 <= data_V_q1(15 downto 15);
    tmp_67_fu_1446_p1 <= data_V_q1(3 - 1 downto 0);
    tmp_68_fu_1486_p1 <= p_2_9_fu_1478_p3(13 - 1 downto 0);
    tmp_69_fu_1502_p3 <= index_9_fu_1490_p2(13 downto 13);
    tmp_6_fu_449_p3 <= index_fu_437_p2(13 downto 13);
    tmp_70_fu_1518_p1 <= p_1_9_fu_1510_p3(10 - 1 downto 0);
    tmp_71_fu_1522_p4 <= p_1_9_fu_1510_p3(12 downto 10);
    tmp_8_fu_465_p1 <= p_1_fu_457_p3(10 - 1 downto 0);
    tmp_9_1_fu_522_p2 <= "1" when (p_Result_2_1_fu_514_p3 = ap_const_lv10_0) else "0";
    tmp_9_2_fu_639_p2 <= "1" when (p_Result_2_2_fu_631_p3 = ap_const_lv10_0) else "0";
    tmp_9_3_fu_756_p2 <= "1" when (p_Result_2_3_fu_748_p3 = ap_const_lv10_0) else "0";
    tmp_9_4_fu_873_p2 <= "1" when (p_Result_2_4_fu_865_p3 = ap_const_lv10_0) else "0";
    tmp_9_5_fu_990_p2 <= "1" when (p_Result_2_5_fu_982_p3 = ap_const_lv10_0) else "0";
    tmp_9_6_fu_1107_p2 <= "1" when (p_Result_2_6_fu_1099_p3 = ap_const_lv10_0) else "0";
    tmp_9_7_fu_1224_p2 <= "1" when (p_Result_2_7_fu_1216_p3 = ap_const_lv10_0) else "0";
    tmp_9_8_fu_1341_p2 <= "1" when (p_Result_2_8_fu_1333_p3 = ap_const_lv10_0) else "0";
    tmp_9_9_fu_1458_p2 <= "1" when (p_Result_2_9_fu_1450_p3 = ap_const_lv10_0) else "0";
    tmp_9_fu_405_p2 <= "1" when (p_Result_2_fu_397_p3 = ap_const_lv10_0) else "0";
end behav;
