

================================================================
== Vivado HLS Report for 'cnn'
================================================================
* Date:           Fri Jan 26 21:45:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.221|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4639572|  4639572|  4639572|  4639572|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |                       |            |      Latency      |      Interval     | Pipeline|
        |        Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +-----------------------+------------+---------+---------+---------+---------+---------+
        |grp_flat_fu_446        |flat        |      802|      802|      802|      802|   none  |
        |grp_conv_2_fu_454      |conv_2      |  4460550|  4460550|  4460550|  4460550|   none  |
        |grp_dense_fu_656       |dense       |    32051|    32051|    32051|    32051|   none  |
        |grp_conv_1_fu_666      |conv_1      |   108178|   108178|   108178|   108178|   none  |
        |grp_max_pool_1_fu_692  |max_pool_1  |    10818|    10818|    10818|    10818|   none  |
        |grp_max_pool_2_fu_699  |max_pool_2  |     3202|     3202|     3202|     3202|   none  |
        +-----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |   1624|   1624|        58|          -|          -|    28|    no    |
        | + Loop 1.1             |     56|     56|         2|          -|          -|    28|    no    |
        |- memset_conv_1_out     |  22333|  22333|       859|          -|          -|    26|    no    |
        | + memset_conv_1_out    |    857|    857|        33|          -|          -|    26|    no    |
        |  ++ memset_conv_1_out  |     31|     31|         1|          -|          -|    32|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    212|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      139|     32|   11267|  25768|    0|
|Memory           |      106|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    490|    -|
|Register         |        -|      -|     160|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      245|     32|   11427|  26470|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       87|     14|      10|     49|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+-------+------+-------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-----------------------+--------------------+---------+-------+------+-------+-----+
    |cnn_CRTL_BUS_s_axi_U   |cnn_CRTL_BUS_s_axi  |        0|      0|    36|     40|    0|
    |grp_conv_1_fu_666      |conv_1              |       10|     11|  2082|   2758|    0|
    |grp_conv_2_fu_454      |conv_2              |       97|      6|  7008|   5169|    0|
    |grp_dense_fu_656       |dense               |       32|     14|  1370|   3508|    0|
    |grp_flat_fu_446        |flat                |        0|      0|   258|  11543|    0|
    |grp_max_pool_1_fu_692  |max_pool_1          |        0|      1|   263|   1365|    0|
    |grp_max_pool_2_fu_699  |max_pool_2          |        0|      0|   250|   1385|    0|
    +-----------------------+--------------------+---------+-------+------+-------+-----+
    |Total                  |                    |      139|     32| 11267|  25768|    0|
    +-----------------------+--------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |conv_1_input_0_U  |cnn_conv_1_input_0  |        2|  0|   0|    0|    784|   32|     1|        25088|
    |conv_1_out_U      |cnn_conv_1_out      |       64|  0|   0|    0|  21632|   32|     1|       692224|
    |conv_2_out_U      |cnn_conv_2_out      |       16|  0|   0|    0|   7744|   32|     1|       247808|
    |flat_array_U      |cnn_flat_array      |        4|  0|   0|    0|   1600|   32|     1|        51200|
    |max_pool_1_out_U  |cnn_max_pool_1_out  |       16|  0|   0|    0|   5408|   32|     1|       173056|
    |max_pool_2_out_U  |cnn_max_pool_2_out  |        4|  0|   0|    0|   1600|   32|     1|        51200|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total             |                    |      106|  0|   0|    0|  38768|  192|     6|      1240576|
    +------------------+--------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_777_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln24_fu_767_p2     |     +    |      0|  0|  14|          10|           1|
    |add_ln29_1_fu_803_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln29_2_fu_819_p2   |     +    |      0|  0|  15|           5|           1|
    |add_ln29_3_fu_813_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln29_4_fu_791_p2   |     +    |      0|  0|  14|          10|           5|
    |add_ln29_fu_797_p2     |     +    |      0|  0|  15|           5|           1|
    |i_fu_713_p2            |     +    |      0|  0|  15|           5|           1|
    |ix_in_fu_719_p2        |     +    |      0|  0|  14|          10|           5|
    |j_fu_761_p2            |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_749_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln17_fu_707_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln19_fu_755_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_1_fu_843_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_2_fu_849_p2  |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln29_fu_837_p2    |   icmp   |      0|  0|  11|           5|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 212|         112|          66|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  97|         20|    1|         20|
    |conv_1_input_0_address0  |  15|          3|   10|         30|
    |conv_1_input_0_ce0       |  15|          3|    1|          3|
    |conv_1_input_0_ce1       |   9|          2|    1|          2|
    |conv_1_out_address0      |  21|          4|   15|         60|
    |conv_1_out_ce0           |  21|          4|    1|          4|
    |conv_1_out_ce1           |   9|          2|    1|          2|
    |conv_1_out_d0            |  15|          3|   32|         96|
    |conv_1_out_we0           |  15|          3|    1|          3|
    |conv_2_out_address0      |  15|          3|   13|         39|
    |conv_2_out_ce0           |  15|          3|    1|          3|
    |conv_2_out_ce1           |   9|          2|    1|          2|
    |conv_2_out_we0           |   9|          2|    1|          2|
    |flat_array_address0      |  15|          3|   11|         33|
    |flat_array_ce0           |  15|          3|    1|          3|
    |flat_array_ce1           |   9|          2|    1|          2|
    |flat_array_we0           |   9|          2|    1|          2|
    |flat_array_we1           |   9|          2|    1|          2|
    |i_0_reg_355              |   9|          2|    5|         10|
    |ix_in_0_reg_366          |   9|          2|   10|         20|
    |ix_in_1_reg_378          |   9|          2|   10|         20|
    |j_0_reg_388              |   9|          2|    5|         10|
    |max_pool_1_out_address0  |  15|          3|   13|         39|
    |max_pool_1_out_ce0       |  15|          3|    1|          3|
    |max_pool_1_out_ce1       |   9|          2|    1|          2|
    |max_pool_1_out_we0       |   9|          2|    1|          2|
    |max_pool_2_out_address0  |  15|          3|   11|         33|
    |max_pool_2_out_ce0       |  15|          3|    1|          3|
    |max_pool_2_out_ce1       |   9|          2|    1|          2|
    |max_pool_2_out_we0       |   9|          2|    1|          2|
    |phi_ln29_1_reg_423       |   9|          2|    5|         10|
    |phi_ln29_2_reg_435       |   9|          2|    5|         10|
    |phi_ln29_reg_399         |   9|          2|    5|         10|
    |phi_mul_reg_411          |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 490|        102|  179|        504|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln23_reg_886                    |  11|   0|   11|          0|
    |add_ln24_reg_881                    |  10|   0|   10|          0|
    |add_ln29_1_reg_906                  |   5|   0|    5|          0|
    |add_ln29_3_reg_911                  |  10|   0|   10|          0|
    |add_ln29_4_reg_896                  |  10|   0|   10|          0|
    |add_ln29_reg_901                    |   5|   0|    5|          0|
    |ap_CS_fsm                           |  19|   0|   19|          0|
    |grp_conv_1_fu_666_ap_start_reg      |   1|   0|    1|          0|
    |grp_conv_2_fu_454_ap_start_reg      |   1|   0|    1|          0|
    |grp_dense_fu_656_ap_start_reg       |   1|   0|    1|          0|
    |grp_flat_fu_446_ap_start_reg        |   1|   0|    1|          0|
    |grp_max_pool_1_fu_692_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2_fu_699_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_355                         |   5|   0|    5|          0|
    |i_reg_858                           |   5|   0|    5|          0|
    |ix_in_0_reg_366                     |  10|   0|   10|          0|
    |ix_in_1_reg_378                     |  10|   0|   10|          0|
    |ix_in_reg_863                       |  10|   0|   10|          0|
    |j_0_reg_388                         |   5|   0|    5|          0|
    |j_reg_876                           |   5|   0|    5|          0|
    |phi_ln29_1_reg_423                  |   5|   0|    5|          0|
    |phi_ln29_2_reg_435                  |   5|   0|    5|          0|
    |phi_ln29_reg_399                    |   5|   0|    5|          0|
    |phi_mul_reg_411                     |  10|   0|   10|          0|
    |sub_ln23_reg_868                    |   9|   0|   11|          2|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 160|   0|  162|          2|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_AWADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_ARADDR   |  in |    4|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |   CRTL_BUS   |  return void |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |   CRTL_BUS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |      cnn     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      cnn     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      cnn     | return value |
|cnn_input_Addr_A        | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_EN_A          | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_WEN_A         | out |    4|    bram    |   cnn_input  |     array    |
|cnn_input_Din_A         | out |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Dout_A        |  in |   32|    bram    |   cnn_input  |     array    |
|cnn_input_Clk_A         | out |    1|    bram    |   cnn_input  |     array    |
|cnn_input_Rst_A         | out |    1|    bram    |   cnn_input  |     array    |
|prediction_Addr_A       | out |   32|    bram    |  prediction  |     array    |
|prediction_EN_A         | out |    1|    bram    |  prediction  |     array    |
|prediction_WEN_A        | out |    4|    bram    |  prediction  |     array    |
|prediction_Din_A        | out |   32|    bram    |  prediction  |     array    |
|prediction_Dout_A       |  in |   32|    bram    |  prediction  |     array    |
|prediction_Clk_A        | out |    1|    bram    |  prediction  |     array    |
|prediction_Rst_A        | out |    1|    bram    |  prediction  |     array    |
+------------------------+-----+-----+------------+--------------+--------------+

