$date
	Sun Oct 23 09:01:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#376330
b1010 &
b1010 %
1$
b1010 !
1"
#376331
0"
#376334
b101 &
b101 %
#376338
b10000 &
b10000 %
#376342
b1000 &
b1000 %
#376346
b100 &
b100 %
#376350
b10 &
b10 %
#376354
b1 &
b1 %
1#
#376358
b0 &
0#
b0 %
0$
#1368991
b1 !
1"
#1368994
b1 &
b1 %
1$
#1368995
0"
#1368998
1#
#1369002
b0 &
b0 %
0#
0$
#2354686
b1110 &
b1110 %
1$
b1110 !
1"
#2354687
0"
#2354690
b111 &
b111 %
#2354694
b10110 &
b10110 %
#2354698
b1011 &
b1011 %
#2354702
b100010 &
b100010 %
#2354706
b10001 &
b10001 %
#2354710
b110100 &
b110100 %
#2354714
b11010 &
b11010 %
#2354718
b1101 &
b1101 %
#2354722
b101000 &
b101000 %
#2354726
b10100 &
b10100 %
#2354730
b1010 &
b1010 %
#2354734
b101 &
b101 %
#2354738
b10000 &
b10000 %
#2354742
b1000 &
b1000 %
#2354746
b100 &
b100 %
#2354750
b10 &
b10 %
#2354754
b1 &
b1 %
1#
#2354758
b0 &
0#
b0 %
0$
#4500012
