// Seed: 2496943599
module module_0 ();
  uwire id_1 = +id_1 - id_1;
  wire id_2, id_3, id_4, id_5;
  uwire id_6 = id_5;
  assign id_1 = id_4 - 1 == id_4;
  uwire id_7;
  id_8 :
  assert property (@(posedge id_2) id_5)
    @(id_3 or negedge id_7 or negedge id_2) #1 @(posedge 1) id_3 = 1;
  assign id_7 = 1;
  wire id_9;
  assign id_6 = id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    output supply0 id_4,
    input wire id_5,
    input tri id_6
    , id_19,
    output wand id_7,
    input wand id_8,
    output uwire id_9,
    output wire id_10,
    input supply0 id_11,
    input wire id_12,
    input uwire id_13,
    input supply1 id_14,
    input supply1 id_15,
    output tri id_16,
    input wor id_17
);
  nmos (.id_0(1), .id_1(id_15), .id_2(id_16 + 1), .id_3(id_2), .id_4(1));
  wire id_20;
  module_0();
endmodule
