Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr  9 16:01:47 2020
| Host         : soccf-dbr3-022 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file /home/dumi/git/riscv/freedom-dloghin/builds/e300artydevkit/obj/report/utilization.txt
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100tcsg324-1
| Design State : Physopt postRoute
----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                       Instance                      |                    Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| E300ArtyDevKitFPGAChip                              |                                       (top) |      39139 |      38155 |     924 |   60 | 12951 |      4 |     10 |           19 |
|   (E300ArtyDevKitFPGAChip)                          |                                       (top) |         11 |         11 |       0 |    0 |    47 |      0 |      0 |            0 |
|   E300ArtyDevKitPlatform                            |                      E300ArtyDevKitPlatform |      39113 |      38130 |     924 |   59 | 12870 |      4 |     10 |           19 |
|     ResetCatchAndSync_d20                           |                       ResetCatchAndSync_d20 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |            0 |
|       AsyncResetSynchronizerShiftReg_w1_d20_i0      |    AsyncResetSynchronizerShiftReg_w1_d20_i0 |          5 |          5 |       0 |    0 |    20 |      0 |      0 |            0 |
|         sync_0                                      |                  AsyncResetRegVec_w1_i0_567 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_606 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_1                                      |                  AsyncResetRegVec_w1_i0_568 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_605 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_10                                     |                  AsyncResetRegVec_w1_i0_569 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_604 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_11                                     |                  AsyncResetRegVec_w1_i0_570 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_603 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_12                                     |                  AsyncResetRegVec_w1_i0_571 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_602 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_13                                     |                  AsyncResetRegVec_w1_i0_572 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_601 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_14                                     |                  AsyncResetRegVec_w1_i0_573 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_600 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_15                                     |                  AsyncResetRegVec_w1_i0_574 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_599 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_16                                     |                  AsyncResetRegVec_w1_i0_575 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_598 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_17                                     |                  AsyncResetRegVec_w1_i0_576 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_597 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_18                                     |                  AsyncResetRegVec_w1_i0_577 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_596 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_19                                     |                  AsyncResetRegVec_w1_i0_578 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_595 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_2                                      |                  AsyncResetRegVec_w1_i0_579 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_594 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_3                                      |                  AsyncResetRegVec_w1_i0_580 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_593 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_4                                      |                  AsyncResetRegVec_w1_i0_581 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_592 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_5                                      |                  AsyncResetRegVec_w1_i0_582 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_591 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_6                                      |                  AsyncResetRegVec_w1_i0_583 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_590 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_7                                      |                  AsyncResetRegVec_w1_i0_584 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_589 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_8                                      |                  AsyncResetRegVec_w1_i0_585 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_588 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sync_9                                      |                  AsyncResetRegVec_w1_i0_586 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_587 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|     spi_dq_0_sync                                   |                  SynchronizerShiftReg_w1_d3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|     spi_dq_1_sync                                   |                SynchronizerShiftReg_w1_d3_0 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|     spi_dq_2_sync                                   |                SynchronizerShiftReg_w1_d3_1 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|     spi_dq_3_sync                                   |                SynchronizerShiftReg_w1_d3_2 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|     sys                                             |                        E300ArtyDevKitSystem |      39104 |      38125 |     924 |   55 | 12846 |      4 |     10 |           19 |
|       (sys)                                         |                        E300ArtyDevKitSystem |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       aon_1                                         |                              MockAONWrapper |        702 |        701 |       0 |    1 |  1111 |      0 |      0 |            0 |
|         (aon_1)                                     |                              MockAONWrapper |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|         ResetCatchAndSync_d3                        |                    ResetCatchAndSync_d3_493 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_560 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_561 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_566 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_562 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_565 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_563 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_564 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         aon                                         |                                   TLMockAON |        685 |        685 |       0 |    0 |   924 |      0 |      0 |            0 |
|           (aon)                                     |                                   TLMockAON |          1 |          1 |       0 |    0 |   512 |      0 |      0 |            0 |
|           Queue                                     |                                    Queue_13 |        466 |        466 |       0 |    0 |    89 |      0 |      0 |            0 |
|           pmu                                       |                                         PMU |         74 |         74 |       0 |    0 |   177 |      0 |      0 |            0 |
|             (pmu)                                   |                                         PMU |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AsyncResetRegVec_w5_i0                  |                      AsyncResetRegVec_w5_i0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_3                                 |                           AsyncResetReg_559 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             SRLatch_1                               |                                     SRLatch |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             SRLatch_2                               |                                 SRLatch_558 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             core                                    |                                     PMUCore |         73 |         73 |       0 |    0 |   172 |      0 |      0 |            0 |
|           rtc                                       |                                         RTC |         92 |         92 |       0 |    0 |    86 |      0 |      0 |            0 |
|             (rtc)                                   |                                         RTC |         85 |         85 |       0 |    0 |    85 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_556 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_557 |          7 |          7 |       0 |    0 |     1 |      0 |      0 |            0 |
|           wdog                                      |                               WatchdogTimer |         55 |         55 |       0 |    0 |    60 |      0 |      0 |            0 |
|             (wdog)                                  |                               WatchdogTimer |          3 |          3 |       0 |    0 |    55 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0                  |                  AsyncResetRegVec_w1_i0_546 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_555 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_1                |                  AsyncResetRegVec_w1_i0_547 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_554 |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_2                |                  AsyncResetRegVec_w1_i0_548 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_553 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_3                |                  AsyncResetRegVec_w1_i0_549 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_552 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncResetRegVec_w1_i0_4                |                  AsyncResetRegVec_w1_i0_550 |         44 |         44 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_551 |         44 |         44 |       0 |    0 |     1 |      0 |      0 |            0 |
|         aonrst_catch                                |                    ResetCatchAndSync_d3_494 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           AsyncResetSynchronizerShiftReg_w1_d3_i0   | AsyncResetSynchronizerShiftReg_w1_d3_i0_539 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|             sync_0                                  |                  AsyncResetRegVec_w1_i0_540 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_545 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             sync_1                                  |                  AsyncResetRegVec_w1_i0_541 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_544 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             sync_2                                  |                  AsyncResetRegVec_w1_i0_542 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_543 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         crossing                                    |                       TLAsyncCrossingSink_1 |          6 |          6 |       0 |    0 |   179 |      0 |      0 |            0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_4 |          2 |          2 |       0 |    0 |    95 |      0 |      0 |            0 |
|             deq_bits_reg                            |                SynchronizerShiftReg_w115_d1 |          0 |          0 |       0 |    0 |    90 |      0 |      0 |            0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_528 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_538 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_529 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_537 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_530 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_531 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_536 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_532 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_535 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_533 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_534 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_4 |          4 |          4 |       0 |    0 |    84 |      0 |      0 |            0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_4 |          2 |          2 |       0 |    0 |    71 |      0 |      0 |            0 |
|             AsyncValidSync                          |                          AsyncValidSync_495 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|               source_valid                          | AsyncResetSynchronizerShiftReg_w1_d4_i0_519 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_520 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_527 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_521 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_526 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_522 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_525 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_3                              |                  AsyncResetRegVec_w1_i0_523 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_524 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncValidSync_1                        |                        AsyncValidSync_1_496 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sink_extend                           | AsyncResetSynchronizerShiftReg_w1_d1_i0_516 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_517 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_518 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncValidSync_2                        |                        AsyncValidSync_2_497 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sink_valid                            | AsyncResetSynchronizerShiftReg_w1_d3_i0_509 |          3 |          3 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_510 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_515 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_511 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_514 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_512 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_513 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_498 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_508 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_499 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_502 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_507 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_503 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_506 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_504 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_505 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_500 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_501 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         dwakeup_deglitch                            |                       DeglitchShiftRegister |          2 |          1 |       0 |    1 |     2 |      0 |      0 |            0 |
|       asyncXing                                     |                                     IntXing |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_492 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       asyncXing_1                                   |                                   IntXing_3 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_491 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       asyncXing_2                                   |                                   IntXing_4 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_490 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       asyncXing_3                                   |                                   IntXing_5 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_489 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       asyncXing_4                                   |                                   IntXing_6 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_488 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       asyncXing_5                                   |                                 IntXing_5_7 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w32_d3                 |             SynchronizerShiftReg_w32_d3_487 |         16 |          0 |       0 |   16 |    32 |      0 |      0 |            0 |
|       asyncXing_6                                   |                                 IntXing_6_8 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_486 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|       asyncXing_7                                   |                                 IntXing_6_9 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |              SynchronizerShiftReg_w4_d3_485 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|       asyncXing_8                                   |                                IntXing_6_10 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w4_d3                  |                  SynchronizerShiftReg_w4_d3 |          4 |          0 |       0 |    4 |     4 |      0 |      0 |            0 |
|       asyncXing_9                                   |                                  IntXing_11 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w1_d3                  |              SynchronizerShiftReg_w1_d3_484 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|       clint                                         |                                       CLINT |         32 |         32 |       0 |    0 |   129 |      0 |      0 |            0 |
|       debug_1                                       |                               TLDebugModule |        765 |        765 |       0 |    0 |   901 |      0 |      0 |            0 |
|         dmInner                                     |                     TLDebugModuleInnerAsync |        727 |        727 |       0 |    0 |   774 |      0 |      0 |            0 |
|           (dmInner)                                 |                     TLDebugModuleInnerAsync |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|           AsyncQueueSink                            |                            AsyncQueueSink_3 |          3 |          3 |       0 |    0 |    17 |      0 |      0 |            0 |
|             deq_bits_reg                            |                 SynchronizerShiftReg_w12_d1 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |            0 |
|             ridx_bin                                |                  AsyncResetRegVec_w1_i0_473 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_483 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             valid_reg                               |                  AsyncResetRegVec_w1_i0_474 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_482 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|             widx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_475 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_476 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_481 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_477 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_480 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_478 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_479 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           dmInner                                   |                          TLDebugModuleInner |        538 |        538 |       0 |    0 |   662 |      0 |      0 |            0 |
|           dmactiveSync                              |                    ResetCatchAndSync_d3_421 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|             AsyncResetSynchronizerShiftReg_w1_d3_i0 | AsyncResetSynchronizerShiftReg_w1_d3_i0_466 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_467 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_472 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_468 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_471 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_469 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_470 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           dmiXing                                   |                         TLAsyncCrossingSink |        184 |        184 |       0 |    0 |    92 |      0 |      0 |            0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_2 |        182 |        182 |       0 |    0 |    47 |      0 |      0 |            0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w55_d1 |        180 |        180 |       0 |    0 |    42 |      0 |      0 |            0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_455 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_465 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_456 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_464 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_457 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_458 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_463 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_459 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_462 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_460 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_461 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_3 |          3 |          3 |       0 |    0 |    45 |      0 |      0 |            0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_3 |          0 |          0 |       0 |    0 |    32 |      0 |      0 |            0 |
|               AsyncValidSync                        |                          AsyncValidSync_422 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_446 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_447 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_454 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_448 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_453 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_449 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_452 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_450 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_451 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_423 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_443 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_444 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_445 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_424 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_436 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_437 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_442 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_438 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_441 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_439 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_440 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_425 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_435 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_426 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_429 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_434 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_430 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_433 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_431 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_432 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_427 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_428 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         dmOuter                                     |                     TLDebugModuleOuterAsync |         38 |         38 |       0 |    0 |   127 |      0 |      0 |            0 |
|           AsyncQueueSource                          |                          AsyncQueueSource_2 |          2 |          2 |       0 |    0 |    17 |      0 |      0 |            0 |
|             (AsyncQueueSource)                      |                          AsyncQueueSource_2 |          0 |          0 |       0 |    0 |    12 |      0 |      0 |            0 |
|             ready_reg                               |                  AsyncResetRegVec_w1_i0_410 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_420 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             ridx_gray                               | AsyncResetSynchronizerShiftReg_w1_d3_i0_411 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|               sync_0                                |                  AsyncResetRegVec_w1_i0_414 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_419 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_1                                |                  AsyncResetRegVec_w1_i0_415 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_418 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               sync_2                                |                  AsyncResetRegVec_w1_i0_416 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_417 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             widx_bin                                |                  AsyncResetRegVec_w1_i0_412 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_413 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           asource                                   |                     TLAsyncCrossingSource_1 |         20 |         20 |       0 |    0 |    92 |      0 |      0 |            0 |
|             AsyncQueueSink                          |                            AsyncQueueSink_1 |         19 |         19 |       0 |    0 |    45 |      0 |      0 |            0 |
|               AsyncValidSync                        |                          AsyncValidSync_377 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|                 source_valid                        | AsyncResetSynchronizerShiftReg_w1_d4_i0_401 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_402 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_409 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_403 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_408 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_404 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_407 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_3                            |                  AsyncResetRegVec_w1_i0_405 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_406 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               AsyncValidSync_1                      |                        AsyncValidSync_1_378 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sink_extend                         | AsyncResetSynchronizerShiftReg_w1_d1_i0_398 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_399 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_400 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               AsyncValidSync_2                      |                        AsyncValidSync_2_379 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sink_valid                          | AsyncResetSynchronizerShiftReg_w1_d3_i0_391 |          2 |          2 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   sync_0                            |                  AsyncResetRegVec_w1_i0_392 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_397 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                  AsyncResetRegVec_w1_i0_393 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_396 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                  AsyncResetRegVec_w1_i0_394 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                           AsyncResetReg_395 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               deq_bits_reg                          |                 SynchronizerShiftReg_w43_d1 |          1 |          1 |       0 |    0 |    32 |      0 |      0 |            0 |
|               ridx_bin                              |                  AsyncResetRegVec_w1_i0_380 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_390 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               valid_reg                             |                  AsyncResetRegVec_w1_i0_381 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_389 |         16 |         16 |       0 |    0 |     1 |      0 |      0 |            0 |
|               widx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_382 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_383 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_388 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_384 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_387 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_385 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_386 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AsyncQueueSource                        |                          AsyncQueueSource_1 |          1 |          1 |       0 |    0 |    47 |      0 |      0 |            0 |
|               (AsyncQueueSource)                    |                          AsyncQueueSource_1 |          0 |          0 |       0 |    0 |    42 |      0 |      0 |            0 |
|               ready_reg                             |                  AsyncResetRegVec_w1_i0_366 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_376 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               ridx_gray                             | AsyncResetSynchronizerShiftReg_w1_d3_i0_367 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 sync_0                              |                  AsyncResetRegVec_w1_i0_370 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_375 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_1                              |                  AsyncResetRegVec_w1_i0_371 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_374 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 sync_2                              |                  AsyncResetRegVec_w1_i0_372 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                           AsyncResetReg_373 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               widx_bin                              |                  AsyncResetRegVec_w1_i0_368 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 reg_0                               |                           AsyncResetReg_369 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           dmOuter                                   |                          TLDebugModuleOuter |         14 |         14 |       0 |    0 |    16 |      0 |      0 |            0 |
|             DMCONTROL                               |                 AsyncResetRegVec_w32_i0_348 |         14 |         14 |       0 |    0 |    15 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_351 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_1                                 |                           AsyncResetReg_352 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_16                                |                           AsyncResetReg_353 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_17                                |                           AsyncResetReg_354 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_18                                |                           AsyncResetReg_355 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_19                                |                           AsyncResetReg_356 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_20                                |                           AsyncResetReg_357 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_21                                |                           AsyncResetReg_358 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_22                                |                           AsyncResetReg_359 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_23                                |                           AsyncResetReg_360 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_24                                |                           AsyncResetReg_361 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_25                                |                           AsyncResetReg_362 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_28                                |                           AsyncResetReg_363 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_30                                |                           AsyncResetReg_364 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_31                                |                           AsyncResetReg_365 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             debugInterrupts                         |                  AsyncResetRegVec_w1_i0_349 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_0                                 |                           AsyncResetReg_350 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           dmiXbar                                   |                                    TLXbar_7 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       dmiResetCatch                                 |                        ResetCatchAndSync_d3 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|         AsyncResetSynchronizerShiftReg_w1_d3_i0     | AsyncResetSynchronizerShiftReg_w1_d3_i0_341 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           sync_0                                    |                  AsyncResetRegVec_w1_i0_342 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_347 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           sync_1                                    |                  AsyncResetRegVec_w1_i0_343 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_346 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           sync_2                                    |                  AsyncResetRegVec_w1_i0_344 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_345 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       dtm                                           |                    DebugTransportModuleJTAG |         80 |         80 |       0 |    0 |   167 |      0 |      0 |            0 |
|         (dtm)                                       |                    DebugTransportModuleJTAG |         13 |         13 |       0 |    0 |    45 |      0 |      0 |            0 |
|         JtagBypassChain                             |                             JtagBypassChain |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         JtagTapController                           |                           JtagTapController |         53 |         53 |       0 |    0 |    16 |      0 |      0 |            0 |
|           (JtagTapController)                       |                           JtagTapController |          3 |          3 |       0 |    0 |     7 |      0 |      0 |            0 |
|           irChain                                   |                        CaptureUpdateChain_2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |            0 |
|           stateMachine                              |                            JtagStateMachine |         50 |         50 |       0 |    0 |     4 |      0 |      0 |            0 |
|             currStateReg                            |                     AsyncResetRegVec_w4_i15 |         50 |         50 |       0 |    0 |     4 |      0 |      0 |            0 |
|               reg_0                                 |               AsyncResetReg__parameterized0 |         42 |         42 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_1                                 |           AsyncResetReg__parameterized0_338 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_2                                 |           AsyncResetReg__parameterized0_339 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|               reg_3                                 |           AsyncResetReg__parameterized0_340 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         dmiAccessChain                              |                        CaptureUpdateChain_1 |         14 |         14 |       0 |    0 |    41 |      0 |      0 |            0 |
|         dtmInfoChain                                |                          CaptureUpdateChain |          1 |          1 |       0 |    0 |    32 |      0 |      0 |            0 |
|         idcodeChain                                 |                                CaptureChain |          0 |          0 |       0 |    0 |    32 |      0 |      0 |            0 |
|       gpio_0_1                                      |                                      TLGPIO |        337 |        321 |       0 |   16 |   591 |      0 |      0 |            0 |
|         (gpio_0_1)                                  |                                      TLGPIO |         33 |         33 |       0 |    0 |   402 |      0 |      0 |            0 |
|         ieReg                                       |                     AsyncResetRegVec_w32_i0 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_306 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_307 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_308 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_309 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_310 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_311 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_312 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_313 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_314 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_315 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_316 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_317 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_318 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_319 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_320 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_321 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_322 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_323 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_324 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_325 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_326 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_327 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_328 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_329 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_330 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_331 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_332 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_333 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_334 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_335 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_336 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_337 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         inSyncReg                                   |                 SynchronizerShiftReg_w32_d3 |         74 |         58 |       0 |   16 |    29 |      0 |      0 |            0 |
|         intsource                                   |                    IntSyncCrossingSource_10 |         61 |         61 |       0 |    0 |    32 |      0 |      0 |            0 |
|           AsyncResetRegVec_w32_i0                   |                 AsyncResetRegVec_w32_i0_273 |         61 |         61 |       0 |    0 |    32 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_274 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_1                                   |                           AsyncResetReg_275 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_10                                  |                           AsyncResetReg_276 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_11                                  |                           AsyncResetReg_277 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_12                                  |                           AsyncResetReg_278 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_13                                  |                           AsyncResetReg_279 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_14                                  |                           AsyncResetReg_280 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_15                                  |                           AsyncResetReg_281 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_16                                  |                           AsyncResetReg_282 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_17                                  |                           AsyncResetReg_283 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_18                                  |                           AsyncResetReg_284 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_19                                  |                           AsyncResetReg_285 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_2                                   |                           AsyncResetReg_286 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_20                                  |                           AsyncResetReg_287 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_21                                  |                           AsyncResetReg_288 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_22                                  |                           AsyncResetReg_289 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_23                                  |                           AsyncResetReg_290 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_24                                  |                           AsyncResetReg_291 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_25                                  |                           AsyncResetReg_292 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_26                                  |                           AsyncResetReg_293 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_27                                  |                           AsyncResetReg_294 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_28                                  |                           AsyncResetReg_295 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_29                                  |                           AsyncResetReg_296 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_3                                   |                           AsyncResetReg_297 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_30                                  |                           AsyncResetReg_298 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_31                                  |                           AsyncResetReg_299 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_4                                   |                           AsyncResetReg_300 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_5                                   |                           AsyncResetReg_301 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_6                                   |                           AsyncResetReg_302 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_7                                   |                           AsyncResetReg_303 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_8                                   |                           AsyncResetReg_304 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_9                                   |                           AsyncResetReg_305 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|         iofEnReg                                    |                 AsyncResetRegVec_w32_i0_174 |         94 |         94 |       0 |    0 |    32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_241 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_242 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_243 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_244 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_245 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_246 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_247 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_248 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_249 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_250 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_251 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_252 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_253 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_254 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_255 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_256 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_257 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_258 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_259 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_260 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_261 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_262 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_263 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_264 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_265 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_266 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_267 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_268 |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_269 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_270 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_271 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_272 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         oeReg                                       |                 AsyncResetRegVec_w32_i0_175 |          4 |          4 |       0 |    0 |    32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_209 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_210 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_211 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_212 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_213 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_214 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_215 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_216 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_217 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_218 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_219 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_220 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_221 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_222 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_223 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_224 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_225 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_226 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_227 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_228 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_229 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_230 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_231 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_232 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_233 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_234 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_235 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_236 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_237 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_238 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_239 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_240 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pueReg                                      |                 AsyncResetRegVec_w32_i0_176 |         35 |         35 |       0 |    0 |    32 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_177 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_178 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_10                                    |                           AsyncResetReg_179 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_11                                    |                           AsyncResetReg_180 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_12                                    |                           AsyncResetReg_181 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_13                                    |                           AsyncResetReg_182 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_14                                    |                           AsyncResetReg_183 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_15                                    |                           AsyncResetReg_184 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_16                                    |                           AsyncResetReg_185 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_17                                    |                           AsyncResetReg_186 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_18                                    |                           AsyncResetReg_187 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_19                                    |                           AsyncResetReg_188 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_2                                     |                           AsyncResetReg_189 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_20                                    |                           AsyncResetReg_190 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_21                                    |                           AsyncResetReg_191 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_22                                    |                           AsyncResetReg_192 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_23                                    |                           AsyncResetReg_193 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_24                                    |                           AsyncResetReg_194 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_25                                    |                           AsyncResetReg_195 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_26                                    |                           AsyncResetReg_196 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_27                                    |                           AsyncResetReg_197 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_28                                    |                           AsyncResetReg_198 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_29                                    |                           AsyncResetReg_199 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_3                                     |                           AsyncResetReg_200 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_30                                    |                           AsyncResetReg_201 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_31                                    |                           AsyncResetReg_202 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_4                                     |                           AsyncResetReg_203 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_5                                     |                           AsyncResetReg_204 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_6                                     |                           AsyncResetReg_205 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_7                                     |                           AsyncResetReg_206 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_8                                     |                           AsyncResetReg_207 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_9                                     |                           AsyncResetReg_208 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       i2c_0_1                                       |                                       TLI2C |        136 |        136 |       0 |    0 |   119 |      0 |      0 |            0 |
|         (i2c_0_1)                                   |                                       TLI2C |        135 |        135 |       0 |    0 |   118 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_3_171 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                  AsyncResetRegVec_w1_i0_172 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                           AsyncResetReg_173 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       intsink_1                                     |                       IntSyncCrossingSink_4 |          2 |          0 |       0 |    2 |     2 |      0 |      0 |            0 |
|         SynchronizerShiftReg_w2_d3                  |                  SynchronizerShiftReg_w2_d3 |          2 |          0 |       0 |    2 |     2 |      0 |      0 |            0 |
|       intsource                                     |                     IntSyncCrossingSource_2 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         AsyncResetRegVec_w2_i0                      |                      AsyncResetRegVec_w2_i0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_169 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_1                                     |                           AsyncResetReg_170 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       intsource_1                                   |                     IntSyncCrossingSource_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         AsyncResetRegVec_w1_i0                      |                  AsyncResetRegVec_w1_i0_167 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           reg_0                                     |                           AsyncResetReg_168 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       maskROM                                       |                                   TLMaskROM |         71 |         71 |       0 |    0 |    73 |      0 |      0 |            0 |
|         (maskROM)                                   |                                   TLMaskROM |          7 |          7 |       0 |    0 |    41 |      0 |      0 |            0 |
|         rom                                         |                                     BootROM |         64 |         64 |       0 |    0 |    32 |      0 |      0 |            0 |
|       pbus                                          |                              PeripheryBus_1 |       2418 |       2112 |     306 |    0 |   652 |      0 |      0 |            0 |
|         atomics                                     |                          TLAtomicAutomata_1 |        392 |        392 |       0 |    0 |   206 |      0 |      0 |            0 |
|         buffer                                      |                                 TLBuffer_10 |        423 |        285 |     138 |    0 |     6 |      0 |      0 |            0 |
|           Queue                                     |                                 Queue_2_165 |        282 |        200 |      82 |    0 |     3 |      0 |      0 |            0 |
|           Queue_1                                   |                                 Queue_1_166 |        141 |         85 |      56 |    0 |     3 |      0 |      0 |            0 |
|         buffer_1                                    |                                 TLBuffer_11 |        174 |         32 |     142 |    0 |     6 |      0 |      0 |            0 |
|           Queue                                     |                                     Queue_2 |        112 |         26 |      86 |    0 |     3 |      0 |      0 |            0 |
|           Queue_1                                   |                                 Queue_1_164 |         62 |          6 |      56 |    0 |     3 |      0 |      0 |            0 |
|         coupler_to_device_named_gpio_0              |                         SimpleLazyModule_19 |        101 |        101 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_11 |        101 |        101 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_11 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_163 |        101 |        101 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_i2c_0               |                         SimpleLazyModule_23 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_15 |         53 |         53 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_15 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_162 |         48 |         48 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_0               |                         SimpleLazyModule_20 |        104 |        104 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_12 |        104 |        104 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_12 |          4 |          4 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_161 |        100 |        100 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_1               |                         SimpleLazyModule_21 |        118 |        118 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_13 |        118 |        118 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_13 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_160 |        112 |        112 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_pwm_2               |                         SimpleLazyModule_22 |        121 |        121 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_14 |        121 |        121 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_14 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_159 |        115 |        115 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_qspi_0              |                         SimpleLazyModule_15 |        130 |        130 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_7 |        130 |        130 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_7 |          1 |          1 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_158 |        130 |        130 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_spi_0               |                         SimpleLazyModule_17 |        106 |        106 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_9 |        106 |        106 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_9 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_157 |        104 |        104 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_device_named_spi_1               |                         SimpleLazyModule_18 |         99 |         99 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                             TLFragmenter_10 |         99 |         99 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                             TLFragmenter_10 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_156 |         97 |         97 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_mem_named_qspi_0                 |                         SimpleLazyModule_16 |         95 |         69 |      26 |    0 |   115 |      0 |      0 |            0 |
|           buffer                                    |                                 TLBuffer_12 |         35 |          9 |      26 |    0 |     7 |      0 |      0 |            0 |
|             Queue                                   |                                     Queue_7 |         35 |          9 |      26 |    0 |     7 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_8 |         44 |         44 |       0 |    0 |    49 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_8 |          7 |          7 |       0 |    0 |    15 |      0 |      0 |            0 |
|             Repeater                                |                                  Repeater_9 |         37 |         37 |       0 |    0 |    34 |      0 |      0 |            0 |
|           widget                                    |                             TLWidthWidget_3 |         16 |         16 |       0 |    0 |    59 |      0 |      0 |            0 |
|         coupler_to_slave_named_uart_0               |                         SimpleLazyModule_13 |         49 |         49 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_5 |         49 |         49 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_5 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_155 |         47 |         47 |       0 |    0 |    17 |      0 |      0 |            0 |
|         coupler_to_slave_named_uart_1               |                         SimpleLazyModule_14 |         49 |         49 |       0 |    0 |    26 |      0 |      0 |            0 |
|           fragmenter                                |                              TLFragmenter_6 |         49 |         49 |       0 |    0 |    26 |      0 |      0 |            0 |
|             (fragmenter)                            |                              TLFragmenter_6 |          3 |          3 |       0 |    0 |     9 |      0 |      0 |            0 |
|             Repeater                                |                              Repeater_5_154 |         47 |         47 |       0 |    0 |    17 |      0 |      0 |            0 |
|         out_xbar                                    |                                    TLXbar_4 |        370 |        370 |       0 |    0 |    32 |      0 |      0 |            0 |
|         wrapped_error_device                        |                         SimpleLazyModule_11 |         46 |         46 |       0 |    0 |    27 |      0 |      0 |            0 |
|           error                                     |                                     TLError |         46 |         46 |       0 |    0 |    27 |      0 |      0 |            0 |
|             (error)                                 |                                     TLError |          6 |          6 |       0 |    0 |    18 |      0 |      0 |            0 |
|             a                                       |                                     Queue_4 |         42 |         42 |       0 |    0 |     9 |      0 |      0 |            0 |
|       plic                                          |                                      TLPLIC |        785 |        785 |       0 |    0 |   416 |      0 |      0 |            0 |
|         (plic)                                      |                                      TLPLIC |        292 |        292 |       0 |    0 |   272 |      0 |      0 |            0 |
|         LevelGateway                                |                                LevelGateway |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_1                              |                            LevelGateway_103 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_10                             |                            LevelGateway_104 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_11                             |                            LevelGateway_105 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_12                             |                            LevelGateway_106 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_13                             |                            LevelGateway_107 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_14                             |                            LevelGateway_108 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_15                             |                            LevelGateway_109 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_16                             |                            LevelGateway_110 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_17                             |                            LevelGateway_111 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_18                             |                            LevelGateway_112 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_19                             |                            LevelGateway_113 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_2                              |                            LevelGateway_114 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_20                             |                            LevelGateway_115 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_21                             |                            LevelGateway_116 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_22                             |                            LevelGateway_117 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_23                             |                            LevelGateway_118 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_24                             |                            LevelGateway_119 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_25                             |                            LevelGateway_120 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_26                             |                            LevelGateway_121 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_27                             |                            LevelGateway_122 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_28                             |                            LevelGateway_123 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_29                             |                            LevelGateway_124 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_3                              |                            LevelGateway_125 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_30                             |                            LevelGateway_126 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_31                             |                            LevelGateway_127 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_32                             |                            LevelGateway_128 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_33                             |                            LevelGateway_129 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_34                             |                            LevelGateway_130 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_35                             |                            LevelGateway_131 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_36                             |                            LevelGateway_132 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_37                             |                            LevelGateway_133 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_38                             |                            LevelGateway_134 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_39                             |                            LevelGateway_135 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_4                              |                            LevelGateway_136 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_40                             |                            LevelGateway_137 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_41                             |                            LevelGateway_138 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_42                             |                            LevelGateway_139 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_43                             |                            LevelGateway_140 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_44                             |                            LevelGateway_141 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_45                             |                            LevelGateway_142 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_46                             |                            LevelGateway_143 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_47                             |                            LevelGateway_144 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_48                             |                            LevelGateway_145 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_49                             |                            LevelGateway_146 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_5                              |                            LevelGateway_147 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_50                             |                            LevelGateway_148 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_51                             |                            LevelGateway_149 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_6                              |                            LevelGateway_150 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_7                              |                            LevelGateway_151 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_8                              |                            LevelGateway_152 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         LevelGateway_9                              |                            LevelGateway_153 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         Queue                                       |                                     Queue_8 |        493 |        493 |       0 |    0 |    92 |      0 |      0 |            0 |
|       pwm_0_1                                       |                                       TLPWM |         73 |         73 |       0 |    0 |    85 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_11_97 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_98 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_99 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_1                                   |                           AsyncResetReg_100 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_2                                   |                           AsyncResetReg_101 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_3                                   |                           AsyncResetReg_102 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm                                         |                                    PWMTimer |         73 |         73 |       0 |    0 |    81 |      0 |      0 |            0 |
|       pwm_1_1                                       |                                     TLPWM_1 |        128 |        128 |       0 |    0 |   125 |      0 |      0 |            0 |
|         intsource                                   |                 IntSyncCrossingSource_11_90 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                   AsyncResetRegVec_w4_i0_92 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_93 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_1                                   |                            AsyncResetReg_94 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_2                                   |                            AsyncResetReg_95 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_3                                   |                            AsyncResetReg_96 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm                                         |                               PWMTimer_1_91 |        128 |        128 |       0 |    0 |   121 |      0 |      0 |            0 |
|       pwm_2_1                                       |                                     TLPWM_2 |        128 |        128 |       0 |    0 |   125 |      0 |      0 |            0 |
|         intsource                                   |                    IntSyncCrossingSource_11 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|           AsyncResetRegVec_w4_i0                    |                      AsyncResetRegVec_w4_i0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_86 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_1                                   |                            AsyncResetReg_87 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_2                                   |                            AsyncResetReg_88 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_3                                   |                            AsyncResetReg_89 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm                                         |                                  PWMTimer_1 |        128 |        128 |       0 |    0 |   121 |      0 |      0 |            0 |
|       qspi_0_1                                      |                                  TLSPIFlash |        358 |        342 |      16 |    0 |   262 |      0 |      0 |            0 |
|         (qspi_0_1)                                  |                                  TLSPIFlash |         11 |         11 |       0 |    0 |   152 |      0 |      0 |            0 |
|         arb                                         |                                  SPIArbiter |         15 |         15 |       0 |    0 |     2 |      0 |      0 |            0 |
|         fifo                                        |                                  SPIFIFO_78 |         46 |         30 |      16 |    0 |    17 |      0 |      0 |            0 |
|           (fifo)                                    |                                  SPIFIFO_78 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_84 |         21 |         13 |       8 |    0 |     7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_85 |         21 |         13 |       8 |    0 |     7 |      0 |      0 |            0 |
|         flash                                       |                                 SPIFlashMap |         65 |         65 |       0 |    0 |     7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_79 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_82 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_83 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         mac                                         |                                 SPIMedia_80 |        221 |        221 |       0 |    0 |    83 |      0 |      0 |            0 |
|           (mac)                                     |                                 SPIMedia_80 |          3 |          3 |       0 |    0 |     7 |      0 |      0 |            0 |
|           phy                                       |                              SPIPhysical_81 |        219 |        219 |       0 |    0 |    76 |      0 |      0 |            0 |
|       rtc                                           |               SynchronizerShiftReg_w1_d3_12 |          2 |          1 |       0 |    1 |     1 |      0 |      0 |            0 |
|       sbus                                          |                                   SystemBus |       2425 |       2279 |     146 |    0 |   595 |      0 |      0 |            0 |
|         control_bus                                 |                                PeripheryBus |       2425 |       2279 |     146 |    0 |   595 |      0 |      0 |            0 |
|           atomics                                   |                            TLAtomicAutomata |        397 |        397 |       0 |    0 |   206 |      0 |      0 |            0 |
|           buffer                                    |                                    TLBuffer |        327 |        181 |     146 |    0 |     6 |      0 |      0 |            0 |
|             Queue                                   |                                    Queue_76 |        174 |         84 |      90 |    0 |     3 |      0 |      0 |            0 |
|             Queue_1                                 |                                  Queue_1_77 |        153 |         97 |      56 |    0 |     3 |      0 |      0 |            0 |
|           coupler_to_slave_named_MaskROM            |                          SimpleLazyModule_6 |        663 |        663 |       0 |    0 |    59 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_3 |        659 |        659 |       0 |    0 |    26 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_3 |          9 |          9 |       0 |    0 |    11 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_3 |        650 |        650 |       0 |    0 |    15 |      0 |      0 |            0 |
|             widget                                  |                             TLWidthWidget_1 |          4 |          4 |       0 |    0 |    33 |      0 |      0 |            0 |
|           coupler_to_slave_named_aon                |                          SimpleLazyModule_7 |         45 |         45 |       0 |    0 |   205 |      0 |      0 |            0 |
|             asource                                 |                       TLAsyncCrossingSource |         19 |         19 |       0 |    0 |   179 |      0 |      0 |            0 |
|               AsyncQueueSink                        |                              AsyncQueueSink |         15 |         15 |       0 |    0 |    84 |      0 |      0 |            0 |
|                 AsyncValidSync                      |                              AsyncValidSync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|                   source_valid                      |     AsyncResetSynchronizerShiftReg_w1_d4_i0 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_68 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_75 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_69 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_74 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_70 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_73 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_3                          |                   AsyncResetRegVec_w1_i0_71 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_72 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 AsyncValidSync_1                    |                            AsyncValidSync_1 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sink_extend                       |     AsyncResetSynchronizerShiftReg_w1_d1_i0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_66 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_67 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 AsyncValidSync_2                    |                            AsyncValidSync_2 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   sink_valid                        |  AsyncResetSynchronizerShiftReg_w1_d3_i0_59 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|                     sync_0                          |                   AsyncResetRegVec_w1_i0_60 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_65 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_1                          |                   AsyncResetRegVec_w1_i0_61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_64 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     sync_2                          |                   AsyncResetRegVec_w1_i0_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       reg_0                         |                            AsyncResetReg_63 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 deq_bits_reg                        |                 SynchronizerShiftReg_w79_d1 |         11 |         11 |       0 |    0 |    71 |      0 |      0 |            0 |
|                 ridx_bin                            |                   AsyncResetRegVec_w1_i0_48 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_58 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 valid_reg                           |                   AsyncResetRegVec_w1_i0_49 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_57 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 widx_gray                           |  AsyncResetSynchronizerShiftReg_w1_d3_i0_50 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_51 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_56 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_52 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_55 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_53 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_54 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               AsyncQueueSource                      |                            AsyncQueueSource |          5 |          5 |       0 |    0 |    95 |      0 |      0 |            0 |
|                 (AsyncQueueSource)                  |                            AsyncQueueSource |          0 |          0 |       0 |    0 |    90 |      0 |      0 |            0 |
|                 ready_reg                           |                   AsyncResetRegVec_w1_i0_38 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_47 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 ridx_gray                           |     AsyncResetSynchronizerShiftReg_w1_d3_i0 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   sync_0                            |                   AsyncResetRegVec_w1_i0_41 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_46 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_1                            |                   AsyncResetRegVec_w1_i0_42 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_45 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   sync_2                            |                   AsyncResetRegVec_w1_i0_43 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     reg_0                           |                            AsyncResetReg_44 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                 widx_bin                            |                   AsyncResetRegVec_w1_i0_39 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   reg_0                             |                            AsyncResetReg_40 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_4 |         26 |         26 |       0 |    0 |    26 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_4 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_5 |         20 |         20 |       0 |    0 |    17 |      0 |      0 |            0 |
|           coupler_to_slave_named_clint              |                          SimpleLazyModule_3 |        197 |        197 |       0 |    0 |    30 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_1 |        197 |        197 |       0 |    0 |    30 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_1 |          7 |          7 |       0 |    0 |     9 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_1 |        190 |        190 |       0 |    0 |    21 |      0 |      0 |            0 |
|           coupler_to_slave_named_debug              |                          SimpleLazyModule_4 |        528 |        528 |       0 |    0 |    26 |      0 |      0 |            0 |
|             fragmenter                              |                              TLFragmenter_2 |        528 |        528 |       0 |    0 |    26 |      0 |      0 |            0 |
|               (fragmenter)                          |                              TLFragmenter_2 |          6 |          6 |       0 |    0 |     9 |      0 |      0 |            0 |
|               Repeater                              |                                  Repeater_2 |        522 |        522 |       0 |    0 |    17 |      0 |      0 |            0 |
|           coupler_to_slave_named_plic               |                          SimpleLazyModule_2 |         35 |         35 |       0 |    0 |    40 |      0 |      0 |            0 |
|             fragmenter                              |                                TLFragmenter |         35 |         35 |       0 |    0 |    40 |      0 |      0 |            0 |
|               (fragmenter)                          |                                TLFragmenter |          7 |          7 |       0 |    0 |     9 |      0 |      0 |            0 |
|               Repeater                              |                                 Repeater_37 |         29 |         29 |       0 |    0 |    31 |      0 |      0 |            0 |
|           out_xbar                                  |                                    TLXbar_2 |        239 |        239 |       0 |    0 |    23 |      0 |      0 |            0 |
|       spi_0_1                                       |                                       TLSPI |        217 |        201 |      16 |    0 |   197 |      0 |      0 |            0 |
|         (spi_0_1)                                   |                                       TLSPI |          5 |          5 |       0 |    0 |    89 |      0 |      0 |            0 |
|         fifo                                        |                                  SPIFIFO_31 |         46 |         30 |      16 |    0 |    17 |      0 |      0 |            0 |
|           (fifo)                                    |                                  SPIFIFO_31 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_35 |         20 |         12 |       8 |    0 |     7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_36 |         20 |         12 |       8 |    0 |     7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_32 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_33 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_34 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         mac                                         |                                  SPIMedia_1 |        166 |        166 |       0 |    0 |    90 |      0 |      0 |            0 |
|           (mac)                                     |                                  SPIMedia_1 |          7 |          7 |       0 |    0 |    11 |      0 |      0 |            0 |
|           phy                                       |                               SPIPhysical_1 |        159 |        159 |       0 |    0 |    79 |      0 |      0 |            0 |
|       spi_1_1                                       |                                     TLSPI_1 |        206 |        190 |      16 |    0 |   191 |      0 |      0 |            0 |
|         (spi_1_1)                                   |                                     TLSPI_1 |          4 |          4 |       0 |    0 |    85 |      0 |      0 |            0 |
|         fifo                                        |                                     SPIFIFO |         36 |         20 |      16 |    0 |    17 |      0 |      0 |            0 |
|           (fifo)                                    |                                     SPIFIFO |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|           rxq                                       |                                 Queue_14_29 |         17 |          9 |       8 |    0 |     7 |      0 |      0 |            0 |
|           txq                                       |                                 Queue_14_30 |         19 |         11 |       8 |    0 |     7 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_26 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_27 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_28 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         mac                                         |                                    SPIMedia |        167 |        167 |       0 |    0 |    88 |      0 |      0 |            0 |
|           (mac)                                     |                                    SPIMedia |          2 |          2 |       0 |    0 |     7 |      0 |      0 |            0 |
|           phy                                       |                                 SPIPhysical |        166 |        166 |       0 |    0 |    81 |      0 |      0 |            0 |
|       tile                                          |                                  RocketTile |      30013 |      29620 |     392 |    1 |  6826 |      4 |     10 |           19 |
|         buffer                                      |                                 TLBuffer_15 |        278 |        134 |     144 |    0 |     6 |      0 |      0 |            0 |
|           Queue                                     |                                       Queue |        123 |         33 |      90 |    0 |     3 |      0 |      0 |            0 |
|           Queue_1                                   |                                     Queue_1 |        155 |        101 |      54 |    0 |     3 |      0 |      0 |            0 |
|         buffer_1                                    |                                 TLBuffer_16 |        163 |         19 |     144 |    0 |     6 |      0 |      0 |            0 |
|           Queue                                     |                                    Queue_11 |        101 |         11 |      90 |    0 |     3 |      0 |      0 |            0 |
|           Queue_1                                   |                                    Queue_12 |         62 |          8 |      54 |    0 |     3 |      0 |      0 |            0 |
|         core                                        |                                      Rocket |       4160 |       4072 |      88 |    0 |  1741 |      0 |      0 |            4 |
|           (core)                                    |                                      Rocket |       1420 |       1332 |      88 |    0 |   671 |      0 |      0 |            0 |
|           csr                                       |                                     CSRFile |       1653 |       1653 |       0 |    0 |   790 |      0 |      0 |            0 |
|           div                                       |                                      MulDiv |        881 |        881 |       0 |    0 |   214 |      0 |      0 |            4 |
|           ibuf                                      |                                        IBuf |        212 |        212 |       0 |    0 |    66 |      0 |      0 |            0 |
|         dcache                                      |                                      DCache |        810 |        810 |       0 |    0 |   381 |      0 |      8 |            0 |
|           (dcache)                                  |                                      DCache |        734 |        734 |       0 |    0 |   381 |      0 |      0 |            0 |
|           data                                      |                             DCacheDataArray |         67 |         67 |       0 |    0 |     0 |      0 |      8 |            0 |
|           tlb                                       |                                         TLB |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|             pmp                                     |                                  PMPChecker |         12 |         12 |       0 |    0 |     0 |      0 |      0 |            0 |
|         dcacheArb                                   |                           HellaCacheArbiter |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         dtim_adapter                                |                         ScratchpadSlavePort |        108 |        108 |       0 |    0 |   184 |      0 |      0 |            0 |
|         fpuOpt                                      |                                         FPU |      21597 |      21597 |       0 |    0 |  1947 |      0 |      0 |           15 |
|           (fpuOpt)                                  |                                         FPU |        846 |        846 |       0 |    0 |  1153 |      0 |      0 |            0 |
|           dfma                                      |                          FPUFMAPipe_posit_1 |       6226 |       6226 |       0 |    0 |   232 |      0 |      0 |            4 |
|             (dfma)                                  |                          FPUFMAPipe_posit_1 |        880 |        880 |       0 |    0 |   131 |      0 |      0 |            0 |
|             fma                                     |                    MulAddRecFNPipe_posit_24 |       5346 |       5346 |       0 |    0 |   101 |      0 |      0 |            4 |
|               (fma)                                 |                    MulAddRecFNPipe_posit_24 |       2421 |       2421 |       0 |    0 |   101 |      0 |      0 |            0 |
|               posit_mul                             |                                 PositMul_25 |       2982 |       2982 |       0 |    0 |     0 |      0 |      0 |            4 |
|           divSqrt                                   |                               DivSqrt_posit |       5489 |       5489 |       0 |    0 |   114 |      0 |      0 |            0 |
|             (divSqrt)                               |                               DivSqrt_posit |          9 |          9 |       0 |    0 |    33 |      0 |      0 |            0 |
|             posit_div                               |                                    PositDiv |       4362 |       4362 |       0 |    0 |     0 |      0 |      0 |            0 |
|               (posit_div)                           |                                    PositDiv |       4166 |       4166 |       0 |    0 |     0 |      0 |      0 |            0 |
|               decoder_1                             |                                 DecodePosit |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               decoder_2                             |                              DecodePosit_23 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               encoder                               |                                 EncodePosit |        196 |        196 |       0 |    0 |     0 |      0 |      0 |            0 |
|             posit_sqrt                              |                                   PositSqrt |       1118 |       1118 |       0 |    0 |    81 |      0 |      0 |            0 |
|               sqrt_module                           |                                    UIntSqrt |       1118 |       1118 |       0 |    0 |    81 |      0 |      0 |            0 |
|           fp_decoder                                |                                  FPUDecoder |         10 |         10 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpiu                                      |                               FPToInt_posit |       3193 |       3193 |       0 |    0 |    83 |      0 |      0 |            7 |
|             (fpiu)                                  |                               FPToInt_posit |       2349 |       2349 |       0 |    0 |    83 |      0 |      0 |            0 |
|             PositPositInt                           |                               PositPositInt |        835 |        835 |       0 |    0 |     0 |      0 |      0 |            7 |
|             posit_eq                                |                                      PositE |          9 |          9 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fpmu                                      |                                FPToFP_posit |        127 |        127 |       0 |    0 |   100 |      0 |      0 |            0 |
|             (fpmu)                                  |                                FPToFP_posit |          9 |          9 |       0 |    0 |   100 |      0 |      0 |            0 |
|             posit_min                               |                                    PositMin |         44 |         44 |       0 |    0 |     0 |      0 |      0 |            0 |
|             posit_sgnj                              |                                   PositSGNJ |         74 |         74 |       0 |    0 |     0 |      0 |      0 |            0 |
|           ifpu                                      |                               IntToFP_posit |        378 |        378 |       0 |    0 |    66 |      0 |      0 |            0 |
|           sfma                                      |                            FPUFMAPipe_posit |       5339 |       5339 |       0 |    0 |   199 |      0 |      0 |            4 |
|             (sfma)                                  |                            FPUFMAPipe_posit |          2 |          2 |       0 |    0 |    99 |      0 |      0 |            0 |
|             fma                                     |                       MulAddRecFNPipe_posit |       5337 |       5337 |       0 |    0 |   100 |      0 |      0 |            4 |
|               (fma)                                 |                       MulAddRecFNPipe_posit |       2421 |       2421 |       0 |    0 |   100 |      0 |      0 |            0 |
|               posit_mul                             |                                    PositMul |       2968 |       2968 |       0 |    0 |     0 |      0 |      0 |            4 |
|         fragmenter                                  |                             TLFragmenter_16 |         43 |         43 |       0 |    0 |    31 |      0 |      0 |            0 |
|           (fragmenter)                              |                             TLFragmenter_16 |          8 |          8 |       0 |    0 |    11 |      0 |      0 |            0 |
|           Repeater                                  |                                 Repeater_18 |         35 |         35 |       0 |    0 |    20 |      0 |      0 |            0 |
|         fragmenter_1                                |                             TLFragmenter_17 |         37 |         37 |       0 |    0 |    52 |      0 |      0 |            0 |
|           (fragmenter_1)                            |                             TLFragmenter_17 |          8 |          8 |       0 |    0 |     9 |      0 |      0 |            0 |
|           Repeater                                  |                                 Repeater_20 |         30 |         30 |       0 |    0 |    43 |      0 |      0 |            0 |
|         frontend                                    |                                    Frontend |       2830 |       2814 |      16 |    0 |  2361 |      4 |      2 |            0 |
|           (frontend)                                |                                    Frontend |         50 |         50 |       0 |    0 |   107 |      0 |      0 |            0 |
|           btb                                       |                                         BTB |       1051 |       1035 |      16 |    0 |  1383 |      0 |      0 |            0 |
|           fq                                        |                                  ShiftQueue |        185 |        185 |       0 |    0 |   415 |      0 |      0 |            0 |
|           icache                                    |                                      ICache |       1447 |       1447 |       0 |    0 |   456 |      4 |      2 |            0 |
|           tlb                                       |                                       TLB_1 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |            0 |
|             pmp                                     |                                PMPChecker_1 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |            0 |
|         intsink                                     |                         IntSyncCrossingSink |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|           SynchronizerShiftReg_w1_d3                |               SynchronizerShiftReg_w1_d3_22 |          1 |          0 |       0 |    1 |     1 |      0 |      0 |            0 |
|         tlMasterXbar                                |                                    TLXbar_8 |         47 |         47 |       0 |    0 |    13 |      0 |      0 |            0 |
|         tlSlaveXbar                                 |                                    TLXbar_9 |         87 |         87 |       0 |    0 |     7 |      0 |      0 |            0 |
|         widget                                      |                             TLWidthWidget_5 |         85 |         85 |       0 |    0 |    94 |      0 |      0 |            0 |
|           (widget)                                  |                             TLWidthWidget_5 |         32 |         32 |       0 |    0 |    34 |      0 |      0 |            0 |
|           Repeater                                  |                                    Repeater |         53 |         53 |       0 |    0 |    60 |      0 |      0 |            0 |
|       uart_0_1                                      |                                      TLUART |        100 |         84 |      16 |    0 |   110 |      0 |      0 |            0 |
|         (uart_0_1)                                  |                                      TLUART |          0 |          0 |       0 |    0 |    29 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_15 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                   AsyncResetRegVec_w1_i0_20 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                            AsyncResetReg_21 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         rxm                                         |                                   UARTRx_16 |         35 |         35 |       0 |    0 |    36 |      0 |      0 |            0 |
|         rxq                                         |                                 Queue_14_17 |         19 |         11 |       8 |    0 |     7 |      0 |      0 |            0 |
|         txm                                         |                                   UARTTx_18 |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|         txq                                         |                                 Queue_14_19 |         17 |          9 |       8 |    0 |     7 |      0 |      0 |            0 |
|       uart_1_1                                      |                                    TLUART_1 |         99 |         83 |      16 |    0 |   110 |      0 |      0 |            0 |
|         (uart_1_1)                                  |                                    TLUART_1 |          0 |          0 |       0 |    0 |    29 |      0 |      0 |            0 |
|         intsource                                   |                  IntSyncCrossingSource_3_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           AsyncResetRegVec_w1_i0                    |                      AsyncResetRegVec_w1_i0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             reg_0                                   |                               AsyncResetReg |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         rxm                                         |                                      UARTRx |         35 |         35 |       0 |    0 |    36 |      0 |      0 |            0 |
|         rxq                                         |                                    Queue_14 |         19 |         11 |       8 |    0 |     7 |      0 |      0 |            0 |
|         txm                                         |                                      UARTTx |         29 |         29 |       0 |    0 |    30 |      0 |      0 |            0 |
|         txq                                         |                                 Queue_14_14 |         16 |          8 |       8 |    0 |     7 |      0 |      0 |            0 |
|   fpga_power_on                                     |                        PowerOnResetFPGAOnly |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|   ip_mmcm                                           |                                        mmcm |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     inst                                            |                                mmcm_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   ip_reset_sys                                      |                                   reset_sys |         16 |         15 |       0 |    1 |    33 |      0 |      0 |            0 |
|     U0                                              |                              proc_sys_reset |         16 |         15 |       0 |    1 |    33 |      0 |      0 |            0 |
|       (U0)                                          |                              proc_sys_reset |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       EXT_LPF                                       |                                         lpf |          5 |          4 |       0 |    1 |    17 |      0 |      0 |            0 |
|         (EXT_LPF)                                   |                                         lpf |          2 |          1 |       0 |    1 |     9 |      0 |      0 |            0 |
|         ACTIVE_LOW_AUX.ACT_LO_AUX                   |                                    cdc_sync |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|         ACTIVE_LOW_EXT.ACT_LO_EXT                   |                                cdc_sync_607 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|       SEQ                                           |                                sequence_psr |         11 |         11 |       0 |    0 |    15 |      0 |      0 |            0 |
|         (SEQ)                                       |                                sequence_psr |          6 |          6 |       0 |    0 |     9 |      0 |      0 |            0 |
|         SEQ_COUNTER                                 |                                     upcnt_n |          5 |          5 |       0 |    0 |     6 |      0 |      0 |            0 |
+-----------------------------------------------------+---------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr  9 16:01:48 2020
| Host         : soccf-dbr3-022 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_clock_utilization -file /home/dumi/git/riscv/freedom-dloghin/builds/e300artydevkit/obj/report/utilization.txt -append
| Design       : E300ArtyDevKitFPGAChip
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
----------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Device Cell Placement Summary for Global Clock g0
8. Device Cell Placement Summary for Global Clock g1
9. Device Cell Placement Summary for Global Clock g2
10. Device Cell Placement Summary for Global Clock g3
11. Device Cell Placement Summary for Global Clock g4
12. Device Cell Placement Summary for Global Clock g5
13. Device Cell Placement Summary for Global Clock g6
14. Device Cell Placement Summary for Global Clock g7
15. Device Cell Placement Summary for Global Clock g8
16. Device Cell Placement Summary for Global Clock g9
17. Device Cell Placement Summary for Global Clock g10
18. Device Cell Placement Summary for Global Clock g11
19. Device Cell Placement Summary for Global Clock g12
20. Clock Region Cell Placement per Global Clock: Region X0Y0
21. Clock Region Cell Placement per Global Clock: Region X1Y0
22. Clock Region Cell Placement per Global Clock: Region X0Y1
23. Clock Region Cell Placement per Global Clock: Region X1Y1
24. Clock Region Cell Placement per Global Clock: Region X0Y2
25. Clock Region Cell Placement per Global Clock: Region X1Y2
26. Clock Region Cell Placement per Global Clock: Region X0Y3
27. Clock Region Cell Placement per Global Clock: Region X1Y3

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |   13 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        96 |   0 |            0 |      0 |
| BUFIO    |    0 |        24 |   0 |            0 |      0 |
| BUFMR    |    0 |        12 |   0 |            0 |      0 |
| BUFR     |    0 |        24 |   0 |            0 |      0 |
| MMCM     |    1 |         6 |   0 |            0 |      0 |
| PLL      |    0 |         6 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------+--------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site           | Clock Region | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                           | Net                            |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------+--------------------------------+
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |                 8 |       11810 |               0 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf/O           | ip_mmcm/inst/clk_out3          |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y0  | n/a          |                 2 |        1110 |               1 |              |          | slow_clock_BUFG_inst/O               | slow_clock_BUFG                |
| g2        | src2      | BUFG/O          | None       | BUFGCTRL_X0Y17 | n/a          |                 2 |         297 |               0 |      100.000 | JTCK     | IOBUF_6_O_BUFG_inst/O                | IOBUF_6_O_BUFG                 |
| g3        | src3      | BUFG/O          | None       | BUFGCTRL_X0Y18 | n/a          |                 2 |          43 |               0 |      119.158 | Multiple | ip_mmcm/inst/clkout1_buf/O           | ip_mmcm/inst/clk_out1          |
| g4        | src4      | BUFG/O          | None       | BUFGCTRL_X0Y29 | n/a          |                 2 |          20 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_2/O | ip_mmcm/inst/clk_out3_repN_2   |
| g5        | src5      | BUFG/O          | None       | BUFGCTRL_X0Y30 | n/a          |                 2 |           9 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_1/O | ip_mmcm/inst/clk_out3_repN_1   |
| g6        | src6      | BUFG/O          | None       | BUFGCTRL_X0Y26 | n/a          |                 2 |           9 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_5/O | ip_mmcm/inst/clk_out3_repN_5   |
| g7        | src7      | BUFG/O          | None       | BUFGCTRL_X0Y27 | n/a          |                 2 |           7 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_4/O | ip_mmcm/inst/clk_out3_repN_4   |
| g8        | src8      | BUFG/O          | None       | BUFGCTRL_X0Y31 | n/a          |                 2 |           5 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica/O   | ip_mmcm/inst/clk_out3_repN     |
| g9        | src9      | BUFG/O          | None       | BUFGCTRL_X0Y28 | n/a          |                 2 |           5 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_3/O | ip_mmcm/inst/clk_out3_repN_3   |
| g10       | src10     | BUFG/O          | None       | BUFGCTRL_X0Y25 | n/a          |                 2 |           2 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_6/O | ip_mmcm/inst/clk_out3_repN_6   |
| g11       | src3      | BUFG/O          | None       | BUFGCTRL_X0Y24 | n/a          |                 2 |           1 |               1 |       30.782 | Multiple | ip_mmcm/inst/clkout3_buf_replica_7/O | ip_mmcm/inst/clk_out3_repN_7   |
| g12       | src3      | BUFG/O          | None       | BUFGCTRL_X0Y19 | n/a          |                 1 |           1 |               0 |       60.000 | Multiple | ip_mmcm/inst/clkf_buf/O              | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------+-----------------+------------+----------------+--------------+-------------------+-------------+-----------------+--------------+----------+--------------------------------------+--------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------------+
| Source Id | Global Id | Driver Type/Pin     | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                           | Net                          |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------------+
| src0      | g0        | BUFG/O              | None       | BUFGCTRL_X0Y31  | n/a          |           6 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica/O   | ip_mmcm/inst/clk_out3_repN   |
| src1      | g1        | FDRE/Q              | None       | SLICE_X63Y95    | X1Y1         |           1 |               1 |                     |              | slow_clock_reg/Q                     | slow_clock                   |
| src2      | g2        | IBUF/O              | IOB_X1Y124 | IOB_X1Y124      | X1Y2         |           1 |               0 |             100.000 | JTCK         | IOBUF_6/IBUF/O                       | IOBUF_6/O                    |
| src3      | g3        | MMCME2_ADV/CLKOUT0  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |             119.158 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT0   | ip_mmcm/inst/clk_out1_mmcm   |
| src3      | g11       | MMCME2_ADV/CLKOUT2  | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              30.782 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKOUT2   | ip_mmcm/inst/clk_out3_mmcm   |
| src3      | g12       | MMCME2_ADV/CLKFBOUT | None       | MMCME2_ADV_X1Y2 | X1Y2         |           1 |               0 |              60.000 | Multiple     | ip_mmcm/inst/mmcm_adv_inst/CLKFBOUT  | ip_mmcm/inst/clkfbout_mmcm   |
| src4      | g4        | BUFG/O              | None       | BUFGCTRL_X0Y28  | n/a          |           6 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_3/O | ip_mmcm/inst/clk_out3_repN_3 |
| src5      | g5        | BUFG/O              | None       | BUFGCTRL_X0Y29  | n/a          |          21 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_2/O | ip_mmcm/inst/clk_out3_repN_2 |
| src6      | g6        | BUFG/O              | None       | BUFGCTRL_X0Y25  | n/a          |           3 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_6/O | ip_mmcm/inst/clk_out3_repN_6 |
| src7      | g7        | BUFG/O              | None       | BUFGCTRL_X0Y26  | n/a          |          10 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_5/O | ip_mmcm/inst/clk_out3_repN_5 |
| src8      | g8        | BUFG/O              | None       | BUFGCTRL_X0Y30  | n/a          |          10 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_1/O | ip_mmcm/inst/clk_out3_repN_1 |
| src9      | g9        | BUFG/O              | None       | BUFGCTRL_X0Y27  | n/a          |           8 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_4/O | ip_mmcm/inst/clk_out3_repN_4 |
| src10     | g10       | BUFG/O              | None       | BUFGCTRL_X0Y24  | n/a          |           2 |               0 |              30.782 | Multiple     | ip_mmcm/inst/clkout3_buf_replica_7/O | ip_mmcm/inst/clk_out3_repN_7 |
+-----------+-----------+---------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------------------+------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin                                                                       | Net                                                                                      |
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------||
| 0        | FDCE/Q          | None       | SLICE_X28Y7/CFF  | X0Y0         |           1 |               3 |              |       | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/q_reg/Q | E300ArtyDevKitPlatform/sys/aon_1/aon/wdog/AsyncResetRegVec_w1_i0_4/reg_0/aon_io_wdog_rst - Static -
| 1        | FDRE/Q          | None       | SLICE_X17Y5/B5FF | X0Y0         |           1 |               2 |              |       | ip_reset_sys/U0/PR_OUT_DFF[0].FDRE_PER/Q                                         | ip_reset_sys/U0/peripheral_reset[0]                                                      - Static -
+----------+-----------------+------------+------------------+--------------+-------------+-----------------+--------------+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------||
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    4 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 5232 |  2600 |  988 |   600 |    1 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    3 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 | 2959 |  1500 |  999 |   550 |    4 |    40 |    4 |    20 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    5 |    50 | 1428 |  2000 |  372 |   600 |    0 |    20 |    0 |    10 |    4 |    20 |
| X1Y1              |   10 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1671 |  1900 |  502 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  602 |  2000 |  158 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  810 |  1900 |  267 |   650 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  193 |  2600 |   56 |   600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     4 |    0 |     1 |    0 |     0 |    0 |     0 |   59 |  1350 |   22 |   500 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  1 |  1 |
| Y2 |  1 |  2 |
| Y1 |  1 | 10 |
| Y0 |  4 |  3 |
+----+----+----+


7. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g0        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |       11553 |        0 |              0 |        0 | ip_mmcm/inst/clk_out3 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y3 |   193 |    59 |
| Y2 |   602 |   810 |
| Y1 |  1436 |  1605 |
| Y0 |  4166 |  2682 |
+----+-------+-------+


8. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net             |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
| g1        | BUFG/O          | n/a               |       |             |               |        1111 |        0 |              0 |        0 | slow_clock_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+-------------+----------+----------------+----------+-----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----+
|    | X0    | X1 |
+----+-------+----+
| Y3 |     0 |  0 |
| Y2 |     0 |  0 |
| Y1 |     0 |  0 |
| Y0 |  1110 |  1 |
+----+-------+----+


9. Device Cell Placement Summary for Global Clock g2
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net            |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
| g2        | BUFG/O          | n/a               | JTCK  |     100.000 | {0.000 50.000} |         297 |        0 |              0 |        0 | IOBUF_6_O_BUFG |
+-----------+-----------------+-------------------+-------+-------------+----------------+-------------+----------+----------------+----------+----------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------+
|    | X0 | X1   |
+----+----+------+
| Y3 |  0 |    0 |
| Y2 |  0 |    0 |
| Y1 |  0 |    0 |
| Y0 |  7 |  290 |
+----+----+------+


10. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                   |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
| g3        | BUFG/O          | n/a               | Multiple |     119.158 | {0.000 59.579} |          43 |        0 |              0 |        0 | ip_mmcm/inst/clk_out1 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+-----------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y3 |   0 |  0 |
| Y2 |   0 |  0 |
| Y1 |   0 |  9 |
| Y0 |  34 |  0 |
+----+-----+----+


11. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g4        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |          20 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_2 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y3 |  0 |   0 |
| Y2 |  0 |   0 |
| Y1 |  0 |  20 |
| Y0 |  0 |   0 |
+----+----+-----+


12. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g5        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           9 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_1 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  9 |
| Y0 |  0 |  0 |
+----+----+----+


13. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g6        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           9 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_5 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  9 |
| Y0 |  0 |  0 |
+----+----+----+


14. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g7        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           7 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_4 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  7 |
| Y0 |  0 |  0 |
+----+----+----+


15. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+----------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                        |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+----------------------------+
| g8        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           5 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+----------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  5 |
| Y0 |  0 |  0 |
+----+----+----+


16. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g9        | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           5 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_3 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  5 |
| Y0 |  0 |  0 |
+----+----+----+


17. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g10       | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           2 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_6 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  2 |
| Y0 |  0 |  0 |
+----+----+----+


18. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                          |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
| g11       | BUFG/O          | n/a               | Multiple |      30.782 | {0.000 15.391} |           1 |        0 |              1 |        0 | ip_mmcm/inst/clk_out3_repN_7 |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  0 |
| Y1 |  0 |  1 |
| Y0 |  0 |  0 |
+----+----+----+


19. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns)  | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                            |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
| g12       | BUFG/O          | n/a               | Multiple |      60.000 | {0.000 30.000} |           0 |        0 |              1 |        0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-----------------+-------------------+----------+-------------+----------------+-------------+----------+----------------+----------+--------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y3 |  0 |  0 |
| Y2 |  0 |  1 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


20. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        4166 |               0 | 4083 |     81 |    1 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |        1110 |               0 | 1109 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
| g3        | n/a   | BUFG/O          | None       |          34 |               0 |   33 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


21. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        2682 |               0 | 2669 |      1 |    8 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
| g1        | n/a   | BUFG/O          | None       |           0 |               1 |    0 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | slow_clock_BUFG       |
| g2        | n/a   | BUFG/O          | None       |         290 |               0 |  290 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | IOBUF_6_O_BUFG        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


22. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |        1436 |               0 | 1428 |      4 |    0 |   4 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


23. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------+
| g0        | n/a   | BUFG/O          | None       |        1605 |               0 | 1604 |      1 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3        |
| g3        | n/a   | BUFG/O          | None       |           9 |               0 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out1        |
| g4        | n/a   | BUFG/O          | None       |          20 |               0 |   20 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_2 |
| g5        | n/a   | BUFG/O          | None       |           9 |               0 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_1 |
| g6        | n/a   | BUFG/O          | None       |           9 |               0 |    9 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_5 |
| g7        | n/a   | BUFG/O          | None       |           7 |               0 |    7 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_4 |
| g8        | n/a   | BUFG/O          | None       |           5 |               0 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN   |
| g9        | n/a   | BUFG/O          | None       |           5 |               0 |    5 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_3 |
| g10       | n/a   | BUFG/O          | None       |           2 |               0 |    2 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_6 |
| g11       | n/a   | BUFG/O          | None       |           1 |               0 |    1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3_repN_7 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


24. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |         602 |               0 | 602 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


25. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                            |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
| g0        | n/a   | BUFG/O          | None       |         810 |               0 | 810 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3          |
| g12       | n/a   | BUFG/O          | None       |           1 |               0 |   0 |      0 |    0 |   0 |  0 |    1 |   0 |       0 | ip_mmcm/inst/clkfbout_buf_mmcm |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+--------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


26. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |         193 |               0 | 193 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


27. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                   |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
| g0        | n/a   | BUFG/O          | None       |          59 |               0 | 59 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | ip_mmcm/inst/clk_out3 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+-----------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells slow_clock_BUFG_inst]
set_property LOC BUFGCTRL_X0Y19 [get_cells ip_mmcm/inst/clkf_buf]
set_property LOC BUFGCTRL_X0Y24 [get_cells ip_mmcm/inst/clkout3_buf_replica_7]
set_property LOC BUFGCTRL_X0Y25 [get_cells ip_mmcm/inst/clkout3_buf_replica_6]
set_property LOC BUFGCTRL_X0Y26 [get_cells ip_mmcm/inst/clkout3_buf_replica_5]
set_property LOC BUFGCTRL_X0Y27 [get_cells ip_mmcm/inst/clkout3_buf_replica_4]
set_property LOC BUFGCTRL_X0Y28 [get_cells ip_mmcm/inst/clkout3_buf_replica_3]
set_property LOC BUFGCTRL_X0Y29 [get_cells ip_mmcm/inst/clkout3_buf_replica_2]
set_property LOC BUFGCTRL_X0Y30 [get_cells ip_mmcm/inst/clkout3_buf_replica_1]
set_property LOC BUFGCTRL_X0Y31 [get_cells ip_mmcm/inst/clkout3_buf_replica]
set_property LOC BUFGCTRL_X0Y16 [get_cells ip_mmcm/inst/clkout3_buf]
set_property LOC BUFGCTRL_X0Y18 [get_cells ip_mmcm/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells IOBUF_6_O_BUFG_inst]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports CLK100MHZ]

# Clock net "slow_clock_BUFG" driven by instance "slow_clock_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_slow_clock_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_slow_clock_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="slow_clock_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_slow_clock_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_7" driven by instance "ip_mmcm/inst/clkout3_buf_replica_7" located at site "BUFGCTRL_X0Y24"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_7}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_7}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_6} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_7"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_7}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_6" driven by instance "ip_mmcm/inst/clkout3_buf_replica_6" located at site "BUFGCTRL_X0Y25"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_6}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_6}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_5} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_6"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_6}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_5" driven by instance "ip_mmcm/inst/clkout3_buf_replica_5" located at site "BUFGCTRL_X0Y26"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_5}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_5}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_4} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_5"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_5}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_4" driven by instance "ip_mmcm/inst/clkout3_buf_replica_4" located at site "BUFGCTRL_X0Y27"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_4}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_4}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_3} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_4"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_4}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_3" driven by instance "ip_mmcm/inst/clkout3_buf_replica_3" located at site "BUFGCTRL_X0Y28"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_3}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_2} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_3"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_3}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_2" driven by instance "ip_mmcm/inst/clkout3_buf_replica_2" located at site "BUFGCTRL_X0Y29"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_2}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica_1} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_2"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_2}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN_1" driven by instance "ip_mmcm/inst/clkout3_buf_replica_1" located at site "BUFGCTRL_X0Y30"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN_1}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN_1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf_replica} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN_1"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN_1}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3_repN" driven by instance "ip_mmcm/inst/clkout3_buf_replica" located at site "BUFGCTRL_X0Y31"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3_repN}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3_repN}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=ip_mmcm/inst/clkout3_buf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3_repN"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3_repN}] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "ip_mmcm/inst/clk_out3" driven by instance "ip_mmcm/inst/clkout3_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out3}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out3"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out3}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "ip_mmcm/inst/clk_out1" driven by instance "ip_mmcm/inst/clkout1_buf" located at site "BUFGCTRL_X0Y18"
#startgroup
create_pblock {CLKAG_ip_mmcm/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_ip_mmcm/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="ip_mmcm/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_ip_mmcm/inst/clk_out1}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "IOBUF_6_O_BUFG" driven by instance "IOBUF_6_O_BUFG_inst" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock {CLKAG_IOBUF_6_O_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_IOBUF_6_O_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="IOBUF_6_O_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_IOBUF_6_O_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Apr  9 16:01:49 2020
| Host         : soccf-dbr3-022 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_ram_utilization -file /home/dumi/git/riscv/freedom-dloghin/builds/e300artydevkit/obj/report/utilization.txt -append -detail
| Design       : E300ArtyDevKitFPGAChip
| Device       : xc7a100tcsg324-1
| Speed File   : -1
----------------------------------------------------------------------------------------------------------------------------------------------------

RAM Usage Information

Table of Contents
-----------------
1. Summary
2. Memory Description
3. Memory Utilization
4. Memory Performance
5. Block Ram / URAM Memory Power

1. Summary
----------

+--------------------------+------------+-----------+--------+------------+
| Memory Type              | Total Used | Available | Util % | Inferred % |
+--------------------------+------------+-----------+--------+------------+
| URAM                     |          0 |         0 |   0.00 |       0.00 |
| BlockRAM                 |          9 |       135 |   6.67 |     100.00 |
|  RAMB36E1                |          4 |           |        |     100.00 |
|  RAMB18E1                |         10 |           |        |     100.00 |
| LUTMs as Distributed RAM |        934 |     19000 |   4.92 |     100.00 |
|  LUTMs as RAM32X1D       |         38 |           |        |     100.00 |
|  LUTMs as RAM32M         |        880 |           |        |     100.00 |
|  LUTMs as RAM128X1D      |         16 |           |        |     100.00 |
+--------------------------+------------+-----------+--------+------------+
*  Each RAMB18 is calculated as 0.5 BlockRAM
**  Detailed reports below cover XPMs and Vivado Synthesis inference


2. Memory Description
---------------------

+----------------------------------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+
| Memory Name                                                                            | Array Size | Memory Type      | Port A Dimension | Port A Requirement (ns) | Port B Dimension | Port B Requirement (ns) |
+----------------------------------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0                        |      32768 | Single Clock SDP | 1024x32          |                   30.78 | 1024x32          |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1                        |      32768 | Single Clock SDP | 1024x32          |                   30.78 | 1024x32          |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0                        |      32768 | Single Clock SDP | 1024x32          |                   30.78 | 1024x32          |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1                        |      32768 | Single Clock SDP | 1024x32          |                   30.78 | 1024x32          |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7                            |      16384 | Single Clock SDP | 2048x8           |                   30.78 | 2048x8           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0                            |       2560 | Single Clock TDP | 512x20           |                   30.78 | 512x20           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1                            |       2560 | Single Clock TDP | 512x20           |                   30.78 | 512x20           |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/core/_T_693                                            |       1984 | Single Clock SDP | 31x64            |                   30.78 | 31x64            |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161                                   |        512 | Single Clock SDP | 512x1            |                   30.78 | 512x1            |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address |        240 | Single Clock SDP | 8x30             |                   30.78 | 8x30             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data                                |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data                              |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data                              |        128 | Single Clock SP  | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data                            |        128 | Single Clock SP  | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data                    |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data                  |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data                                |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data                              |        128 | Single Clock SP  | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data                              |        128 | Single Clock SP  | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data                            |        128 | Single Clock SDP | 2x64             |                   30.78 | 2x64             |                   30.78 |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35                                     |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35                                     |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address                 |         64 | Single Clock SDP | 2x32             |                   30.78 | 2x32             |                   30.78 |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35                                      |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35                                      |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35                                      |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35                                      |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address                             |         64 | Single Clock SDP | 2x32             |                   30.78 | 2x32             |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address                           |         64 | Single Clock SP  | 2x32             |                   30.78 | 2x32             |                   30.78 |
| E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35                                          |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35                                          |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35                                          |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35                                          |         64 | Single Clock SDP | 8x8              |                   30.78 | 8x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address                             |         60 | Single Clock SDP | 2x30             |                   30.78 | 2x30             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address                           |         60 | Single Clock SP  | 2x30             |                   30.78 | 2x30             |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_size    |         24 | Single Clock SDP | 8x3              |                   30.78 | 8x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask                                |         16 | Single Clock SDP | 2x8              |                   30.78 | 2x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask                              |         16 | Single Clock SP  | 2x8              |                   30.78 | 2x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask                    |         16 | Single Clock SDP | 2x8              |                   30.78 | 2x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask                                |         16 | Single Clock SDP | 2x8              |                   30.78 | 2x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask                              |         16 | Single Clock SP  | 2x8              |                   30.78 | 2x8              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size                                |          8 | Single Clock SDP | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_size                              |          8 | Single Clock SDP | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_size                              |          8 | Single Clock SP  | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_size                            |          8 | Single Clock SP  | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_source  |          8 | Single Clock SDP | 8x1              |                   30.78 | 8x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size                    |          8 | Single Clock SDP | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_size                  |          8 | Single Clock SDP | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_size                                |          8 | Single Clock SDP | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_size                              |          8 | Single Clock SP  | 2x4              |                   30.78 | 2x4              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_opcode                              |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode                            |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_opcode                            |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_param                             |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_opcode                          |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_opcode                  |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_param                   |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_opcode                |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode                              |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_param                               |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_opcode                            |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_opcode                            |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_param                             |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_size                              |          6 | Single Clock SP  | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_opcode                          |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_size                            |          6 | Single Clock SDP | 2x3              |                   30.78 | 2x3              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_source                              |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_corrupt                           |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_denied                            |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_source                            |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_source                            |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_corrupt                         |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_denied                          |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_source                          |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_source                  |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_corrupt               |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_denied                |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_source                |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_source                              |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_corrupt                           |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_source                            |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_source                            |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_denied                          |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_source                          |          2 | Single Clock SDP | 2x1              |                   30.78 | 2x1              |                   30.78 |
+----------------------------------------------------------------------------------------+------------+------------------+------------------+-------------------------+------------------+-------------------------+


3. Memory Utilization
---------------------

+-------------------------------------------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+
| Memory Name                                                                                           | Port A Dimension | Port B Dimension | Primitive | Available Bits | Used Bits | Bit Utilizaztion % | A Depth | A Depth Avail | A Depth Util% | A Width | A Width Avail | A Width Util % | B Depth | B Depth Avail | B Depth Util% | B Width | B Width Avail | B Width Util % | ECC Enabled |
+-------------------------------------------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0                                       | 1024x32          | 1024x32          |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg                                  |  1024x32         |  1024x32         | RAMB36E1  |          36864 |     32768 |              88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1                                       | 1024x32          | 1024x32          |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg                                  |  1024x32         |  1024x32         | RAMB36E1  |          36864 |     32768 |              88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0                                       | 1024x32          | 1024x32          |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg                                  |  1024x32         |  1024x32         | RAMB36E1  |          36864 |     32768 |              88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1                                       | 1024x32          | 1024x32          |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1_reg                                  |  1024x32         |  1024x32         | RAMB36E1  |          36864 |     32768 |              88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |    1024 |          1024 |        100.00 |      32 |            36 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7                                           | 2048x8           | 2048x8           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7_reg                                      |  2048x8          |  2048x8          | RAMB18E1  |          18432 |     16384 |              88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |    2048 |          2048 |        100.00 |       8 |             9 |          88.89 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0                                           | 512x20           | 512x20           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg                                      |  512x20          |  512x20          | RAMB18E1  |          18432 |      2048 |              11.11 |     128 |           512 |         25.00 |      16 |            36 |          44.44 |     128 |           512 |         25.00 |       4 |            36 |          11.11 |          No |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1                                           | 512x20           | 512x20           |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg                                      |  512x20          |  512x20          | RAMB18E1  |          18432 |      2048 |              11.11 |     128 |           512 |         25.00 |      16 |            36 |          44.44 |     128 |           512 |         25.00 |       4 |            36 |          11.11 |          No |
| E300ArtyDevKitPlatform/sys/tile/core/_T_693                                                           | 31x64            | 31x64            |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_0_5                                          |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_6_11                                         |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_12_17                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_18_23                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_24_29                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_30_35                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_36_41                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_42_47                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_48_53                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_54_59                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_60_63                                        |  31x4            |  31x4            | RAM32M    |            224 |       128 |              57.14 |      32 |            32 |        100.00 |       4 |             7 |          57.14 |      32 |            32 |        100.00 |       4 |             7 |          57.14 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_0_5                                          |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_6_11                                         |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_12_17                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_18_23                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_24_29                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_30_35                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_36_41                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_42_47                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_48_53                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_54_59                                        |  31x6            |  31x6            | RAM32M    |            224 |       192 |              85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |      32 |            32 |        100.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_60_63                                        |  31x4            |  31x4            | RAM32M    |            224 |       128 |              57.14 |      32 |            32 |        100.00 |       4 |             7 |          57.14 |      32 |            32 |        100.00 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161                                                  | 512x1            | 512x1            |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_0_127_0_0                                   |  128x1           |  128x1           | RAM128X1D |            128 |       128 |             100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_128_255_0_0                                 |  128x1           |  128x1           | RAM128X1D |            128 |       128 |             100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_256_383_0_0                                 |  128x1           |  128x1           | RAM128X1D |            128 |       128 |             100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_384_511_0_0                                 |  128x1           |  128x1           | RAM128X1D |            128 |       128 |             100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |     128 |           128 |        100.00 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address                | 8x30             | 8x30             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_0_5   |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_6_11  |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_12_17 |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_18_23 |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_24_29 |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       5 |             7 |          71.43 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data                                               | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_0_5                                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_6_11                                 |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_12_17                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_18_23                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_24_29                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_30_35                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_36_41                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_42_47                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_48_53                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_54_59                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_60_63                                |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data                                             | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11                               |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_35                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_36_41                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_42_47                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_48_53                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_54_59                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_60_63                              |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data                                             | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_6_11                               |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_12_17                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_18_23                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_24_29                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_30_35                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_36_41                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_42_47                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_48_53                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_54_59                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_60_63                              |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data                                           | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_0_5                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_6_11                             |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_12_17                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_18_23                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_24_29                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_30_35                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_36_41                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_42_47                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_48_53                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_54_59                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_60_63                            |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data                                   | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_0_5                      |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_6_11                     |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_12_17                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_18_23                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_24_29                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_30_35                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_36_41                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_42_47                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_48_53                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_54_59                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_60_63                    |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data                                 | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_0_5                    |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_6_11                   |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_12_17                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_24_29                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_30_35                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_36_41                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_42_47                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_48_53                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_54_59                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_60_63                  |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data                                               | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_0_5                                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_6_11                                 |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_12_17                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_18_23                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_24_29                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_30_35                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_36_41                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_42_47                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_48_53                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_54_59                                |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_60_63                                |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data                                             | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_6_11                               |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_12_17                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_18_23                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_24_29                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_30_35                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_36_41                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_42_47                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_48_53                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_54_59                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_60_63                              |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data                                             | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_6_11                               |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_12_17                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_18_23                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_24_29                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_30_35                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_36_41                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_42_47                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_48_53                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_54_59                              |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_60_63                              |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data                                           | 2x64             | 2x64             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_0_5                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_6_11                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_12_17                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_18_23                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_24_29                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_30_35                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_36_41                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_42_47                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_48_53                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_54_59                            |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_60_63                            |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35                                                    | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5                                       |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_6_7                                       |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35                                                    | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_0_5                                       |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7                                       |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address                                | 2x32             | 2x32             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5                   |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_6_11                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17                 |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_18_23                 |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_24_29                 |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_30_31                 |  2x2             |  2x2             | RAM32M    |            224 |         4 |               1.79 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35                                                     | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35_reg_0_7_0_5                                        |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35_reg_0_7_6_7                                        |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35                                                     | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35_reg_0_7_0_5                                        |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35_reg_0_7_6_7                                        |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35                                                     | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35_reg_0_7_0_5                                        |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35_reg_0_7_6_7                                        |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35                                                     | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35_reg_0_7_0_5                                        |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35_reg_0_7_6_7                                        |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address                                            | 2x32             | 2x32             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_0_5                               |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_6_11                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_12_17                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_18_23                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_24_29                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_30_31                             |  2x2             |  2x2             | RAM32M    |            224 |         4 |               1.79 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address                                          | 2x32             | 2x32             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_0_5                             |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_6_11                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_12_17                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_18_23                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_24_29                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_30_31                           |  2x2             |  2x2             | RAM32M    |            256 |         4 |               1.56 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |             |
| E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35                                                         | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35_reg_0_7_0_5                                            |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35_reg_0_7_6_7                                            |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35                                                         | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35_reg_0_7_0_5                                            |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35_reg_0_7_6_7                                            |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35                                                         | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35_reg_0_7_0_5                                            |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35_reg_0_7_6_7                                            |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35                                                         | 8x8              | 8x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35_reg_0_7_0_5                                            |  8x6             |  8x6             | RAM32M    |            224 |        48 |              21.43 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |       8 |            32 |         25.00 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35_reg_0_7_6_7                                            |  8x2             |  8x2             | RAM32M    |            224 |        16 |               7.14 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |       8 |            32 |         25.00 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address                                            | 2x30             | 2x30             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5                               |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_6_11                              |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_12_17                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29                             |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address                                          | 2x30             | 2x30             |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_0_5                             |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_6_11                            |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_12_17                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_18_23                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_24_29                           |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_size                   | 8x3              | 8x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_size_reg_0_7_0_2      |  8x3             |  8x3             | RAM32M    |            224 |        24 |              10.71 |       8 |            32 |         25.00 |       3 |             7 |          42.86 |       8 |            32 |         25.00 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask                                               | 2x8              | 2x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask_reg_0_1_0_5                                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask_reg_0_1_6_7                                  |  2x2             |  2x2             | RAM32M    |            224 |         4 |               1.79 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask                                             | 2x8              | 2x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask_reg_0_1_6_7                                |  2x2             |  2x2             | RAM32M    |            256 |         4 |               1.56 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask                                   | 2x8              | 2x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask_reg_0_1_0_5                      |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask_reg_0_1_6_7                      |  2x2             |  2x2             | RAM32M    |            224 |         4 |               1.79 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask                                               | 2x8              | 2x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_5                                  |  2x6             |  2x6             | RAM32M    |            224 |        12 |               5.36 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |       2 |            32 |          6.25 |       6 |             7 |          85.71 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_6_7                                  |  2x2             |  2x2             | RAM32M    |            224 |         4 |               1.79 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |       2 |            32 |          6.25 |       2 |             7 |          28.57 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask                                             | 2x8              | 2x8              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask_reg_0_1_0_5                                |  2x6             |  2x6             | RAM32M    |            256 |        12 |               4.69 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |       2 |            32 |          6.25 |       6 |             8 |          75.00 |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask_reg_0_1_6_7                                |  2x2             |  2x2             | RAM32M    |            256 |         4 |               1.56 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |       2 |            32 |          6.25 |       2 |             8 |          25.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size                                               | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3                                  |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_size                                             | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_size_reg_0_1_0_3                                |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_size                                             | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_size_reg_0_1_0_3                                |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_size                                           | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_size_reg_0_1_0_3                              |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_source                 | 8x1              | 8x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_source_reg_0_7_0_0    |  8x1             |  8x1             | RAM32X1D  |             32 |         8 |              25.00 |       8 |            32 |         25.00 |       1 |             1 |         100.00 |       8 |            32 |         25.00 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size                                   | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3                      |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_size                                 | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_size_reg_0_1_0_3                    |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_size                                               | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_size_reg_0_1_0_3                                  |  2x4             |  2x4             | RAM32M    |            224 |         8 |               3.57 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       4 |             7 |          57.14 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_size                                             | 2x4              | 2x4              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_size_reg_0_1_0_3                                |  2x4             |  2x4             | RAM32M    |            256 |         8 |               3.12 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |       2 |            32 |          6.25 |       4 |             8 |          50.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_opcode                                             | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_opcode_reg_0_1_0_2                                |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode                                           | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                              |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_opcode                                           | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_opcode_reg_0_1_0_2                              |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_param                                            | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_param_reg_0_1_0_2                               |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_opcode                                         | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_opcode_reg_0_1_0_2                            |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_opcode                                 | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_opcode_reg_0_1_0_2                    |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_param                                  | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_param_reg_0_1_0_2                     |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_opcode                               | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                  |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode                                             | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2                                |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_param                                              | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_param_reg_0_1_0_2                                 |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_opcode                                           | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                              |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       1 |             8 |          12.50 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_opcode                                           | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_opcode_reg_0_1_0_2                              |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_param                                            | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_param_reg_0_1_0_2                               |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_size                                             | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_size_reg_0_1_0_2                                |  2x3             |  2x3             | RAM32M    |            256 |         6 |               2.34 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |       2 |            32 |          6.25 |       3 |             8 |          37.50 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_opcode                                         | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_opcode_reg_0_1_0_2                            |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       1 |             7 |          14.29 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_size                                           | 2x3              | 2x3              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_size_reg_0_1_0_2                              |  2x3             |  2x3             | RAM32M    |            224 |         6 |               2.68 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |       2 |            32 |          6.25 |       3 |             7 |          42.86 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_source                                             | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_source_reg_0_1_0_0                                |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_corrupt                                          | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                             |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_denied                                           | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_denied_reg_0_1_0_0                              |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_source                                           | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_source_reg_0_1_0_0                              |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_source                                           | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_source_reg_0_1_0_0                              |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_corrupt                                        | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_corrupt_reg_0_1_0_0                           |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_denied                                         | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_denied_reg_0_1_0_0                            |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_source                                         | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_source_reg_0_1_0_0                            |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_source                                 | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_source_reg_0_1_0_0                    |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_corrupt                              | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                 |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_denied                               | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_denied_reg_0_1_0_0                  |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_source                               | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_source_reg_0_1_0_0                  |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_source                                             | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_source_reg_0_1_0_0                                |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_corrupt                                          | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                             |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_source                                           | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_source_reg_0_1_0_0                              |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_source                                           | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_source_reg_0_1_0_0                              |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_denied                                         | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_denied_reg_0_1_0_0                            |  2x1             |  2x1             | RAM32X1D  |             32 |         0 |               0.00 |       2 |            32 |          6.25 |       0 |             1 |           0.00 |       2 |            32 |          6.25 |       0 |             1 |           0.00 |             |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_source                                         | 2x1              | 2x1              |           |                |           |                    |         |               |               |         |               |                |         |               |               |         |               |                |             |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_source_reg_0_1_0_0                            |  2x1             |  2x1             | RAM32X1D  |             32 |         2 |               6.25 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |       2 |            32 |          6.25 |       1 |             1 |         100.00 |             |
+-------------------------------------------------------------------------------------------------------+------------------+------------------+-----------+----------------+-----------+--------------------+---------+---------------+---------------+---------+---------------+----------------+---------+---------------+---------------+---------+---------------+----------------+-------------+


4. Memory Performance
---------------------

+-------------------------------------------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| Memory Name                                                                                           | Primitive | Port A Dimension | Port A Requirement (ns) | Port B Dimension | Port B Requirement (ns) | A Cascade | IREG_A | OREG_A | DOA_REG | B Cascade | IREG_B | OREG_B | DOB_REG |
+-------------------------------------------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0                                       |           |          1024x32 |                         |          1024x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg                                  | RAMB36E1  |          1024x32 |                   30.78 |          1024x32 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1                                       |           |          1024x32 |                         |          1024x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg                                  | RAMB36E1  |          1024x32 |                   30.78 |          1024x32 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0                                       |           |          1024x32 |                         |          1024x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg                                  | RAMB36E1  |          1024x32 |                   30.78 |          1024x32 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1                                       |           |          1024x32 |                         |          1024x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1_reg                                  | RAMB36E1  |          1024x32 |                   30.78 |          1024x32 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7                                           |           |           2048x8 |                         |           2048x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7_reg                                      | RAMB18E1  |           2048x8 |                   30.78 |           2048x8 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0                                           |           |           512x20 |                         |           512x20 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg                                      | RAMB18E1  |           512x20 |                   30.78 |           512x20 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1                                           |           |           512x20 |                         |           512x20 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg                                      | RAMB18E1  |           512x20 |                   30.78 |           512x20 |                   30.78 |           |        |        |       0 |           |        |        |       0 |
| E300ArtyDevKitPlatform/sys/tile/core/_T_693                                                           |           |            31x64 |                         |            31x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_0_5                                          | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_6_11                                         | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_12_17                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_18_23                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_24_29                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_30_35                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_36_41                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_42_47                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_48_53                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_54_59                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r1_0_31_60_63                                        | RAM32M    |             31x4 |                   30.78 |             31x4 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_0_5                                          | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_6_11                                         | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_12_17                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_18_23                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_24_29                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_30_35                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_36_41                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_42_47                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_48_53                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_54_59                                        | RAM32M    |             31x6 |                   30.78 |             31x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/core/_T_693_reg_r2_0_31_60_63                                        | RAM32M    |             31x4 |                   30.78 |             31x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161                                                  |           |            512x1 |                         |            512x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_0_127_0_0                                   | RAM128X1D |            128x1 |                   30.78 |            128x1 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_128_255_0_0                                 | RAM128X1D |            128x1 |                   30.78 |            128x1 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_256_383_0_0                                 | RAM128X1D |            128x1 |                   30.78 |            128x1 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/frontend/btb/_T_1161_reg_384_511_0_0                                 | RAM128X1D |            128x1 |                   30.78 |            128x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address                |           |             8x30 |                         |             8x30 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_0_5   | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_6_11  | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_12_17 | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_18_23 | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_address_reg_0_7_24_29 | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data                                               |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_0_5                                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_6_11                                 | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_12_17                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_18_23                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_24_29                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_30_35                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_36_41                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_42_47                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_48_53                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_54_59                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_data_reg_0_1_60_63                                | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data                                             |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_6_11                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_12_17                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_18_23                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_24_29                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_30_35                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_36_41                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_42_47                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_48_53                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_54_59                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_data_reg_0_1_60_63                              | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data                                             |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_6_11                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_12_17                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_18_23                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_24_29                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_30_35                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_36_41                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_42_47                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_48_53                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_54_59                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_data_reg_0_1_60_63                              | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data                                           |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_0_5                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_6_11                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_12_17                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_18_23                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_24_29                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_30_35                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_36_41                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_42_47                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_48_53                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_54_59                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_data_reg_0_1_60_63                            | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data                                   |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_0_5                      | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_6_11                     | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_12_17                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_18_23                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_24_29                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_30_35                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_36_41                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_42_47                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_48_53                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_54_59                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_data_reg_0_1_60_63                    | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data                                 |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_0_5                    | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_6_11                   | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_12_17                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_18_23                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_24_29                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_30_35                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_36_41                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_42_47                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_48_53                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_54_59                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_data_reg_0_1_60_63                  | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data                                               |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_0_5                                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_6_11                                 | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_12_17                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_18_23                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_24_29                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_30_35                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_36_41                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_42_47                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_48_53                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_54_59                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_data_reg_0_1_60_63                                | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data                                             |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_6_11                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_12_17                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_18_23                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_24_29                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_30_35                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_36_41                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_42_47                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_48_53                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_54_59                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_data_reg_0_1_60_63                              | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data                                             |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_6_11                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_12_17                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_18_23                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_24_29                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_30_35                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_36_41                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_42_47                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_48_53                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_54_59                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_data_reg_0_1_60_63                              | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data                                           |           |             2x64 |                         |             2x64 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_0_5                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_6_11                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_12_17                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_18_23                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_24_29                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_30_35                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_36_41                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_42_47                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_48_53                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_54_59                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_data_reg_0_1_60_63                            | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35                                                    |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_0_5                                       | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/rxq/_T_35_reg_0_7_6_7                                       | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35                                                    |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_0_5                                       | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/qspi_0_1/fifo/txq/_T_35_reg_0_7_6_7                                       | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address                                |           |             2x32 |                         |             2x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_0_5                   | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_6_11                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_12_17                 | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_18_23                 | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_24_29                 | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_address_reg_0_1_30_31                 | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35                                                     |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35_reg_0_7_0_5                                        | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/rxq/_T_35_reg_0_7_6_7                                        | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35                                                     |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35_reg_0_7_0_5                                        | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_0_1/fifo/txq/_T_35_reg_0_7_6_7                                        | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35                                                     |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35_reg_0_7_0_5                                        | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/rxq/_T_35_reg_0_7_6_7                                        | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35                                                     |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35_reg_0_7_0_5                                        | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/spi_1_1/fifo/txq/_T_35_reg_0_7_6_7                                        | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address                                            |           |             2x32 |                         |             2x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_0_5                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_6_11                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_12_17                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_18_23                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_24_29                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_address_reg_0_1_30_31                             | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address                                          |           |             2x32 |                         |             2x32 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_0_5                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_6_11                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_12_17                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_18_23                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_24_29                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_address_reg_0_1_30_31                           | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35                                                         |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35_reg_0_7_0_5                                            | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_0_1/rxq/_T_35_reg_0_7_6_7                                            | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35                                                         |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35_reg_0_7_0_5                                            | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_0_1/txq/_T_35_reg_0_7_6_7                                            | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35                                                         |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35_reg_0_7_0_5                                            | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_1_1/rxq/_T_35_reg_0_7_6_7                                            | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35                                                         |           |              8x8 |                         |              8x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35_reg_0_7_0_5                                            | RAM32M    |              8x6 |                   30.78 |              8x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/uart_1_1/txq/_T_35_reg_0_7_6_7                                            | RAM32M    |              8x2 |                   30.78 |              8x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address                                            |           |             2x30 |                         |             2x30 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_0_5                               | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_6_11                              | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_12_17                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_18_23                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_address_reg_0_1_24_29                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address                                          |           |             2x30 |                         |             2x30 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_0_5                             | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_6_11                            | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_12_17                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_18_23                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_address_reg_0_1_24_29                           | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_size                   |           |              8x3 |                         |              8x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_size_reg_0_7_0_2      | RAM32M    |              8x3 |                   30.78 |              8x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask                                               |           |              2x8 |                         |              2x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask_reg_0_1_0_5                                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_mask_reg_0_1_6_7                                  | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask                                             |           |              2x8 |                         |              2x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_mask_reg_0_1_6_7                                | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask                                   |           |              2x8 |                         |              2x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask_reg_0_1_0_5                      | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_mask_reg_0_1_6_7                      | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask                                               |           |              2x8 |                         |              2x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_0_5                                  | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_mask_reg_0_1_6_7                                  | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask                                             |           |              2x8 |                         |              2x8 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask_reg_0_1_0_5                                | RAM32M    |              2x6 |                   30.78 |              2x6 |                   30.78 |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_mask_reg_0_1_6_7                                | RAM32M    |              2x2 |                   30.78 |              2x2 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size                                               |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_size_reg_0_1_0_3                                  | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_size                                             |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_size_reg_0_1_0_3                                | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_size                                             |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_size_reg_0_1_0_3                                | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_size                                           |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_size_reg_0_1_0_3                              | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_source                 |           |              8x1 |                         |              8x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/coupler_to_mem_named_qspi_0/buffer/Queue/_T_35_source_reg_0_7_0_0    | RAM32X1D  |              8x1 |                   30.78 |              8x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size                                   |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_size_reg_0_1_0_3                      | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_size                                 |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_size_reg_0_1_0_3                    | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_size                                               |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_size_reg_0_1_0_3                                  | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_size                                             |           |              2x4 |                         |              2x4 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_size_reg_0_1_0_3                                | RAM32M    |              2x4 |                   30.78 |              2x4 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_opcode                                             |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_opcode_reg_0_1_0_2                                | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode                                           |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                              | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_opcode                                           |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_opcode_reg_0_1_0_2                              | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_param                                            |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_param_reg_0_1_0_2                               | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_opcode                                         |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_opcode_reg_0_1_0_2                            | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_opcode                                 |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_opcode_reg_0_1_0_2                    | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_param                                  |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_param_reg_0_1_0_2                     | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_opcode                               |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                  | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode                                             |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_opcode_reg_0_1_0_2                                | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_param                                              |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_param_reg_0_1_0_2                                 | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_opcode                                           |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_opcode_reg_0_1_0_2                              | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_opcode                                           |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_opcode_reg_0_1_0_2                              | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_param                                            |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_param_reg_0_1_0_2                               | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_size                                             |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_size_reg_0_1_0_2                                | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_opcode                                         |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_opcode_reg_0_1_0_2                            | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_size                                           |           |              2x3 |                         |              2x3 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_size_reg_0_1_0_2                              | RAM32M    |              2x3 |                   30.78 |              2x3 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_source                                             |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue/_T_35_source_reg_0_1_0_0                                | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_corrupt                                          |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                             | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_denied                                           |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_denied_reg_0_1_0_0                              | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_source                                           |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer/Queue_1/_T_35_source_reg_0_1_0_0                              | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_source                                           |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue/_T_35_source_reg_0_1_0_0                              | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_corrupt                                        |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_corrupt_reg_0_1_0_0                           | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_denied                                         |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_denied_reg_0_1_0_0                            | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_source                                         |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/pbus/buffer_1/Queue_1/_T_35_source_reg_0_1_0_0                            | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_source                                 |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue/_T_35_source_reg_0_1_0_0                    | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_corrupt                              |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                 | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_denied                               |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_denied_reg_0_1_0_0                  | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_source                               |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/sbus/control_bus/buffer/Queue_1/_T_35_source_reg_0_1_0_0                  | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_source                                             |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue/_T_35_source_reg_0_1_0_0                                | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_corrupt                                          |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_corrupt_reg_0_1_0_0                             | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_source                                           |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer/Queue_1/_T_35_source_reg_0_1_0_0                              | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_source                                           |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue/_T_35_source_reg_0_1_0_0                              | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_denied                                         |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_denied_reg_0_1_0_0                            | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
| E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_source                                         |           |              2x1 |                         |              2x1 |                         |           |        |        |         |           |        |        |         |
|  E300ArtyDevKitPlatform/sys/tile/buffer_1/Queue_1/_T_35_source_reg_0_1_0_0                            | RAM32X1D  |              2x1 |                   30.78 |              2x1 |                   30.78 |           |        |        |         |           |        |        |         |
+-------------------------------------------------------------------------------------------------------+-----------+------------------+-------------------------+------------------+-------------------------+-----------+--------+--------+---------+-----------+--------+--------+---------+


5. Block Ram / URAM Memory Power
--------------------------------

+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+-----------+------------------+---------------+-------------------+-----------+
| Memory Name                                                          | Primitive | Power Gated             | Port A Dimension | Port A Enable | Port A WRITE_MODE | A Cascade | Port B Dimension | Port B Enable | Port B WRITE_MODE | B Cascade |
+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+-----------+------------------+---------------+-------------------+-----------+
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0      |           |                         |          1024x32 |               |                   |           |          1024x32 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_0_reg | RAMB36E1  |             ENARDEN=AUG |          1024x32 |        SIGNAL |        READ_FIRST |           |          1024x32 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1      |           |                         |          1024x32 |               |                   |           |          1024x32 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_0_1_reg | RAMB36E1  |             ENARDEN=AUG |          1024x32 |        SIGNAL |        READ_FIRST |           |          1024x32 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0      |           |                         |          1024x32 |               |                   |           |          1024x32 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_0_reg | RAMB36E1  |             ENARDEN=AUG |          1024x32 |        SIGNAL |        READ_FIRST |           |          1024x32 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1      |           |                         |          1024x32 |               |                   |           |          1024x32 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/data_arrays_1_1_reg | RAMB36E1  |             ENARDEN=AUG |          1024x32 |        SIGNAL |        READ_FIRST |           |          1024x32 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_0_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_1_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_2_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_3_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_4_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_5_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_6_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7          |           |                         |           2048x8 |               |                   |           |           2048x8 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/dcache/data/data_arrays_0_7_reg     | RAMB18E1  | ENARDEN=AUG:ENARDEN=AUG |           2048x8 |        SIGNAL |        READ_FIRST |           |           2048x8 |         POWER |       WRITE_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0          |           |                         |           512x20 |               |                   |           |           512x20 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_0_reg     | RAMB18E1  |             ENBWREN=AUG |           512x20 |         POWER |        READ_FIRST |           |           512x20 |        SIGNAL |        READ_FIRST |           |
| E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1          |           |                         |           512x20 |               |                   |           |           512x20 |               |                   |           |
|  E300ArtyDevKitPlatform/sys/tile/frontend/icache/tag_array_1_reg     | RAMB18E1  |             ENBWREN=AUG |           512x20 |         POWER |        READ_FIRST |           |           512x20 |        SIGNAL |        READ_FIRST |           |
+----------------------------------------------------------------------+-----------+-------------------------+------------------+---------------+-------------------+-----------+------------------+---------------+-------------------+-----------+


