// Seed: 3207624752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout reg id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_6 = 0;
  inout wire id_1;
  always @(1) begin : LABEL_0
    id_5 <= -1;
    $unsigned(62);
    ;
    SystemTFIdentifier(id_4, id_5);
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd31,
    parameter id_6 = 32'd62
) (
    input uwire id_0,
    input wand  id_1,
    input tri0  _id_2,
    input uwire id_3
);
  logic id_5;
  parameter id_6 = 1;
  initial begin : LABEL_0
    id_5 = -1;
    id_5 = 1 + 1'h0;
    id_5 <= (id_5);
    $unsigned(id_6);
    ;
  end
  wire id_7;
  wor id_8 = 1'h0;
  wire [id_2 : id_6] id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_5
  );
  always @(posedge 1'b0)
    if (id_6) begin : LABEL_1
      wait (-1);
    end else if (-1'd0) $unsigned(id_6);
  ;
endmodule
