// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "04/04/2024 19:19:44"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module singleCycleProcessor (
	swapButton,
	GReset,
	GClock,
	memClock,
	ValueSelect,
	MuxOut,
	InstructionOut,
	BranchOut,
	ZeroOut,
	MemWriteOut,
	RegWriteOut,
	o_display1,
	o_display2,
	o_display3,
	o_display4,
	o_display5,
	o_display6,
	o_display7,
	o_display8);
input 	swapButton;
input 	GReset;
input 	GClock;
input 	memClock;
input 	[2:0] ValueSelect;
output 	[7:0] MuxOut;
output 	[31:0] InstructionOut;
output 	BranchOut;
output 	ZeroOut;
output 	MemWriteOut;
output 	RegWriteOut;
output 	[6:0] o_display1;
output 	[6:0] o_display2;
output 	[6:0] o_display3;
output 	[6:0] o_display4;
output 	[6:0] o_display5;
output 	[6:0] o_display6;
output 	[6:0] o_display7;
output 	[6:0] o_display8;

// Design Ports Information
// MuxOut[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[2]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[4]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[6]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MuxOut[7]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[3]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[4]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[7]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[8]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[9]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[10]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[11]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[12]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[13]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[14]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[15]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[16]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[17]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[18]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[19]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[20]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[21]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[22]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[23]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[24]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[25]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[26]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[27]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[28]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[29]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// InstructionOut[31]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BranchOut	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ZeroOut	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWriteOut	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWriteOut	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[4]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display1[6]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[0]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[1]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[3]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[5]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display2[6]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[4]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display3[6]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[1]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[2]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[4]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display4[6]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[0]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[1]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[2]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[5]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display5[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[2]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[3]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[5]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display6[6]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[0]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[1]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[4]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[5]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display7[6]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[0]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[1]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[2]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[3]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[4]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[5]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_display8[6]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[1]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ValueSelect[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GClock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GReset	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memClock	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// swapButton	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MuxOut[0]~output_o ;
wire \MuxOut[1]~output_o ;
wire \MuxOut[2]~output_o ;
wire \MuxOut[3]~output_o ;
wire \MuxOut[4]~output_o ;
wire \MuxOut[5]~output_o ;
wire \MuxOut[6]~output_o ;
wire \MuxOut[7]~output_o ;
wire \InstructionOut[0]~output_o ;
wire \InstructionOut[1]~output_o ;
wire \InstructionOut[2]~output_o ;
wire \InstructionOut[3]~output_o ;
wire \InstructionOut[4]~output_o ;
wire \InstructionOut[5]~output_o ;
wire \InstructionOut[6]~output_o ;
wire \InstructionOut[7]~output_o ;
wire \InstructionOut[8]~output_o ;
wire \InstructionOut[9]~output_o ;
wire \InstructionOut[10]~output_o ;
wire \InstructionOut[11]~output_o ;
wire \InstructionOut[12]~output_o ;
wire \InstructionOut[13]~output_o ;
wire \InstructionOut[14]~output_o ;
wire \InstructionOut[15]~output_o ;
wire \InstructionOut[16]~output_o ;
wire \InstructionOut[17]~output_o ;
wire \InstructionOut[18]~output_o ;
wire \InstructionOut[19]~output_o ;
wire \InstructionOut[20]~output_o ;
wire \InstructionOut[21]~output_o ;
wire \InstructionOut[22]~output_o ;
wire \InstructionOut[23]~output_o ;
wire \InstructionOut[24]~output_o ;
wire \InstructionOut[25]~output_o ;
wire \InstructionOut[26]~output_o ;
wire \InstructionOut[27]~output_o ;
wire \InstructionOut[28]~output_o ;
wire \InstructionOut[29]~output_o ;
wire \InstructionOut[30]~output_o ;
wire \InstructionOut[31]~output_o ;
wire \BranchOut~output_o ;
wire \ZeroOut~output_o ;
wire \MemWriteOut~output_o ;
wire \RegWriteOut~output_o ;
wire \o_display1[0]~output_o ;
wire \o_display1[1]~output_o ;
wire \o_display1[2]~output_o ;
wire \o_display1[3]~output_o ;
wire \o_display1[4]~output_o ;
wire \o_display1[5]~output_o ;
wire \o_display1[6]~output_o ;
wire \o_display2[0]~output_o ;
wire \o_display2[1]~output_o ;
wire \o_display2[2]~output_o ;
wire \o_display2[3]~output_o ;
wire \o_display2[4]~output_o ;
wire \o_display2[5]~output_o ;
wire \o_display2[6]~output_o ;
wire \o_display3[0]~output_o ;
wire \o_display3[1]~output_o ;
wire \o_display3[2]~output_o ;
wire \o_display3[3]~output_o ;
wire \o_display3[4]~output_o ;
wire \o_display3[5]~output_o ;
wire \o_display3[6]~output_o ;
wire \o_display4[0]~output_o ;
wire \o_display4[1]~output_o ;
wire \o_display4[2]~output_o ;
wire \o_display4[3]~output_o ;
wire \o_display4[4]~output_o ;
wire \o_display4[5]~output_o ;
wire \o_display4[6]~output_o ;
wire \o_display5[0]~output_o ;
wire \o_display5[1]~output_o ;
wire \o_display5[2]~output_o ;
wire \o_display5[3]~output_o ;
wire \o_display5[4]~output_o ;
wire \o_display5[5]~output_o ;
wire \o_display5[6]~output_o ;
wire \o_display6[0]~output_o ;
wire \o_display6[1]~output_o ;
wire \o_display6[2]~output_o ;
wire \o_display6[3]~output_o ;
wire \o_display6[4]~output_o ;
wire \o_display6[5]~output_o ;
wire \o_display6[6]~output_o ;
wire \o_display7[0]~output_o ;
wire \o_display7[1]~output_o ;
wire \o_display7[2]~output_o ;
wire \o_display7[3]~output_o ;
wire \o_display7[4]~output_o ;
wire \o_display7[5]~output_o ;
wire \o_display7[6]~output_o ;
wire \o_display8[0]~output_o ;
wire \o_display8[1]~output_o ;
wire \o_display8[2]~output_o ;
wire \o_display8[3]~output_o ;
wire \o_display8[4]~output_o ;
wire \o_display8[5]~output_o ;
wire \o_display8[6]~output_o ;
wire \ValueSelect[2]~input_o ;
wire \ValueSelect[0]~input_o ;
wire \ValueSelect[1]~input_o ;
wire \ioMUX|genMuxes:0:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:7:smallMux|outp~0_combout ;
wire \GClock~input_o ;
wire \GClock~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \PCAdder|gen:3:foo|s_out~combout ;
wire \PCAdder|gen:3:foo|c_out~0_combout ;
wire \PCAdder|gen:4:foo|c_out~0_combout ;
wire \branchAdder|gen:3:foo|c_out~0_combout ;
wire \branchAdder|gen:4:foo|c_out~0_combout ;
wire \branchAdder|gen:5:foo|c_out~0_combout ;
wire \PCAdder|gen:5:foo|c_out~0_combout ;
wire \branchAdder|gen:6:foo|c_out~0_combout ;
wire \branchAdder|gen:7:foo|s_out~0_combout ;
wire \PCAdder|gen:7:foo|s_out~combout ;
wire \registers|readData1|genMuxes:6:smallMux|outp~0_combout ;
wire \control|o_MemWrite~0_combout ;
wire \control|o_MemWrite~2_combout ;
wire \memClock~input_o ;
wire \memClock~inputclkctrl_outclk ;
wire \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder_combout ;
wire \GReset~input_o ;
wire \GReset~inputclkctrl_outclk ;
wire \writeRegMUX|gen:0:mux|outp~0_combout ;
wire \control|o_RegWrite~4_combout ;
wire \writeRegMUX|gen:2:mux|outp~0_combout ;
wire \writeRegMUX|gen:1:mux|outp~0_combout ;
wire \registers|decoder|Decoder0~5_combout ;
wire \registers|reg_gen_loop:3:reg|dff_lsb|int_q~q ;
wire \registers|readData1|genMuxes:4:smallMux|outp~1_combout ;
wire \registers|decoder|Decoder0~4_combout ;
wire \registers|reg_gen_loop:1:reg|dff_lsb|int_q~q ;
wire \registers|readData1|genMuxes:1:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:0:smallMux|outp~0_combout ;
wire \registers|decoder|Decoder0~3_combout ;
wire \registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ;
wire \registers|readData1|genMuxes:0:smallMux|outp~1_combout ;
wire \registers|decoder|Decoder0~6_combout ;
wire \registers|reg_gen_loop:5:reg|dff_lsb|int_q~q ;
wire \registers|decoder|Decoder0~0_combout ;
wire \registers|reg_gen_loop:0:reg|dff_lsb|int_q~q ;
wire \registers|readData1|genMuxes:0:smallMux|outp~3_combout ;
wire \registers|decoder|Decoder0~1_combout ;
wire \registers|reg_gen_loop:2:reg|dff_lsb|int_q~q ;
wire \registers|decoder|Decoder0~2_combout ;
wire \registers|reg_gen_loop:4:reg|dff_lsb|int_q~q ;
wire \registers|readData1|genMuxes:0:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:0:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:0:smallMux|outp~5_combout ;
wire \controlUnitALUunit|o_control[0]~0_combout ;
wire \control|o_ALUOp[0]~1_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~0_combout ;
wire \readData2MUX|gen:0:mux|outp~0_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~1_combout ;
wire \alu|int_tosub~0_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~0_combout ;
wire \registers|decoder|Decoder0~7_combout ;
wire \registers|reg_gen_loop:7:reg|dff_msb|int_q~q ;
wire \registers|reg_gen_loop:5:reg|dff_msb|int_q~q ;
wire \registers|reg_gen_loop:3:reg|dff_msb|int_q~q ;
wire \registers|readData1|genMuxes:7:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:7:smallMux|outp~4_combout ;
wire \registers|reg_gen_loop:0:reg|dff_msb|int_q~q ;
wire \registers|reg_gen_loop:6:reg|dff_msb|int_q~q ;
wire \registers|reg_gen_loop:2:reg|dff_msb|int_q~q ;
wire \registers|reg_gen_loop:4:reg|dff_msb|int_q~q ;
wire \registers|readData1|genMuxes:7:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:7:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:7:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:7:smallMux|outp~5_combout ;
wire \alu|mux|genMuxes:7:smallMux|outp~0_combout ;
wire \alu|int_tosub~combout ;
wire \registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q ;
wire \registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q ;
wire \registers|readData1|genMuxes:6:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:6:smallMux|outp~5_combout ;
wire \registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q ;
wire \registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q ;
wire \registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q ;
wire \registers|readData1|genMuxes:6:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:6:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:6:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:6:smallMux|outp~6_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~3_combout ;
wire \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q ;
wire \registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q ;
wire \registers|readData2|genMuxes:5:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:5:smallMux|outp~4_combout ;
wire \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q ;
wire \registers|readData2|genMuxes:0:smallMux|outp~9_combout ;
wire \registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q ;
wire \registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q ;
wire \registers|readData2|genMuxes:5:smallMux|outp~0_combout ;
wire \registers|readData2|genMuxes:5:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:5:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:5:smallMux|outp~5_combout ;
wire \readData2MUX|gen:5:mux|outp~2_combout ;
wire \registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q ;
wire \registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q ;
wire \registers|readData2|genMuxes:4:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:4:smallMux|outp~4_combout ;
wire \registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q ;
wire \registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q ;
wire \registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q ;
wire \registers|readData2|genMuxes:4:smallMux|outp~0_combout ;
wire \registers|readData2|genMuxes:4:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:4:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:4:smallMux|outp~5_combout ;
wire \readData2MUX|gen:4:mux|outp~2_combout ;
wire \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q ;
wire \registers|readData1|genMuxes:3:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:3:smallMux|outp~4_combout ;
wire \registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q ;
wire \registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q ;
wire \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q ;
wire \registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q ;
wire \registers|readData1|genMuxes:3:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:3:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:3:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:3:smallMux|outp~5_combout ;
wire \registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q ;
wire \registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q ;
wire \registers|readData2|genMuxes:2:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:2:smallMux|outp~4_combout ;
wire \registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q ;
wire \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q ;
wire \registers|readData2|genMuxes:2:smallMux|outp~0_combout ;
wire \registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q ;
wire \registers|readData2|genMuxes:2:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:2:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:2:smallMux|outp~5_combout ;
wire \readData2MUX|gen:2:mux|outp~2_combout ;
wire \alu|adder|gen:0:foo|c_out~0_combout ;
wire \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q ;
wire \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q ;
wire \registers|readData2|genMuxes:1:smallMux|outp~0_combout ;
wire \registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q ;
wire \registers|readData2|genMuxes:1:smallMux|outp~1_combout ;
wire \registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q ;
wire \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q ;
wire \registers|readData2|genMuxes:1:smallMux|outp~2_combout ;
wire \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q ;
wire \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q ;
wire \registers|readData2|genMuxes:1:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:1:smallMux|outp~4_combout ;
wire \registers|readData2|genMuxes:1:smallMux|outp~5_combout ;
wire \readData2MUX|gen:1:mux|outp~0_combout ;
wire \alu|adder|gen:1:foo|c_out~0_combout ;
wire \alu|adder|gen:2:foo|c_out~0_combout ;
wire \alu|adder|gen:3:foo|c_out~0_combout ;
wire \alu|adder|gen:4:foo|c_out~0_combout ;
wire \alu|adder|gen:5:foo|c_out~0_combout ;
wire \alu|adder|gen:6:foo|c_out~0_combout ;
wire \alu|adder|gen:7:foo|s_out~0_combout ;
wire \alu|mux|genMuxes:7:smallMux|outp~1_combout ;
wire \dataMUX|gen:6:mux|outp~0_combout ;
wire \registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q ;
wire \registers|readData2|genMuxes:6:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:6:smallMux|outp~4_combout ;
wire \registers|readData2|genMuxes:6:smallMux|outp~0_combout ;
wire \registers|readData2|genMuxes:6:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:6:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:6:smallMux|outp~5_combout ;
wire \readData2MUX|gen:6:mux|outp~2_combout ;
wire \alu|mux|genMuxes:6:smallMux|outp~4_combout ;
wire \alu|mux|genMuxes:6:smallMux|outp~5_combout ;
wire \alu|mux|genMuxes:6:smallMux|outp~7_combout ;
wire \alu|mux|genMuxes:6:smallMux|outp~6_combout ;
wire \dataMUX|gen:5:mux|outp~0_combout ;
wire \registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q ;
wire \registers|readData1|genMuxes:5:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:5:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:5:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:5:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:5:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:5:smallMux|outp~5_combout ;
wire \alu|mux|genMuxes:5:smallMux|outp~0_combout ;
wire \alu|adder|gen:5:foo|s_out~0_combout ;
wire \alu|mux|genMuxes:5:smallMux|outp~1_combout ;
wire \dataMUX|gen:4:mux|outp~0_combout ;
wire \registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q ;
wire \registers|readData1|genMuxes:4:smallMux|outp~5_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~6_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:4:smallMux|outp~7_combout ;
wire \alu|mux|genMuxes:4:smallMux|outp~0_combout ;
wire \alu|adder|gen:4:foo|s_out~0_combout ;
wire \alu|mux|genMuxes:4:smallMux|outp~1_combout ;
wire \dataMUX|gen:3:mux|outp~0_combout ;
wire \registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q ;
wire \registers|readData2|genMuxes:3:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:3:smallMux|outp~4_combout ;
wire \registers|readData2|genMuxes:3:smallMux|outp~0_combout ;
wire \registers|readData2|genMuxes:3:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:3:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:3:smallMux|outp~5_combout ;
wire \readData2MUX|gen:3:mux|outp~2_combout ;
wire \alu|adder|gen:3:foo|s_out~0_combout ;
wire \alu|mux|genMuxes:3:smallMux|outp~0_combout ;
wire \alu|mux|genMuxes:3:smallMux|outp~1_combout ;
wire \dataMUX|gen:2:mux|outp~0_combout ;
wire \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q ;
wire \registers|readData1|genMuxes:2:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:2:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:2:smallMux|outp~0_combout ;
wire \registers|readData1|genMuxes:2:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:2:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:2:smallMux|outp~5_combout ;
wire \alu|adder|gen:2:foo|s_out~0_combout ;
wire \alu|mux|genMuxes:2:smallMux|outp~0_combout ;
wire \alu|mux|genMuxes:2:smallMux|outp~1_combout ;
wire \dataMUX|gen:7:mux|outp~0_combout ;
wire \registers|reg_gen_loop:1:reg|dff_msb|int_q~q ;
wire \registers|readData2|genMuxes:7:smallMux|outp~4_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~5_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~3_combout ;
wire \registers|readData2|genMuxes:7:smallMux|outp~6_combout ;
wire \readData2MUX|gen:7:mux|outp~2_combout ;
wire \alu|comparator|genloop:5:comp|o_LT~0_combout ;
wire \alu|comparator|genloop:5:comp|o_LT~1_combout ;
wire \alu|comparator|genloop:0:comp|o_LT~0_combout ;
wire \alu|comparator|genloop:0:comp|o_LT~1_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~2_combout ;
wire \alu|comparator|genloop:5:comp|o_GT~0_combout ;
wire \alu|comparator|genloop:5:comp|o_GT~1_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~3_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~4_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~5_combout ;
wire \alu|mux|genMuxes:0:smallMux|outp~6_combout ;
wire \dataMUX|gen:0:mux|outp~0_combout ;
wire \registers|reg_gen_loop:7:reg|dff_lsb|int_q~q ;
wire \registers|readData2|genMuxes:0:smallMux|outp~6_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~7_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~0_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~1_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~2_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~4_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~5_combout ;
wire \registers|readData2|genMuxes:0:smallMux|outp~8_combout ;
wire \dataMUX|gen:1:mux|outp~0_combout ;
wire \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder_combout ;
wire \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q ;
wire \registers|readData1|genMuxes:1:smallMux|outp~4_combout ;
wire \registers|readData1|genMuxes:1:smallMux|outp~3_combout ;
wire \registers|readData1|genMuxes:1:smallMux|outp~5_combout ;
wire \registers|readData1|genMuxes:1:smallMux|outp~1_combout ;
wire \registers|readData1|genMuxes:1:smallMux|outp~2_combout ;
wire \registers|readData1|genMuxes:1:smallMux|outp~6_combout ;
wire \alu|mux|genMuxes:1:smallMux|outp~0_combout ;
wire \alu|adder|gen:1:foo|s_out~combout ;
wire \alu|mux|genMuxes:1:smallMux|outp~1_combout ;
wire \int_beq~4_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~1_combout ;
wire \int_beq~combout ;
wire \branchOrJump|gen:7:mux|outp~0_combout ;
wire \PC|dff_msb|int_q~q ;
wire \branchAdder|gen:6:foo|s_out~combout ;
wire \PCAdder|gen:6:foo|s_out~combout ;
wire \PC|gen:6:dff|int_q~0_combout ;
wire \PC|gen:6:dff|int_q~q ;
wire \branchAdder|gen:5:foo|s_out~combout ;
wire \PCAdder|gen:5:foo|s_out~combout ;
wire \PC|gen:5:dff|int_q~0_combout ;
wire \PC|gen:5:dff|int_q~q ;
wire \branchAdder|gen:4:foo|s_out~combout ;
wire \PCAdder|gen:4:foo|s_out~combout ;
wire \PC|gen:4:dff|int_q~0_combout ;
wire \PC|gen:4:dff|int_q~q ;
wire \branchAdder|gen:3:foo|s_out~0_combout ;
wire \PC|gen:3:dff|int_q~0_combout ;
wire \PC|gen:3:dff|int_q~q ;
wire \control|o_ALUOp[0]~0_combout ;
wire \control|o_Jump~0_combout ;
wire \branchOrJump|gen:2:mux|outp~0_combout ;
wire \PC|gen:2:dff|int_q~q ;
wire \control|o_MemRead~0_combout ;
wire \ioMUX|genMuxes:0:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:4:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:2:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:0:smallMux|outp~0_combout ;
wire \control|o_MemWrite~1_combout ;
wire \ioMUX|genMuxes:0:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:0:smallMux|outp~4_combout ;
wire \ioMUX|genMuxes:1:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:1:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:1:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:2:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:2:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:2:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:2:smallMux|outp~4_combout ;
wire \ioMUX|genMuxes:3:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:3:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:3:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:3:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:4:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:4:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:4:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:4:smallMux|outp~4_combout ;
wire \ioMUX|genMuxes:5:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:5:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:5:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:5:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:6:smallMux|outp~0_combout ;
wire \ioMUX|genMuxes:6:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:6:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:6:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:7:smallMux|outp~2_combout ;
wire \ioMUX|genMuxes:7:smallMux|outp~3_combout ;
wire \ioMUX|genMuxes:7:smallMux|outp~1_combout ;
wire \ioMUX|genMuxes:7:smallMux|outp~4_combout ;
wire \alu|Equal0~2_combout ;
wire \displayOutput|Mux6~0_combout ;
wire \displayOutput|Mux20~0_combout ;
wire \swapButton~input_o ;
wire \displayOutput|swap~0_combout ;
wire \displayOutput|swap~q ;
wire \displayOutput|co_display1[0]~0_combout ;
wire \displayOutput|Mux19~0_combout ;
wire \displayOutput|Mux5~0_combout ;
wire \displayOutput|co_display1[1]~1_combout ;
wire \displayOutput|Mux4~0_combout ;
wire \displayOutput|Mux18~0_combout ;
wire \displayOutput|co_display1[2]~2_combout ;
wire \displayOutput|Mux3~0_combout ;
wire \displayOutput|Mux17~0_combout ;
wire \displayOutput|co_display1[3]~3_combout ;
wire \displayOutput|Mux2~0_combout ;
wire \displayOutput|Mux16~0_combout ;
wire \displayOutput|co_display1[4]~4_combout ;
wire \displayOutput|Mux1~0_combout ;
wire \displayOutput|Mux15~0_combout ;
wire \displayOutput|co_display1[5]~5_combout ;
wire \displayOutput|Mux0~0_combout ;
wire \displayOutput|Mux14~0_combout ;
wire \displayOutput|co_display1[6]~6_combout ;
wire \displayOutput|Mux27~0_combout ;
wire \displayOutput|Mux13~0_combout ;
wire \displayOutput|co_display2[0]~0_combout ;
wire \displayOutput|Mux12~0_combout ;
wire \displayOutput|Mux26~0_combout ;
wire \displayOutput|co_display2[1]~1_combout ;
wire \displayOutput|Mux11~0_combout ;
wire \displayOutput|Mux25~0_combout ;
wire \displayOutput|co_display2[2]~2_combout ;
wire \displayOutput|Mux10~0_combout ;
wire \displayOutput|Mux24~0_combout ;
wire \displayOutput|co_display2[3]~3_combout ;
wire \displayOutput|Mux9~0_combout ;
wire \displayOutput|Mux23~0_combout ;
wire \displayOutput|co_display2[4]~4_combout ;
wire \displayOutput|Mux8~0_combout ;
wire \displayOutput|Mux22~0_combout ;
wire \displayOutput|co_display2[5]~5_combout ;
wire \displayOutput|Mux7~0_combout ;
wire \displayOutput|Mux21~0_combout ;
wire \displayOutput|co_display2[6]~6_combout ;
wire \displayOutput|Mux34~0_combout ;
wire \displayOutput|Mux34~1_combout ;
wire \displayOutput|Mux33~0_combout ;
wire \displayOutput|Mux33~1_combout ;
wire \displayOutput|Mux32~0_combout ;
wire \displayOutput|Mux32~1_combout ;
wire \displayOutput|Mux31~0_combout ;
wire \displayOutput|Mux31~1_combout ;
wire \displayOutput|Mux30~0_combout ;
wire \displayOutput|Mux30~1_combout ;
wire \displayOutput|Mux29~0_combout ;
wire \displayOutput|Mux29~1_combout ;
wire \displayOutput|Mux28~0_combout ;
wire \displayOutput|Mux28~1_combout ;
wire \displayOutput|Mux41~0_combout ;
wire \displayOutput|Mux41~1_combout ;
wire \displayOutput|Mux40~0_combout ;
wire \displayOutput|Mux40~1_combout ;
wire \displayOutput|Mux39~0_combout ;
wire \displayOutput|Mux39~1_combout ;
wire \displayOutput|Mux38~0_combout ;
wire \displayOutput|Mux38~1_combout ;
wire \displayOutput|Mux37~0_combout ;
wire \displayOutput|Mux37~1_combout ;
wire \displayOutput|Mux36~0_combout ;
wire \displayOutput|Mux36~1_combout ;
wire \displayOutput|Mux35~0_combout ;
wire \displayOutput|Mux35~1_combout ;
wire \displayOutput|Mux48~0_combout ;
wire \displayOutput|Mux48~1_combout ;
wire \displayOutput|Mux47~0_combout ;
wire \displayOutput|Mux47~1_combout ;
wire \displayOutput|Mux46~0_combout ;
wire \displayOutput|Mux46~1_combout ;
wire \displayOutput|Mux45~0_combout ;
wire \displayOutput|Mux45~1_combout ;
wire \displayOutput|Mux44~0_combout ;
wire \displayOutput|Mux44~1_combout ;
wire \displayOutput|Mux43~0_combout ;
wire \displayOutput|Mux43~1_combout ;
wire \displayOutput|Mux42~0_combout ;
wire \displayOutput|Mux42~1_combout ;
wire \displayOutput|Mux55~0_combout ;
wire \displayOutput|Mux55~1_combout ;
wire \displayOutput|Mux54~0_combout ;
wire \displayOutput|Mux54~1_combout ;
wire \displayOutput|Mux53~0_combout ;
wire \displayOutput|Mux53~1_combout ;
wire \displayOutput|Mux52~0_combout ;
wire \displayOutput|Mux52~1_combout ;
wire \displayOutput|Mux51~0_combout ;
wire \displayOutput|Mux51~1_combout ;
wire \displayOutput|Mux50~0_combout ;
wire \displayOutput|Mux50~1_combout ;
wire \displayOutput|Mux49~0_combout ;
wire \displayOutput|Mux49~1_combout ;
wire \displayOutput|Mux62~0_combout ;
wire \displayOutput|Mux62~1_combout ;
wire \displayOutput|Mux61~0_combout ;
wire \displayOutput|Mux61~1_combout ;
wire \displayOutput|Mux60~0_combout ;
wire \displayOutput|Mux60~1_combout ;
wire \displayOutput|Mux59~0_combout ;
wire \displayOutput|Mux59~1_combout ;
wire \displayOutput|Mux58~0_combout ;
wire \displayOutput|Mux58~1_combout ;
wire \displayOutput|Mux57~0_combout ;
wire \displayOutput|Mux57~1_combout ;
wire \displayOutput|Mux56~0_combout ;
wire \displayOutput|Mux56~1_combout ;
wire \displayOutput|Mux69~0_combout ;
wire \displayOutput|Mux69~1_combout ;
wire \displayOutput|Mux68~0_combout ;
wire \displayOutput|Mux68~1_combout ;
wire \displayOutput|Mux67~0_combout ;
wire \displayOutput|Mux67~1_combout ;
wire \displayOutput|Mux66~0_combout ;
wire \displayOutput|Mux66~1_combout ;
wire \displayOutput|Mux65~0_combout ;
wire \displayOutput|Mux65~1_combout ;
wire \displayOutput|Mux64~0_combout ;
wire \displayOutput|Mux64~1_combout ;
wire \displayOutput|Mux63~0_combout ;
wire \displayOutput|Mux63~1_combout ;
wire [31:0] \instructionMem|altsyncram_component|auto_generated|q_a ;
wire [1:0] \control|o_ALUOp ;
wire [2:0] \controlUnitALUunit|o_control ;
wire [7:0] \dataMem|altsyncram_component|auto_generated|q_b ;

wire [35:0] \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \dataMem|altsyncram_component|auto_generated|q_b [0] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dataMem|altsyncram_component|auto_generated|q_b [1] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dataMem|altsyncram_component|auto_generated|q_b [2] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dataMem|altsyncram_component|auto_generated|q_b [3] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \dataMem|altsyncram_component|auto_generated|q_b [4] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \dataMem|altsyncram_component|auto_generated|q_b [5] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \dataMem|altsyncram_component|auto_generated|q_b [6] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \dataMem|altsyncram_component|auto_generated|q_b [7] = \dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \instructionMem|altsyncram_component|auto_generated|q_a [0] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \instructionMem|altsyncram_component|auto_generated|q_a [1] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \instructionMem|altsyncram_component|auto_generated|q_a [2] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \instructionMem|altsyncram_component|auto_generated|q_a [3] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \instructionMem|altsyncram_component|auto_generated|q_a [4] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \instructionMem|altsyncram_component|auto_generated|q_a [5] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \instructionMem|altsyncram_component|auto_generated|q_a [6] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \instructionMem|altsyncram_component|auto_generated|q_a [7] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \instructionMem|altsyncram_component|auto_generated|q_a [8] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \instructionMem|altsyncram_component|auto_generated|q_a [9] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \instructionMem|altsyncram_component|auto_generated|q_a [10] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \instructionMem|altsyncram_component|auto_generated|q_a [11] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \instructionMem|altsyncram_component|auto_generated|q_a [12] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \instructionMem|altsyncram_component|auto_generated|q_a [13] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \instructionMem|altsyncram_component|auto_generated|q_a [14] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \instructionMem|altsyncram_component|auto_generated|q_a [15] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \instructionMem|altsyncram_component|auto_generated|q_a [16] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \instructionMem|altsyncram_component|auto_generated|q_a [17] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \instructionMem|altsyncram_component|auto_generated|q_a [18] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \instructionMem|altsyncram_component|auto_generated|q_a [19] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \instructionMem|altsyncram_component|auto_generated|q_a [20] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \instructionMem|altsyncram_component|auto_generated|q_a [21] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \instructionMem|altsyncram_component|auto_generated|q_a [22] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \instructionMem|altsyncram_component|auto_generated|q_a [23] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \instructionMem|altsyncram_component|auto_generated|q_a [24] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \instructionMem|altsyncram_component|auto_generated|q_a [25] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \instructionMem|altsyncram_component|auto_generated|q_a [26] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \instructionMem|altsyncram_component|auto_generated|q_a [27] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \instructionMem|altsyncram_component|auto_generated|q_a [28] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \instructionMem|altsyncram_component|auto_generated|q_a [29] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \instructionMem|altsyncram_component|auto_generated|q_a [30] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \instructionMem|altsyncram_component|auto_generated|q_a [31] = \instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \MuxOut[0]~output (
	.i(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[0]~output .bus_hold = "false";
defparam \MuxOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \MuxOut[1]~output (
	.i(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[1]~output .bus_hold = "false";
defparam \MuxOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \MuxOut[2]~output (
	.i(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[2]~output .bus_hold = "false";
defparam \MuxOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \MuxOut[3]~output (
	.i(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[3]~output .bus_hold = "false";
defparam \MuxOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \MuxOut[4]~output (
	.i(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[4]~output .bus_hold = "false";
defparam \MuxOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \MuxOut[5]~output (
	.i(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[5]~output .bus_hold = "false";
defparam \MuxOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \MuxOut[6]~output (
	.i(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[6]~output .bus_hold = "false";
defparam \MuxOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \MuxOut[7]~output (
	.i(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MuxOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MuxOut[7]~output .bus_hold = "false";
defparam \MuxOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \InstructionOut[0]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[0]~output .bus_hold = "false";
defparam \InstructionOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \InstructionOut[1]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[1]~output .bus_hold = "false";
defparam \InstructionOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \InstructionOut[2]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[2]~output .bus_hold = "false";
defparam \InstructionOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \InstructionOut[3]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[3]~output .bus_hold = "false";
defparam \InstructionOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \InstructionOut[4]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[4]~output .bus_hold = "false";
defparam \InstructionOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \InstructionOut[5]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[5]~output .bus_hold = "false";
defparam \InstructionOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \InstructionOut[6]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[6]~output .bus_hold = "false";
defparam \InstructionOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \InstructionOut[7]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[7]~output .bus_hold = "false";
defparam \InstructionOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \InstructionOut[8]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[8]~output .bus_hold = "false";
defparam \InstructionOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \InstructionOut[9]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[9]~output .bus_hold = "false";
defparam \InstructionOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \InstructionOut[10]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[10]~output .bus_hold = "false";
defparam \InstructionOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \InstructionOut[11]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[11]~output .bus_hold = "false";
defparam \InstructionOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \InstructionOut[12]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[12]~output .bus_hold = "false";
defparam \InstructionOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \InstructionOut[13]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[13]~output .bus_hold = "false";
defparam \InstructionOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \InstructionOut[14]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[14]~output .bus_hold = "false";
defparam \InstructionOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \InstructionOut[15]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[15]~output .bus_hold = "false";
defparam \InstructionOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \InstructionOut[16]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[16]~output .bus_hold = "false";
defparam \InstructionOut[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \InstructionOut[17]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[17]~output .bus_hold = "false";
defparam \InstructionOut[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \InstructionOut[18]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[18]~output .bus_hold = "false";
defparam \InstructionOut[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \InstructionOut[19]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[19]~output .bus_hold = "false";
defparam \InstructionOut[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \InstructionOut[20]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[20]~output .bus_hold = "false";
defparam \InstructionOut[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \InstructionOut[21]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[21]~output .bus_hold = "false";
defparam \InstructionOut[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \InstructionOut[22]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[22]~output .bus_hold = "false";
defparam \InstructionOut[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \InstructionOut[23]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[23]~output .bus_hold = "false";
defparam \InstructionOut[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \InstructionOut[24]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[24]~output .bus_hold = "false";
defparam \InstructionOut[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \InstructionOut[25]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[25]~output .bus_hold = "false";
defparam \InstructionOut[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \InstructionOut[26]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[26]~output .bus_hold = "false";
defparam \InstructionOut[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \InstructionOut[27]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[27]~output .bus_hold = "false";
defparam \InstructionOut[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \InstructionOut[28]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[28]~output .bus_hold = "false";
defparam \InstructionOut[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \InstructionOut[29]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[29]~output .bus_hold = "false";
defparam \InstructionOut[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \InstructionOut[30]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[30]~output .bus_hold = "false";
defparam \InstructionOut[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \InstructionOut[31]~output (
	.i(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\InstructionOut[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \InstructionOut[31]~output .bus_hold = "false";
defparam \InstructionOut[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \BranchOut~output (
	.i(\control|o_ALUOp[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BranchOut~output_o ),
	.obar());
// synopsys translate_off
defparam \BranchOut~output .bus_hold = "false";
defparam \BranchOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ZeroOut~output (
	.i(\alu|Equal0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ZeroOut~output_o ),
	.obar());
// synopsys translate_off
defparam \ZeroOut~output .bus_hold = "false";
defparam \ZeroOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \MemWriteOut~output (
	.i(\control|o_MemWrite~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWriteOut~output .bus_hold = "false";
defparam \MemWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \RegWriteOut~output (
	.i(\control|o_RegWrite~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWriteOut~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWriteOut~output .bus_hold = "false";
defparam \RegWriteOut~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \o_display1[0]~output (
	.i(\displayOutput|co_display1[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[0]~output .bus_hold = "false";
defparam \o_display1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \o_display1[1]~output (
	.i(!\displayOutput|co_display1[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[1]~output .bus_hold = "false";
defparam \o_display1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \o_display1[2]~output (
	.i(!\displayOutput|co_display1[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[2]~output .bus_hold = "false";
defparam \o_display1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \o_display1[3]~output (
	.i(!\displayOutput|co_display1[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[3]~output .bus_hold = "false";
defparam \o_display1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \o_display1[4]~output (
	.i(!\displayOutput|co_display1[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[4]~output .bus_hold = "false";
defparam \o_display1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \o_display1[5]~output (
	.i(!\displayOutput|co_display1[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[5]~output .bus_hold = "false";
defparam \o_display1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \o_display1[6]~output (
	.i(!\displayOutput|co_display1[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display1[6]~output .bus_hold = "false";
defparam \o_display1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \o_display2[0]~output (
	.i(\displayOutput|co_display2[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[0]~output .bus_hold = "false";
defparam \o_display2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \o_display2[1]~output (
	.i(!\displayOutput|co_display2[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[1]~output .bus_hold = "false";
defparam \o_display2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \o_display2[2]~output (
	.i(!\displayOutput|co_display2[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[2]~output .bus_hold = "false";
defparam \o_display2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \o_display2[3]~output (
	.i(!\displayOutput|co_display2[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[3]~output .bus_hold = "false";
defparam \o_display2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \o_display2[4]~output (
	.i(!\displayOutput|co_display2[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[4]~output .bus_hold = "false";
defparam \o_display2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \o_display2[5]~output (
	.i(!\displayOutput|co_display2[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[5]~output .bus_hold = "false";
defparam \o_display2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \o_display2[6]~output (
	.i(!\displayOutput|co_display2[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display2[6]~output .bus_hold = "false";
defparam \o_display2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \o_display3[0]~output (
	.i(\displayOutput|Mux34~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[0]~output .bus_hold = "false";
defparam \o_display3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \o_display3[1]~output (
	.i(!\displayOutput|Mux33~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[1]~output .bus_hold = "false";
defparam \o_display3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \o_display3[2]~output (
	.i(!\displayOutput|Mux32~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[2]~output .bus_hold = "false";
defparam \o_display3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \o_display3[3]~output (
	.i(!\displayOutput|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[3]~output .bus_hold = "false";
defparam \o_display3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \o_display3[4]~output (
	.i(!\displayOutput|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[4]~output .bus_hold = "false";
defparam \o_display3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \o_display3[5]~output (
	.i(!\displayOutput|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[5]~output .bus_hold = "false";
defparam \o_display3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \o_display3[6]~output (
	.i(!\displayOutput|Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display3[6]~output .bus_hold = "false";
defparam \o_display3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \o_display4[0]~output (
	.i(\displayOutput|Mux41~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[0]~output .bus_hold = "false";
defparam \o_display4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \o_display4[1]~output (
	.i(!\displayOutput|Mux40~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[1]~output .bus_hold = "false";
defparam \o_display4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \o_display4[2]~output (
	.i(!\displayOutput|Mux39~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[2]~output .bus_hold = "false";
defparam \o_display4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \o_display4[3]~output (
	.i(!\displayOutput|Mux38~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[3]~output .bus_hold = "false";
defparam \o_display4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \o_display4[4]~output (
	.i(!\displayOutput|Mux37~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[4]~output .bus_hold = "false";
defparam \o_display4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \o_display4[5]~output (
	.i(!\displayOutput|Mux36~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[5]~output .bus_hold = "false";
defparam \o_display4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \o_display4[6]~output (
	.i(!\displayOutput|Mux35~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display4[6]~output .bus_hold = "false";
defparam \o_display4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \o_display5[0]~output (
	.i(\displayOutput|Mux48~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[0]~output .bus_hold = "false";
defparam \o_display5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \o_display5[1]~output (
	.i(!\displayOutput|Mux47~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[1]~output .bus_hold = "false";
defparam \o_display5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \o_display5[2]~output (
	.i(!\displayOutput|Mux46~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[2]~output .bus_hold = "false";
defparam \o_display5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \o_display5[3]~output (
	.i(!\displayOutput|Mux45~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[3]~output .bus_hold = "false";
defparam \o_display5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \o_display5[4]~output (
	.i(!\displayOutput|Mux44~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[4]~output .bus_hold = "false";
defparam \o_display5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \o_display5[5]~output (
	.i(!\displayOutput|Mux43~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[5]~output .bus_hold = "false";
defparam \o_display5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \o_display5[6]~output (
	.i(!\displayOutput|Mux42~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display5[6]~output .bus_hold = "false";
defparam \o_display5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \o_display6[0]~output (
	.i(\displayOutput|Mux55~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[0]~output .bus_hold = "false";
defparam \o_display6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \o_display6[1]~output (
	.i(!\displayOutput|Mux54~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[1]~output .bus_hold = "false";
defparam \o_display6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \o_display6[2]~output (
	.i(!\displayOutput|Mux53~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[2]~output .bus_hold = "false";
defparam \o_display6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \o_display6[3]~output (
	.i(!\displayOutput|Mux52~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[3]~output .bus_hold = "false";
defparam \o_display6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \o_display6[4]~output (
	.i(!\displayOutput|Mux51~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[4]~output .bus_hold = "false";
defparam \o_display6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \o_display6[5]~output (
	.i(!\displayOutput|Mux50~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[5]~output .bus_hold = "false";
defparam \o_display6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \o_display6[6]~output (
	.i(!\displayOutput|Mux49~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display6[6]~output .bus_hold = "false";
defparam \o_display6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \o_display7[0]~output (
	.i(\displayOutput|Mux62~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[0]~output .bus_hold = "false";
defparam \o_display7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \o_display7[1]~output (
	.i(!\displayOutput|Mux61~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[1]~output .bus_hold = "false";
defparam \o_display7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \o_display7[2]~output (
	.i(!\displayOutput|Mux60~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[2]~output .bus_hold = "false";
defparam \o_display7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \o_display7[3]~output (
	.i(!\displayOutput|Mux59~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[3]~output .bus_hold = "false";
defparam \o_display7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \o_display7[4]~output (
	.i(!\displayOutput|Mux58~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[4]~output .bus_hold = "false";
defparam \o_display7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \o_display7[5]~output (
	.i(!\displayOutput|Mux57~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[5]~output .bus_hold = "false";
defparam \o_display7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \o_display7[6]~output (
	.i(!\displayOutput|Mux56~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display7[6]~output .bus_hold = "false";
defparam \o_display7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \o_display8[0]~output (
	.i(\displayOutput|Mux69~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[0]~output .bus_hold = "false";
defparam \o_display8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \o_display8[1]~output (
	.i(!\displayOutput|Mux68~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[1]~output .bus_hold = "false";
defparam \o_display8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \o_display8[2]~output (
	.i(!\displayOutput|Mux67~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[2]~output .bus_hold = "false";
defparam \o_display8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \o_display8[3]~output (
	.i(!\displayOutput|Mux66~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[3]~output .bus_hold = "false";
defparam \o_display8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \o_display8[4]~output (
	.i(!\displayOutput|Mux65~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[4]~output .bus_hold = "false";
defparam \o_display8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \o_display8[5]~output (
	.i(!\displayOutput|Mux64~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[5]~output .bus_hold = "false";
defparam \o_display8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \o_display8[6]~output (
	.i(!\displayOutput|Mux63~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_display8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_display8[6]~output .bus_hold = "false";
defparam \o_display8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \ValueSelect[2]~input (
	.i(ValueSelect[2]),
	.ibar(gnd),
	.o(\ValueSelect[2]~input_o ));
// synopsys translate_off
defparam \ValueSelect[2]~input .bus_hold = "false";
defparam \ValueSelect[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ValueSelect[0]~input (
	.i(ValueSelect[0]),
	.ibar(gnd),
	.o(\ValueSelect[0]~input_o ));
// synopsys translate_off
defparam \ValueSelect[0]~input .bus_hold = "false";
defparam \ValueSelect[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y73_N15
cycloneive_io_ibuf \ValueSelect[1]~input (
	.i(ValueSelect[1]),
	.ibar(gnd),
	.o(\ValueSelect[1]~input_o ));
// synopsys translate_off
defparam \ValueSelect[1]~input .bus_hold = "false";
defparam \ValueSelect[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N6
cycloneive_lcell_comb \ioMUX|genMuxes:0:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:0:smallMux|outp~3_combout  = (!\ValueSelect[2]~input_o  & (\ValueSelect[0]~input_o  & !\ValueSelect[1]~input_o ))

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:0:smallMux|outp~3 .lut_mask = 16'h0030;
defparam \ioMUX|genMuxes:0:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneive_lcell_comb \ioMUX|genMuxes:7:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:7:smallMux|outp~0_combout  = (!\ValueSelect[1]~input_o  & (\ValueSelect[2]~input_o  & !\ValueSelect[0]~input_o ))

	.dataa(\ValueSelect[1]~input_o ),
	.datab(gnd),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:7:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:7:smallMux|outp~0 .lut_mask = 16'h0050;
defparam \ioMUX|genMuxes:7:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \GClock~input (
	.i(GClock),
	.ibar(gnd),
	.o(\GClock~input_o ));
// synopsys translate_off
defparam \GClock~input .bus_hold = "false";
defparam \GClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \GClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GClock~inputclkctrl .clock_type = "global clock";
defparam \GClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N12
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N8
cycloneive_lcell_comb \PCAdder|gen:3:foo|s_out (
// Equation(s):
// \PCAdder|gen:3:foo|s_out~combout  = \PC|gen:2:dff|int_q~q  $ (\PC|gen:3:dff|int_q~q )

	.dataa(\PC|gen:2:dff|int_q~q ),
	.datab(gnd),
	.datac(\PC|gen:3:dff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCAdder|gen:3:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:3:foo|s_out .lut_mask = 16'h5A5A;
defparam \PCAdder|gen:3:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N0
cycloneive_lcell_comb \PCAdder|gen:3:foo|c_out~0 (
// Equation(s):
// \PCAdder|gen:3:foo|c_out~0_combout  = (\PC|gen:3:dff|int_q~q  & \PC|gen:2:dff|int_q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\PC|gen:3:dff|int_q~q ),
	.datad(\PC|gen:2:dff|int_q~q ),
	.cin(gnd),
	.combout(\PCAdder|gen:3:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:3:foo|c_out~0 .lut_mask = 16'hF000;
defparam \PCAdder|gen:3:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N20
cycloneive_lcell_comb \PCAdder|gen:4:foo|c_out~0 (
// Equation(s):
// \PCAdder|gen:4:foo|c_out~0_combout  = (\PC|gen:4:dff|int_q~q  & (\PC|gen:3:dff|int_q~q  & \PC|gen:2:dff|int_q~q ))

	.dataa(\PC|gen:4:dff|int_q~q ),
	.datab(gnd),
	.datac(\PC|gen:3:dff|int_q~q ),
	.datad(\PC|gen:2:dff|int_q~q ),
	.cin(gnd),
	.combout(\PCAdder|gen:4:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:4:foo|c_out~0 .lut_mask = 16'hA000;
defparam \PCAdder|gen:4:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \instructionMem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\GClock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\PC|dff_msb|int_q~q ,\PC|gen:6:dff|int_q~q ,\PC|gen:5:dff|int_q~q ,\PC|gen:4:dff|int_q~q ,\PC|gen:3:dff|int_q~q ,\PC|gen:2:dff|int_q~q ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\instructionMem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction.mif";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom_unregistered:instructionMem|altsyncram:altsyncram_component|altsyncram_ngs3:auto_generated|ALTSYNCRAM";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000102100350000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \instructionMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800001100000000000000000000000000008C03000400000000000000000000000000008C0200030000000000000000000000000000AC0100040000000000000000000000000000004308200000000000000000000000000000AC04000300000000000000000000000000000023202500000000000000000000000000000062082200000000000000000000000000008C03000100000000000000000000000000008C020000;
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N12
cycloneive_lcell_comb \branchAdder|gen:3:foo|c_out~0 (
// Equation(s):
// \branchAdder|gen:3:foo|c_out~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\PC|gen:3:dff|int_q~q  & (!\PC|gen:2:dff|int_q~q )) # (!\PC|gen:3:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [1]))))) 
// # (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & (\instructionMem|altsyncram_component|auto_generated|q_a [1] & (\PC|gen:3:dff|int_q~q  $ (\PC|gen:2:dff|int_q~q ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\PC|gen:3:dff|int_q~q ),
	.datac(\PC|gen:2:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\branchAdder|gen:3:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:3:foo|c_out~0 .lut_mask = 16'h3E08;
defparam \branchAdder|gen:3:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N2
cycloneive_lcell_comb \branchAdder|gen:4:foo|c_out~0 (
// Equation(s):
// \branchAdder|gen:4:foo|c_out~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [2] & ((\branchAdder|gen:3:foo|c_out~0_combout ) # (\PC|gen:4:dff|int_q~q  $ (\PCAdder|gen:3:foo|c_out~0_combout )))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [2] & (\branchAdder|gen:3:foo|c_out~0_combout  & (\PC|gen:4:dff|int_q~q  $ (\PCAdder|gen:3:foo|c_out~0_combout ))))

	.dataa(\PC|gen:4:dff|int_q~q ),
	.datab(\PCAdder|gen:3:foo|c_out~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\branchAdder|gen:3:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:4:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:4:foo|c_out~0 .lut_mask = 16'hF660;
defparam \branchAdder|gen:4:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N24
cycloneive_lcell_comb \branchAdder|gen:5:foo|c_out~0 (
// Equation(s):
// \branchAdder|gen:5:foo|c_out~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [3] & ((\branchAdder|gen:4:foo|c_out~0_combout ) # (\PC|gen:5:dff|int_q~q  $ (\PCAdder|gen:4:foo|c_out~0_combout )))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\branchAdder|gen:4:foo|c_out~0_combout  & (\PC|gen:5:dff|int_q~q  $ (\PCAdder|gen:4:foo|c_out~0_combout ))))

	.dataa(\PC|gen:5:dff|int_q~q ),
	.datab(\PCAdder|gen:4:foo|c_out~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\branchAdder|gen:4:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:5:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:5:foo|c_out~0 .lut_mask = 16'hF660;
defparam \branchAdder|gen:5:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N6
cycloneive_lcell_comb \PCAdder|gen:5:foo|c_out~0 (
// Equation(s):
// \PCAdder|gen:5:foo|c_out~0_combout  = (\PC|gen:5:dff|int_q~q  & (\PC|gen:2:dff|int_q~q  & (\PC|gen:3:dff|int_q~q  & \PC|gen:4:dff|int_q~q )))

	.dataa(\PC|gen:5:dff|int_q~q ),
	.datab(\PC|gen:2:dff|int_q~q ),
	.datac(\PC|gen:3:dff|int_q~q ),
	.datad(\PC|gen:4:dff|int_q~q ),
	.cin(gnd),
	.combout(\PCAdder|gen:5:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:5:foo|c_out~0 .lut_mask = 16'h8000;
defparam \PCAdder|gen:5:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N28
cycloneive_lcell_comb \branchAdder|gen:6:foo|c_out~0 (
// Equation(s):
// \branchAdder|gen:6:foo|c_out~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [4] & ((\branchAdder|gen:5:foo|c_out~0_combout ) # (\PC|gen:6:dff|int_q~q  $ (\PCAdder|gen:5:foo|c_out~0_combout )))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\branchAdder|gen:5:foo|c_out~0_combout  & (\PC|gen:6:dff|int_q~q  $ (\PCAdder|gen:5:foo|c_out~0_combout ))))

	.dataa(\PC|gen:6:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\branchAdder|gen:5:foo|c_out~0_combout ),
	.datad(\PCAdder|gen:5:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:6:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:6:foo|c_out~0 .lut_mask = 16'hD4E8;
defparam \branchAdder|gen:6:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N10
cycloneive_lcell_comb \branchAdder|gen:7:foo|s_out~0 (
// Equation(s):
// \branchAdder|gen:7:foo|s_out~0_combout  = \instructionMem|altsyncram_component|auto_generated|q_a [5] $ (\branchAdder|gen:6:foo|c_out~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datad(\branchAdder|gen:6:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:7:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:7:foo|s_out~0 .lut_mask = 16'h0FF0;
defparam \branchAdder|gen:7:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N14
cycloneive_lcell_comb \PCAdder|gen:7:foo|s_out (
// Equation(s):
// \PCAdder|gen:7:foo|s_out~combout  = \PC|dff_msb|int_q~q  $ (((\PC|gen:6:dff|int_q~q  & \PCAdder|gen:5:foo|c_out~0_combout )))

	.dataa(\PC|dff_msb|int_q~q ),
	.datab(gnd),
	.datac(\PC|gen:6:dff|int_q~q ),
	.datad(\PCAdder|gen:5:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\PCAdder|gen:7:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:7:foo|s_out .lut_mask = 16'h5AAA;
defparam \PCAdder|gen:7:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N30
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22]) # ((\instructionMem|altsyncram_component|auto_generated|q_a [23]) # (\instructionMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~0 .lut_mask = 16'hFFEE;
defparam \registers|readData1|genMuxes:6:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N0
cycloneive_lcell_comb \control|o_MemWrite~0 (
// Equation(s):
// \control|o_MemWrite~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [27] & (!\instructionMem|altsyncram_component|auto_generated|q_a [28] & 
// !\instructionMem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\control|o_MemWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_MemWrite~0 .lut_mask = 16'h0008;
defparam \control|o_MemWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N28
cycloneive_lcell_comb \control|o_MemWrite~2 (
// Equation(s):
// \control|o_MemWrite~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [29] & \control|o_MemWrite~0_combout ))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\control|o_MemWrite~0_combout ),
	.cin(gnd),
	.combout(\control|o_MemWrite~2_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_MemWrite~2 .lut_mask = 16'hA000;
defparam \control|o_MemWrite~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \memClock~input (
	.i(memClock),
	.ibar(gnd),
	.o(\memClock~input_o ));
// synopsys translate_off
defparam \memClock~input .bus_hold = "false";
defparam \memClock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \memClock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\memClock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\memClock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \memClock~inputclkctrl .clock_type = "global clock";
defparam \memClock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N12
cycloneive_lcell_comb \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder_combout  = \dataMUX|gen:0:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMUX|gen:0:mux|outp~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder .lut_mask = 16'hF0F0;
defparam \registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \GReset~input (
	.i(GReset),
	.ibar(gnd),
	.o(\GReset~input_o ));
// synopsys translate_off
defparam \GReset~input .bus_hold = "false";
defparam \GReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \GReset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\GReset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\GReset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \GReset~inputclkctrl .clock_type = "global clock";
defparam \GReset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N28
cycloneive_lcell_comb \control|o_ALUOp[1] (
// Equation(s):
// \control|o_ALUOp [1] = (\instructionMem|altsyncram_component|auto_generated|q_a [27]) # ((\instructionMem|altsyncram_component|auto_generated|q_a [28]) # (!\control|o_ALUOp[0]~0_combout ))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\control|o_ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\control|o_ALUOp [1]),
	.cout());
// synopsys translate_off
defparam \control|o_ALUOp[1] .lut_mask = 16'hFCFF;
defparam \control|o_ALUOp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N28
cycloneive_lcell_comb \writeRegMUX|gen:0:mux|outp~0 (
// Equation(s):
// \writeRegMUX|gen:0:mux|outp~0_combout  = (\control|o_ALUOp [1] & (\instructionMem|altsyncram_component|auto_generated|q_a [16])) # (!\control|o_ALUOp [1] & ((\instructionMem|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\control|o_ALUOp [1]),
	.cin(gnd),
	.combout(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeRegMUX|gen:0:mux|outp~0 .lut_mask = 16'hAAF0;
defparam \writeRegMUX|gen:0:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N2
cycloneive_lcell_comb \control|o_RegWrite~4 (
// Equation(s):
// \control|o_RegWrite~4_combout  = ((\instructionMem|altsyncram_component|auto_generated|q_a [31] & (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & \control|o_MemWrite~0_combout ))) # (!\control|o_ALUOp [1])

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\control|o_MemWrite~0_combout ),
	.datad(\control|o_ALUOp [1]),
	.cin(gnd),
	.combout(\control|o_RegWrite~4_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_RegWrite~4 .lut_mask = 16'h20FF;
defparam \control|o_RegWrite~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N30
cycloneive_lcell_comb \writeRegMUX|gen:2:mux|outp~0 (
// Equation(s):
// \writeRegMUX|gen:2:mux|outp~0_combout  = (\control|o_ALUOp [1] & (\instructionMem|altsyncram_component|auto_generated|q_a [18])) # (!\control|o_ALUOp [1] & ((\instructionMem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.datad(\control|o_ALUOp [1]),
	.cin(gnd),
	.combout(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeRegMUX|gen:2:mux|outp~0 .lut_mask = 16'hCCF0;
defparam \writeRegMUX|gen:2:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N26
cycloneive_lcell_comb \writeRegMUX|gen:1:mux|outp~0 (
// Equation(s):
// \writeRegMUX|gen:1:mux|outp~0_combout  = (\control|o_ALUOp [1] & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]))) # (!\control|o_ALUOp [1] & (\instructionMem|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\control|o_ALUOp [1]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(gnd),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \writeRegMUX|gen:1:mux|outp~0 .lut_mask = 16'hEE44;
defparam \writeRegMUX|gen:1:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N16
cycloneive_lcell_comb \registers|decoder|Decoder0~5 (
// Equation(s):
// \registers|decoder|Decoder0~5_combout  = (\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (!\writeRegMUX|gen:2:mux|outp~0_combout  & \writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~5 .lut_mask = 16'h0800;
defparam \registers|decoder|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N13
dffeas \registers|reg_gen_loop:3:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:3:reg|dff_lsb|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N2
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & \instructionMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~1 .lut_mask = 16'h1100;
defparam \registers|readData1|genMuxes:4:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N26
cycloneive_lcell_comb \registers|decoder|Decoder0~4 (
// Equation(s):
// \registers|decoder|Decoder0~4_combout  = (\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (!\writeRegMUX|gen:2:mux|outp~0_combout  & !\writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~4 .lut_mask = 16'h0008;
defparam \registers|decoder|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N11
dffeas \registers|reg_gen_loop:1:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N28
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & \instructionMem|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~0 .lut_mask = 16'h2200;
defparam \registers|readData1|genMuxes:1:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N10
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~0_combout  = (\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q  & ((\registers|readData1|genMuxes:1:smallMux|outp~0_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & 
// \registers|reg_gen_loop:1:reg|dff_lsb|int_q~q )))) # (!\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q  & (\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & (\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q )))

	.dataa(\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q ),
	.datab(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datac(\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q ),
	.datad(\registers|readData1|genMuxes:1:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~0 .lut_mask = 16'hEAC0;
defparam \registers|readData1|genMuxes:0:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N18
cycloneive_lcell_comb \registers|decoder|Decoder0~3 (
// Equation(s):
// \registers|decoder|Decoder0~3_combout  = (\control|o_RegWrite~4_combout  & (\writeRegMUX|gen:2:mux|outp~0_combout  & (\writeRegMUX|gen:1:mux|outp~0_combout  & !\writeRegMUX|gen:0:mux|outp~0_combout )))

	.dataa(\control|o_RegWrite~4_combout ),
	.datab(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datac(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~3 .lut_mask = 16'h0080;
defparam \registers|decoder|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N1
dffeas \registers|reg_gen_loop:6:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N12
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|reg_gen_loop:7:reg|dff_lsb|int_q~q ))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & 
// (\registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ))

	.dataa(\registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ),
	.datab(\registers|reg_gen_loop:7:reg|dff_lsb|int_q~q ),
	.datac(gnd),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~1 .lut_mask = 16'hCCAA;
defparam \registers|readData1|genMuxes:0:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N10
cycloneive_lcell_comb \registers|decoder|Decoder0~6 (
// Equation(s):
// \registers|decoder|Decoder0~6_combout  = (\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (\writeRegMUX|gen:2:mux|outp~0_combout  & !\writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~6 .lut_mask = 16'h0080;
defparam \registers|decoder|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y55_N5
dffeas \registers|reg_gen_loop:5:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N8
cycloneive_lcell_comb \registers|decoder|Decoder0~0 (
// Equation(s):
// \registers|decoder|Decoder0~0_combout  = (!\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (!\writeRegMUX|gen:2:mux|outp~0_combout  & !\writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~0 .lut_mask = 16'h0004;
defparam \registers|decoder|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N1
dffeas \registers|reg_gen_loop:0:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N26
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~3_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & ((\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:5:reg|dff_lsb|int_q~q )) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & ((\registers|reg_gen_loop:0:reg|dff_lsb|int_q~q )))))

	.dataa(\registers|reg_gen_loop:5:reg|dff_lsb|int_q~q ),
	.datab(\registers|reg_gen_loop:0:reg|dff_lsb|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~3 .lut_mask = 16'h0A0C;
defparam \registers|readData1|genMuxes:0:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N14
cycloneive_lcell_comb \registers|decoder|Decoder0~1 (
// Equation(s):
// \registers|decoder|Decoder0~1_combout  = (!\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (!\writeRegMUX|gen:2:mux|outp~0_combout  & \writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~1 .lut_mask = 16'h0400;
defparam \registers|decoder|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N13
dffeas \registers|reg_gen_loop:2:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N20
cycloneive_lcell_comb \registers|decoder|Decoder0~2 (
// Equation(s):
// \registers|decoder|Decoder0~2_combout  = (!\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (\writeRegMUX|gen:2:mux|outp~0_combout  & !\writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~2 .lut_mask = 16'h0040;
defparam \registers|decoder|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N9
dffeas \registers|reg_gen_loop:4:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:0:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N20
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:4:reg|dff_lsb|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:2:reg|dff_lsb|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:2:reg|dff_lsb|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\registers|reg_gen_loop:4:reg|dff_lsb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~2 .lut_mask = 16'h22C0;
defparam \registers|readData1|genMuxes:0:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N8
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & (\registers|readData1|genMuxes:0:smallMux|outp~3_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:0:smallMux|outp~2_combout ) # ((\registers|readData1|genMuxes:0:smallMux|outp~3_combout  & !\instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\registers|readData1|genMuxes:0:smallMux|outp~3_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\registers|readData1|genMuxes:0:smallMux|outp~2_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~4 .lut_mask = 16'hB832;
defparam \registers|readData1|genMuxes:0:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N16
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & \instructionMem|altsyncram_component|auto_generated|q_a [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~0 .lut_mask = 16'hF000;
defparam \registers|readData1|genMuxes:4:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N30
cycloneive_lcell_comb \registers|readData1|genMuxes:0:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:0:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:0:smallMux|outp~0_combout ) # ((\registers|readData1|genMuxes:0:smallMux|outp~4_combout ) # ((\registers|readData1|genMuxes:0:smallMux|outp~1_combout  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\registers|readData1|genMuxes:0:smallMux|outp~0_combout ),
	.datab(\registers|readData1|genMuxes:0:smallMux|outp~1_combout ),
	.datac(\registers|readData1|genMuxes:0:smallMux|outp~4_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:0:smallMux|outp~5 .lut_mask = 16'hFEFA;
defparam \registers|readData1|genMuxes:0:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N24
cycloneive_lcell_comb \controlUnitALUunit|o_control[0]~0 (
// Equation(s):
// \controlUnitALUunit|o_control[0]~0_combout  = (!\control|o_ALUOp [1] & ((\instructionMem|altsyncram_component|auto_generated|q_a [0]) # (\instructionMem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\control|o_ALUOp [1]),
	.cin(gnd),
	.combout(\controlUnitALUunit|o_control[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlUnitALUunit|o_control[0]~0 .lut_mask = 16'h00FA;
defparam \controlUnitALUunit|o_control[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N18
cycloneive_lcell_comb \control|o_ALUOp[0]~1 (
// Equation(s):
// \control|o_ALUOp[0]~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & \control|o_ALUOp[0]~0_combout ))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(gnd),
	.datad(\control|o_ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\control|o_ALUOp[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_ALUOp[0]~1 .lut_mask = 16'h2200;
defparam \control|o_ALUOp[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N4
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~0_combout  = (!\control|o_ALUOp [1] & (!\instructionMem|altsyncram_component|auto_generated|q_a [1] & (\instructionMem|altsyncram_component|auto_generated|q_a [2] & !\control|o_ALUOp[0]~1_combout )))

	.dataa(\control|o_ALUOp [1]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\control|o_ALUOp[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~0 .lut_mask = 16'h0010;
defparam \alu|mux|genMuxes:0:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N18
cycloneive_lcell_comb \readData2MUX|gen:0:mux|outp~0 (
// Equation(s):
// \readData2MUX|gen:0:mux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\control|o_MemWrite~0_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [0])) # (!\control|o_MemWrite~0_combout  & 
// ((\registers|readData2|genMuxes:0:smallMux|outp~8_combout ))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (((\registers|readData2|genMuxes:0:smallMux|outp~8_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\control|o_MemWrite~0_combout ),
	.datad(\registers|readData2|genMuxes:0:smallMux|outp~8_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:0:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:0:mux|outp~0 .lut_mask = 16'hBF80;
defparam \readData2MUX|gen:0:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N26
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~1_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\registers|readData1|genMuxes:0:smallMux|outp~5_combout  & ((\controlUnitALUunit|o_control[0]~0_combout ) # (\readData2MUX|gen:0:mux|outp~0_combout ))) # 
// (!\registers|readData1|genMuxes:0:smallMux|outp~5_combout  & (\controlUnitALUunit|o_control[0]~0_combout  & \readData2MUX|gen:0:mux|outp~0_combout ))))

	.dataa(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.datab(\controlUnitALUunit|o_control[0]~0_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\readData2MUX|gen:0:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~1 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:0:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N10
cycloneive_lcell_comb \controlUnitALUunit|o_control[2] (
// Equation(s):
// \controlUnitALUunit|o_control [2] = (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & (\control|o_ALUOp[0]~0_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [28]) # 
// (\instructionMem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\control|o_ALUOp[0]~0_combout ),
	.cin(gnd),
	.combout(\controlUnitALUunit|o_control [2]),
	.cout());
// synopsys translate_off
defparam \controlUnitALUunit|o_control[2] .lut_mask = 16'h3200;
defparam \controlUnitALUunit|o_control[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N8
cycloneive_lcell_comb \alu|int_tosub~0 (
// Equation(s):
// \alu|int_tosub~0_combout  = (\control|o_ALUOp [1]) # ((!\instructionMem|altsyncram_component|auto_generated|q_a [0] & (!\instructionMem|altsyncram_component|auto_generated|q_a [2] & !\instructionMem|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\control|o_ALUOp [1]),
	.cin(gnd),
	.combout(\alu|int_tosub~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|int_tosub~0 .lut_mask = 16'hFF01;
defparam \alu|int_tosub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N6
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & \instructionMem|altsyncram_component|auto_generated|q_a [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~0 .lut_mask = 16'hF000;
defparam \registers|readData2|genMuxes:7:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N24
cycloneive_lcell_comb \registers|decoder|Decoder0~7 (
// Equation(s):
// \registers|decoder|Decoder0~7_combout  = (\writeRegMUX|gen:0:mux|outp~0_combout  & (\control|o_RegWrite~4_combout  & (\writeRegMUX|gen:2:mux|outp~0_combout  & \writeRegMUX|gen:1:mux|outp~0_combout )))

	.dataa(\writeRegMUX|gen:0:mux|outp~0_combout ),
	.datab(\control|o_RegWrite~4_combout ),
	.datac(\writeRegMUX|gen:2:mux|outp~0_combout ),
	.datad(\writeRegMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|decoder|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers|decoder|Decoder0~7 .lut_mask = 16'h8000;
defparam \registers|decoder|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N15
dffeas \registers|reg_gen_loop:7:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N31
dffeas \registers|reg_gen_loop:5:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N29
dffeas \registers|reg_gen_loop:3:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N30
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & ((\registers|reg_gen_loop:3:reg|dff_msb|int_q~q )))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:5:reg|dff_msb|int_q~q )))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\registers|reg_gen_loop:5:reg|dff_msb|int_q~q ),
	.datad(\registers|reg_gen_loop:3:reg|dff_msb|int_q~q ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~3 .lut_mask = 16'h6240;
defparam \registers|readData1|genMuxes:7:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N4
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:7:smallMux|outp~3_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|dff_msb|int_q~q ))))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datab(\registers|reg_gen_loop:7:reg|dff_msb|int_q~q ),
	.datac(\registers|readData1|genMuxes:7:smallMux|outp~3_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~4 .lut_mask = 16'hF800;
defparam \registers|readData1|genMuxes:7:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N21
dffeas \registers|reg_gen_loop:0:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N17
dffeas \registers|reg_gen_loop:6:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N31
dffeas \registers|reg_gen_loop:2:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N15
dffeas \registers|reg_gen_loop:4:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:7:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N14
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:2:reg|dff_msb|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:4:reg|dff_msb|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\registers|reg_gen_loop:2:reg|dff_msb|int_q~q ),
	.datac(\registers|reg_gen_loop:4:reg|dff_msb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~0 .lut_mask = 16'h5088;
defparam \registers|readData1|genMuxes:7:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N16
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:7:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|dff_msb|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\registers|reg_gen_loop:6:reg|dff_msb|int_q~q ),
	.datab(\registers|readData1|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~1 .lut_mask = 16'h00EC;
defparam \registers|readData1|genMuxes:7:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N6
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~2_combout  = (\registers|readData1|genMuxes:7:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:0:reg|dff_msb|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|dff_msb|int_q~q ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datac(gnd),
	.datad(\registers|readData1|genMuxes:7:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~2 .lut_mask = 16'hFF22;
defparam \registers|readData1|genMuxes:7:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N26
cycloneive_lcell_comb \registers|readData1|genMuxes:7:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:7:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:7:smallMux|outp~4_combout ) # ((\registers|readData1|genMuxes:7:smallMux|outp~2_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & 
// \registers|reg_gen_loop:1:reg|dff_msb|int_q~q )))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datab(\registers|reg_gen_loop:1:reg|dff_msb|int_q~q ),
	.datac(\registers|readData1|genMuxes:7:smallMux|outp~4_combout ),
	.datad(\registers|readData1|genMuxes:7:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:7:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData1|genMuxes:7:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N30
cycloneive_lcell_comb \alu|mux|genMuxes:7:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:7:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\controlUnitALUunit|o_control[0]~0_combout  & ((\registers|readData1|genMuxes:7:smallMux|outp~5_combout ) # (\readData2MUX|gen:7:mux|outp~2_combout ))) # 
// (!\controlUnitALUunit|o_control[0]~0_combout  & (\registers|readData1|genMuxes:7:smallMux|outp~5_combout  & \readData2MUX|gen:7:mux|outp~2_combout ))))

	.dataa(\controlUnitALUunit|o_control[0]~0_combout ),
	.datab(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\readData2MUX|gen:7:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:7:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:7:smallMux|outp~0 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:7:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N8
cycloneive_lcell_comb \alu|int_tosub (
// Equation(s):
// \alu|int_tosub~combout  = (\alu|int_tosub~0_combout  & \controlUnitALUunit|o_control [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu|int_tosub~0_combout ),
	.datad(\controlUnitALUunit|o_control [2]),
	.cin(gnd),
	.combout(\alu|int_tosub~combout ),
	.cout());
// synopsys translate_off
defparam \alu|int_tosub .lut_mask = 16'hF000;
defparam \alu|int_tosub .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N5
dffeas \registers|reg_gen_loop:7:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N21
dffeas \registers|reg_gen_loop:3:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N27
dffeas \registers|reg_gen_loop:5:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N26
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~4 .lut_mask = 16'h5088;
defparam \registers|readData1|genMuxes:6:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N14
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~5_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:6:smallMux|outp~4_combout ) # ((\registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:6:smallMux|outp~4_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~5 .lut_mask = 16'hA8A0;
defparam \registers|readData1|genMuxes:6:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N3
dffeas \registers|reg_gen_loop:0:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N3
dffeas \registers|reg_gen_loop:6:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N31
dffeas \registers|reg_gen_loop:4:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N25
dffeas \registers|reg_gen_loop:2:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:6:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N8
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~1 .lut_mask = 16'h0AC0;
defparam \registers|readData1|genMuxes:6:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N18
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~2_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:6:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:6:smallMux|outp~1_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~2 .lut_mask = 16'h5450;
defparam \registers|readData1|genMuxes:6:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N28
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~3_combout  = (\registers|readData1|genMuxes:6:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datac(gnd),
	.datad(\registers|readData1|genMuxes:6:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~3 .lut_mask = 16'hFF22;
defparam \registers|readData1|genMuxes:6:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N10
cycloneive_lcell_comb \registers|readData1|genMuxes:6:smallMux|outp~6 (
// Equation(s):
// \registers|readData1|genMuxes:6:smallMux|outp~6_combout  = (\registers|readData1|genMuxes:6:smallMux|outp~5_combout ) # ((\registers|readData1|genMuxes:6:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~1_combout )))

	.dataa(\registers|readData1|genMuxes:6:smallMux|outp~5_combout ),
	.datab(\registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datad(\registers|readData1|genMuxes:6:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:6:smallMux|outp~6 .lut_mask = 16'hFFEA;
defparam \registers|readData1|genMuxes:6:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N24
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & \instructionMem|altsyncram_component|auto_generated|q_a [16]))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~3 .lut_mask = 16'h0300;
defparam \registers|readData2|genMuxes:0:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N30
cycloneive_lcell_comb \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder_combout  = \dataMUX|gen:5:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:5:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N31
dffeas \registers|reg_gen_loop:7:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y56_N3
dffeas \registers|reg_gen_loop:3:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:5:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y56_N9
dffeas \registers|reg_gen_loop:5:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:5:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N26
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~3 .lut_mask = 16'h44A0;
defparam \registers|readData2|genMuxes:5:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N22
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:5:smallMux|outp~3_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q ),
	.datac(\registers|readData2|genMuxes:5:smallMux|outp~3_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~4 .lut_mask = 16'hF800;
defparam \registers|readData2|genMuxes:5:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N8
cycloneive_lcell_comb \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder_combout  = \dataMUX|gen:5:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:5:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y56_N9
dffeas \registers|reg_gen_loop:0:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N16
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~9 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~9_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17]) # ((\instructionMem|altsyncram_component|auto_generated|q_a [16]) # (\instructionMem|altsyncram_component|auto_generated|q_a [18]))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~9 .lut_mask = 16'hFFFC;
defparam \registers|readData2|genMuxes:0:smallMux|outp~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N23
dffeas \registers|reg_gen_loop:6:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:5:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y56_N1
dffeas \registers|reg_gen_loop:4:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:5:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N1
dffeas \registers|reg_gen_loop:2:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:5:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N0
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~0 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:5:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N22
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:5:smallMux|outp~0_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:5:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~1 .lut_mask = 16'h5540;
defparam \registers|readData2|genMuxes:5:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N16
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~2_combout  = (\registers|readData2|genMuxes:5:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q  & !\registers|readData2|genMuxes:0:smallMux|outp~9_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q ),
	.datab(gnd),
	.datac(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datad(\registers|readData2|genMuxes:5:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~2 .lut_mask = 16'hFF0A;
defparam \registers|readData2|genMuxes:5:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N8
cycloneive_lcell_comb \registers|readData2|genMuxes:5:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:5:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:5:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:5:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|readData2|genMuxes:5:smallMux|outp~4_combout ),
	.datad(\registers|readData2|genMuxes:5:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:5:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:5:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData2|genMuxes:5:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N20
cycloneive_lcell_comb \readData2MUX|gen:5:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:5:mux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\control|o_MemWrite~0_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [5])) # (!\control|o_MemWrite~0_combout  & 
// ((\registers|readData2|genMuxes:5:smallMux|outp~5_combout ))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (((\registers|readData2|genMuxes:5:smallMux|outp~5_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\control|o_MemWrite~0_combout ),
	.datad(\registers|readData2|genMuxes:5:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:5:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:5:mux|outp~2 .lut_mask = 16'hDF80;
defparam \readData2MUX|gen:5:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N7
dffeas \registers|reg_gen_loop:1:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:4:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N5
dffeas \registers|reg_gen_loop:5:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N23
dffeas \registers|reg_gen_loop:3:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N22
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~3 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:4:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N26
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:4:smallMux|outp~3_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:4:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~4 .lut_mask = 16'hCC80;
defparam \registers|readData2|genMuxes:4:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N29
dffeas \registers|reg_gen_loop:0:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N29
dffeas \registers|reg_gen_loop:6:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N25
dffeas \registers|reg_gen_loop:4:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N21
dffeas \registers|reg_gen_loop:2:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~0 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:4:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N10
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:4:smallMux|outp~0_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q ),
	.datac(\registers|readData2|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~1 .lut_mask = 16'h00F8;
defparam \registers|readData2|genMuxes:4:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N28
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~2_combout  = (\registers|readData2|genMuxes:4:smallMux|outp~1_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & \registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q ))

	.dataa(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datab(gnd),
	.datac(\registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:4:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~2 .lut_mask = 16'hFF50;
defparam \registers|readData2|genMuxes:4:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N24
cycloneive_lcell_comb \registers|readData2|genMuxes:4:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:4:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:4:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:4:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|readData2|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\registers|readData2|genMuxes:4:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:4:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:4:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData2|genMuxes:4:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N14
cycloneive_lcell_comb \readData2MUX|gen:4:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:4:mux|outp~2_combout  = (\control|o_MemWrite~0_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [4])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\registers|readData2|genMuxes:4:smallMux|outp~5_combout ))))) # (!\control|o_MemWrite~0_combout  & (((\registers|readData2|genMuxes:4:smallMux|outp~5_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\control|o_MemWrite~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\registers|readData2|genMuxes:4:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:4:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:4:mux|outp~2 .lut_mask = 16'hBF80;
defparam \readData2MUX|gen:4:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N10
cycloneive_lcell_comb \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder_combout  = \dataMUX|gen:3:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:3:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y54_N11
dffeas \registers|reg_gen_loop:3:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y54_N19
dffeas \registers|reg_gen_loop:5:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:3:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N18
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~3 .lut_mask = 16'h5088;
defparam \registers|readData1|genMuxes:3:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N12
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:3:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\registers|readData1|genMuxes:3:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~4 .lut_mask = 16'hF080;
defparam \registers|readData1|genMuxes:3:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N19
dffeas \registers|reg_gen_loop:1:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:3:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y54_N11
dffeas \registers|reg_gen_loop:0:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:3:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N18
cycloneive_lcell_comb \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder_combout  = \dataMUX|gen:3:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dataMUX|gen:3:mux|outp~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder .lut_mask = 16'hF0F0;
defparam \registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N19
dffeas \registers|reg_gen_loop:6:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y54_N7
dffeas \registers|reg_gen_loop:2:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:3:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N1
dffeas \registers|reg_gen_loop:4:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:3:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N0
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~0 .lut_mask = 16'h22C0;
defparam \registers|readData1|genMuxes:3:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N0
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:3:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\registers|readData1|genMuxes:3:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~1 .lut_mask = 16'h0F08;
defparam \registers|readData1|genMuxes:3:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N2
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~2_combout  = (\registers|readData1|genMuxes:3:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datac(gnd),
	.datad(\registers|readData1|genMuxes:3:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~2 .lut_mask = 16'hFF22;
defparam \registers|readData1|genMuxes:3:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N10
cycloneive_lcell_comb \registers|readData1|genMuxes:3:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:3:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:3:smallMux|outp~4_combout ) # ((\registers|readData1|genMuxes:3:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~1_combout )))

	.dataa(\registers|readData1|genMuxes:3:smallMux|outp~4_combout ),
	.datab(\registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datad(\registers|readData1|genMuxes:3:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:3:smallMux|outp~5 .lut_mask = 16'hFFEA;
defparam \registers|readData1|genMuxes:3:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y55_N11
dffeas \registers|reg_gen_loop:6:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:2:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y55_N13
dffeas \registers|reg_gen_loop:2:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:2:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y54_N5
dffeas \registers|reg_gen_loop:4:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:2:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N4
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~3 .lut_mask = 16'h44A0;
defparam \registers|readData2|genMuxes:2:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N4
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~4_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:2:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q  & 
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout ))))

	.dataa(\registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|readData2|genMuxes:2:smallMux|outp~3_combout ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~4 .lut_mask = 16'h3230;
defparam \registers|readData2|genMuxes:2:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N19
dffeas \registers|reg_gen_loop:0:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:2:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N28
cycloneive_lcell_comb \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder_combout  = \dataMUX|gen:2:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:2:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y55_N29
dffeas \registers|reg_gen_loop:5:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y55_N28
cycloneive_lcell_comb \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder_combout  = \dataMUX|gen:2:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:2:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y55_N29
dffeas \registers|reg_gen_loop:3:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N6
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~0 .lut_mask = 16'h0CA0;
defparam \registers|readData2|genMuxes:2:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N13
dffeas \registers|reg_gen_loop:7:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:2:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N12
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:2:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q  & 
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout ))))

	.dataa(\registers|readData2|genMuxes:2:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~1 .lut_mask = 16'hC888;
defparam \registers|readData2|genMuxes:2:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N18
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~2_combout  = (\registers|readData2|genMuxes:2:smallMux|outp~1_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & \registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q ))

	.dataa(gnd),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datac(\registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:2:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~2 .lut_mask = 16'hFF30;
defparam \registers|readData2|genMuxes:2:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N22
cycloneive_lcell_comb \registers|readData2|genMuxes:2:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:2:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:2:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:2:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|readData2|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\registers|readData2|genMuxes:2:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:2:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:2:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData2|genMuxes:2:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N6
cycloneive_lcell_comb \readData2MUX|gen:2:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:2:mux|outp~2_combout  = (\control|o_MemWrite~0_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [2])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\registers|readData2|genMuxes:2:smallMux|outp~5_combout ))))) # (!\control|o_MemWrite~0_combout  & (((\registers|readData2|genMuxes:2:smallMux|outp~5_combout ))))

	.dataa(\control|o_MemWrite~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\registers|readData2|genMuxes:2:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:2:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:2:mux|outp~2 .lut_mask = 16'hF780;
defparam \readData2MUX|gen:2:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N22
cycloneive_lcell_comb \alu|adder|gen:0:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:0:foo|c_out~0_combout  = (\readData2MUX|gen:0:mux|outp~0_combout  & (((\registers|readData1|genMuxes:0:smallMux|outp~5_combout )))) # (!\readData2MUX|gen:0:mux|outp~0_combout  & (\controlUnitALUunit|o_control [2] & (\alu|int_tosub~0_combout 
// )))

	.dataa(\controlUnitALUunit|o_control [2]),
	.datab(\alu|int_tosub~0_combout ),
	.datac(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.datad(\readData2MUX|gen:0:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:0:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:0:foo|c_out~0 .lut_mask = 16'hF088;
defparam \alu|adder|gen:0:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N14
cycloneive_lcell_comb \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y54_N15
dffeas \registers|reg_gen_loop:2:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:2:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:2:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N30
cycloneive_lcell_comb \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N31
dffeas \registers|reg_gen_loop:4:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:4:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:4:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (((\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~0 .lut_mask = 16'h0CA0;
defparam \registers|readData2|genMuxes:1:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N11
dffeas \registers|reg_gen_loop:6:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:1:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:6:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:6:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N10
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:1:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q  & 
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\registers|readData2|genMuxes:1:smallMux|outp~0_combout ),
	.datac(\registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~1 .lut_mask = 16'h5444;
defparam \registers|readData2|genMuxes:1:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N23
dffeas \registers|reg_gen_loop:1:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:1:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y56_N8
cycloneive_lcell_comb \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y56_N9
dffeas \registers|reg_gen_loop:5:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:5:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:5:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N16
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q ) # (\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~2 .lut_mask = 16'hF0CA;
defparam \registers|readData2|genMuxes:1:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N0
cycloneive_lcell_comb \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N1
dffeas \registers|reg_gen_loop:3:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:3:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:3:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y56_N18
cycloneive_lcell_comb \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y56_N19
dffeas \registers|reg_gen_loop:7:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N14
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~3_combout  = (\registers|readData2|genMuxes:1:smallMux|outp~2_combout  & ((\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q ))) # (!\registers|readData2|genMuxes:1:smallMux|outp~2_combout  & 
// (\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q ))

	.dataa(gnd),
	.datab(\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~3 .lut_mask = 16'hF0CC;
defparam \registers|readData2|genMuxes:1:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N28
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\instructionMem|altsyncram_component|auto_generated|q_a [17] & ((\registers|readData2|genMuxes:1:smallMux|outp~3_combout ))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\registers|readData2|genMuxes:1:smallMux|outp~2_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\registers|readData2|genMuxes:1:smallMux|outp~2_combout ),
	.datad(\registers|readData2|genMuxes:1:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~4 .lut_mask = 16'hA820;
defparam \registers|readData2|genMuxes:1:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N14
cycloneive_lcell_comb \registers|readData2|genMuxes:1:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:1:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:1:smallMux|outp~1_combout ) # ((\registers|readData2|genMuxes:1:smallMux|outp~4_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & 
// \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q )))

	.dataa(\registers|readData2|genMuxes:1:smallMux|outp~1_combout ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datac(\registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:1:smallMux|outp~4_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:1:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:1:smallMux|outp~5 .lut_mask = 16'hFFBA;
defparam \registers|readData2|genMuxes:1:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N14
cycloneive_lcell_comb \readData2MUX|gen:1:mux|outp~0 (
// Equation(s):
// \readData2MUX|gen:1:mux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\control|o_MemWrite~0_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [1])) # (!\control|o_MemWrite~0_combout  & 
// ((\registers|readData2|genMuxes:1:smallMux|outp~5_combout ))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (((\registers|readData2|genMuxes:1:smallMux|outp~5_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.datac(\control|o_MemWrite~0_combout ),
	.datad(\registers|readData2|genMuxes:1:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:1:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:1:mux|outp~0 .lut_mask = 16'hDF80;
defparam \readData2MUX|gen:1:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N28
cycloneive_lcell_comb \alu|adder|gen:1:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:1:foo|c_out~0_combout  = (\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & ((\alu|adder|gen:0:foo|c_out~0_combout ) # (\alu|int_tosub~combout  $ (\readData2MUX|gen:1:mux|outp~0_combout )))) # 
// (!\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & (\alu|adder|gen:0:foo|c_out~0_combout  & (\alu|int_tosub~combout  $ (\readData2MUX|gen:1:mux|outp~0_combout ))))

	.dataa(\alu|int_tosub~combout ),
	.datab(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.datac(\alu|adder|gen:0:foo|c_out~0_combout ),
	.datad(\readData2MUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:1:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:1:foo|c_out~0 .lut_mask = 16'hD4E8;
defparam \alu|adder|gen:1:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N6
cycloneive_lcell_comb \alu|adder|gen:2:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:2:foo|c_out~0_combout  = (\registers|readData1|genMuxes:2:smallMux|outp~5_combout  & ((\alu|adder|gen:1:foo|c_out~0_combout ) # (\alu|int_tosub~combout  $ (\readData2MUX|gen:2:mux|outp~2_combout )))) # 
// (!\registers|readData1|genMuxes:2:smallMux|outp~5_combout  & (\alu|adder|gen:1:foo|c_out~0_combout  & (\alu|int_tosub~combout  $ (\readData2MUX|gen:2:mux|outp~2_combout ))))

	.dataa(\alu|int_tosub~combout ),
	.datab(\readData2MUX|gen:2:mux|outp~2_combout ),
	.datac(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.datad(\alu|adder|gen:1:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:2:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:2:foo|c_out~0 .lut_mask = 16'hF660;
defparam \alu|adder|gen:2:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N24
cycloneive_lcell_comb \alu|adder|gen:3:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:3:foo|c_out~0_combout  = (\registers|readData1|genMuxes:3:smallMux|outp~5_combout  & ((\alu|adder|gen:2:foo|c_out~0_combout ) # (\readData2MUX|gen:3:mux|outp~2_combout  $ (\alu|int_tosub~combout )))) # 
// (!\registers|readData1|genMuxes:3:smallMux|outp~5_combout  & (\alu|adder|gen:2:foo|c_out~0_combout  & (\readData2MUX|gen:3:mux|outp~2_combout  $ (\alu|int_tosub~combout ))))

	.dataa(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.datab(\readData2MUX|gen:3:mux|outp~2_combout ),
	.datac(\alu|int_tosub~combout ),
	.datad(\alu|adder|gen:2:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:3:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:3:foo|c_out~0 .lut_mask = 16'hBE28;
defparam \alu|adder|gen:3:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N10
cycloneive_lcell_comb \alu|adder|gen:4:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:4:foo|c_out~0_combout  = (\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & ((\alu|adder|gen:3:foo|c_out~0_combout ) # (\alu|int_tosub~combout  $ (\readData2MUX|gen:4:mux|outp~2_combout )))) # 
// (!\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & (\alu|adder|gen:3:foo|c_out~0_combout  & (\alu|int_tosub~combout  $ (\readData2MUX|gen:4:mux|outp~2_combout ))))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.datab(\alu|int_tosub~combout ),
	.datac(\readData2MUX|gen:4:mux|outp~2_combout ),
	.datad(\alu|adder|gen:3:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:4:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:4:foo|c_out~0 .lut_mask = 16'hBE28;
defparam \alu|adder|gen:4:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N0
cycloneive_lcell_comb \alu|adder|gen:5:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:5:foo|c_out~0_combout  = (\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & ((\alu|adder|gen:4:foo|c_out~0_combout ) # (\alu|int_tosub~combout  $ (\readData2MUX|gen:5:mux|outp~2_combout )))) # 
// (!\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & (\alu|adder|gen:4:foo|c_out~0_combout  & (\alu|int_tosub~combout  $ (\readData2MUX|gen:5:mux|outp~2_combout ))))

	.dataa(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datab(\alu|int_tosub~combout ),
	.datac(\readData2MUX|gen:5:mux|outp~2_combout ),
	.datad(\alu|adder|gen:4:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:5:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:5:foo|c_out~0 .lut_mask = 16'hBE28;
defparam \alu|adder|gen:5:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N2
cycloneive_lcell_comb \alu|adder|gen:6:foo|c_out~0 (
// Equation(s):
// \alu|adder|gen:6:foo|c_out~0_combout  = (\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & ((\alu|adder|gen:5:foo|c_out~0_combout ) # (\readData2MUX|gen:6:mux|outp~2_combout  $ (\alu|int_tosub~combout )))) # 
// (!\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & (\alu|adder|gen:5:foo|c_out~0_combout  & (\readData2MUX|gen:6:mux|outp~2_combout  $ (\alu|int_tosub~combout ))))

	.dataa(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datab(\readData2MUX|gen:6:mux|outp~2_combout ),
	.datac(\alu|int_tosub~combout ),
	.datad(\alu|adder|gen:5:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:6:foo|c_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:6:foo|c_out~0 .lut_mask = 16'hBE28;
defparam \alu|adder|gen:6:foo|c_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N12
cycloneive_lcell_comb \alu|adder|gen:7:foo|s_out~0 (
// Equation(s):
// \alu|adder|gen:7:foo|s_out~0_combout  = \readData2MUX|gen:7:mux|outp~2_combout  $ (\alu|int_tosub~combout  $ (\registers|readData1|genMuxes:7:smallMux|outp~5_combout  $ (\alu|adder|gen:6:foo|c_out~0_combout )))

	.dataa(\readData2MUX|gen:7:mux|outp~2_combout ),
	.datab(\alu|int_tosub~combout ),
	.datac(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.datad(\alu|adder|gen:6:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:7:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:7:foo|s_out~0 .lut_mask = 16'h6996;
defparam \alu|adder|gen:7:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N14
cycloneive_lcell_comb \alu|mux|genMuxes:7:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:7:smallMux|outp~1_combout  = (\alu|mux|genMuxes:7:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:7:foo|s_out~0_combout ))

	.dataa(gnd),
	.datab(\alu|int_tosub~0_combout ),
	.datac(\alu|mux|genMuxes:7:smallMux|outp~0_combout ),
	.datad(\alu|adder|gen:7:foo|s_out~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:7:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:7:smallMux|outp~1 .lut_mask = 16'hFCF0;
defparam \alu|mux|genMuxes:7:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \dataMem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\control|o_MemWrite~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\memClock~inputclkctrl_outclk ),
	.clk1(\memClock~inputclkctrl_outclk ),
	.ena0(\control|o_MemWrite~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\registers|readData2|genMuxes:7:smallMux|outp~6_combout ,\registers|readData2|genMuxes:6:smallMux|outp~5_combout ,\registers|readData2|genMuxes:5:smallMux|outp~5_combout ,
\registers|readData2|genMuxes:4:smallMux|outp~5_combout ,\registers|readData2|genMuxes:3:smallMux|outp~5_combout ,\registers|readData2|genMuxes:2:smallMux|outp~5_combout ,\registers|readData2|genMuxes:1:smallMux|outp~5_combout ,
\registers|readData2|genMuxes:0:smallMux|outp~8_combout }),
	.portaaddr({\alu|mux|genMuxes:7:smallMux|outp~1_combout ,\alu|mux|genMuxes:6:smallMux|outp~6_combout ,\alu|mux|genMuxes:5:smallMux|outp~1_combout ,\alu|mux|genMuxes:4:smallMux|outp~1_combout ,\alu|mux|genMuxes:3:smallMux|outp~1_combout ,
\alu|mux|genMuxes:2:smallMux|outp~1_combout ,\alu|mux|genMuxes:1:smallMux|outp~1_combout ,\alu|mux|genMuxes:0:smallMux|outp~6_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\alu|mux|genMuxes:7:smallMux|outp~1_combout ,\alu|mux|genMuxes:6:smallMux|outp~6_combout ,\alu|mux|genMuxes:5:smallMux|outp~1_combout ,\alu|mux|genMuxes:4:smallMux|outp~1_combout ,\alu|mux|genMuxes:3:smallMux|outp~1_combout ,
\alu|mux|genMuxes:2:smallMux|outp~1_combout ,\alu|mux|genMuxes:1:smallMux|outp~1_combout ,\alu|mux|genMuxes:0:smallMux|outp~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dataMem|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "data.mif";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram_unreg:dataMem|altsyncram:altsyncram_component|altsyncram_0eq3:auto_generated|ALTSYNCRAM";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \dataMem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AA000000055;
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N12
cycloneive_lcell_comb \dataMUX|gen:6:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:6:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & (\dataMem|altsyncram_component|auto_generated|q_b [6])) # (!\control|o_MemRead~0_combout  & ((\alu|mux|genMuxes:6:smallMux|outp~6_combout )))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(gnd),
	.datac(\dataMem|altsyncram_component|auto_generated|q_b [6]),
	.datad(\alu|mux|genMuxes:6:smallMux|outp~6_combout ),
	.cin(gnd),
	.combout(\dataMUX|gen:6:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:6:mux|outp~0 .lut_mask = 16'hF5A0;
defparam \dataMUX|gen:6:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y54_N13
dffeas \registers|reg_gen_loop:1:reg|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:6:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:5:reg|gen:6:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:3:reg|gen:6:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~3 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:6:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N4
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:6:smallMux|outp~3_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:7:reg|gen:6:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:6:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~4 .lut_mask = 16'hCC80;
defparam \registers|readData2|genMuxes:6:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N24
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:4:reg|gen:6:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:2:reg|gen:6:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~0 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:6:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N2
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:6:smallMux|outp~0_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\registers|reg_gen_loop:6:reg|gen:6:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:6:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~1 .lut_mask = 16'h5540;
defparam \registers|readData2|genMuxes:6:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N2
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~2_combout  = (\registers|readData2|genMuxes:6:smallMux|outp~1_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & \registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q ))

	.dataa(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datab(gnd),
	.datac(\registers|reg_gen_loop:0:reg|gen:6:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:6:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~2 .lut_mask = 16'hFF50;
defparam \registers|readData2|genMuxes:6:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N30
cycloneive_lcell_comb \registers|readData2|genMuxes:6:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:6:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:6:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:6:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|gen:6:dff|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|readData2|genMuxes:6:smallMux|outp~4_combout ),
	.datad(\registers|readData2|genMuxes:6:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:6:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:6:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData2|genMuxes:6:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N10
cycloneive_lcell_comb \readData2MUX|gen:6:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:6:mux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\control|o_MemWrite~0_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [6])) # (!\control|o_MemWrite~0_combout  & 
// ((\registers|readData2|genMuxes:6:smallMux|outp~5_combout ))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (((\registers|readData2|genMuxes:6:smallMux|outp~5_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.datac(\control|o_MemWrite~0_combout ),
	.datad(\registers|readData2|genMuxes:6:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:6:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:6:mux|outp~2 .lut_mask = 16'hDF80;
defparam \readData2MUX|gen:6:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N22
cycloneive_lcell_comb \alu|mux|genMuxes:6:smallMux|outp~4 (
// Equation(s):
// \alu|mux|genMuxes:6:smallMux|outp~4_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & (!\controlUnitALUunit|o_control[0]~0_combout  & (\readData2MUX|gen:6:mux|outp~2_combout  $ (\registers|readData1|genMuxes:6:smallMux|outp~6_combout )))) # 
// (!\alu|mux|genMuxes:0:smallMux|outp~0_combout  & (\readData2MUX|gen:6:mux|outp~2_combout  $ ((\registers|readData1|genMuxes:6:smallMux|outp~6_combout ))))

	.dataa(\readData2MUX|gen:6:mux|outp~2_combout ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\controlUnitALUunit|o_control[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:6:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:6:smallMux|outp~4 .lut_mask = 16'h0666;
defparam \alu|mux|genMuxes:6:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N0
cycloneive_lcell_comb \alu|mux|genMuxes:6:smallMux|outp~5 (
// Equation(s):
// \alu|mux|genMuxes:6:smallMux|outp~5_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\readData2MUX|gen:6:mux|outp~2_combout  & ((\registers|readData1|genMuxes:6:smallMux|outp~6_combout ) # (\controlUnitALUunit|o_control[0]~0_combout ))) # 
// (!\readData2MUX|gen:6:mux|outp~2_combout  & (\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & \controlUnitALUunit|o_control[0]~0_combout ))))

	.dataa(\readData2MUX|gen:6:mux|outp~2_combout ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\controlUnitALUunit|o_control[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:6:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:6:smallMux|outp~5 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:6:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N26
cycloneive_lcell_comb \alu|mux|genMuxes:6:smallMux|outp~7 (
// Equation(s):
// \alu|mux|genMuxes:6:smallMux|outp~7_combout  = \alu|adder|gen:5:foo|c_out~0_combout  $ (((\controlUnitALUunit|o_control [2] & \alu|int_tosub~0_combout )))

	.dataa(\controlUnitALUunit|o_control [2]),
	.datab(gnd),
	.datac(\alu|int_tosub~0_combout ),
	.datad(\alu|adder|gen:5:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:6:smallMux|outp~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:6:smallMux|outp~7 .lut_mask = 16'h5FA0;
defparam \alu|mux|genMuxes:6:smallMux|outp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N20
cycloneive_lcell_comb \alu|mux|genMuxes:6:smallMux|outp~6 (
// Equation(s):
// \alu|mux|genMuxes:6:smallMux|outp~6_combout  = (\alu|mux|genMuxes:6:smallMux|outp~4_combout  & (\alu|int_tosub~0_combout  & (\alu|mux|genMuxes:6:smallMux|outp~5_combout  $ (!\alu|mux|genMuxes:6:smallMux|outp~7_combout )))) # 
// (!\alu|mux|genMuxes:6:smallMux|outp~4_combout  & ((\alu|mux|genMuxes:6:smallMux|outp~5_combout ) # ((\alu|int_tosub~0_combout  & \alu|mux|genMuxes:6:smallMux|outp~7_combout ))))

	.dataa(\alu|int_tosub~0_combout ),
	.datab(\alu|mux|genMuxes:6:smallMux|outp~4_combout ),
	.datac(\alu|mux|genMuxes:6:smallMux|outp~5_combout ),
	.datad(\alu|mux|genMuxes:6:smallMux|outp~7_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:6:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:6:smallMux|outp~6 .lut_mask = 16'hB238;
defparam \alu|mux|genMuxes:6:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N22
cycloneive_lcell_comb \dataMUX|gen:5:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:5:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [5]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:5:smallMux|outp~1_combout ))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(gnd),
	.datac(\alu|mux|genMuxes:5:smallMux|outp~1_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\dataMUX|gen:5:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:5:mux|outp~0 .lut_mask = 16'hFA50;
defparam \dataMUX|gen:5:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y56_N23
dffeas \registers|reg_gen_loop:1:reg|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:5:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N24
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\registers|reg_gen_loop:5:reg|gen:5:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:3:reg|gen:5:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~3 .lut_mask = 16'h44A0;
defparam \registers|readData1|genMuxes:5:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N4
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:5:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:7:reg|gen:5:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\registers|readData1|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~4 .lut_mask = 16'hAA80;
defparam \registers|readData1|genMuxes:5:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N0
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:2:reg|gen:5:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\registers|reg_gen_loop:4:reg|gen:5:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~0 .lut_mask = 16'h22C0;
defparam \registers|readData1|genMuxes:5:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N12
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:5:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:6:reg|gen:5:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\registers|readData1|genMuxes:5:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~1 .lut_mask = 16'h5540;
defparam \registers|readData1|genMuxes:5:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N18
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~2_combout  = (\registers|readData1|genMuxes:5:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(gnd),
	.datab(\registers|reg_gen_loop:0:reg|gen:5:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datad(\registers|readData1|genMuxes:5:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~2 .lut_mask = 16'hFF0C;
defparam \registers|readData1|genMuxes:5:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y56_N6
cycloneive_lcell_comb \registers|readData1|genMuxes:5:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:5:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:5:smallMux|outp~4_combout ) # ((\registers|readData1|genMuxes:5:smallMux|outp~2_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & 
// \registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q )))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datab(\registers|reg_gen_loop:1:reg|gen:5:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:5:smallMux|outp~4_combout ),
	.datad(\registers|readData1|genMuxes:5:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:5:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData1|genMuxes:5:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N26
cycloneive_lcell_comb \alu|mux|genMuxes:5:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:5:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & ((\controlUnitALUunit|o_control[0]~0_combout ) # (\readData2MUX|gen:5:mux|outp~2_combout ))) # 
// (!\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & (\controlUnitALUunit|o_control[0]~0_combout  & \readData2MUX|gen:5:mux|outp~2_combout ))))

	.dataa(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datab(\controlUnitALUunit|o_control[0]~0_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\readData2MUX|gen:5:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:5:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:5:smallMux|outp~0 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:5:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N28
cycloneive_lcell_comb \alu|adder|gen:5:foo|s_out~0 (
// Equation(s):
// \alu|adder|gen:5:foo|s_out~0_combout  = \alu|int_tosub~combout  $ (\readData2MUX|gen:5:mux|outp~2_combout  $ (\registers|readData1|genMuxes:5:smallMux|outp~5_combout  $ (\alu|adder|gen:4:foo|c_out~0_combout )))

	.dataa(\alu|int_tosub~combout ),
	.datab(\readData2MUX|gen:5:mux|outp~2_combout ),
	.datac(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datad(\alu|adder|gen:4:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:5:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:5:foo|s_out~0 .lut_mask = 16'h6996;
defparam \alu|adder|gen:5:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N2
cycloneive_lcell_comb \alu|mux|genMuxes:5:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:5:smallMux|outp~1_combout  = (\alu|mux|genMuxes:5:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:5:foo|s_out~0_combout ))

	.dataa(\alu|int_tosub~0_combout ),
	.datab(gnd),
	.datac(\alu|mux|genMuxes:5:smallMux|outp~0_combout ),
	.datad(\alu|adder|gen:5:foo|s_out~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:5:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:5:smallMux|outp~1 .lut_mask = 16'hFAF0;
defparam \alu|mux|genMuxes:5:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N6
cycloneive_lcell_comb \dataMUX|gen:4:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:4:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [4]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:4:smallMux|outp~1_combout ))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(\alu|mux|genMuxes:4:smallMux|outp~1_combout ),
	.datac(gnd),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\dataMUX|gen:4:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:4:mux|outp~0 .lut_mask = 16'hEE44;
defparam \dataMUX|gen:4:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y54_N27
dffeas \registers|reg_gen_loop:7:reg|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:4:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N4
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~5_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:3:reg|gen:4:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datac(\registers|reg_gen_loop:5:reg|gen:4:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~5 .lut_mask = 16'h22C0;
defparam \registers|readData1|genMuxes:4:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N8
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~6 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~6_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:4:smallMux|outp~5_combout ) # ((\registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:7:reg|gen:4:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~5_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~6 .lut_mask = 16'hA8A0;
defparam \registers|readData1|genMuxes:4:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N24
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datab(\registers|reg_gen_loop:2:reg|gen:4:dff|int_q~q ),
	.datac(\registers|reg_gen_loop:4:reg|gen:4:dff|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~2 .lut_mask = 16'h5088;
defparam \registers|readData1|genMuxes:4:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N24
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~3_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:4:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:6:reg|gen:4:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~2_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~3 .lut_mask = 16'h5450;
defparam \registers|readData1|genMuxes:4:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N6
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~4_combout  = (\registers|readData1|genMuxes:4:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|gen:4:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datac(gnd),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~4 .lut_mask = 16'hFF22;
defparam \registers|readData1|genMuxes:4:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N18
cycloneive_lcell_comb \registers|readData1|genMuxes:4:smallMux|outp~7 (
// Equation(s):
// \registers|readData1|genMuxes:4:smallMux|outp~7_combout  = (\registers|readData1|genMuxes:4:smallMux|outp~6_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~4_combout ) # ((\registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~1_combout )))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~6_combout ),
	.datab(\registers|reg_gen_loop:1:reg|gen:4:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~4_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:4:smallMux|outp~7 .lut_mask = 16'hFFEA;
defparam \registers|readData1|genMuxes:4:smallMux|outp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N18
cycloneive_lcell_comb \alu|mux|genMuxes:4:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:4:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & ((\readData2MUX|gen:4:mux|outp~2_combout ) # (\controlUnitALUunit|o_control[0]~0_combout ))) # 
// (!\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & (\readData2MUX|gen:4:mux|outp~2_combout  & \controlUnitALUunit|o_control[0]~0_combout ))))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.datab(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datac(\readData2MUX|gen:4:mux|outp~2_combout ),
	.datad(\controlUnitALUunit|o_control[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:4:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:4:smallMux|outp~0 .lut_mask = 16'hC880;
defparam \alu|mux|genMuxes:4:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N24
cycloneive_lcell_comb \alu|adder|gen:4:foo|s_out~0 (
// Equation(s):
// \alu|adder|gen:4:foo|s_out~0_combout  = \alu|int_tosub~combout  $ (\readData2MUX|gen:4:mux|outp~2_combout  $ (\registers|readData1|genMuxes:4:smallMux|outp~7_combout  $ (\alu|adder|gen:3:foo|c_out~0_combout )))

	.dataa(\alu|int_tosub~combout ),
	.datab(\readData2MUX|gen:4:mux|outp~2_combout ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.datad(\alu|adder|gen:3:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:4:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:4:foo|s_out~0 .lut_mask = 16'h6996;
defparam \alu|adder|gen:4:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N12
cycloneive_lcell_comb \alu|mux|genMuxes:4:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:4:smallMux|outp~1_combout  = (\alu|mux|genMuxes:4:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:4:foo|s_out~0_combout ))

	.dataa(gnd),
	.datab(\alu|mux|genMuxes:4:smallMux|outp~0_combout ),
	.datac(\alu|int_tosub~0_combout ),
	.datad(\alu|adder|gen:4:foo|s_out~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:4:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:4:smallMux|outp~1 .lut_mask = 16'hFCCC;
defparam \alu|mux|genMuxes:4:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N18
cycloneive_lcell_comb \dataMUX|gen:3:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:3:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [3]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:3:smallMux|outp~1_combout ))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(gnd),
	.datac(\alu|mux|genMuxes:3:smallMux|outp~1_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\dataMUX|gen:3:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:3:mux|outp~0 .lut_mask = 16'hFA50;
defparam \dataMUX|gen:3:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y54_N27
dffeas \registers|reg_gen_loop:7:reg|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataMUX|gen:3:mux|outp~0_combout ),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N28
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\registers|reg_gen_loop:3:reg|gen:3:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:5:reg|gen:3:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~3 .lut_mask = 16'h0AC0;
defparam \registers|readData2|genMuxes:3:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N26
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:3:smallMux|outp~3_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:7:reg|gen:3:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:3:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~4 .lut_mask = 16'hCC80;
defparam \registers|readData2|genMuxes:3:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N30
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\registers|reg_gen_loop:2:reg|gen:3:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:4:reg|gen:3:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~0 .lut_mask = 16'h0AC0;
defparam \registers|readData2|genMuxes:3:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:3:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q  & 
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout ))))

	.dataa(\registers|reg_gen_loop:6:reg|gen:3:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|readData2|genMuxes:3:smallMux|outp~0_combout ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~1 .lut_mask = 16'h3230;
defparam \registers|readData2|genMuxes:3:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N10
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~2_combout  = (\registers|readData2|genMuxes:3:smallMux|outp~1_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & \registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q ))

	.dataa(gnd),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datac(\registers|reg_gen_loop:0:reg|gen:3:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:3:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~2 .lut_mask = 16'hFF30;
defparam \registers|readData2|genMuxes:3:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N0
cycloneive_lcell_comb \registers|readData2|genMuxes:3:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:3:smallMux|outp~5_combout  = (\registers|readData2|genMuxes:3:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:3:smallMux|outp~2_combout ) # ((\registers|readData2|genMuxes:0:smallMux|outp~3_combout  & 
// \registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q )))

	.dataa(\registers|readData2|genMuxes:3:smallMux|outp~4_combout ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|reg_gen_loop:1:reg|gen:3:dff|int_q~q ),
	.datad(\registers|readData2|genMuxes:3:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:3:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:3:smallMux|outp~5 .lut_mask = 16'hFFEA;
defparam \registers|readData2|genMuxes:3:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N16
cycloneive_lcell_comb \readData2MUX|gen:3:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:3:mux|outp~2_combout  = (\control|o_MemWrite~0_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [3])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\registers|readData2|genMuxes:3:smallMux|outp~5_combout ))))) # (!\control|o_MemWrite~0_combout  & (((\registers|readData2|genMuxes:3:smallMux|outp~5_combout ))))

	.dataa(\control|o_MemWrite~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\registers|readData2|genMuxes:3:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\readData2MUX|gen:3:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:3:mux|outp~2 .lut_mask = 16'hF780;
defparam \readData2MUX|gen:3:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N16
cycloneive_lcell_comb \alu|adder|gen:3:foo|s_out~0 (
// Equation(s):
// \alu|adder|gen:3:foo|s_out~0_combout  = \readData2MUX|gen:3:mux|outp~2_combout  $ (\registers|readData1|genMuxes:3:smallMux|outp~5_combout  $ (\alu|adder|gen:2:foo|c_out~0_combout  $ (\alu|int_tosub~combout )))

	.dataa(\readData2MUX|gen:3:mux|outp~2_combout ),
	.datab(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.datac(\alu|adder|gen:2:foo|c_out~0_combout ),
	.datad(\alu|int_tosub~combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:3:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:3:foo|s_out~0 .lut_mask = 16'h6996;
defparam \alu|adder|gen:3:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N2
cycloneive_lcell_comb \alu|mux|genMuxes:3:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:3:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\readData2MUX|gen:3:mux|outp~2_combout  & ((\registers|readData1|genMuxes:3:smallMux|outp~5_combout ) # (\controlUnitALUunit|o_control[0]~0_combout ))) # 
// (!\readData2MUX|gen:3:mux|outp~2_combout  & (\registers|readData1|genMuxes:3:smallMux|outp~5_combout  & \controlUnitALUunit|o_control[0]~0_combout ))))

	.dataa(\readData2MUX|gen:3:mux|outp~2_combout ),
	.datab(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\controlUnitALUunit|o_control[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:3:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:3:smallMux|outp~0 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:3:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N30
cycloneive_lcell_comb \alu|mux|genMuxes:3:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:3:smallMux|outp~1_combout  = (\alu|mux|genMuxes:3:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:3:foo|s_out~0_combout ))

	.dataa(\alu|int_tosub~0_combout ),
	.datab(gnd),
	.datac(\alu|adder|gen:3:foo|s_out~0_combout ),
	.datad(\alu|mux|genMuxes:3:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:3:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:3:smallMux|outp~1 .lut_mask = 16'hFFA0;
defparam \alu|mux|genMuxes:3:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N6
cycloneive_lcell_comb \dataMUX|gen:2:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:2:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [2]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:2:smallMux|outp~1_combout ))

	.dataa(gnd),
	.datab(\alu|mux|genMuxes:2:smallMux|outp~1_combout ),
	.datac(\control|o_MemRead~0_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\dataMUX|gen:2:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:2:mux|outp~0 .lut_mask = 16'hFC0C;
defparam \dataMUX|gen:2:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N18
cycloneive_lcell_comb \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder_combout  = \dataMUX|gen:2:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:2:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y55_N19
dffeas \registers|reg_gen_loop:1:reg|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N26
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~3_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (((\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [23])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\registers|reg_gen_loop:5:reg|gen:2:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:3:reg|gen:2:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~3 .lut_mask = 16'h0AC0;
defparam \registers|readData1|genMuxes:2:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N8
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:2:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\registers|readData1|genMuxes:2:smallMux|outp~3_combout ),
	.datab(\registers|reg_gen_loop:7:reg|gen:2:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~4 .lut_mask = 16'hE0A0;
defparam \registers|readData1|genMuxes:2:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N8
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~0 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:4:reg|gen:2:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:2:reg|gen:2:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~0 .lut_mask = 16'h0CA0;
defparam \registers|readData1|genMuxes:2:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y54_N2
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~1_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:2:smallMux|outp~0_combout ) # ((\registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datab(\registers|reg_gen_loop:6:reg|gen:2:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:2:smallMux|outp~0_combout ),
	.datad(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~1 .lut_mask = 16'h5450;
defparam \registers|readData1|genMuxes:2:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N0
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~2_combout  = (\registers|readData1|genMuxes:2:smallMux|outp~1_combout ) # ((\registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q  & !\registers|readData1|genMuxes:6:smallMux|outp~0_combout ))

	.dataa(\registers|reg_gen_loop:0:reg|gen:2:dff|int_q~q ),
	.datab(gnd),
	.datac(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datad(\registers|readData1|genMuxes:2:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~2 .lut_mask = 16'hFF0A;
defparam \registers|readData1|genMuxes:2:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N2
cycloneive_lcell_comb \registers|readData1|genMuxes:2:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:2:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:2:smallMux|outp~4_combout ) # ((\registers|readData1|genMuxes:2:smallMux|outp~2_combout ) # ((\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q  & 
// \registers|readData1|genMuxes:4:smallMux|outp~1_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|gen:2:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datac(\registers|readData1|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\registers|readData1|genMuxes:2:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:2:smallMux|outp~5 .lut_mask = 16'hFFF8;
defparam \registers|readData1|genMuxes:2:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N22
cycloneive_lcell_comb \alu|adder|gen:2:foo|s_out~0 (
// Equation(s):
// \alu|adder|gen:2:foo|s_out~0_combout  = \registers|readData1|genMuxes:2:smallMux|outp~5_combout  $ (\alu|int_tosub~combout  $ (\alu|adder|gen:1:foo|c_out~0_combout  $ (\readData2MUX|gen:2:mux|outp~2_combout )))

	.dataa(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.datab(\alu|int_tosub~combout ),
	.datac(\alu|adder|gen:1:foo|c_out~0_combout ),
	.datad(\readData2MUX|gen:2:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:2:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:2:foo|s_out~0 .lut_mask = 16'h6996;
defparam \alu|adder|gen:2:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N12
cycloneive_lcell_comb \alu|mux|genMuxes:2:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:2:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\registers|readData1|genMuxes:2:smallMux|outp~5_combout  & ((\controlUnitALUunit|o_control[0]~0_combout ) # (\readData2MUX|gen:2:mux|outp~2_combout ))) # 
// (!\registers|readData1|genMuxes:2:smallMux|outp~5_combout  & (\controlUnitALUunit|o_control[0]~0_combout  & \readData2MUX|gen:2:mux|outp~2_combout ))))

	.dataa(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.datab(\controlUnitALUunit|o_control[0]~0_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datad(\readData2MUX|gen:2:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:2:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:2:smallMux|outp~0 .lut_mask = 16'hE080;
defparam \alu|mux|genMuxes:2:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y55_N20
cycloneive_lcell_comb \alu|mux|genMuxes:2:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:2:smallMux|outp~1_combout  = (\alu|mux|genMuxes:2:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:2:foo|s_out~0_combout ))

	.dataa(\alu|int_tosub~0_combout ),
	.datab(gnd),
	.datac(\alu|adder|gen:2:foo|s_out~0_combout ),
	.datad(\alu|mux|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:2:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:2:smallMux|outp~1 .lut_mask = 16'hFFA0;
defparam \alu|mux|genMuxes:2:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N12
cycloneive_lcell_comb \dataMUX|gen:7:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:7:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & (\dataMem|altsyncram_component|auto_generated|q_b [7])) # (!\control|o_MemRead~0_combout  & ((\alu|mux|genMuxes:7:smallMux|outp~1_combout )))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(gnd),
	.datac(\dataMem|altsyncram_component|auto_generated|q_b [7]),
	.datad(\alu|mux|genMuxes:7:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\dataMUX|gen:7:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:7:mux|outp~0 .lut_mask = 16'hF5A0;
defparam \dataMUX|gen:7:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y55_N13
dffeas \registers|reg_gen_loop:1:reg|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:7:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:1:reg|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:1:reg|dff_msb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:1:reg|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y54_N28
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17] & (((\registers|reg_gen_loop:3:reg|dff_msb|int_q~q  & !\instructionMem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\registers|reg_gen_loop:5:reg|dff_msb|int_q~q  & ((\instructionMem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\registers|reg_gen_loop:5:reg|dff_msb|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\registers|reg_gen_loop:3:reg|dff_msb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~4 .lut_mask = 16'h22C0;
defparam \registers|readData2|genMuxes:7:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N14
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~5_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:7:smallMux|outp~4_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:7:reg|dff_msb|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:7:reg|dff_msb|int_q~q ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~4_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~5 .lut_mask = 16'hCC80;
defparam \registers|readData2|genMuxes:7:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N30
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:4:reg|dff_msb|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (((\registers|reg_gen_loop:2:reg|dff_msb|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\registers|reg_gen_loop:4:reg|dff_msb|int_q~q ),
	.datac(\registers|reg_gen_loop:2:reg|dff_msb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~1 .lut_mask = 16'h5088;
defparam \registers|readData2|genMuxes:7:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y54_N16
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~2_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:7:smallMux|outp~1_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|dff_msb|int_q~q ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datab(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\registers|reg_gen_loop:6:reg|dff_msb|int_q~q ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~2 .lut_mask = 16'h5540;
defparam \registers|readData2|genMuxes:7:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~3 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~3_combout  = (\registers|readData2|genMuxes:7:smallMux|outp~2_combout ) # ((!\registers|readData2|genMuxes:0:smallMux|outp~9_combout  & \registers|reg_gen_loop:0:reg|dff_msb|int_q~q ))

	.dataa(\registers|readData2|genMuxes:0:smallMux|outp~9_combout ),
	.datab(gnd),
	.datac(\registers|reg_gen_loop:0:reg|dff_msb|int_q~q ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~3 .lut_mask = 16'hFF50;
defparam \registers|readData2|genMuxes:7:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N12
cycloneive_lcell_comb \registers|readData2|genMuxes:7:smallMux|outp~6 (
// Equation(s):
// \registers|readData2|genMuxes:7:smallMux|outp~6_combout  = (\registers|readData2|genMuxes:7:smallMux|outp~5_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~3_combout ) # ((\registers|reg_gen_loop:1:reg|dff_msb|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\registers|reg_gen_loop:1:reg|dff_msb|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.datac(\registers|readData2|genMuxes:7:smallMux|outp~5_combout ),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:7:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:7:smallMux|outp~6 .lut_mask = 16'hFFF8;
defparam \registers|readData2|genMuxes:7:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N4
cycloneive_lcell_comb \readData2MUX|gen:7:mux|outp~2 (
// Equation(s):
// \readData2MUX|gen:7:mux|outp~2_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\control|o_MemWrite~0_combout  & ((\instructionMem|altsyncram_component|auto_generated|q_a [6]))) # (!\control|o_MemWrite~0_combout  & 
// (\registers|readData2|genMuxes:7:smallMux|outp~6_combout )))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (((\registers|readData2|genMuxes:7:smallMux|outp~6_combout ))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datab(\control|o_MemWrite~0_combout ),
	.datac(\registers|readData2|genMuxes:7:smallMux|outp~6_combout ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\readData2MUX|gen:7:mux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \readData2MUX|gen:7:mux|outp~2 .lut_mask = 16'hF870;
defparam \readData2MUX|gen:7:mux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N6
cycloneive_lcell_comb \alu|comparator|genloop:5:comp|o_LT~0 (
// Equation(s):
// \alu|comparator|genloop:5:comp|o_LT~0_combout  = (\readData2MUX|gen:6:mux|outp~2_combout  & (((!\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & \readData2MUX|gen:5:mux|outp~2_combout )) # 
// (!\registers|readData1|genMuxes:6:smallMux|outp~6_combout ))) # (!\readData2MUX|gen:6:mux|outp~2_combout  & (!\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & (!\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & 
// \readData2MUX|gen:5:mux|outp~2_combout )))

	.dataa(\readData2MUX|gen:6:mux|outp~2_combout ),
	.datab(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datac(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datad(\readData2MUX|gen:5:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:5:comp|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:5:comp|o_LT~0 .lut_mask = 16'h2B22;
defparam \alu|comparator|genloop:5:comp|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y55_N8
cycloneive_lcell_comb \alu|comparator|genloop:5:comp|o_LT~1 (
// Equation(s):
// \alu|comparator|genloop:5:comp|o_LT~1_combout  = (\readData2MUX|gen:7:mux|outp~2_combout  & ((\alu|comparator|genloop:5:comp|o_LT~0_combout ) # (!\registers|readData1|genMuxes:7:smallMux|outp~5_combout ))) # (!\readData2MUX|gen:7:mux|outp~2_combout  & 
// (!\registers|readData1|genMuxes:7:smallMux|outp~5_combout  & \alu|comparator|genloop:5:comp|o_LT~0_combout ))

	.dataa(gnd),
	.datab(\readData2MUX|gen:7:mux|outp~2_combout ),
	.datac(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.datad(\alu|comparator|genloop:5:comp|o_LT~0_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:5:comp|o_LT~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:5:comp|o_LT~1 .lut_mask = 16'hCF0C;
defparam \alu|comparator|genloop:5:comp|o_LT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N20
cycloneive_lcell_comb \alu|comparator|genloop:0:comp|o_LT~0 (
// Equation(s):
// \alu|comparator|genloop:0:comp|o_LT~0_combout  = (\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & (!\registers|readData1|genMuxes:0:smallMux|outp~5_combout  & (\readData2MUX|gen:1:mux|outp~0_combout  & \readData2MUX|gen:0:mux|outp~0_combout ))) 
// # (!\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & ((\readData2MUX|gen:1:mux|outp~0_combout ) # ((!\registers|readData1|genMuxes:0:smallMux|outp~5_combout  & \readData2MUX|gen:0:mux|outp~0_combout ))))

	.dataa(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.datab(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.datac(\readData2MUX|gen:1:mux|outp~0_combout ),
	.datad(\readData2MUX|gen:0:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:0:comp|o_LT~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:0:comp|o_LT~0 .lut_mask = 16'h7150;
defparam \alu|comparator|genloop:0:comp|o_LT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N30
cycloneive_lcell_comb \alu|comparator|genloop:0:comp|o_LT~1 (
// Equation(s):
// \alu|comparator|genloop:0:comp|o_LT~1_combout  = (\readData2MUX|gen:2:mux|outp~2_combout  & ((\alu|comparator|genloop:0:comp|o_LT~0_combout ) # (!\registers|readData1|genMuxes:2:smallMux|outp~5_combout ))) # (!\readData2MUX|gen:2:mux|outp~2_combout  & 
// (!\registers|readData1|genMuxes:2:smallMux|outp~5_combout  & \alu|comparator|genloop:0:comp|o_LT~0_combout ))

	.dataa(\readData2MUX|gen:2:mux|outp~2_combout ),
	.datab(gnd),
	.datac(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.datad(\alu|comparator|genloop:0:comp|o_LT~0_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:0:comp|o_LT~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:0:comp|o_LT~1 .lut_mask = 16'hAF0A;
defparam \alu|comparator|genloop:0:comp|o_LT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N8
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~2 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~2_combout  = (\readData2MUX|gen:3:mux|outp~2_combout  & ((\alu|comparator|genloop:0:comp|o_LT~1_combout ) # (!\registers|readData1|genMuxes:3:smallMux|outp~5_combout ))) # (!\readData2MUX|gen:3:mux|outp~2_combout  & 
// (\alu|comparator|genloop:0:comp|o_LT~1_combout  & !\registers|readData1|genMuxes:3:smallMux|outp~5_combout ))

	.dataa(gnd),
	.datab(\readData2MUX|gen:3:mux|outp~2_combout ),
	.datac(\alu|comparator|genloop:0:comp|o_LT~1_combout ),
	.datad(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~2 .lut_mask = 16'hC0FC;
defparam \alu|mux|genMuxes:0:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N16
cycloneive_lcell_comb \alu|comparator|genloop:5:comp|o_GT~0 (
// Equation(s):
// \alu|comparator|genloop:5:comp|o_GT~0_combout  = (\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & (((\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & !\readData2MUX|gen:5:mux|outp~2_combout )) # 
// (!\readData2MUX|gen:6:mux|outp~2_combout ))) # (!\registers|readData1|genMuxes:6:smallMux|outp~6_combout  & (\registers|readData1|genMuxes:5:smallMux|outp~5_combout  & (!\readData2MUX|gen:5:mux|outp~2_combout  & !\readData2MUX|gen:6:mux|outp~2_combout )))

	.dataa(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datab(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datac(\readData2MUX|gen:5:mux|outp~2_combout ),
	.datad(\readData2MUX|gen:6:mux|outp~2_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:5:comp|o_GT~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:5:comp|o_GT~0 .lut_mask = 16'h08AE;
defparam \alu|comparator|genloop:5:comp|o_GT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N10
cycloneive_lcell_comb \alu|comparator|genloop:5:comp|o_GT~1 (
// Equation(s):
// \alu|comparator|genloop:5:comp|o_GT~1_combout  = (\registers|readData1|genMuxes:7:smallMux|outp~5_combout  & ((\alu|comparator|genloop:5:comp|o_GT~0_combout ) # (!\readData2MUX|gen:7:mux|outp~2_combout ))) # 
// (!\registers|readData1|genMuxes:7:smallMux|outp~5_combout  & (!\readData2MUX|gen:7:mux|outp~2_combout  & \alu|comparator|genloop:5:comp|o_GT~0_combout ))

	.dataa(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.datab(\readData2MUX|gen:7:mux|outp~2_combout ),
	.datac(gnd),
	.datad(\alu|comparator|genloop:5:comp|o_GT~0_combout ),
	.cin(gnd),
	.combout(\alu|comparator|genloop:5:comp|o_GT~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|comparator|genloop:5:comp|o_GT~1 .lut_mask = 16'hBB22;
defparam \alu|comparator|genloop:5:comp|o_GT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N18
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~3 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~3_combout  = (!\alu|comparator|genloop:5:comp|o_GT~1_combout  & ((\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & (\readData2MUX|gen:4:mux|outp~2_combout  & \alu|mux|genMuxes:0:smallMux|outp~2_combout )) # 
// (!\registers|readData1|genMuxes:4:smallMux|outp~7_combout  & ((\readData2MUX|gen:4:mux|outp~2_combout ) # (\alu|mux|genMuxes:0:smallMux|outp~2_combout )))))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.datab(\readData2MUX|gen:4:mux|outp~2_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~2_combout ),
	.datad(\alu|comparator|genloop:5:comp|o_GT~1_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~3 .lut_mask = 16'h00D4;
defparam \alu|mux|genMuxes:0:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N28
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~4 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~4_combout  = (\controlUnitALUunit|o_control [2] & (\controlUnitALUunit|o_control[0]~0_combout  & ((\alu|comparator|genloop:5:comp|o_LT~1_combout ) # (\alu|mux|genMuxes:0:smallMux|outp~3_combout ))))

	.dataa(\controlUnitALUunit|o_control [2]),
	.datab(\controlUnitALUunit|o_control[0]~0_combout ),
	.datac(\alu|comparator|genloop:5:comp|o_LT~1_combout ),
	.datad(\alu|mux|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~4 .lut_mask = 16'h8880;
defparam \alu|mux|genMuxes:0:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N2
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~5 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~5_combout  = (\alu|mux|genMuxes:0:smallMux|outp~4_combout ) # ((!\controlUnitALUunit|o_control[0]~0_combout  & (\readData2MUX|gen:0:mux|outp~0_combout  $ (\registers|readData1|genMuxes:0:smallMux|outp~5_combout ))))

	.dataa(\readData2MUX|gen:0:mux|outp~0_combout ),
	.datab(\controlUnitALUunit|o_control[0]~0_combout ),
	.datac(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.datad(\alu|mux|genMuxes:0:smallMux|outp~4_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~5 .lut_mask = 16'hFF12;
defparam \alu|mux|genMuxes:0:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N24
cycloneive_lcell_comb \alu|mux|genMuxes:0:smallMux|outp~6 (
// Equation(s):
// \alu|mux|genMuxes:0:smallMux|outp~6_combout  = (\alu|mux|genMuxes:0:smallMux|outp~1_combout ) # ((\alu|mux|genMuxes:0:smallMux|outp~5_combout  & ((\control|o_ALUOp [1]) # (!\instructionMem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\alu|mux|genMuxes:0:smallMux|outp~1_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datac(\control|o_ALUOp [1]),
	.datad(\alu|mux|genMuxes:0:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:0:smallMux|outp~6 .lut_mask = 16'hFBAA;
defparam \alu|mux|genMuxes:0:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N2
cycloneive_lcell_comb \dataMUX|gen:0:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:0:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [0]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:0:smallMux|outp~6_combout ))

	.dataa(gnd),
	.datab(\control|o_MemRead~0_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\dataMUX|gen:0:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:0:mux|outp~0 .lut_mask = 16'hFC30;
defparam \dataMUX|gen:0:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y54_N3
dffeas \registers|reg_gen_loop:7:reg|dff_lsb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\dataMUX|gen:0:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:7:reg|dff_lsb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:7:reg|dff_lsb|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:7:reg|dff_lsb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N4
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~6 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~6_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:5:reg|dff_lsb|int_q~q  & 
// \instructionMem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\registers|reg_gen_loop:5:reg|dff_lsb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~6 .lut_mask = 16'h4000;
defparam \registers|readData2|genMuxes:0:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N30
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~7 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~7_combout  = (\registers|readData2|genMuxes:0:smallMux|outp~6_combout ) # ((\registers|reg_gen_loop:7:reg|dff_lsb|int_q~q  & (\instructionMem|altsyncram_component|auto_generated|q_a [16] & 
// \registers|readData2|genMuxes:7:smallMux|outp~0_combout )))

	.dataa(\registers|reg_gen_loop:7:reg|dff_lsb|int_q~q ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~6_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~7_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~7 .lut_mask = 16'hECCC;
defparam \registers|readData2|genMuxes:0:smallMux|outp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y54_N0
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~0 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~0_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\registers|reg_gen_loop:0:reg|dff_lsb|int_q~q  & 
// !\instructionMem|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\registers|reg_gen_loop:0:reg|dff_lsb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~0 .lut_mask = 16'h0010;
defparam \registers|readData2|genMuxes:0:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N8
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~1 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\registers|reg_gen_loop:2:reg|dff_lsb|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [18])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (((\registers|reg_gen_loop:4:reg|dff_lsb|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\registers|reg_gen_loop:2:reg|dff_lsb|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datac(\registers|reg_gen_loop:4:reg|dff_lsb|int_q~q ),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~1 .lut_mask = 16'h3088;
defparam \registers|readData2|genMuxes:0:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N0
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~2 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~2_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\registers|readData2|genMuxes:0:smallMux|outp~1_combout ) # ((\registers|readData2|genMuxes:7:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ))))

	.dataa(\registers|readData2|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\registers|reg_gen_loop:6:reg|dff_lsb|int_q~q ),
	.datad(\registers|readData2|genMuxes:0:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~2 .lut_mask = 16'h3320;
defparam \registers|readData2|genMuxes:0:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N22
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~4 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~4_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [16] & \instructionMem|altsyncram_component|auto_generated|q_a [17]))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~4 .lut_mask = 16'h3000;
defparam \registers|readData2|genMuxes:0:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y54_N0
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~5 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~5_combout  = (\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q  & ((\registers|readData2|genMuxes:0:smallMux|outp~4_combout ) # ((\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q  & 
// \registers|readData2|genMuxes:0:smallMux|outp~3_combout )))) # (!\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q  & (\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q  & ((\registers|readData2|genMuxes:0:smallMux|outp~3_combout ))))

	.dataa(\registers|reg_gen_loop:3:reg|dff_lsb|int_q~q ),
	.datab(\registers|reg_gen_loop:1:reg|dff_lsb|int_q~q ),
	.datac(\registers|readData2|genMuxes:0:smallMux|outp~4_combout ),
	.datad(\registers|readData2|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~5 .lut_mask = 16'hECA0;
defparam \registers|readData2|genMuxes:0:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y55_N20
cycloneive_lcell_comb \registers|readData2|genMuxes:0:smallMux|outp~8 (
// Equation(s):
// \registers|readData2|genMuxes:0:smallMux|outp~8_combout  = (\registers|readData2|genMuxes:0:smallMux|outp~7_combout ) # ((\registers|readData2|genMuxes:0:smallMux|outp~0_combout ) # ((\registers|readData2|genMuxes:0:smallMux|outp~2_combout ) # 
// (\registers|readData2|genMuxes:0:smallMux|outp~5_combout )))

	.dataa(\registers|readData2|genMuxes:0:smallMux|outp~7_combout ),
	.datab(\registers|readData2|genMuxes:0:smallMux|outp~0_combout ),
	.datac(\registers|readData2|genMuxes:0:smallMux|outp~2_combout ),
	.datad(\registers|readData2|genMuxes:0:smallMux|outp~5_combout ),
	.cin(gnd),
	.combout(\registers|readData2|genMuxes:0:smallMux|outp~8_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData2|genMuxes:0:smallMux|outp~8 .lut_mask = 16'hFFFE;
defparam \registers|readData2|genMuxes:0:smallMux|outp~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N28
cycloneive_lcell_comb \dataMUX|gen:1:mux|outp~0 (
// Equation(s):
// \dataMUX|gen:1:mux|outp~0_combout  = (\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [1]))) # (!\control|o_MemRead~0_combout  & (\alu|mux|genMuxes:1:smallMux|outp~1_combout ))

	.dataa(\control|o_MemRead~0_combout ),
	.datab(gnd),
	.datac(\alu|mux|genMuxes:1:smallMux|outp~1_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\dataMUX|gen:1:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataMUX|gen:1:mux|outp~0 .lut_mask = 16'hFA50;
defparam \dataMUX|gen:1:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N20
cycloneive_lcell_comb \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder (
// Equation(s):
// \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder_combout  = \dataMUX|gen:1:mux|outp~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder .lut_mask = 16'hFF00;
defparam \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y56_N21
dffeas \registers|reg_gen_loop:0:reg|gen:1:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\registers|reg_gen_loop:0:reg|gen:1:dff|int_q~feeder_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers|decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers|reg_gen_loop:0:reg|gen:1:dff|int_q .is_wysiwyg = "true";
defparam \registers|reg_gen_loop:0:reg|gen:1:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N6
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~4 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q )) # (!\instructionMem|altsyncram_component|auto_generated|q_a [22] & 
// ((\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q )))

	.dataa(gnd),
	.datab(\registers|reg_gen_loop:7:reg|gen:1:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.datad(\registers|reg_gen_loop:5:reg|gen:1:dff|int_q~q ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~4 .lut_mask = 16'hCFC0;
defparam \registers|readData1|genMuxes:1:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y54_N22
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~3 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~3_combout  = (\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q  & ((\registers|readData1|genMuxes:1:smallMux|outp~0_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & 
// \registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q )))) # (!\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q  & (\registers|readData1|genMuxes:4:smallMux|outp~1_combout  & (\registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q )))

	.dataa(\registers|reg_gen_loop:3:reg|gen:1:dff|int_q~q ),
	.datab(\registers|readData1|genMuxes:4:smallMux|outp~1_combout ),
	.datac(\registers|reg_gen_loop:1:reg|gen:1:dff|int_q~q ),
	.datad(\registers|readData1|genMuxes:1:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~3 .lut_mask = 16'hEAC0;
defparam \registers|readData1|genMuxes:1:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N4
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~5 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~5_combout  = (\registers|readData1|genMuxes:1:smallMux|outp~3_combout ) # ((\registers|readData1|genMuxes:1:smallMux|outp~4_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [21] & 
// \instructionMem|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\registers|readData1|genMuxes:1:smallMux|outp~4_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\registers|readData1|genMuxes:1:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~5_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~5 .lut_mask = 16'hFF80;
defparam \registers|readData1|genMuxes:1:smallMux|outp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y56_N22
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~1 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q  & ((!\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (((\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q  & \instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\registers|reg_gen_loop:4:reg|gen:1:dff|int_q~q ),
	.datab(\registers|reg_gen_loop:2:reg|gen:1:dff|int_q~q ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~1 .lut_mask = 16'h0CA0;
defparam \registers|readData1|genMuxes:1:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N24
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~2 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~2_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\registers|readData1|genMuxes:1:smallMux|outp~1_combout ) # ((\registers|readData1|genMuxes:4:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q ))))

	.dataa(\registers|readData1|genMuxes:4:smallMux|outp~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\registers|reg_gen_loop:6:reg|gen:1:dff|int_q~q ),
	.datad(\registers|readData1|genMuxes:1:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~2 .lut_mask = 16'h3320;
defparam \registers|readData1|genMuxes:1:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y54_N22
cycloneive_lcell_comb \registers|readData1|genMuxes:1:smallMux|outp~6 (
// Equation(s):
// \registers|readData1|genMuxes:1:smallMux|outp~6_combout  = (\registers|readData1|genMuxes:1:smallMux|outp~5_combout ) # ((\registers|readData1|genMuxes:1:smallMux|outp~2_combout ) # ((!\registers|readData1|genMuxes:6:smallMux|outp~0_combout  & 
// \registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q )))

	.dataa(\registers|readData1|genMuxes:6:smallMux|outp~0_combout ),
	.datab(\registers|reg_gen_loop:0:reg|gen:1:dff|int_q~q ),
	.datac(\registers|readData1|genMuxes:1:smallMux|outp~5_combout ),
	.datad(\registers|readData1|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.cout());
// synopsys translate_off
defparam \registers|readData1|genMuxes:1:smallMux|outp~6 .lut_mask = 16'hFFF4;
defparam \registers|readData1|genMuxes:1:smallMux|outp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N22
cycloneive_lcell_comb \alu|mux|genMuxes:1:smallMux|outp~0 (
// Equation(s):
// \alu|mux|genMuxes:1:smallMux|outp~0_combout  = (\alu|mux|genMuxes:0:smallMux|outp~0_combout  & ((\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & ((\readData2MUX|gen:1:mux|outp~0_combout ) # (\controlUnitALUunit|o_control[0]~0_combout ))) # 
// (!\registers|readData1|genMuxes:1:smallMux|outp~6_combout  & (\readData2MUX|gen:1:mux|outp~0_combout  & \controlUnitALUunit|o_control[0]~0_combout ))))

	.dataa(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.datab(\alu|mux|genMuxes:0:smallMux|outp~0_combout ),
	.datac(\readData2MUX|gen:1:mux|outp~0_combout ),
	.datad(\controlUnitALUunit|o_control[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:1:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:1:smallMux|outp~0 .lut_mask = 16'hC880;
defparam \alu|mux|genMuxes:1:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N0
cycloneive_lcell_comb \alu|adder|gen:1:foo|s_out (
// Equation(s):
// \alu|adder|gen:1:foo|s_out~combout  = \registers|readData1|genMuxes:1:smallMux|outp~6_combout  $ (\alu|int_tosub~combout  $ (\readData2MUX|gen:1:mux|outp~0_combout  $ (\alu|adder|gen:0:foo|c_out~0_combout )))

	.dataa(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.datab(\alu|int_tosub~combout ),
	.datac(\readData2MUX|gen:1:mux|outp~0_combout ),
	.datad(\alu|adder|gen:0:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\alu|adder|gen:1:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder|gen:1:foo|s_out .lut_mask = 16'h6996;
defparam \alu|adder|gen:1:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y55_N12
cycloneive_lcell_comb \alu|mux|genMuxes:1:smallMux|outp~1 (
// Equation(s):
// \alu|mux|genMuxes:1:smallMux|outp~1_combout  = (\alu|mux|genMuxes:1:smallMux|outp~0_combout ) # ((\alu|int_tosub~0_combout  & \alu|adder|gen:1:foo|s_out~combout ))

	.dataa(\alu|mux|genMuxes:1:smallMux|outp~0_combout ),
	.datab(\alu|int_tosub~0_combout ),
	.datac(gnd),
	.datad(\alu|adder|gen:1:foo|s_out~combout ),
	.cin(gnd),
	.combout(\alu|mux|genMuxes:1:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|mux|genMuxes:1:smallMux|outp~1 .lut_mask = 16'hEEAA;
defparam \alu|mux|genMuxes:1:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N26
cycloneive_lcell_comb \int_beq~4 (
// Equation(s):
// \int_beq~4_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & (\control|o_ALUOp[0]~0_combout  & !\alu|mux|genMuxes:1:smallMux|outp~1_combout )))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datac(\control|o_ALUOp[0]~0_combout ),
	.datad(\alu|mux|genMuxes:1:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\int_beq~4_combout ),
	.cout());
// synopsys translate_off
defparam \int_beq~4 .lut_mask = 16'h0020;
defparam \int_beq~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N4
cycloneive_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (!\alu|mux|genMuxes:7:smallMux|outp~0_combout  & (!\alu|mux|genMuxes:2:smallMux|outp~1_combout  & ((!\alu|adder|gen:7:foo|s_out~0_combout ) # (!\alu|int_tosub~0_combout ))))

	.dataa(\alu|int_tosub~0_combout ),
	.datab(\alu|mux|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\alu|adder|gen:7:foo|s_out~0_combout ),
	.datad(\alu|mux|genMuxes:2:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'h0013;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N10
cycloneive_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (!\alu|mux|genMuxes:4:smallMux|outp~1_combout  & (!\alu|mux|genMuxes:6:smallMux|outp~6_combout  & (!\alu|mux|genMuxes:3:smallMux|outp~1_combout  & !\alu|mux|genMuxes:5:smallMux|outp~1_combout )))

	.dataa(\alu|mux|genMuxes:4:smallMux|outp~1_combout ),
	.datab(\alu|mux|genMuxes:6:smallMux|outp~6_combout ),
	.datac(\alu|mux|genMuxes:3:smallMux|outp~1_combout ),
	.datad(\alu|mux|genMuxes:5:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~1 .lut_mask = 16'h0001;
defparam \alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N18
cycloneive_lcell_comb int_beq(
// Equation(s):
// \int_beq~combout  = (\int_beq~4_combout  & (!\alu|mux|genMuxes:0:smallMux|outp~6_combout  & (\alu|Equal0~0_combout  & \alu|Equal0~1_combout )))

	.dataa(\int_beq~4_combout ),
	.datab(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.datac(\alu|Equal0~0_combout ),
	.datad(\alu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\int_beq~combout ),
	.cout());
// synopsys translate_off
defparam int_beq.lut_mask = 16'h2000;
defparam int_beq.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N22
cycloneive_lcell_comb \branchOrJump|gen:7:mux|outp~0 (
// Equation(s):
// \branchOrJump|gen:7:mux|outp~0_combout  = \PCAdder|gen:7:foo|s_out~combout  $ (((!\control|o_Jump~0_combout  & (\branchAdder|gen:7:foo|s_out~0_combout  & \int_beq~combout ))))

	.dataa(\control|o_Jump~0_combout ),
	.datab(\branchAdder|gen:7:foo|s_out~0_combout ),
	.datac(\PCAdder|gen:7:foo|s_out~combout ),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\branchOrJump|gen:7:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchOrJump|gen:7:mux|outp~0 .lut_mask = 16'hB4F0;
defparam \branchOrJump|gen:7:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N23
dffeas \PC|dff_msb|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\branchOrJump|gen:7:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|dff_msb|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|dff_msb|int_q .is_wysiwyg = "true";
defparam \PC|dff_msb|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N22
cycloneive_lcell_comb \branchAdder|gen:6:foo|s_out (
// Equation(s):
// \branchAdder|gen:6:foo|s_out~combout  = \PC|gen:6:dff|int_q~q  $ (\instructionMem|altsyncram_component|auto_generated|q_a [4] $ (\branchAdder|gen:5:foo|c_out~0_combout  $ (\PCAdder|gen:5:foo|c_out~0_combout )))

	.dataa(\PC|gen:6:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datac(\branchAdder|gen:5:foo|c_out~0_combout ),
	.datad(\PCAdder|gen:5:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:6:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:6:foo|s_out .lut_mask = 16'h6996;
defparam \branchAdder|gen:6:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N16
cycloneive_lcell_comb \PCAdder|gen:6:foo|s_out (
// Equation(s):
// \PCAdder|gen:6:foo|s_out~combout  = \PC|gen:6:dff|int_q~q  $ (((\PCAdder|gen:4:foo|c_out~0_combout  & \PC|gen:5:dff|int_q~q )))

	.dataa(\PCAdder|gen:4:foo|c_out~0_combout ),
	.datab(gnd),
	.datac(\PC|gen:5:dff|int_q~q ),
	.datad(\PC|gen:6:dff|int_q~q ),
	.cin(gnd),
	.combout(\PCAdder|gen:6:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:6:foo|s_out .lut_mask = 16'h5FA0;
defparam \PCAdder|gen:6:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N26
cycloneive_lcell_comb \PC|gen:6:dff|int_q~0 (
// Equation(s):
// \PC|gen:6:dff|int_q~0_combout  = (\int_beq~combout  & (\branchAdder|gen:6:foo|s_out~combout )) # (!\int_beq~combout  & ((\PCAdder|gen:6:foo|s_out~combout )))

	.dataa(\branchAdder|gen:6:foo|s_out~combout ),
	.datab(\PCAdder|gen:6:foo|s_out~combout ),
	.datac(gnd),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\PC|gen:6:dff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|gen:6:dff|int_q~0 .lut_mask = 16'hAACC;
defparam \PC|gen:6:dff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N27
dffeas \PC|gen:6:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PC|gen:6:dff|int_q~0_combout ),
	.asdata(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|o_Jump~0_combout ),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|gen:6:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|gen:6:dff|int_q .is_wysiwyg = "true";
defparam \PC|gen:6:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N4
cycloneive_lcell_comb \branchAdder|gen:5:foo|s_out (
// Equation(s):
// \branchAdder|gen:5:foo|s_out~combout  = \PC|gen:5:dff|int_q~q  $ (\PCAdder|gen:4:foo|c_out~0_combout  $ (\instructionMem|altsyncram_component|auto_generated|q_a [3] $ (\branchAdder|gen:4:foo|c_out~0_combout )))

	.dataa(\PC|gen:5:dff|int_q~q ),
	.datab(\PCAdder|gen:4:foo|c_out~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\branchAdder|gen:4:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:5:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:5:foo|s_out .lut_mask = 16'h6996;
defparam \branchAdder|gen:5:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N2
cycloneive_lcell_comb \PCAdder|gen:5:foo|s_out (
// Equation(s):
// \PCAdder|gen:5:foo|s_out~combout  = \PC|gen:5:dff|int_q~q  $ (((\PC|gen:4:dff|int_q~q  & (\PC|gen:2:dff|int_q~q  & \PC|gen:3:dff|int_q~q ))))

	.dataa(\PC|gen:5:dff|int_q~q ),
	.datab(\PC|gen:4:dff|int_q~q ),
	.datac(\PC|gen:2:dff|int_q~q ),
	.datad(\PC|gen:3:dff|int_q~q ),
	.cin(gnd),
	.combout(\PCAdder|gen:5:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:5:foo|s_out .lut_mask = 16'h6AAA;
defparam \PCAdder|gen:5:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N28
cycloneive_lcell_comb \PC|gen:5:dff|int_q~0 (
// Equation(s):
// \PC|gen:5:dff|int_q~0_combout  = (\int_beq~combout  & (\branchAdder|gen:5:foo|s_out~combout )) # (!\int_beq~combout  & ((\PCAdder|gen:5:foo|s_out~combout )))

	.dataa(\branchAdder|gen:5:foo|s_out~combout ),
	.datab(\PCAdder|gen:5:foo|s_out~combout ),
	.datac(gnd),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\PC|gen:5:dff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|gen:5:dff|int_q~0 .lut_mask = 16'hAACC;
defparam \PC|gen:5:dff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N29
dffeas \PC|gen:5:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PC|gen:5:dff|int_q~0_combout ),
	.asdata(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|o_Jump~0_combout ),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|gen:5:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|gen:5:dff|int_q .is_wysiwyg = "true";
defparam \PC|gen:5:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y55_N14
cycloneive_lcell_comb \branchAdder|gen:4:foo|s_out (
// Equation(s):
// \branchAdder|gen:4:foo|s_out~combout  = \PC|gen:4:dff|int_q~q  $ (\PCAdder|gen:3:foo|c_out~0_combout  $ (\instructionMem|altsyncram_component|auto_generated|q_a [2] $ (\branchAdder|gen:3:foo|c_out~0_combout )))

	.dataa(\PC|gen:4:dff|int_q~q ),
	.datab(\PCAdder|gen:3:foo|c_out~0_combout ),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\branchAdder|gen:3:foo|c_out~0_combout ),
	.cin(gnd),
	.combout(\branchAdder|gen:4:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:4:foo|s_out .lut_mask = 16'h6996;
defparam \branchAdder|gen:4:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y55_N18
cycloneive_lcell_comb \PCAdder|gen:4:foo|s_out (
// Equation(s):
// \PCAdder|gen:4:foo|s_out~combout  = \PC|gen:4:dff|int_q~q  $ (((\PC|gen:2:dff|int_q~q  & \PC|gen:3:dff|int_q~q )))

	.dataa(\PC|gen:2:dff|int_q~q ),
	.datab(\PC|gen:4:dff|int_q~q ),
	.datac(\PC|gen:3:dff|int_q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\PCAdder|gen:4:foo|s_out~combout ),
	.cout());
// synopsys translate_off
defparam \PCAdder|gen:4:foo|s_out .lut_mask = 16'h6C6C;
defparam \PCAdder|gen:4:foo|s_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N6
cycloneive_lcell_comb \PC|gen:4:dff|int_q~0 (
// Equation(s):
// \PC|gen:4:dff|int_q~0_combout  = (\int_beq~combout  & (\branchAdder|gen:4:foo|s_out~combout )) # (!\int_beq~combout  & ((\PCAdder|gen:4:foo|s_out~combout )))

	.dataa(\branchAdder|gen:4:foo|s_out~combout ),
	.datab(\PCAdder|gen:4:foo|s_out~combout ),
	.datac(gnd),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\PC|gen:4:dff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|gen:4:dff|int_q~0 .lut_mask = 16'hAACC;
defparam \PC|gen:4:dff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N7
dffeas \PC|gen:4:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PC|gen:4:dff|int_q~0_combout ),
	.asdata(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|o_Jump~0_combout ),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|gen:4:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|gen:4:dff|int_q .is_wysiwyg = "true";
defparam \PC|gen:4:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N24
cycloneive_lcell_comb \branchAdder|gen:3:foo|s_out~0 (
// Equation(s):
// \branchAdder|gen:3:foo|s_out~0_combout  = \instructionMem|altsyncram_component|auto_generated|q_a [1] $ (\PC|gen:3:dff|int_q~q  $ (((\PC|gen:2:dff|int_q~q ) # (\instructionMem|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\PC|gen:2:dff|int_q~q ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\PC|gen:3:dff|int_q~q ),
	.cin(gnd),
	.combout(\branchAdder|gen:3:foo|s_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchAdder|gen:3:foo|s_out~0 .lut_mask = 16'hE11E;
defparam \branchAdder|gen:3:foo|s_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N0
cycloneive_lcell_comb \PC|gen:3:dff|int_q~0 (
// Equation(s):
// \PC|gen:3:dff|int_q~0_combout  = (\int_beq~combout  & ((\branchAdder|gen:3:foo|s_out~0_combout ))) # (!\int_beq~combout  & (\PCAdder|gen:3:foo|s_out~combout ))

	.dataa(\PCAdder|gen:3:foo|s_out~combout ),
	.datab(\branchAdder|gen:3:foo|s_out~0_combout ),
	.datac(gnd),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\PC|gen:3:dff|int_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|gen:3:dff|int_q~0 .lut_mask = 16'hCCAA;
defparam \PC|gen:3:dff|int_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N1
dffeas \PC|gen:3:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\PC|gen:3:dff|int_q~0_combout ),
	.asdata(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\control|o_Jump~0_combout ),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|gen:3:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|gen:3:dff|int_q .is_wysiwyg = "true";
defparam \PC|gen:3:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N2
cycloneive_lcell_comb \control|o_ALUOp[0]~0 (
// Equation(s):
// \control|o_ALUOp[0]~0_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & 
// !\instructionMem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\control|o_ALUOp[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_ALUOp[0]~0 .lut_mask = 16'h0001;
defparam \control|o_ALUOp[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N6
cycloneive_lcell_comb \control|o_Jump~0 (
// Equation(s):
// \control|o_Jump~0_combout  = (\control|o_ALUOp[0]~0_combout  & (!\instructionMem|altsyncram_component|auto_generated|q_a [28] & \instructionMem|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\control|o_ALUOp[0]~0_combout ),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\control|o_Jump~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_Jump~0 .lut_mask = 16'h0A00;
defparam \control|o_Jump~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N16
cycloneive_lcell_comb \branchOrJump|gen:2:mux|outp~0 (
// Equation(s):
// \branchOrJump|gen:2:mux|outp~0_combout  = (\control|o_Jump~0_combout  & (\instructionMem|altsyncram_component|auto_generated|q_a [0])) # (!\control|o_Jump~0_combout  & (\PC|gen:2:dff|int_q~q  $ (((!\int_beq~combout ) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\control|o_Jump~0_combout ),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\PC|gen:2:dff|int_q~q ),
	.datad(\int_beq~combout ),
	.cin(gnd),
	.combout(\branchOrJump|gen:2:mux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \branchOrJump|gen:2:mux|outp~0 .lut_mask = 16'hC98D;
defparam \branchOrJump|gen:2:mux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y55_N17
dffeas \PC|gen:2:dff|int_q (
	.clk(\GClock~inputclkctrl_outclk ),
	.d(\branchOrJump|gen:2:mux|outp~0_combout ),
	.asdata(vcc),
	.clrn(\GReset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\GClock~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|gen:2:dff|int_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC|gen:2:dff|int_q .is_wysiwyg = "true";
defparam \PC|gen:2:dff|int_q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N0
cycloneive_lcell_comb \control|o_MemRead~0 (
// Equation(s):
// \control|o_MemRead~0_combout  = (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & (\instructionMem|altsyncram_component|auto_generated|q_a [31] & \control|o_MemWrite~0_combout ))

	.dataa(gnd),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\control|o_MemWrite~0_combout ),
	.cin(gnd),
	.combout(\control|o_MemRead~0_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_MemRead~0 .lut_mask = 16'h3000;
defparam \control|o_MemRead~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N4
cycloneive_lcell_comb \ioMUX|genMuxes:0:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:0:smallMux|outp~2_combout  = (\ioMUX|genMuxes:7:smallMux|outp~0_combout  & ((\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [0]))) # (!\control|o_MemRead~0_combout  & 
// (\alu|mux|genMuxes:0:smallMux|outp~6_combout ))))

	.dataa(\ioMUX|genMuxes:7:smallMux|outp~0_combout ),
	.datab(\control|o_MemRead~0_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:0:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:0:smallMux|outp~2 .lut_mask = 16'hA820;
defparam \ioMUX|genMuxes:0:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneive_lcell_comb \ioMUX|genMuxes:4:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:4:smallMux|outp~0_combout  = (!\ValueSelect[1]~input_o  & !\ValueSelect[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ValueSelect[1]~input_o ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:4:smallMux|outp~0 .lut_mask = 16'h000F;
defparam \ioMUX|genMuxes:4:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
cycloneive_lcell_comb \ioMUX|genMuxes:2:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:2:smallMux|outp~0_combout  = (!\ValueSelect[2]~input_o  & \ValueSelect[1]~input_o )

	.dataa(gnd),
	.datab(\ValueSelect[2]~input_o ),
	.datac(gnd),
	.datad(\ValueSelect[1]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:2:smallMux|outp~0 .lut_mask = 16'h3300;
defparam \ioMUX|genMuxes:2:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneive_lcell_comb \ioMUX|genMuxes:0:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:0:smallMux|outp~0_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & ((\registers|readData2|genMuxes:0:smallMux|outp~8_combout ))) # (!\ValueSelect[0]~input_o  & 
// (\registers|readData1|genMuxes:0:smallMux|outp~5_combout ))))

	.dataa(\registers|readData1|genMuxes:0:smallMux|outp~5_combout ),
	.datab(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.datac(\registers|readData2|genMuxes:0:smallMux|outp~8_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:0:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:0:smallMux|outp~0 .lut_mask = 16'hC088;
defparam \ioMUX|genMuxes:0:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N2
cycloneive_lcell_comb \control|o_MemWrite~1 (
// Equation(s):
// \control|o_MemWrite~1_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & \control|o_MemWrite~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\control|o_MemWrite~0_combout ),
	.cin(gnd),
	.combout(\control|o_MemWrite~1_combout ),
	.cout());
// synopsys translate_off
defparam \control|o_MemWrite~1 .lut_mask = 16'hF000;
defparam \control|o_MemWrite~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneive_lcell_comb \ioMUX|genMuxes:0:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:0:smallMux|outp~1_combout  = (\ioMUX|genMuxes:0:smallMux|outp~0_combout ) # ((!\ioMUX|genMuxes:4:smallMux|outp~0_combout  & (\ValueSelect[2]~input_o  & \control|o_MemWrite~1_combout )))

	.dataa(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datab(\ioMUX|genMuxes:0:smallMux|outp~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\control|o_MemWrite~1_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:0:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:0:smallMux|outp~1 .lut_mask = 16'hDCCC;
defparam \ioMUX|genMuxes:0:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneive_lcell_comb \ioMUX|genMuxes:0:smallMux|outp~4 (
// Equation(s):
// \ioMUX|genMuxes:0:smallMux|outp~4_combout  = (\ioMUX|genMuxes:0:smallMux|outp~2_combout ) # ((\ioMUX|genMuxes:0:smallMux|outp~1_combout ) # ((\ioMUX|genMuxes:0:smallMux|outp~3_combout  & \alu|mux|genMuxes:0:smallMux|outp~6_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:0:smallMux|outp~2_combout ),
	.datac(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.datad(\ioMUX|genMuxes:0:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:0:smallMux|outp~4 .lut_mask = 16'hFFEC;
defparam \ioMUX|genMuxes:0:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneive_lcell_comb \ioMUX|genMuxes:1:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:1:smallMux|outp~0_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & ((\registers|readData2|genMuxes:1:smallMux|outp~5_combout ))) # (!\ValueSelect[0]~input_o  & 
// (\registers|readData1|genMuxes:1:smallMux|outp~6_combout ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\registers|readData1|genMuxes:1:smallMux|outp~6_combout ),
	.datac(\registers|readData2|genMuxes:1:smallMux|outp~5_combout ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:1:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:1:smallMux|outp~0 .lut_mask = 16'hE400;
defparam \ioMUX|genMuxes:1:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N8
cycloneive_lcell_comb \ioMUX|genMuxes:1:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:1:smallMux|outp~1_combout  = (\ValueSelect[2]~input_o  & ((\ioMUX|genMuxes:4:smallMux|outp~0_combout  & ((\dataMUX|gen:1:mux|outp~0_combout ))) # (!\ioMUX|genMuxes:4:smallMux|outp~0_combout  & (\control|o_ALUOp[0]~1_combout ))))

	.dataa(\control|o_ALUOp[0]~1_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\dataMUX|gen:1:mux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:1:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:1:smallMux|outp~1 .lut_mask = 16'hC808;
defparam \ioMUX|genMuxes:1:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N30
cycloneive_lcell_comb \ioMUX|genMuxes:1:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:1:smallMux|outp~2_combout  = (\ioMUX|genMuxes:1:smallMux|outp~0_combout ) # ((\ioMUX|genMuxes:1:smallMux|outp~1_combout ) # ((\alu|mux|genMuxes:1:smallMux|outp~1_combout  & \ioMUX|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\alu|mux|genMuxes:1:smallMux|outp~1_combout ),
	.datab(\ioMUX|genMuxes:1:smallMux|outp~0_combout ),
	.datac(\ioMUX|genMuxes:1:smallMux|outp~1_combout ),
	.datad(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:1:smallMux|outp~2 .lut_mask = 16'hFEFC;
defparam \ioMUX|genMuxes:1:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneive_lcell_comb \ioMUX|genMuxes:2:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:2:smallMux|outp~2_combout  = (\ValueSelect[2]~input_o  & (!\control|o_ALUOp [1] & ((!\ioMUX|genMuxes:4:smallMux|outp~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\PC|gen:2:dff|int_q~q  & \ioMUX|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\control|o_ALUOp [1]),
	.datab(\PC|gen:2:dff|int_q~q ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:2:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:2:smallMux|outp~2 .lut_mask = 16'h0C50;
defparam \ioMUX|genMuxes:2:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneive_lcell_comb \ioMUX|genMuxes:2:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:2:smallMux|outp~1_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & ((\registers|readData2|genMuxes:2:smallMux|outp~5_combout ))) # (!\ValueSelect[0]~input_o  & 
// (\registers|readData1|genMuxes:2:smallMux|outp~5_combout ))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\registers|readData1|genMuxes:2:smallMux|outp~5_combout ),
	.datac(\registers|readData2|genMuxes:2:smallMux|outp~5_combout ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:2:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:2:smallMux|outp~1 .lut_mask = 16'hE400;
defparam \ioMUX|genMuxes:2:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneive_lcell_comb \ioMUX|genMuxes:2:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:2:smallMux|outp~3_combout  = (\ioMUX|genMuxes:2:smallMux|outp~2_combout ) # ((\ioMUX|genMuxes:2:smallMux|outp~1_combout ) # ((\ioMUX|genMuxes:0:smallMux|outp~3_combout  & \alu|mux|genMuxes:2:smallMux|outp~1_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.datab(\alu|mux|genMuxes:2:smallMux|outp~1_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~2_combout ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:2:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:2:smallMux|outp~3 .lut_mask = 16'hFFF8;
defparam \ioMUX|genMuxes:2:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N4
cycloneive_lcell_comb \ioMUX|genMuxes:2:smallMux|outp~4 (
// Equation(s):
// \ioMUX|genMuxes:2:smallMux|outp~4_combout  = (\ioMUX|genMuxes:2:smallMux|outp~3_combout ) # ((\ValueSelect[2]~input_o  & (\dataMUX|gen:2:mux|outp~0_combout  & \ioMUX|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\ioMUX|genMuxes:2:smallMux|outp~3_combout ),
	.datac(\dataMUX|gen:2:mux|outp~0_combout ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:2:smallMux|outp~4 .lut_mask = 16'hECCC;
defparam \ioMUX|genMuxes:2:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
cycloneive_lcell_comb \ioMUX|genMuxes:3:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:3:smallMux|outp~1_combout  = (\ValueSelect[2]~input_o  & (((!\ioMUX|genMuxes:4:smallMux|outp~0_combout  & \control|o_MemRead~0_combout )))) # (!\ValueSelect[2]~input_o  & (\PC|gen:3:dff|int_q~q  & (\ioMUX|genMuxes:4:smallMux|outp~0_combout 
// )))

	.dataa(\PC|gen:3:dff|int_q~q ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\control|o_MemRead~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:3:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:3:smallMux|outp~1 .lut_mask = 16'h2C20;
defparam \ioMUX|genMuxes:3:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
cycloneive_lcell_comb \ioMUX|genMuxes:3:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:3:smallMux|outp~0_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & (\registers|readData2|genMuxes:3:smallMux|outp~5_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\registers|readData1|genMuxes:3:smallMux|outp~5_combout )))))

	.dataa(\registers|readData2|genMuxes:3:smallMux|outp~5_combout ),
	.datab(\registers|readData1|genMuxes:3:smallMux|outp~5_combout ),
	.datac(\ValueSelect[0]~input_o ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:3:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:3:smallMux|outp~0 .lut_mask = 16'hAC00;
defparam \ioMUX|genMuxes:3:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N28
cycloneive_lcell_comb \ioMUX|genMuxes:3:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:3:smallMux|outp~2_combout  = (\ioMUX|genMuxes:3:smallMux|outp~1_combout ) # ((\ioMUX|genMuxes:3:smallMux|outp~0_combout ) # ((\alu|mux|genMuxes:3:smallMux|outp~1_combout  & \ioMUX|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\ioMUX|genMuxes:3:smallMux|outp~1_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~0_combout ),
	.datac(\alu|mux|genMuxes:3:smallMux|outp~1_combout ),
	.datad(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:3:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:3:smallMux|outp~2 .lut_mask = 16'hFEEE;
defparam \ioMUX|genMuxes:3:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
cycloneive_lcell_comb \ioMUX|genMuxes:3:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:3:smallMux|outp~3_combout  = (\ioMUX|genMuxes:3:smallMux|outp~2_combout ) # ((\dataMUX|gen:3:mux|outp~0_combout  & (\ValueSelect[2]~input_o  & \ioMUX|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\dataMUX|gen:3:mux|outp~0_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\ioMUX|genMuxes:3:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:3:smallMux|outp~3 .lut_mask = 16'hFF80;
defparam \ioMUX|genMuxes:3:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
cycloneive_lcell_comb \ioMUX|genMuxes:4:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:4:smallMux|outp~2_combout  = (\ioMUX|genMuxes:4:smallMux|outp~0_combout  & (\PC|gen:4:dff|int_q~q  & ((!\ValueSelect[2]~input_o )))) # (!\ioMUX|genMuxes:4:smallMux|outp~0_combout  & (((\control|o_MemRead~0_combout  & 
// \ValueSelect[2]~input_o ))))

	.dataa(\PC|gen:4:dff|int_q~q ),
	.datab(\control|o_MemRead~0_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\ValueSelect[2]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:4:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:4:smallMux|outp~2 .lut_mask = 16'h0CA0;
defparam \ioMUX|genMuxes:4:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N4
cycloneive_lcell_comb \ioMUX|genMuxes:4:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:4:smallMux|outp~1_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & (\registers|readData2|genMuxes:4:smallMux|outp~5_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\registers|readData1|genMuxes:4:smallMux|outp~7_combout )))))

	.dataa(\registers|readData2|genMuxes:4:smallMux|outp~5_combout ),
	.datab(\ValueSelect[0]~input_o ),
	.datac(\registers|readData1|genMuxes:4:smallMux|outp~7_combout ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:4:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:4:smallMux|outp~1 .lut_mask = 16'hB800;
defparam \ioMUX|genMuxes:4:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
cycloneive_lcell_comb \ioMUX|genMuxes:4:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:4:smallMux|outp~3_combout  = (\ioMUX|genMuxes:4:smallMux|outp~2_combout ) # ((\ioMUX|genMuxes:4:smallMux|outp~1_combout ) # ((\alu|mux|genMuxes:4:smallMux|outp~1_combout  & \ioMUX|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\ioMUX|genMuxes:4:smallMux|outp~2_combout ),
	.datab(\alu|mux|genMuxes:4:smallMux|outp~1_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~1_combout ),
	.datad(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:4:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:4:smallMux|outp~3 .lut_mask = 16'hFEFA;
defparam \ioMUX|genMuxes:4:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N18
cycloneive_lcell_comb \ioMUX|genMuxes:4:smallMux|outp~4 (
// Equation(s):
// \ioMUX|genMuxes:4:smallMux|outp~4_combout  = (\ioMUX|genMuxes:4:smallMux|outp~3_combout ) # ((\dataMUX|gen:4:mux|outp~0_combout  & (\ValueSelect[2]~input_o  & \ioMUX|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\dataMUX|gen:4:mux|outp~0_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:4:smallMux|outp~4 .lut_mask = 16'hFF80;
defparam \ioMUX|genMuxes:4:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneive_lcell_comb \ioMUX|genMuxes:5:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:5:smallMux|outp~0_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & (\registers|readData2|genMuxes:5:smallMux|outp~5_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\registers|readData1|genMuxes:5:smallMux|outp~5_combout )))))

	.dataa(\registers|readData2|genMuxes:5:smallMux|outp~5_combout ),
	.datab(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.datac(\registers|readData1|genMuxes:5:smallMux|outp~5_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:5:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:5:smallMux|outp~0 .lut_mask = 16'h88C0;
defparam \ioMUX|genMuxes:5:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N26
cycloneive_lcell_comb \ioMUX|genMuxes:5:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:5:smallMux|outp~1_combout  = (\ValueSelect[2]~input_o  & (((\control|o_Jump~0_combout  & !\ioMUX|genMuxes:4:smallMux|outp~0_combout )))) # (!\ValueSelect[2]~input_o  & (\PC|gen:5:dff|int_q~q  & ((\ioMUX|genMuxes:4:smallMux|outp~0_combout 
// ))))

	.dataa(\ValueSelect[2]~input_o ),
	.datab(\PC|gen:5:dff|int_q~q ),
	.datac(\control|o_Jump~0_combout ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:5:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:5:smallMux|outp~1 .lut_mask = 16'h44A0;
defparam \ioMUX|genMuxes:5:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneive_lcell_comb \ioMUX|genMuxes:5:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:5:smallMux|outp~2_combout  = (\ioMUX|genMuxes:5:smallMux|outp~0_combout ) # ((\ioMUX|genMuxes:5:smallMux|outp~1_combout ) # ((\ioMUX|genMuxes:0:smallMux|outp~3_combout  & \alu|mux|genMuxes:5:smallMux|outp~1_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.datab(\alu|mux|genMuxes:5:smallMux|outp~1_combout ),
	.datac(\ioMUX|genMuxes:5:smallMux|outp~0_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:5:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:5:smallMux|outp~2 .lut_mask = 16'hFFF8;
defparam \ioMUX|genMuxes:5:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y56_N0
cycloneive_lcell_comb \ioMUX|genMuxes:5:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:5:smallMux|outp~3_combout  = (\ioMUX|genMuxes:5:smallMux|outp~2_combout ) # ((\dataMUX|gen:5:mux|outp~0_combout  & (\ValueSelect[2]~input_o  & \ioMUX|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\ioMUX|genMuxes:5:smallMux|outp~2_combout ),
	.datab(\dataMUX|gen:5:mux|outp~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:5:smallMux|outp~3 .lut_mask = 16'hEAAA;
defparam \ioMUX|genMuxes:5:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneive_lcell_comb \ioMUX|genMuxes:6:smallMux|outp~0 (
// Equation(s):
// \ioMUX|genMuxes:6:smallMux|outp~0_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & ((\registers|readData2|genMuxes:6:smallMux|outp~5_combout ))) # (!\ValueSelect[0]~input_o  & 
// (\registers|readData1|genMuxes:6:smallMux|outp~6_combout ))))

	.dataa(\registers|readData1|genMuxes:6:smallMux|outp~6_combout ),
	.datab(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.datac(\registers|readData2|genMuxes:6:smallMux|outp~5_combout ),
	.datad(\ValueSelect[0]~input_o ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:6:smallMux|outp~0_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:6:smallMux|outp~0 .lut_mask = 16'hC088;
defparam \ioMUX|genMuxes:6:smallMux|outp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N0
cycloneive_lcell_comb \ioMUX|genMuxes:6:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:6:smallMux|outp~1_combout  = (\ValueSelect[2]~input_o  & (!\control|o_ALUOp [1] & ((!\ioMUX|genMuxes:4:smallMux|outp~0_combout )))) # (!\ValueSelect[2]~input_o  & (((\PC|gen:6:dff|int_q~q  & \ioMUX|genMuxes:4:smallMux|outp~0_combout ))))

	.dataa(\control|o_ALUOp [1]),
	.datab(\PC|gen:6:dff|int_q~q ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:6:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:6:smallMux|outp~1 .lut_mask = 16'h0C50;
defparam \ioMUX|genMuxes:6:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N10
cycloneive_lcell_comb \ioMUX|genMuxes:6:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:6:smallMux|outp~2_combout  = (\ioMUX|genMuxes:6:smallMux|outp~0_combout ) # ((\ioMUX|genMuxes:6:smallMux|outp~1_combout ) # ((\ioMUX|genMuxes:0:smallMux|outp~3_combout  & \alu|mux|genMuxes:6:smallMux|outp~6_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:6:smallMux|outp~0_combout ),
	.datac(\alu|mux|genMuxes:6:smallMux|outp~6_combout ),
	.datad(\ioMUX|genMuxes:6:smallMux|outp~1_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:6:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:6:smallMux|outp~2 .lut_mask = 16'hFFEC;
defparam \ioMUX|genMuxes:6:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N8
cycloneive_lcell_comb \ioMUX|genMuxes:6:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:6:smallMux|outp~3_combout  = (\ioMUX|genMuxes:6:smallMux|outp~2_combout ) # ((\dataMUX|gen:6:mux|outp~0_combout  & (\ValueSelect[2]~input_o  & \ioMUX|genMuxes:4:smallMux|outp~0_combout )))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~2_combout ),
	.datab(\dataMUX|gen:6:mux|outp~0_combout ),
	.datac(\ValueSelect[2]~input_o ),
	.datad(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:6:smallMux|outp~3 .lut_mask = 16'hEAAA;
defparam \ioMUX|genMuxes:6:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N14
cycloneive_lcell_comb \ioMUX|genMuxes:7:smallMux|outp~2 (
// Equation(s):
// \ioMUX|genMuxes:7:smallMux|outp~2_combout  = (\ioMUX|genMuxes:2:smallMux|outp~0_combout  & ((\ValueSelect[0]~input_o  & (\registers|readData2|genMuxes:7:smallMux|outp~6_combout )) # (!\ValueSelect[0]~input_o  & 
// ((\registers|readData1|genMuxes:7:smallMux|outp~5_combout )))))

	.dataa(\ValueSelect[0]~input_o ),
	.datab(\registers|readData2|genMuxes:7:smallMux|outp~6_combout ),
	.datac(\registers|readData1|genMuxes:7:smallMux|outp~5_combout ),
	.datad(\ioMUX|genMuxes:2:smallMux|outp~0_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:7:smallMux|outp~2_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:7:smallMux|outp~2 .lut_mask = 16'hD800;
defparam \ioMUX|genMuxes:7:smallMux|outp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
cycloneive_lcell_comb \ioMUX|genMuxes:7:smallMux|outp~3 (
// Equation(s):
// \ioMUX|genMuxes:7:smallMux|outp~3_combout  = (\ioMUX|genMuxes:7:smallMux|outp~2_combout ) # ((!\ValueSelect[2]~input_o  & (\ioMUX|genMuxes:4:smallMux|outp~0_combout  & \PC|dff_msb|int_q~q )))

	.dataa(\ioMUX|genMuxes:7:smallMux|outp~2_combout ),
	.datab(\ValueSelect[2]~input_o ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~0_combout ),
	.datad(\PC|dff_msb|int_q~q ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:7:smallMux|outp~3_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:7:smallMux|outp~3 .lut_mask = 16'hBAAA;
defparam \ioMUX|genMuxes:7:smallMux|outp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
cycloneive_lcell_comb \ioMUX|genMuxes:7:smallMux|outp~1 (
// Equation(s):
// \ioMUX|genMuxes:7:smallMux|outp~1_combout  = (\ioMUX|genMuxes:7:smallMux|outp~0_combout  & ((\control|o_MemRead~0_combout  & ((\dataMem|altsyncram_component|auto_generated|q_b [7]))) # (!\control|o_MemRead~0_combout  & 
// (\alu|mux|genMuxes:7:smallMux|outp~1_combout ))))

	.dataa(\alu|mux|genMuxes:7:smallMux|outp~1_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~0_combout ),
	.datac(\control|o_MemRead~0_combout ),
	.datad(\dataMem|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:7:smallMux|outp~1_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:7:smallMux|outp~1 .lut_mask = 16'hC808;
defparam \ioMUX|genMuxes:7:smallMux|outp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N14
cycloneive_lcell_comb \ioMUX|genMuxes:7:smallMux|outp~4 (
// Equation(s):
// \ioMUX|genMuxes:7:smallMux|outp~4_combout  = (\ioMUX|genMuxes:7:smallMux|outp~3_combout ) # ((\ioMUX|genMuxes:7:smallMux|outp~1_combout ) # ((\alu|mux|genMuxes:7:smallMux|outp~1_combout  & \ioMUX|genMuxes:0:smallMux|outp~3_combout )))

	.dataa(\ioMUX|genMuxes:7:smallMux|outp~3_combout ),
	.datab(\alu|mux|genMuxes:7:smallMux|outp~1_combout ),
	.datac(\ioMUX|genMuxes:7:smallMux|outp~1_combout ),
	.datad(\ioMUX|genMuxes:0:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.cout());
// synopsys translate_off
defparam \ioMUX|genMuxes:7:smallMux|outp~4 .lut_mask = 16'hFEFA;
defparam \ioMUX|genMuxes:7:smallMux|outp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y55_N8
cycloneive_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = (\alu|Equal0~0_combout  & (!\alu|mux|genMuxes:0:smallMux|outp~6_combout  & (!\alu|mux|genMuxes:1:smallMux|outp~1_combout  & \alu|Equal0~1_combout )))

	.dataa(\alu|Equal0~0_combout ),
	.datab(\alu|mux|genMuxes:0:smallMux|outp~6_combout ),
	.datac(\alu|mux|genMuxes:1:smallMux|outp~1_combout ),
	.datad(\alu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~2 .lut_mask = 16'h0200;
defparam \alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N20
cycloneive_lcell_comb \displayOutput|Mux6~0 (
// Equation(s):
// \displayOutput|Mux6~0_combout  = (\ioMUX|genMuxes:0:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:3:smallMux|outp~3_combout ) # (\ioMUX|genMuxes:2:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:1:smallMux|outp~2_combout )))) # 
// (!\ioMUX|genMuxes:0:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:1:smallMux|outp~2_combout ) # (\ioMUX|genMuxes:3:smallMux|outp~3_combout  $ (\ioMUX|genMuxes:2:smallMux|outp~4_combout ))))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux6~0 .lut_mask = 16'hDFBC;
defparam \displayOutput|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N14
cycloneive_lcell_comb \displayOutput|Mux20~0 (
// Equation(s):
// \displayOutput|Mux20~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\instructionMem|altsyncram_component|auto_generated|q_a [3]) # (\instructionMem|altsyncram_component|auto_generated|q_a [2] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [1])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\instructionMem|altsyncram_component|auto_generated|q_a [1]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [3] $ (\instructionMem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux20~0 .lut_mask = 16'hBFDA;
defparam \displayOutput|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \swapButton~input (
	.i(swapButton),
	.ibar(gnd),
	.o(\swapButton~input_o ));
// synopsys translate_off
defparam \swapButton~input .bus_hold = "false";
defparam \swapButton~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N16
cycloneive_lcell_comb \displayOutput|swap~0 (
// Equation(s):
// \displayOutput|swap~0_combout  = !\displayOutput|swap~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|swap~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|swap~0 .lut_mask = 16'h0F0F;
defparam \displayOutput|swap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y70_N17
dffeas \displayOutput|swap (
	.clk(!\swapButton~input_o ),
	.d(\displayOutput|swap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\displayOutput|swap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \displayOutput|swap .is_wysiwyg = "true";
defparam \displayOutput|swap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N16
cycloneive_lcell_comb \displayOutput|co_display1[0]~0 (
// Equation(s):
// \displayOutput|co_display1[0]~0_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux6~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux20~0_combout )))

	.dataa(gnd),
	.datab(\displayOutput|Mux6~0_combout ),
	.datac(\displayOutput|Mux20~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[0]~0 .lut_mask = 16'hCCF0;
defparam \displayOutput|co_display1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N28
cycloneive_lcell_comb \displayOutput|Mux19~0 (
// Equation(s):
// \displayOutput|Mux19~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [0] & (\instructionMem|altsyncram_component|auto_generated|q_a [3] $ (((\instructionMem|altsyncram_component|auto_generated|q_a [1]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [2]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [1] & !\instructionMem|altsyncram_component|auto_generated|q_a [2])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\displayOutput|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux19~0 .lut_mask = 16'h4854;
defparam \displayOutput|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N30
cycloneive_lcell_comb \displayOutput|Mux5~0 (
// Equation(s):
// \displayOutput|Mux5~0_combout  = (\ioMUX|genMuxes:0:smallMux|outp~4_combout  & (\ioMUX|genMuxes:3:smallMux|outp~3_combout  $ (((\ioMUX|genMuxes:1:smallMux|outp~2_combout ) # (!\ioMUX|genMuxes:2:smallMux|outp~4_combout ))))) # 
// (!\ioMUX|genMuxes:0:smallMux|outp~4_combout  & (!\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:2:smallMux|outp~4_combout  & \ioMUX|genMuxes:1:smallMux|outp~2_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux5~0 .lut_mask = 16'h2382;
defparam \displayOutput|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N14
cycloneive_lcell_comb \displayOutput|co_display1[1]~1 (
// Equation(s):
// \displayOutput|co_display1[1]~1_combout  = (\displayOutput|swap~q  & ((\displayOutput|Mux5~0_combout ))) # (!\displayOutput|swap~q  & (\displayOutput|Mux19~0_combout ))

	.dataa(gnd),
	.datab(\displayOutput|Mux19~0_combout ),
	.datac(\displayOutput|Mux5~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[1]~1 .lut_mask = 16'hF0CC;
defparam \displayOutput|co_display1[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N0
cycloneive_lcell_comb \displayOutput|Mux4~0 (
// Equation(s):
// \displayOutput|Mux4~0_combout  = (\ioMUX|genMuxes:1:smallMux|outp~2_combout  & (\ioMUX|genMuxes:0:smallMux|outp~4_combout  & (!\ioMUX|genMuxes:3:smallMux|outp~3_combout ))) # (!\ioMUX|genMuxes:1:smallMux|outp~2_combout  & 
// ((\ioMUX|genMuxes:2:smallMux|outp~4_combout  & ((!\ioMUX|genMuxes:3:smallMux|outp~3_combout ))) # (!\ioMUX|genMuxes:2:smallMux|outp~4_combout  & (\ioMUX|genMuxes:0:smallMux|outp~4_combout ))))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux4~0 .lut_mask = 16'h223A;
defparam \displayOutput|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N2
cycloneive_lcell_comb \displayOutput|Mux18~0 (
// Equation(s):
// \displayOutput|Mux18~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [1] & (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a [0]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [1] & ((\instructionMem|altsyncram_component|auto_generated|q_a [2] & (!\instructionMem|altsyncram_component|auto_generated|q_a [3])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [2] 
// & ((\instructionMem|altsyncram_component|auto_generated|q_a [0])))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux18~0 .lut_mask = 16'h445C;
defparam \displayOutput|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \displayOutput|co_display1[2]~2 (
// Equation(s):
// \displayOutput|co_display1[2]~2_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux4~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux18~0_combout )))

	.dataa(\displayOutput|Mux4~0_combout ),
	.datab(gnd),
	.datac(\displayOutput|Mux18~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[2]~2 .lut_mask = 16'hAAF0;
defparam \displayOutput|co_display1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N12
cycloneive_lcell_comb \displayOutput|Mux3~0 (
// Equation(s):
// \displayOutput|Mux3~0_combout  = (\ioMUX|genMuxes:0:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:2:smallMux|outp~4_combout  $ (!\ioMUX|genMuxes:1:smallMux|outp~2_combout )))) # (!\ioMUX|genMuxes:0:smallMux|outp~4_combout  & 
// ((\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:2:smallMux|outp~4_combout  & \ioMUX|genMuxes:1:smallMux|outp~2_combout )) # (!\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (\ioMUX|genMuxes:2:smallMux|outp~4_combout  & 
// !\ioMUX|genMuxes:1:smallMux|outp~2_combout ))))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux3~0 .lut_mask = 16'hA41A;
defparam \displayOutput|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N22
cycloneive_lcell_comb \displayOutput|Mux17~0 (
// Equation(s):
// \displayOutput|Mux17~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\instructionMem|altsyncram_component|auto_generated|q_a [2] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [1])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\instructionMem|altsyncram_component|auto_generated|q_a [3] & (!\instructionMem|altsyncram_component|auto_generated|q_a [2] & \instructionMem|altsyncram_component|auto_generated|q_a [1])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a [2] & !\instructionMem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux17~0 .lut_mask = 16'hC21C;
defparam \displayOutput|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N4
cycloneive_lcell_comb \displayOutput|co_display1[3]~3 (
// Equation(s):
// \displayOutput|co_display1[3]~3_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux3~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux17~0_combout )))

	.dataa(\displayOutput|Mux3~0_combout ),
	.datab(gnd),
	.datac(\displayOutput|Mux17~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[3]~3 .lut_mask = 16'hAAF0;
defparam \displayOutput|co_display1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N10
cycloneive_lcell_comb \displayOutput|Mux2~0 (
// Equation(s):
// \displayOutput|Mux2~0_combout  = (\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (\ioMUX|genMuxes:2:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:1:smallMux|outp~2_combout ) # (!\ioMUX|genMuxes:0:smallMux|outp~4_combout )))) # 
// (!\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:0:smallMux|outp~4_combout  & (!\ioMUX|genMuxes:2:smallMux|outp~4_combout  & \ioMUX|genMuxes:1:smallMux|outp~2_combout )))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux2~0 .lut_mask = 16'hC140;
defparam \displayOutput|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N8
cycloneive_lcell_comb \displayOutput|Mux16~0 (
// Equation(s):
// \displayOutput|Mux16~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a [2] & ((\instructionMem|altsyncram_component|auto_generated|q_a [1]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [0])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [2] & \instructionMem|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux16~0 .lut_mask = 16'hA120;
defparam \displayOutput|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N6
cycloneive_lcell_comb \displayOutput|co_display1[4]~4 (
// Equation(s):
// \displayOutput|co_display1[4]~4_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux2~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux16~0_combout )))

	.dataa(\displayOutput|Mux2~0_combout ),
	.datab(gnd),
	.datac(\displayOutput|Mux16~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[4]~4 .lut_mask = 16'hAAF0;
defparam \displayOutput|co_display1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N24
cycloneive_lcell_comb \displayOutput|Mux1~0 (
// Equation(s):
// \displayOutput|Mux1~0_combout  = (\ioMUX|genMuxes:3:smallMux|outp~3_combout  & ((\ioMUX|genMuxes:0:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:1:smallMux|outp~2_combout ))) # (!\ioMUX|genMuxes:0:smallMux|outp~4_combout  & 
// (\ioMUX|genMuxes:2:smallMux|outp~4_combout )))) # (!\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (\ioMUX|genMuxes:2:smallMux|outp~4_combout  & (\ioMUX|genMuxes:0:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:1:smallMux|outp~2_combout ))))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux1~0 .lut_mask = 16'hD860;
defparam \displayOutput|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N26
cycloneive_lcell_comb \displayOutput|Mux15~0 (
// Equation(s):
// \displayOutput|Mux15~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [3] & ((\instructionMem|altsyncram_component|auto_generated|q_a [0] & ((\instructionMem|altsyncram_component|auto_generated|q_a [1]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [0] & (\instructionMem|altsyncram_component|auto_generated|q_a [2])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a [2] 
// & (\instructionMem|altsyncram_component|auto_generated|q_a [0] $ (\instructionMem|altsyncram_component|auto_generated|q_a [1]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux15~0 .lut_mask = 16'hB860;
defparam \displayOutput|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N28
cycloneive_lcell_comb \displayOutput|co_display1[5]~5 (
// Equation(s):
// \displayOutput|co_display1[5]~5_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux1~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux15~0_combout )))

	.dataa(\displayOutput|Mux1~0_combout ),
	.datab(\displayOutput|Mux15~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[5]~5 .lut_mask = 16'hAACC;
defparam \displayOutput|co_display1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N28
cycloneive_lcell_comb \displayOutput|Mux0~0 (
// Equation(s):
// \displayOutput|Mux0~0_combout  = (\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (\ioMUX|genMuxes:0:smallMux|outp~4_combout  & (\ioMUX|genMuxes:2:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:1:smallMux|outp~2_combout )))) # 
// (!\ioMUX|genMuxes:3:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:1:smallMux|outp~2_combout  & (\ioMUX|genMuxes:0:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:2:smallMux|outp~4_combout ))))

	.dataa(\ioMUX|genMuxes:0:smallMux|outp~4_combout ),
	.datab(\ioMUX|genMuxes:3:smallMux|outp~3_combout ),
	.datac(\ioMUX|genMuxes:2:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:1:smallMux|outp~2_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux0~0 .lut_mask = 16'h0892;
defparam \displayOutput|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y67_N18
cycloneive_lcell_comb \displayOutput|Mux14~0 (
// Equation(s):
// \displayOutput|Mux14~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [3] & (\instructionMem|altsyncram_component|auto_generated|q_a [0] & (\instructionMem|altsyncram_component|auto_generated|q_a [2] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [1])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [3] & (!\instructionMem|altsyncram_component|auto_generated|q_a [1] & (\instructionMem|altsyncram_component|auto_generated|q_a [0] 
// $ (\instructionMem|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [3]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [0]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\displayOutput|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux14~0 .lut_mask = 16'h0894;
defparam \displayOutput|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y67_N24
cycloneive_lcell_comb \displayOutput|co_display1[6]~6 (
// Equation(s):
// \displayOutput|co_display1[6]~6_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux0~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux14~0_combout )))

	.dataa(gnd),
	.datab(\displayOutput|Mux0~0_combout ),
	.datac(\displayOutput|Mux14~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|co_display1[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display1[6]~6 .lut_mask = 16'hCCF0;
defparam \displayOutput|co_display1[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N4
cycloneive_lcell_comb \displayOutput|Mux27~0 (
// Equation(s):
// \displayOutput|Mux27~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [4] & ((\instructionMem|altsyncram_component|auto_generated|q_a [7]) # (\instructionMem|altsyncram_component|auto_generated|q_a [5] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [6])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & ((\instructionMem|altsyncram_component|auto_generated|q_a [5]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [7] $ (\instructionMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux27~0 .lut_mask = 16'hE7FC;
defparam \displayOutput|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N26
cycloneive_lcell_comb \displayOutput|Mux13~0 (
// Equation(s):
// \displayOutput|Mux13~0_combout  = (\ioMUX|genMuxes:4:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:7:smallMux|outp~4_combout ) # (\ioMUX|genMuxes:6:smallMux|outp~3_combout  $ (\ioMUX|genMuxes:5:smallMux|outp~3_combout )))) # 
// (!\ioMUX|genMuxes:4:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:5:smallMux|outp~3_combout ) # (\ioMUX|genMuxes:6:smallMux|outp~3_combout  $ (\ioMUX|genMuxes:7:smallMux|outp~4_combout ))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux13~0 .lut_mask = 16'hDFE6;
defparam \displayOutput|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N2
cycloneive_lcell_comb \displayOutput|co_display2[0]~0 (
// Equation(s):
// \displayOutput|co_display2[0]~0_combout  = (\displayOutput|swap~q  & ((\displayOutput|Mux13~0_combout ))) # (!\displayOutput|swap~q  & (\displayOutput|Mux27~0_combout ))

	.dataa(\displayOutput|swap~q ),
	.datab(\displayOutput|Mux27~0_combout ),
	.datac(\displayOutput|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|co_display2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[0]~0 .lut_mask = 16'hE4E4;
defparam \displayOutput|co_display2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N12
cycloneive_lcell_comb \displayOutput|Mux12~0 (
// Equation(s):
// \displayOutput|Mux12~0_combout  = (\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (\ioMUX|genMuxes:4:smallMux|outp~4_combout  & (\ioMUX|genMuxes:7:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:5:smallMux|outp~3_combout )))) # 
// (!\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:7:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:4:smallMux|outp~4_combout ) # (\ioMUX|genMuxes:5:smallMux|outp~3_combout ))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux12~0 .lut_mask = 16'h3190;
defparam \displayOutput|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N28
cycloneive_lcell_comb \displayOutput|Mux26~0 (
// Equation(s):
// \displayOutput|Mux26~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a [7] $ (((\instructionMem|altsyncram_component|auto_generated|q_a [5]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [6]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a [5] & (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [7] & !\instructionMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux26~0 .lut_mask = 16'h280E;
defparam \displayOutput|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N10
cycloneive_lcell_comb \displayOutput|co_display2[1]~1 (
// Equation(s):
// \displayOutput|co_display2[1]~1_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux12~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux26~0_combout )))

	.dataa(\displayOutput|Mux12~0_combout ),
	.datab(gnd),
	.datac(\displayOutput|swap~q ),
	.datad(\displayOutput|Mux26~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|co_display2[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[1]~1 .lut_mask = 16'hAFA0;
defparam \displayOutput|co_display2[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N14
cycloneive_lcell_comb \displayOutput|Mux11~0 (
// Equation(s):
// \displayOutput|Mux11~0_combout  = (\ioMUX|genMuxes:5:smallMux|outp~3_combout  & (((!\ioMUX|genMuxes:7:smallMux|outp~4_combout  & \ioMUX|genMuxes:4:smallMux|outp~4_combout )))) # (!\ioMUX|genMuxes:5:smallMux|outp~3_combout  & 
// ((\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:7:smallMux|outp~4_combout )) # (!\ioMUX|genMuxes:6:smallMux|outp~3_combout  & ((\ioMUX|genMuxes:4:smallMux|outp~4_combout )))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux11~0 .lut_mask = 16'h3072;
defparam \displayOutput|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N8
cycloneive_lcell_comb \displayOutput|Mux25~0 (
// Equation(s):
// \displayOutput|Mux25~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [5] & (\instructionMem|altsyncram_component|auto_generated|q_a [4] & (!\instructionMem|altsyncram_component|auto_generated|q_a [7]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [5] & ((\instructionMem|altsyncram_component|auto_generated|q_a [6] & ((!\instructionMem|altsyncram_component|auto_generated|q_a [7]))) # (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [6] & (\instructionMem|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux25~0 .lut_mask = 16'h0B2A;
defparam \displayOutput|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N14
cycloneive_lcell_comb \displayOutput|co_display2[2]~2 (
// Equation(s):
// \displayOutput|co_display2[2]~2_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux11~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux25~0_combout )))

	.dataa(\displayOutput|Mux11~0_combout ),
	.datab(\displayOutput|Mux25~0_combout ),
	.datac(\displayOutput|swap~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|co_display2[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[2]~2 .lut_mask = 16'hACAC;
defparam \displayOutput|co_display2[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N24
cycloneive_lcell_comb \displayOutput|Mux10~0 (
// Equation(s):
// \displayOutput|Mux10~0_combout  = (\ioMUX|genMuxes:4:smallMux|outp~4_combout  & (\ioMUX|genMuxes:6:smallMux|outp~3_combout  $ (((!\ioMUX|genMuxes:5:smallMux|outp~3_combout ))))) # (!\ioMUX|genMuxes:4:smallMux|outp~4_combout  & 
// ((\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:7:smallMux|outp~4_combout  & !\ioMUX|genMuxes:5:smallMux|outp~3_combout )) # (!\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (\ioMUX|genMuxes:7:smallMux|outp~4_combout  & 
// \ioMUX|genMuxes:5:smallMux|outp~3_combout ))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux10~0 .lut_mask = 16'hA452;
defparam \displayOutput|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N16
cycloneive_lcell_comb \displayOutput|Mux24~0 (
// Equation(s):
// \displayOutput|Mux24~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a [5] $ (((!\instructionMem|altsyncram_component|auto_generated|q_a [6]))))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & ((\instructionMem|altsyncram_component|auto_generated|q_a [5] & (\instructionMem|altsyncram_component|auto_generated|q_a [7] & !\instructionMem|altsyncram_component|auto_generated|q_a [6])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [5] & (!\instructionMem|altsyncram_component|auto_generated|q_a [7] & \instructionMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux24~0 .lut_mask = 16'h8962;
defparam \displayOutput|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N26
cycloneive_lcell_comb \displayOutput|co_display2[3]~3 (
// Equation(s):
// \displayOutput|co_display2[3]~3_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux10~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux24~0_combout )))

	.dataa(gnd),
	.datab(\displayOutput|Mux10~0_combout ),
	.datac(\displayOutput|swap~q ),
	.datad(\displayOutput|Mux24~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|co_display2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[3]~3 .lut_mask = 16'hCFC0;
defparam \displayOutput|co_display2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N18
cycloneive_lcell_comb \displayOutput|Mux9~0 (
// Equation(s):
// \displayOutput|Mux9~0_combout  = (\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (\ioMUX|genMuxes:7:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:5:smallMux|outp~3_combout ) # (!\ioMUX|genMuxes:4:smallMux|outp~4_combout )))) # 
// (!\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:7:smallMux|outp~4_combout  & (!\ioMUX|genMuxes:4:smallMux|outp~4_combout  & \ioMUX|genMuxes:5:smallMux|outp~3_combout )))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux9~0 .lut_mask = 16'h8908;
defparam \displayOutput|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N12
cycloneive_lcell_comb \displayOutput|Mux23~0 (
// Equation(s):
// \displayOutput|Mux23~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [7] & (\instructionMem|altsyncram_component|auto_generated|q_a [6] & ((\instructionMem|altsyncram_component|auto_generated|q_a [5]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [4])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [7] & (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [5] & !\instructionMem|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux23~0 .lut_mask = 16'hD004;
defparam \displayOutput|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N18
cycloneive_lcell_comb \displayOutput|co_display2[4]~4 (
// Equation(s):
// \displayOutput|co_display2[4]~4_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux9~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux23~0_combout )))

	.dataa(gnd),
	.datab(\displayOutput|Mux9~0_combout ),
	.datac(\displayOutput|swap~q ),
	.datad(\displayOutput|Mux23~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|co_display2[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[4]~4 .lut_mask = 16'hCFC0;
defparam \displayOutput|co_display2[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N8
cycloneive_lcell_comb \displayOutput|Mux8~0 (
// Equation(s):
// \displayOutput|Mux8~0_combout  = (\ioMUX|genMuxes:7:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:4:smallMux|outp~4_combout  & ((\ioMUX|genMuxes:5:smallMux|outp~3_combout ))) # (!\ioMUX|genMuxes:4:smallMux|outp~4_combout  & 
// (\ioMUX|genMuxes:6:smallMux|outp~3_combout )))) # (!\ioMUX|genMuxes:7:smallMux|outp~4_combout  & (\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (\ioMUX|genMuxes:4:smallMux|outp~4_combout  $ (\ioMUX|genMuxes:5:smallMux|outp~3_combout ))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux8~0 .lut_mask = 16'hCA28;
defparam \displayOutput|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N24
cycloneive_lcell_comb \displayOutput|Mux22~0 (
// Equation(s):
// \displayOutput|Mux22~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [5] & ((\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a [7])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [4] & ((\instructionMem|altsyncram_component|auto_generated|q_a [6]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [5] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [6] & (\instructionMem|altsyncram_component|auto_generated|q_a [4] $ (\instructionMem|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux22~0 .lut_mask = 16'hD680;
defparam \displayOutput|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N22
cycloneive_lcell_comb \displayOutput|co_display2[5]~5 (
// Equation(s):
// \displayOutput|co_display2[5]~5_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux8~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux22~0_combout )))

	.dataa(\displayOutput|Mux8~0_combout ),
	.datab(gnd),
	.datac(\displayOutput|swap~q ),
	.datad(\displayOutput|Mux22~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|co_display2[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[5]~5 .lut_mask = 16'hAFA0;
defparam \displayOutput|co_display2[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N6
cycloneive_lcell_comb \displayOutput|Mux7~0 (
// Equation(s):
// \displayOutput|Mux7~0_combout  = (\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (!\ioMUX|genMuxes:5:smallMux|outp~3_combout  & (\ioMUX|genMuxes:7:smallMux|outp~4_combout  $ (!\ioMUX|genMuxes:4:smallMux|outp~4_combout )))) # 
// (!\ioMUX|genMuxes:6:smallMux|outp~3_combout  & (\ioMUX|genMuxes:4:smallMux|outp~4_combout  & (\ioMUX|genMuxes:7:smallMux|outp~4_combout  $ (!\ioMUX|genMuxes:5:smallMux|outp~3_combout ))))

	.dataa(\ioMUX|genMuxes:6:smallMux|outp~3_combout ),
	.datab(\ioMUX|genMuxes:7:smallMux|outp~4_combout ),
	.datac(\ioMUX|genMuxes:4:smallMux|outp~4_combout ),
	.datad(\ioMUX|genMuxes:5:smallMux|outp~3_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux7~0 .lut_mask = 16'h4092;
defparam \displayOutput|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N20
cycloneive_lcell_comb \displayOutput|Mux21~0 (
// Equation(s):
// \displayOutput|Mux21~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [7] & (\instructionMem|altsyncram_component|auto_generated|q_a [4] & (\instructionMem|altsyncram_component|auto_generated|q_a [5] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [6])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [7] & (!\instructionMem|altsyncram_component|auto_generated|q_a [5] & (\instructionMem|altsyncram_component|auto_generated|q_a [4] 
// $ (\instructionMem|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [4]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [5]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [7]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\displayOutput|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux21~0 .lut_mask = 16'h2182;
defparam \displayOutput|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N6
cycloneive_lcell_comb \displayOutput|co_display2[6]~6 (
// Equation(s):
// \displayOutput|co_display2[6]~6_combout  = (\displayOutput|swap~q  & (\displayOutput|Mux7~0_combout )) # (!\displayOutput|swap~q  & ((\displayOutput|Mux21~0_combout )))

	.dataa(gnd),
	.datab(\displayOutput|Mux7~0_combout ),
	.datac(\displayOutput|swap~q ),
	.datad(\displayOutput|Mux21~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|co_display2[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|co_display2[6]~6 .lut_mask = 16'hCFC0;
defparam \displayOutput|co_display2[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N0
cycloneive_lcell_comb \displayOutput|Mux34~0 (
// Equation(s):
// \displayOutput|Mux34~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [8] & ((\instructionMem|altsyncram_component|auto_generated|q_a [11]) # (\instructionMem|altsyncram_component|auto_generated|q_a [9] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [10])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [8] & ((\instructionMem|altsyncram_component|auto_generated|q_a [9]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [10] $ (\instructionMem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux34~0 .lut_mask = 16'hF6BE;
defparam \displayOutput|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N30
cycloneive_lcell_comb \displayOutput|Mux34~1 (
// Equation(s):
// \displayOutput|Mux34~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux34~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux34~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux34~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N8
cycloneive_lcell_comb \displayOutput|Mux33~0 (
// Equation(s):
// \displayOutput|Mux33~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [9] & (!\instructionMem|altsyncram_component|auto_generated|q_a [11] & ((\instructionMem|altsyncram_component|auto_generated|q_a [8]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [10])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [9] & (\instructionMem|altsyncram_component|auto_generated|q_a [8] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [10] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux33~0 .lut_mask = 16'h4B02;
defparam \displayOutput|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N14
cycloneive_lcell_comb \displayOutput|Mux33~1 (
// Equation(s):
// \displayOutput|Mux33~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux33~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(\displayOutput|Mux33~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux33~1 .lut_mask = 16'hFCFC;
defparam \displayOutput|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N4
cycloneive_lcell_comb \displayOutput|Mux32~0 (
// Equation(s):
// \displayOutput|Mux32~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [9] & (((!\instructionMem|altsyncram_component|auto_generated|q_a [11] & \instructionMem|altsyncram_component|auto_generated|q_a [8])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [9] & ((\instructionMem|altsyncram_component|auto_generated|q_a [10] & (!\instructionMem|altsyncram_component|auto_generated|q_a [11])) # (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [10] & ((\instructionMem|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux32~0 .lut_mask = 16'h1F04;
defparam \displayOutput|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N6
cycloneive_lcell_comb \displayOutput|Mux32~1 (
// Equation(s):
// \displayOutput|Mux32~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux32~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(\displayOutput|Mux32~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux32~1 .lut_mask = 16'hFCFC;
defparam \displayOutput|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N16
cycloneive_lcell_comb \displayOutput|Mux31~0 (
// Equation(s):
// \displayOutput|Mux31~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [8] & (\instructionMem|altsyncram_component|auto_generated|q_a [9] $ ((!\instructionMem|altsyncram_component|auto_generated|q_a [10])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [8] & ((\instructionMem|altsyncram_component|auto_generated|q_a [9] & (!\instructionMem|altsyncram_component|auto_generated|q_a [10] & \instructionMem|altsyncram_component|auto_generated|q_a [11])) 
// # (!\instructionMem|altsyncram_component|auto_generated|q_a [9] & (\instructionMem|altsyncram_component|auto_generated|q_a [10] & !\instructionMem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux31~0 .lut_mask = 16'h9924;
defparam \displayOutput|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N10
cycloneive_lcell_comb \displayOutput|Mux31~1 (
// Equation(s):
// \displayOutput|Mux31~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux31~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux31~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux31~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N28
cycloneive_lcell_comb \displayOutput|Mux30~0 (
// Equation(s):
// \displayOutput|Mux30~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [10] & (\instructionMem|altsyncram_component|auto_generated|q_a [11] & ((\instructionMem|altsyncram_component|auto_generated|q_a [9]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [8])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [10] & (\instructionMem|altsyncram_component|auto_generated|q_a [9] & (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [11] & !\instructionMem|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux30~0 .lut_mask = 16'h80C2;
defparam \displayOutput|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N26
cycloneive_lcell_comb \displayOutput|Mux30~1 (
// Equation(s):
// \displayOutput|Mux30~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux30~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux30~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux30~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N24
cycloneive_lcell_comb \displayOutput|Mux29~0 (
// Equation(s):
// \displayOutput|Mux29~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [9] & ((\instructionMem|altsyncram_component|auto_generated|q_a [8] & ((\instructionMem|altsyncram_component|auto_generated|q_a [11]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [8] & (\instructionMem|altsyncram_component|auto_generated|q_a [10])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [9] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [10] & (\instructionMem|altsyncram_component|auto_generated|q_a [11] $ (\instructionMem|altsyncram_component|auto_generated|q_a [8]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux29~0 .lut_mask = 16'hA4C8;
defparam \displayOutput|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N2
cycloneive_lcell_comb \displayOutput|Mux29~1 (
// Equation(s):
// \displayOutput|Mux29~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux29~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux29~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux29~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N20
cycloneive_lcell_comb \displayOutput|Mux28~0 (
// Equation(s):
// \displayOutput|Mux28~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [10] & (!\instructionMem|altsyncram_component|auto_generated|q_a [9] & (\instructionMem|altsyncram_component|auto_generated|q_a [11] $ 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [8])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [10] & (\instructionMem|altsyncram_component|auto_generated|q_a [8] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [9] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [9]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [10]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [11]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\displayOutput|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux28~0 .lut_mask = 16'h6104;
defparam \displayOutput|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N22
cycloneive_lcell_comb \displayOutput|Mux28~1 (
// Equation(s):
// \displayOutput|Mux28~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux28~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux28~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux28~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N22
cycloneive_lcell_comb \displayOutput|Mux41~0 (
// Equation(s):
// \displayOutput|Mux41~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [12] & ((\instructionMem|altsyncram_component|auto_generated|q_a [15]) # (\instructionMem|altsyncram_component|auto_generated|q_a [14] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [13])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [12] & ((\instructionMem|altsyncram_component|auto_generated|q_a [13]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [15] $ (\instructionMem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux41~0 .lut_mask = 16'hBFDA;
defparam \displayOutput|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N8
cycloneive_lcell_comb \displayOutput|Mux41~1 (
// Equation(s):
// \displayOutput|Mux41~1_combout  = (\displayOutput|Mux41~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux41~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux41~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N24
cycloneive_lcell_comb \displayOutput|Mux40~0 (
// Equation(s):
// \displayOutput|Mux40~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [12] & (\instructionMem|altsyncram_component|auto_generated|q_a [15] $ (((\instructionMem|altsyncram_component|auto_generated|q_a [13]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [14]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [12] & (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [14] & \instructionMem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux40~0 .lut_mask = 16'h4584;
defparam \displayOutput|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N30
cycloneive_lcell_comb \displayOutput|Mux40~1 (
// Equation(s):
// \displayOutput|Mux40~1_combout  = (\displayOutput|Mux40~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux40~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux40~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N20
cycloneive_lcell_comb \displayOutput|Mux39~0 (
// Equation(s):
// \displayOutput|Mux39~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [13] & (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & (\instructionMem|altsyncram_component|auto_generated|q_a [12]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [13] & ((\instructionMem|altsyncram_component|auto_generated|q_a [14] & (!\instructionMem|altsyncram_component|auto_generated|q_a [15])) # (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [14] & ((\instructionMem|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux39~0 .lut_mask = 16'h445C;
defparam \displayOutput|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N6
cycloneive_lcell_comb \displayOutput|Mux39~1 (
// Equation(s):
// \displayOutput|Mux39~1_combout  = (\displayOutput|Mux39~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux39~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux39~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N12
cycloneive_lcell_comb \displayOutput|Mux38~0 (
// Equation(s):
// \displayOutput|Mux38~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [12] & ((\instructionMem|altsyncram_component|auto_generated|q_a [14] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [12] & ((\instructionMem|altsyncram_component|auto_generated|q_a [15] & (!\instructionMem|altsyncram_component|auto_generated|q_a [14] & \instructionMem|altsyncram_component|auto_generated|q_a 
// [13])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & (\instructionMem|altsyncram_component|auto_generated|q_a [14] & !\instructionMem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux38~0 .lut_mask = 16'hC21C;
defparam \displayOutput|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N14
cycloneive_lcell_comb \displayOutput|Mux38~1 (
// Equation(s):
// \displayOutput|Mux38~1_combout  = (\displayOutput|Mux38~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux38~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux38~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N16
cycloneive_lcell_comb \displayOutput|Mux37~0 (
// Equation(s):
// \displayOutput|Mux37~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [15] & (\instructionMem|altsyncram_component|auto_generated|q_a [14] & ((\instructionMem|altsyncram_component|auto_generated|q_a [13]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [12])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & (!\instructionMem|altsyncram_component|auto_generated|q_a [12] & 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [14] & \instructionMem|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux37~0 .lut_mask = 16'hA120;
defparam \displayOutput|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N2
cycloneive_lcell_comb \displayOutput|Mux37~1 (
// Equation(s):
// \displayOutput|Mux37~1_combout  = (\displayOutput|Mux37~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux37~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux37~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N10
cycloneive_lcell_comb \displayOutput|Mux36~0 (
// Equation(s):
// \displayOutput|Mux36~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [15] & ((\instructionMem|altsyncram_component|auto_generated|q_a [12] & ((\instructionMem|altsyncram_component|auto_generated|q_a [13]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [12] & (\instructionMem|altsyncram_component|auto_generated|q_a [14])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [14] & (\instructionMem|altsyncram_component|auto_generated|q_a [12] $ (\instructionMem|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux36~0 .lut_mask = 16'hB860;
defparam \displayOutput|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N4
cycloneive_lcell_comb \displayOutput|Mux36~1 (
// Equation(s):
// \displayOutput|Mux36~1_combout  = (\displayOutput|Mux36~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux36~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux36~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N18
cycloneive_lcell_comb \displayOutput|Mux35~0 (
// Equation(s):
// \displayOutput|Mux35~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [15] & (\instructionMem|altsyncram_component|auto_generated|q_a [12] & (\instructionMem|altsyncram_component|auto_generated|q_a [14] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [13])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [15] & (!\instructionMem|altsyncram_component|auto_generated|q_a [13] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [12] $ (\instructionMem|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [15]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [12]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [14]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\displayOutput|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux35~0 .lut_mask = 16'h0894;
defparam \displayOutput|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y56_N0
cycloneive_lcell_comb \displayOutput|Mux35~1 (
// Equation(s):
// \displayOutput|Mux35~1_combout  = (\displayOutput|Mux35~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux35~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux35~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N8
cycloneive_lcell_comb \displayOutput|Mux48~0 (
// Equation(s):
// \displayOutput|Mux48~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\instructionMem|altsyncram_component|auto_generated|q_a [19]) # (\instructionMem|altsyncram_component|auto_generated|q_a [18] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [18] $ (\instructionMem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux48~0 .lut_mask = 16'hFD7A;
defparam \displayOutput|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N0
cycloneive_lcell_comb \displayOutput|Mux48~1 (
// Equation(s):
// \displayOutput|Mux48~1_combout  = (\displayOutput|Mux48~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux48~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux48~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N10
cycloneive_lcell_comb \displayOutput|Mux47~0 (
// Equation(s):
// \displayOutput|Mux47~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [16] & (\instructionMem|altsyncram_component|auto_generated|q_a [17] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [19])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (!\instructionMem|altsyncram_component|auto_generated|q_a [19] & ((\instructionMem|altsyncram_component|auto_generated|q_a 
// [16]) # (\instructionMem|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux47~0 .lut_mask = 16'h08D4;
defparam \displayOutput|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N16
cycloneive_lcell_comb \displayOutput|Mux47~1 (
// Equation(s):
// \displayOutput|Mux47~1_combout  = (\displayOutput|Mux47~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux47~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux47~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N30
cycloneive_lcell_comb \displayOutput|Mux46~0 (
// Equation(s):
// \displayOutput|Mux46~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17] & (((\instructionMem|altsyncram_component|auto_generated|q_a [16] & !\instructionMem|altsyncram_component|auto_generated|q_a [19])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & ((\instructionMem|altsyncram_component|auto_generated|q_a [18] & ((!\instructionMem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux46~0 .lut_mask = 16'h04CE;
defparam \displayOutput|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N0
cycloneive_lcell_comb \displayOutput|Mux46~1 (
// Equation(s):
// \displayOutput|Mux46~1_combout  = (\displayOutput|Mux46~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux46~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux46~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N2
cycloneive_lcell_comb \displayOutput|Mux45~0 (
// Equation(s):
// \displayOutput|Mux45~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [16] & (\instructionMem|altsyncram_component|auto_generated|q_a [18] $ ((!\instructionMem|altsyncram_component|auto_generated|q_a [17])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\instructionMem|altsyncram_component|auto_generated|q_a [18] & (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & !\instructionMem|altsyncram_component|auto_generated|q_a 
// [19])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [17] & \instructionMem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux45~0 .lut_mask = 16'h9486;
defparam \displayOutput|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N12
cycloneive_lcell_comb \displayOutput|Mux45~1 (
// Equation(s):
// \displayOutput|Mux45~1_combout  = (\displayOutput|Mux45~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux45~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux45~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N22
cycloneive_lcell_comb \displayOutput|Mux44~0 (
// Equation(s):
// \displayOutput|Mux44~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [19] & ((\instructionMem|altsyncram_component|auto_generated|q_a [17]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [16])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [17] & !\instructionMem|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux44~0 .lut_mask = 16'hA210;
defparam \displayOutput|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N28
cycloneive_lcell_comb \displayOutput|Mux44~1 (
// Equation(s):
// \displayOutput|Mux44~1_combout  = (\displayOutput|Mux44~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux44~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux44~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N26
cycloneive_lcell_comb \displayOutput|Mux43~0 (
// Equation(s):
// \displayOutput|Mux43~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [17] & ((\instructionMem|altsyncram_component|auto_generated|q_a [16] & ((\instructionMem|altsyncram_component|auto_generated|q_a [19]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [16] & (\instructionMem|altsyncram_component|auto_generated|q_a [18])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [16] $ (\instructionMem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux43~0 .lut_mask = 16'hE228;
defparam \displayOutput|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N24
cycloneive_lcell_comb \displayOutput|Mux43~1 (
// Equation(s):
// \displayOutput|Mux43~1_combout  = (\displayOutput|Mux43~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux43~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux43~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N18
cycloneive_lcell_comb \displayOutput|Mux42~0 (
// Equation(s):
// \displayOutput|Mux42~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [18] & (!\instructionMem|altsyncram_component|auto_generated|q_a [17] & (\instructionMem|altsyncram_component|auto_generated|q_a [16] $ 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [19])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [18] & (\instructionMem|altsyncram_component|auto_generated|q_a [16] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [17] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [18]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [16]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [17]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\displayOutput|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux42~0 .lut_mask = 16'h4806;
defparam \displayOutput|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y62_N20
cycloneive_lcell_comb \displayOutput|Mux42~1 (
// Equation(s):
// \displayOutput|Mux42~1_combout  = (\displayOutput|Mux42~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux42~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux42~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N22
cycloneive_lcell_comb \displayOutput|Mux55~0 (
// Equation(s):
// \displayOutput|Mux55~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [20] & ((\instructionMem|altsyncram_component|auto_generated|q_a [23]) # (\instructionMem|altsyncram_component|auto_generated|q_a [21] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [20] & ((\instructionMem|altsyncram_component|auto_generated|q_a [21]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [23] $ (\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux55~0 .lut_mask = 16'hBDEE;
defparam \displayOutput|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \displayOutput|Mux55~1 (
// Equation(s):
// \displayOutput|Mux55~1_combout  = (\displayOutput|Mux55~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux55~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux55~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N0
cycloneive_lcell_comb \displayOutput|Mux54~0 (
// Equation(s):
// \displayOutput|Mux54~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & ((\instructionMem|altsyncram_component|auto_generated|q_a [20]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & (\instructionMem|altsyncram_component|auto_generated|q_a [20] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [23] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux54~0 .lut_mask = 16'h6054;
defparam \displayOutput|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N14
cycloneive_lcell_comb \displayOutput|Mux54~1 (
// Equation(s):
// \displayOutput|Mux54~1_combout  = (\displayOutput|Mux54~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux54~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux54~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N24
cycloneive_lcell_comb \displayOutput|Mux53~0 (
// Equation(s):
// \displayOutput|Mux53~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [21] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\instructionMem|altsyncram_component|auto_generated|q_a [20]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & ((\instructionMem|altsyncram_component|auto_generated|q_a [22] & (!\instructionMem|altsyncram_component|auto_generated|q_a [23])) # (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [22] & ((\instructionMem|altsyncram_component|auto_generated|q_a [20])))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux53~0 .lut_mask = 16'h5170;
defparam \displayOutput|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N22
cycloneive_lcell_comb \displayOutput|Mux53~1 (
// Equation(s):
// \displayOutput|Mux53~1_combout  = (\displayOutput|Mux53~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux53~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux53~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N10
cycloneive_lcell_comb \displayOutput|Mux52~0 (
// Equation(s):
// \displayOutput|Mux52~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [20] & ((\instructionMem|altsyncram_component|auto_generated|q_a [21] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [20] & ((\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\instructionMem|altsyncram_component|auto_generated|q_a [21] & !\instructionMem|altsyncram_component|auto_generated|q_a 
// [22])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & \instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux52~0 .lut_mask = 16'hC138;
defparam \displayOutput|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y67_N22
cycloneive_lcell_comb \displayOutput|Mux52~1 (
// Equation(s):
// \displayOutput|Mux52~1_combout  = (\displayOutput|Mux52~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux52~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux52~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N12
cycloneive_lcell_comb \displayOutput|Mux51~0 (
// Equation(s):
// \displayOutput|Mux51~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\instructionMem|altsyncram_component|auto_generated|q_a [22] & ((\instructionMem|altsyncram_component|auto_generated|q_a [21]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [20])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\instructionMem|altsyncram_component|auto_generated|q_a [21] & (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [20] & !\instructionMem|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux51~0 .lut_mask = 16'h8A04;
defparam \displayOutput|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N6
cycloneive_lcell_comb \displayOutput|Mux51~1 (
// Equation(s):
// \displayOutput|Mux51~1_combout  = (\displayOutput|Mux51~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux51~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux51~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N20
cycloneive_lcell_comb \displayOutput|Mux50~0 (
// Equation(s):
// \displayOutput|Mux50~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & ((\instructionMem|altsyncram_component|auto_generated|q_a [20] & (\instructionMem|altsyncram_component|auto_generated|q_a [21])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [20] & ((\instructionMem|altsyncram_component|auto_generated|q_a [22]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & 
// (\instructionMem|altsyncram_component|auto_generated|q_a [22] & (\instructionMem|altsyncram_component|auto_generated|q_a [21] $ (\instructionMem|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux50~0 .lut_mask = 16'h9E80;
defparam \displayOutput|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N18
cycloneive_lcell_comb \displayOutput|Mux50~1 (
// Equation(s):
// \displayOutput|Mux50~1_combout  = (\displayOutput|Mux50~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux50~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux50~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N4
cycloneive_lcell_comb \displayOutput|Mux49~0 (
// Equation(s):
// \displayOutput|Mux49~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [23] & (\instructionMem|altsyncram_component|auto_generated|q_a [20] & (\instructionMem|altsyncram_component|auto_generated|q_a [21] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [22])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [23] & (!\instructionMem|altsyncram_component|auto_generated|q_a [21] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [20] $ (\instructionMem|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [23]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [21]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [20]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\displayOutput|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux49~0 .lut_mask = 16'h2190;
defparam \displayOutput|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N20
cycloneive_lcell_comb \displayOutput|Mux49~1 (
// Equation(s):
// \displayOutput|Mux49~1_combout  = (\displayOutput|Mux49~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux49~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux49~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N12
cycloneive_lcell_comb \displayOutput|Mux62~0 (
// Equation(s):
// \displayOutput|Mux62~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [24] & ((\instructionMem|altsyncram_component|auto_generated|q_a [27]) # (\instructionMem|altsyncram_component|auto_generated|q_a [26] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [25])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [24] & ((\instructionMem|altsyncram_component|auto_generated|q_a [25]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [26] $ (\instructionMem|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux62~0 .lut_mask = 16'hF7BC;
defparam \displayOutput|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N2
cycloneive_lcell_comb \displayOutput|Mux62~1 (
// Equation(s):
// \displayOutput|Mux62~1_combout  = (\displayOutput|Mux62~0_combout ) # (\displayOutput|swap~q )

	.dataa(\displayOutput|Mux62~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux62~1 .lut_mask = 16'hFFAA;
defparam \displayOutput|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N20
cycloneive_lcell_comb \displayOutput|Mux61~0 (
// Equation(s):
// \displayOutput|Mux61~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [24] & (\instructionMem|altsyncram_component|auto_generated|q_a [27] $ (((\instructionMem|altsyncram_component|auto_generated|q_a [25]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [26]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [24] & (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & \instructionMem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux61~0 .lut_mask = 16'h0B82;
defparam \displayOutput|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N10
cycloneive_lcell_comb \displayOutput|Mux61~1 (
// Equation(s):
// \displayOutput|Mux61~1_combout  = (\displayOutput|Mux61~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux61~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux61~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N24
cycloneive_lcell_comb \displayOutput|Mux60~0 (
// Equation(s):
// \displayOutput|Mux60~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [25] & (\instructionMem|altsyncram_component|auto_generated|q_a [24] & ((!\instructionMem|altsyncram_component|auto_generated|q_a [27])))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [25] & ((\instructionMem|altsyncram_component|auto_generated|q_a [26] & ((!\instructionMem|altsyncram_component|auto_generated|q_a [27]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux60~0 .lut_mask = 16'h0A2E;
defparam \displayOutput|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N6
cycloneive_lcell_comb \displayOutput|Mux60~1 (
// Equation(s):
// \displayOutput|Mux60~1_combout  = (\displayOutput|Mux60~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux60~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux60~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N16
cycloneive_lcell_comb \displayOutput|Mux59~0 (
// Equation(s):
// \displayOutput|Mux59~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [24] & (\instructionMem|altsyncram_component|auto_generated|q_a [26] $ (((!\instructionMem|altsyncram_component|auto_generated|q_a [25]))))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [24] & ((\instructionMem|altsyncram_component|auto_generated|q_a [26] & (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & !\instructionMem|altsyncram_component|auto_generated|q_a 
// [25])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [27] & \instructionMem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux59~0 .lut_mask = 16'h9826;
defparam \displayOutput|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N22
cycloneive_lcell_comb \displayOutput|Mux59~1 (
// Equation(s):
// \displayOutput|Mux59~1_combout  = (\displayOutput|Mux59~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux59~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux59~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N4
cycloneive_lcell_comb \displayOutput|Mux58~0 (
// Equation(s):
// \displayOutput|Mux58~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [27] & ((\instructionMem|altsyncram_component|auto_generated|q_a [25]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [24])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & (!\instructionMem|altsyncram_component|auto_generated|q_a [24] & 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & \instructionMem|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux58~0 .lut_mask = 16'hC140;
defparam \displayOutput|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N30
cycloneive_lcell_comb \displayOutput|Mux58~1 (
// Equation(s):
// \displayOutput|Mux58~1_combout  = (\displayOutput|Mux58~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux58~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux58~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N8
cycloneive_lcell_comb \displayOutput|Mux57~0 (
// Equation(s):
// \displayOutput|Mux57~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [27] & ((\instructionMem|altsyncram_component|auto_generated|q_a [24] & ((\instructionMem|altsyncram_component|auto_generated|q_a [25]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [24] & (\instructionMem|altsyncram_component|auto_generated|q_a [26])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [27] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [24] $ (\instructionMem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux57~0 .lut_mask = 16'hE448;
defparam \displayOutput|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N18
cycloneive_lcell_comb \displayOutput|Mux57~1 (
// Equation(s):
// \displayOutput|Mux57~1_combout  = (\displayOutput|Mux57~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux57~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux57~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N0
cycloneive_lcell_comb \displayOutput|Mux56~0 (
// Equation(s):
// \displayOutput|Mux56~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [26] & (!\instructionMem|altsyncram_component|auto_generated|q_a [25] & (\instructionMem|altsyncram_component|auto_generated|q_a [24] $ 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [27])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [26] & (\instructionMem|altsyncram_component|auto_generated|q_a [24] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [27] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [24]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [26]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [27]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\displayOutput|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux56~0 .lut_mask = 16'h2086;
defparam \displayOutput|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y72_N26
cycloneive_lcell_comb \displayOutput|Mux56~1 (
// Equation(s):
// \displayOutput|Mux56~1_combout  = (\displayOutput|Mux56~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux56~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux56~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N12
cycloneive_lcell_comb \displayOutput|Mux69~0 (
// Equation(s):
// \displayOutput|Mux69~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [28] & ((\instructionMem|altsyncram_component|auto_generated|q_a [31]) # (\instructionMem|altsyncram_component|auto_generated|q_a [29] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [30])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [28] & ((\instructionMem|altsyncram_component|auto_generated|q_a [29]) # (\instructionMem|altsyncram_component|auto_generated|q_a 
// [31] $ (\instructionMem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux69~0 .lut_mask = 16'hE7FA;
defparam \displayOutput|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N12
cycloneive_lcell_comb \displayOutput|Mux69~1 (
// Equation(s):
// \displayOutput|Mux69~1_combout  = (\displayOutput|Mux69~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux69~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux69~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N14
cycloneive_lcell_comb \displayOutput|Mux68~0 (
// Equation(s):
// \displayOutput|Mux68~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [29] & (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & ((\instructionMem|altsyncram_component|auto_generated|q_a [28]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [30])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [31] $ (!\instructionMem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux68~0 .lut_mask = 16'h480E;
defparam \displayOutput|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y57_N8
cycloneive_lcell_comb \displayOutput|Mux68~1 (
// Equation(s):
// \displayOutput|Mux68~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux68~0_combout )

	.dataa(gnd),
	.datab(\displayOutput|swap~q ),
	.datac(gnd),
	.datad(\displayOutput|Mux68~0_combout ),
	.cin(gnd),
	.combout(\displayOutput|Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux68~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N4
cycloneive_lcell_comb \displayOutput|Mux67~0 (
// Equation(s):
// \displayOutput|Mux67~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [29] & (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (!\instructionMem|altsyncram_component|auto_generated|q_a [31]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & ((\instructionMem|altsyncram_component|auto_generated|q_a [30] & ((!\instructionMem|altsyncram_component|auto_generated|q_a [31]))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [30] & (\instructionMem|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux67~0 .lut_mask = 16'h0D4C;
defparam \displayOutput|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y67_N2
cycloneive_lcell_comb \displayOutput|Mux67~1 (
// Equation(s):
// \displayOutput|Mux67~1_combout  = (\displayOutput|Mux67~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux67~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux67~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N30
cycloneive_lcell_comb \displayOutput|Mux66~0 (
// Equation(s):
// \displayOutput|Mux66~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (\instructionMem|altsyncram_component|auto_generated|q_a [29] $ (((!\instructionMem|altsyncram_component|auto_generated|q_a [30]))))) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [28] & ((\instructionMem|altsyncram_component|auto_generated|q_a [29] & (\instructionMem|altsyncram_component|auto_generated|q_a [31] & !\instructionMem|altsyncram_component|auto_generated|q_a 
// [30])) # (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & \instructionMem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux66~0 .lut_mask = 16'h8964;
defparam \displayOutput|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y59_N18
cycloneive_lcell_comb \displayOutput|Mux66~1 (
// Equation(s):
// \displayOutput|Mux66~1_combout  = (\displayOutput|Mux66~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(\displayOutput|Mux66~0_combout ),
	.datac(gnd),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux66~1 .lut_mask = 16'hFFCC;
defparam \displayOutput|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N20
cycloneive_lcell_comb \displayOutput|Mux65~0 (
// Equation(s):
// \displayOutput|Mux65~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [30] & ((\instructionMem|altsyncram_component|auto_generated|q_a [29]) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [28])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [29] & (!\instructionMem|altsyncram_component|auto_generated|q_a 
// [28] & !\instructionMem|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux65~0 .lut_mask = 16'hB002;
defparam \displayOutput|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N10
cycloneive_lcell_comb \displayOutput|Mux65~1 (
// Equation(s):
// \displayOutput|Mux65~1_combout  = (\displayOutput|Mux65~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux65~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux65~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N22
cycloneive_lcell_comb \displayOutput|Mux64~0 (
// Equation(s):
// \displayOutput|Mux64~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [29] & ((\instructionMem|altsyncram_component|auto_generated|q_a [28] & (\instructionMem|altsyncram_component|auto_generated|q_a [31])) # 
// (!\instructionMem|altsyncram_component|auto_generated|q_a [28] & ((\instructionMem|altsyncram_component|auto_generated|q_a [30]))))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & 
// (\instructionMem|altsyncram_component|auto_generated|q_a [30] & (\instructionMem|altsyncram_component|auto_generated|q_a [28] $ (\instructionMem|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux64~0 .lut_mask = 16'hB680;
defparam \displayOutput|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y70_N0
cycloneive_lcell_comb \displayOutput|Mux64~1 (
// Equation(s):
// \displayOutput|Mux64~1_combout  = (\displayOutput|swap~q ) # (\displayOutput|Mux64~0_combout )

	.dataa(\displayOutput|swap~q ),
	.datab(gnd),
	.datac(\displayOutput|Mux64~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\displayOutput|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux64~1 .lut_mask = 16'hFAFA;
defparam \displayOutput|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y55_N16
cycloneive_lcell_comb \displayOutput|Mux63~0 (
// Equation(s):
// \displayOutput|Mux63~0_combout  = (\instructionMem|altsyncram_component|auto_generated|q_a [31] & (\instructionMem|altsyncram_component|auto_generated|q_a [28] & (\instructionMem|altsyncram_component|auto_generated|q_a [29] $ 
// (\instructionMem|altsyncram_component|auto_generated|q_a [30])))) # (!\instructionMem|altsyncram_component|auto_generated|q_a [31] & (!\instructionMem|altsyncram_component|auto_generated|q_a [29] & (\instructionMem|altsyncram_component|auto_generated|q_a 
// [28] $ (\instructionMem|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\instructionMem|altsyncram_component|auto_generated|q_a [29]),
	.datab(\instructionMem|altsyncram_component|auto_generated|q_a [28]),
	.datac(\instructionMem|altsyncram_component|auto_generated|q_a [31]),
	.datad(\instructionMem|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\displayOutput|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux63~0 .lut_mask = 16'h4184;
defparam \displayOutput|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y70_N4
cycloneive_lcell_comb \displayOutput|Mux63~1 (
// Equation(s):
// \displayOutput|Mux63~1_combout  = (\displayOutput|Mux63~0_combout ) # (\displayOutput|swap~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\displayOutput|Mux63~0_combout ),
	.datad(\displayOutput|swap~q ),
	.cin(gnd),
	.combout(\displayOutput|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \displayOutput|Mux63~1 .lut_mask = 16'hFFF0;
defparam \displayOutput|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

assign MuxOut[0] = \MuxOut[0]~output_o ;

assign MuxOut[1] = \MuxOut[1]~output_o ;

assign MuxOut[2] = \MuxOut[2]~output_o ;

assign MuxOut[3] = \MuxOut[3]~output_o ;

assign MuxOut[4] = \MuxOut[4]~output_o ;

assign MuxOut[5] = \MuxOut[5]~output_o ;

assign MuxOut[6] = \MuxOut[6]~output_o ;

assign MuxOut[7] = \MuxOut[7]~output_o ;

assign InstructionOut[0] = \InstructionOut[0]~output_o ;

assign InstructionOut[1] = \InstructionOut[1]~output_o ;

assign InstructionOut[2] = \InstructionOut[2]~output_o ;

assign InstructionOut[3] = \InstructionOut[3]~output_o ;

assign InstructionOut[4] = \InstructionOut[4]~output_o ;

assign InstructionOut[5] = \InstructionOut[5]~output_o ;

assign InstructionOut[6] = \InstructionOut[6]~output_o ;

assign InstructionOut[7] = \InstructionOut[7]~output_o ;

assign InstructionOut[8] = \InstructionOut[8]~output_o ;

assign InstructionOut[9] = \InstructionOut[9]~output_o ;

assign InstructionOut[10] = \InstructionOut[10]~output_o ;

assign InstructionOut[11] = \InstructionOut[11]~output_o ;

assign InstructionOut[12] = \InstructionOut[12]~output_o ;

assign InstructionOut[13] = \InstructionOut[13]~output_o ;

assign InstructionOut[14] = \InstructionOut[14]~output_o ;

assign InstructionOut[15] = \InstructionOut[15]~output_o ;

assign InstructionOut[16] = \InstructionOut[16]~output_o ;

assign InstructionOut[17] = \InstructionOut[17]~output_o ;

assign InstructionOut[18] = \InstructionOut[18]~output_o ;

assign InstructionOut[19] = \InstructionOut[19]~output_o ;

assign InstructionOut[20] = \InstructionOut[20]~output_o ;

assign InstructionOut[21] = \InstructionOut[21]~output_o ;

assign InstructionOut[22] = \InstructionOut[22]~output_o ;

assign InstructionOut[23] = \InstructionOut[23]~output_o ;

assign InstructionOut[24] = \InstructionOut[24]~output_o ;

assign InstructionOut[25] = \InstructionOut[25]~output_o ;

assign InstructionOut[26] = \InstructionOut[26]~output_o ;

assign InstructionOut[27] = \InstructionOut[27]~output_o ;

assign InstructionOut[28] = \InstructionOut[28]~output_o ;

assign InstructionOut[29] = \InstructionOut[29]~output_o ;

assign InstructionOut[30] = \InstructionOut[30]~output_o ;

assign InstructionOut[31] = \InstructionOut[31]~output_o ;

assign BranchOut = \BranchOut~output_o ;

assign ZeroOut = \ZeroOut~output_o ;

assign MemWriteOut = \MemWriteOut~output_o ;

assign RegWriteOut = \RegWriteOut~output_o ;

assign o_display1[0] = \o_display1[0]~output_o ;

assign o_display1[1] = \o_display1[1]~output_o ;

assign o_display1[2] = \o_display1[2]~output_o ;

assign o_display1[3] = \o_display1[3]~output_o ;

assign o_display1[4] = \o_display1[4]~output_o ;

assign o_display1[5] = \o_display1[5]~output_o ;

assign o_display1[6] = \o_display1[6]~output_o ;

assign o_display2[0] = \o_display2[0]~output_o ;

assign o_display2[1] = \o_display2[1]~output_o ;

assign o_display2[2] = \o_display2[2]~output_o ;

assign o_display2[3] = \o_display2[3]~output_o ;

assign o_display2[4] = \o_display2[4]~output_o ;

assign o_display2[5] = \o_display2[5]~output_o ;

assign o_display2[6] = \o_display2[6]~output_o ;

assign o_display3[0] = \o_display3[0]~output_o ;

assign o_display3[1] = \o_display3[1]~output_o ;

assign o_display3[2] = \o_display3[2]~output_o ;

assign o_display3[3] = \o_display3[3]~output_o ;

assign o_display3[4] = \o_display3[4]~output_o ;

assign o_display3[5] = \o_display3[5]~output_o ;

assign o_display3[6] = \o_display3[6]~output_o ;

assign o_display4[0] = \o_display4[0]~output_o ;

assign o_display4[1] = \o_display4[1]~output_o ;

assign o_display4[2] = \o_display4[2]~output_o ;

assign o_display4[3] = \o_display4[3]~output_o ;

assign o_display4[4] = \o_display4[4]~output_o ;

assign o_display4[5] = \o_display4[5]~output_o ;

assign o_display4[6] = \o_display4[6]~output_o ;

assign o_display5[0] = \o_display5[0]~output_o ;

assign o_display5[1] = \o_display5[1]~output_o ;

assign o_display5[2] = \o_display5[2]~output_o ;

assign o_display5[3] = \o_display5[3]~output_o ;

assign o_display5[4] = \o_display5[4]~output_o ;

assign o_display5[5] = \o_display5[5]~output_o ;

assign o_display5[6] = \o_display5[6]~output_o ;

assign o_display6[0] = \o_display6[0]~output_o ;

assign o_display6[1] = \o_display6[1]~output_o ;

assign o_display6[2] = \o_display6[2]~output_o ;

assign o_display6[3] = \o_display6[3]~output_o ;

assign o_display6[4] = \o_display6[4]~output_o ;

assign o_display6[5] = \o_display6[5]~output_o ;

assign o_display6[6] = \o_display6[6]~output_o ;

assign o_display7[0] = \o_display7[0]~output_o ;

assign o_display7[1] = \o_display7[1]~output_o ;

assign o_display7[2] = \o_display7[2]~output_o ;

assign o_display7[3] = \o_display7[3]~output_o ;

assign o_display7[4] = \o_display7[4]~output_o ;

assign o_display7[5] = \o_display7[5]~output_o ;

assign o_display7[6] = \o_display7[6]~output_o ;

assign o_display8[0] = \o_display8[0]~output_o ;

assign o_display8[1] = \o_display8[1]~output_o ;

assign o_display8[2] = \o_display8[2]~output_o ;

assign o_display8[3] = \o_display8[3]~output_o ;

assign o_display8[4] = \o_display8[4]~output_o ;

assign o_display8[5] = \o_display8[5]~output_o ;

assign o_display8[6] = \o_display8[6]~output_o ;

endmodule
