<stg><name>pqcrystals_dilithium.11</name>


<trans_list>

<trans id="119" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:0  %a_offset_read = call i33 @_ssdm_op_Read.ap_auto.i33(i33 %a_offset)

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %r_coeffs_offset_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %r_coeffs_offset)

]]></Node>
<StgValue><ssdm name="r_coeffs_offset_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="33">
<![CDATA[
:2  %trunc_ln599 = trunc i33 %a_offset_read to i13

]]></Node>
<StgValue><ssdm name="trunc_ln599"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln598 = zext i6 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln598"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln598 = icmp eq i6 %i_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln598"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln598, label %3, label %2

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="6">
<![CDATA[
:0  %trunc_ln599_1 = trunc i6 %i_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln599_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1  %shl_ln599_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %trunc_ln599_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln599_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="7">
<![CDATA[
:2  %zext_ln599 = zext i7 %shl_ln599_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln599"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %sub_ln599 = sub i8 %zext_ln599, %zext_ln598

]]></Node>
<StgValue><ssdm name="sub_ln599"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="8">
<![CDATA[
:4  %sext_ln599 = sext i8 %sub_ln599 to i13

]]></Node>
<StgValue><ssdm name="sext_ln599"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %add_ln599 = add i13 %trunc_ln599, %sext_ln599

]]></Node>
<StgValue><ssdm name="add_ln599"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="13">
<![CDATA[
:6  %zext_ln599_1 = zext i13 %add_ln599 to i64

]]></Node>
<StgValue><ssdm name="zext_ln599_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %a_addr_4 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln599_1

]]></Node>
<StgValue><ssdm name="a_addr_4"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="12">
<![CDATA[
:8  %a_load = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln598" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln627"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="12">
<![CDATA[
:8  %a_load = load i8* %a_addr_4, align 1

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="8">
<![CDATA[
:9  %trunc_ln599_2 = trunc i8 %a_load to i3

]]></Node>
<StgValue><ssdm name="trunc_ln599_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="3">
<![CDATA[
:10  %zext_ln599_2 = zext i3 %trunc_ln599_2 to i4

]]></Node>
<StgValue><ssdm name="zext_ln599_2"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:11  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln599_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="5" op_3_bw="3">
<![CDATA[
:12  %tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i5.i3(i3 %r_coeffs_offset_read, i5 %trunc_ln599_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="11">
<![CDATA[
:13  %zext_ln599_3 = zext i11 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="zext_ln599_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %r_coeffs_addr = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln599_3

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load, i32 3, i32 5)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="3">
<![CDATA[
:16  %zext_ln600 = zext i3 %trunc_ln to i4

]]></Node>
<StgValue><ssdm name="zext_ln600"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17  %or_ln600 = or i8 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln600"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:18  %tmp_520 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln600)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
:19  %zext_ln600_1 = zext i11 %tmp_520 to i64

]]></Node>
<StgValue><ssdm name="zext_ln600_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %r_coeffs_addr_1 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln600_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_521 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %a_load, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %add_ln601 = add i8 1, %sub_ln599

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="8">
<![CDATA[
:23  %sext_ln601 = sext i8 %add_ln601 to i13

]]></Node>
<StgValue><ssdm name="sext_ln601"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:24  %add_ln601_1 = add i13 %trunc_ln599, %sext_ln601

]]></Node>
<StgValue><ssdm name="add_ln601_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
:25  %zext_ln601 = zext i13 %add_ln601_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln601"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %a_addr = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln601

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="12">
<![CDATA[
:27  %a_load_8 = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:48  %add_ln604 = add i8 2, %sub_ln599

]]></Node>
<StgValue><ssdm name="add_ln604"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="8">
<![CDATA[
:49  %sext_ln604 = sext i8 %add_ln604 to i13

]]></Node>
<StgValue><ssdm name="sext_ln604"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:50  %add_ln604_1 = add i13 %trunc_ln599, %sext_ln604

]]></Node>
<StgValue><ssdm name="add_ln604_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="13">
<![CDATA[
:51  %zext_ln604 = zext i13 %add_ln604_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %a_addr_5 = getelementptr [2544 x i8]* %a, i64 0, i64 %zext_ln604

]]></Node>
<StgValue><ssdm name="a_addr_5"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
:53  %a_load_9 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:73  %sub_ln608 = sub i4 2, %zext_ln599_2

]]></Node>
<StgValue><ssdm name="sub_ln608"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:74  %sext_ln608 = sext i4 %sub_ln608 to i32

]]></Node>
<StgValue><ssdm name="sext_ln608"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:75  store i32 %sext_ln608, i32* %r_coeffs_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln608"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:76  %sub_ln609 = sub i4 2, %zext_ln600

]]></Node>
<StgValue><ssdm name="sub_ln609"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="4">
<![CDATA[
:77  %sext_ln609 = sext i4 %sub_ln609 to i32

]]></Node>
<StgValue><ssdm name="sext_ln609"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:78  store i32 %sext_ln609, i32* %r_coeffs_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln609"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="12">
<![CDATA[
:27  %a_load_8 = load i8* %a_addr, align 1

]]></Node>
<StgValue><ssdm name="a_load_8"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8">
<![CDATA[
:28  %trunc_ln601 = trunc i8 %a_load_8 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln601"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
:29  %or_ln = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln601, i2 %tmp_521)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="3">
<![CDATA[
:30  %zext_ln601_1 = zext i3 %or_ln to i4

]]></Node>
<StgValue><ssdm name="zext_ln601_1"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:31  %or_ln601 = or i8 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln601"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:32  %tmp_522 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln601)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
:33  %zext_ln601_2 = zext i11 %tmp_522 to i64

]]></Node>
<StgValue><ssdm name="zext_ln601_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %r_coeffs_addr_2 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln601_2

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:35  %trunc_ln8 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_8, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="3">
<![CDATA[
:36  %zext_ln602 = zext i3 %trunc_ln8 to i4

]]></Node>
<StgValue><ssdm name="zext_ln602"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:37  %or_ln602 = or i8 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln602"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:38  %tmp_523 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln602)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="11">
<![CDATA[
:39  %zext_ln602_1 = zext i11 %tmp_523 to i64

]]></Node>
<StgValue><ssdm name="zext_ln602_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %r_coeffs_addr_3 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln602_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41  %trunc_ln9 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_8, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:47  %tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_load_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="12">
<![CDATA[
:53  %a_load_9 = load i8* %a_addr_5, align 1

]]></Node>
<StgValue><ssdm name="a_load_9"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="8">
<![CDATA[
:54  %trunc_ln604 = trunc i8 %a_load_9 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln604"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %trunc_ln10 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_9, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:67  %tmp_527 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %a_load_9, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:79  %sub_ln610 = sub i4 2, %zext_ln601_1

]]></Node>
<StgValue><ssdm name="sub_ln610"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
:80  %sext_ln610 = sext i4 %sub_ln610 to i32

]]></Node>
<StgValue><ssdm name="sext_ln610"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:81  store i32 %sext_ln610, i32* %r_coeffs_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln610"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:82  %sub_ln611 = sub i4 2, %zext_ln602

]]></Node>
<StgValue><ssdm name="sub_ln611"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
:83  %sext_ln611 = sext i4 %sub_ln611 to i32

]]></Node>
<StgValue><ssdm name="sext_ln611"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:84  store i32 %sext_ln611, i32* %r_coeffs_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln611"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="3">
<![CDATA[
:42  %zext_ln603 = zext i3 %trunc_ln9 to i4

]]></Node>
<StgValue><ssdm name="zext_ln603"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43  %or_ln603 = or i8 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:44  %tmp_524 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln603)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="11">
<![CDATA[
:45  %zext_ln603_1 = zext i11 %tmp_524 to i64

]]></Node>
<StgValue><ssdm name="zext_ln603_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %r_coeffs_addr_4 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln603_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_4"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:55  %or_ln1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln604, i1 %tmp)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="3">
<![CDATA[
:56  %zext_ln604_1 = zext i3 %or_ln1 to i4

]]></Node>
<StgValue><ssdm name="zext_ln604_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:57  %or_ln604 = or i8 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln604"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:58  %tmp_525 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln604)

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="11">
<![CDATA[
:59  %zext_ln604_2 = zext i11 %tmp_525 to i64

]]></Node>
<StgValue><ssdm name="zext_ln604_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %r_coeffs_addr_5 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:85  %sub_ln612 = sub i4 2, %zext_ln603

]]></Node>
<StgValue><ssdm name="sub_ln612"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="4">
<![CDATA[
:86  %sext_ln612 = sext i4 %sub_ln612 to i32

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:87  store i32 %sext_ln612, i32* %r_coeffs_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln612"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:88  %sub_ln613 = sub i4 2, %zext_ln604_1

]]></Node>
<StgValue><ssdm name="sub_ln613"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="4">
<![CDATA[
:89  %sext_ln613 = sext i4 %sub_ln613 to i32

]]></Node>
<StgValue><ssdm name="sext_ln613"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:90  store i32 %sext_ln613, i32* %r_coeffs_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln613"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="3">
<![CDATA[
:62  %zext_ln605 = zext i3 %trunc_ln10 to i4

]]></Node>
<StgValue><ssdm name="zext_ln605"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:63  %or_ln605 = or i8 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln605"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:64  %tmp_526 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln605)

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="11">
<![CDATA[
:65  %zext_ln605_1 = zext i11 %tmp_526 to i64

]]></Node>
<StgValue><ssdm name="zext_ln605_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %r_coeffs_addr_6 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln605_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_6"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="3">
<![CDATA[
:68  %zext_ln606 = zext i3 %tmp_527 to i4

]]></Node>
<StgValue><ssdm name="zext_ln606"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:69  %or_ln606 = or i8 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln606"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
:70  %tmp_528 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %r_coeffs_offset_read, i8 %or_ln606)

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="11">
<![CDATA[
:71  %zext_ln606_1 = zext i11 %tmp_528 to i64

]]></Node>
<StgValue><ssdm name="zext_ln606_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %r_coeffs_addr_7 = getelementptr [1024 x i32]* %r_coeffs, i64 0, i64 %zext_ln606_1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_7"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:91  %sub_ln614 = sub i4 2, %zext_ln605

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="4">
<![CDATA[
:92  %sext_ln614 = sext i4 %sub_ln614 to i32

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:93  store i32 %sext_ln614, i32* %r_coeffs_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln614"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:94  %sub_ln615 = sub i4 2, %zext_ln606

]]></Node>
<StgValue><ssdm name="sub_ln615"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="4">
<![CDATA[
:95  %sext_ln615 = sext i4 %sub_ln615 to i32

]]></Node>
<StgValue><ssdm name="sext_ln615"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:96  store i32 %sext_ln615, i32* %r_coeffs_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln615"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:97  br label %1

]]></Node>
<StgValue><ssdm name="br_ln598"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
