// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
// Date        : Sun Dec 22 20:24:26 2019
// Host        : imac running 64-bit Arch Linux
// Command     : write_verilog -force -mode funcsim
//               /home/thu-skyworks/meow/Desktop/workspace/cod19grp3/thinpad_top.srcs/sources_1/bd/meowrouter/ip/meowrouter_axi_emc_0_1/meowrouter_axi_emc_0_1_sim_netlist.v
// Design      : meowrouter_axi_emc_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tfgg676-2L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "meowrouter_axi_emc_0_1,axi_emc,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_emc,Vivado 2018.3" *) 
(* NotValidForBitStream *)
module meowrouter_axi_emc_0_1
   (s_axi_aclk,
    s_axi_aresetn,
    rdclk,
    s_axi_mem_awid,
    s_axi_mem_awaddr,
    s_axi_mem_awlen,
    s_axi_mem_awsize,
    s_axi_mem_awburst,
    s_axi_mem_awlock,
    s_axi_mem_awcache,
    s_axi_mem_awprot,
    s_axi_mem_awvalid,
    s_axi_mem_awready,
    s_axi_mem_wdata,
    s_axi_mem_wstrb,
    s_axi_mem_wlast,
    s_axi_mem_wvalid,
    s_axi_mem_wready,
    s_axi_mem_bid,
    s_axi_mem_bresp,
    s_axi_mem_bvalid,
    s_axi_mem_bready,
    s_axi_mem_arid,
    s_axi_mem_araddr,
    s_axi_mem_arlen,
    s_axi_mem_arsize,
    s_axi_mem_arburst,
    s_axi_mem_arlock,
    s_axi_mem_arcache,
    s_axi_mem_arprot,
    s_axi_mem_arvalid,
    s_axi_mem_arready,
    s_axi_mem_rid,
    s_axi_mem_rdata,
    s_axi_mem_rresp,
    s_axi_mem_rlast,
    s_axi_mem_rvalid,
    s_axi_mem_rready,
    mem_dq_i,
    mem_dq_o,
    mem_dq_t,
    mem_a,
    mem_ce,
    mem_cen,
    mem_oen,
    mem_wen,
    mem_ben,
    mem_qwen,
    mem_rpn,
    mem_adv_ldn,
    mem_lbon,
    mem_cken,
    mem_rnw,
    mem_cre,
    mem_wait);
  (* sigis = "Clk" *) (* x_interface_info = "xilinx.com:signal:clock:1.0 aclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF s_axi_mem:s_axi_reg, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN meowrouter_data_clk, INSERT_VIP 0" *) input s_axi_aclk;
  (* sigis = "Rst" *) (* x_interface_info = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* x_interface_parameter = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_aresetn;
  (* sigis = "Clk" *) (* x_interface_info = "xilinx.com:signal:clock:1.0 rdclk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME rdclk, ASSOCIATED_BUSIF EMC_INTF, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN meowrouter_data_clk, INSERT_VIP 0" *) input rdclk;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_MEM, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 125000000, ID_WIDTH 7, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN meowrouter_data_clk, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [6:0]s_axi_mem_awid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWADDR" *) input [31:0]s_axi_mem_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWLEN" *) input [7:0]s_axi_mem_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWSIZE" *) input [2:0]s_axi_mem_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWBURST" *) input [1:0]s_axi_mem_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWLOCK" *) input s_axi_mem_awlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWCACHE" *) input [3:0]s_axi_mem_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWPROT" *) input [2:0]s_axi_mem_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWVALID" *) input s_axi_mem_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM AWREADY" *) output s_axi_mem_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM WDATA" *) input [63:0]s_axi_mem_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM WSTRB" *) input [7:0]s_axi_mem_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM WLAST" *) input s_axi_mem_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM WVALID" *) input s_axi_mem_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM WREADY" *) output s_axi_mem_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM BID" *) output [6:0]s_axi_mem_bid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM BRESP" *) output [1:0]s_axi_mem_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM BVALID" *) output s_axi_mem_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM BREADY" *) input s_axi_mem_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARID" *) input [6:0]s_axi_mem_arid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARADDR" *) input [31:0]s_axi_mem_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARLEN" *) input [7:0]s_axi_mem_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARSIZE" *) input [2:0]s_axi_mem_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARBURST" *) input [1:0]s_axi_mem_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARLOCK" *) input s_axi_mem_arlock;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARCACHE" *) input [3:0]s_axi_mem_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARPROT" *) input [2:0]s_axi_mem_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARVALID" *) input s_axi_mem_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM ARREADY" *) output s_axi_mem_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RID" *) output [6:0]s_axi_mem_rid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RDATA" *) output [63:0]s_axi_mem_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RRESP" *) output [1:0]s_axi_mem_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RLAST" *) output s_axi_mem_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RVALID" *) output s_axi_mem_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_MEM RREADY" *) input s_axi_mem_rready;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF DQ_I" *) (* x_interface_parameter = "XIL_INTERFACENAME EMC_INTF, BOARD.ASSOCIATED_PARAM EMC_BOARD_INTERFACE" *) input [63:0]mem_dq_i;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF DQ_O" *) output [63:0]mem_dq_o;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF DQ_T" *) output [63:0]mem_dq_t;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF ADDR" *) output [31:0]mem_a;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF CE" *) output [0:0]mem_ce;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF CE_N" *) output [0:0]mem_cen;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF OEN" *) output [0:0]mem_oen;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF WEN" *) output mem_wen;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF BEN" *) output [7:0]mem_ben;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF QWEN" *) output [7:0]mem_qwen;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF RPN" *) output mem_rpn;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF ADV_LDN" *) output mem_adv_ldn;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF LBON" *) output mem_lbon;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF CLKEN" *) output mem_cken;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF RNW" *) output mem_rnw;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF CRE" *) output mem_cre;
  (* x_interface_info = "xilinx.com:interface:emc:1.0 EMC_INTF WAIT" *) input [0:0]mem_wait;

  wire \<const0> ;
  wire [31:0]mem_a;
  wire [7:0]mem_ben;
  wire [0:0]mem_ce;
  wire [0:0]mem_cen;
  wire [63:0]mem_dq_i;
  wire [63:0]mem_dq_o;
  wire [63:0]mem_dq_t;
  wire [0:0]mem_oen;
  wire [7:0]mem_qwen;
  wire mem_rnw;
  wire mem_rpn;
  wire mem_wen;
  wire rdclk;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axi_mem_araddr;
  wire [1:0]s_axi_mem_arburst;
  wire [6:0]s_axi_mem_arid;
  wire [7:0]s_axi_mem_arlen;
  wire s_axi_mem_arready;
  wire [2:0]s_axi_mem_arsize;
  wire s_axi_mem_arvalid;
  wire [31:0]s_axi_mem_awaddr;
  wire [1:0]s_axi_mem_awburst;
  wire [6:0]s_axi_mem_awid;
  wire [7:0]s_axi_mem_awlen;
  wire s_axi_mem_awready;
  wire [2:0]s_axi_mem_awsize;
  wire s_axi_mem_awvalid;
  wire [6:0]s_axi_mem_bid;
  wire s_axi_mem_bready;
  wire [1:1]\^s_axi_mem_bresp ;
  wire s_axi_mem_bvalid;
  wire [63:0]s_axi_mem_rdata;
  wire [6:0]s_axi_mem_rid;
  wire s_axi_mem_rlast;
  wire s_axi_mem_rready;
  wire [1:1]\^s_axi_mem_rresp ;
  wire s_axi_mem_rvalid;
  wire [63:0]s_axi_mem_wdata;
  wire s_axi_mem_wlast;
  wire s_axi_mem_wready;
  wire [7:0]s_axi_mem_wstrb;
  wire s_axi_mem_wvalid;

  assign mem_adv_ldn = \<const0> ;
  assign mem_cken = \<const0> ;
  assign mem_lbon = \<const0> ;
  assign s_axi_mem_bresp[1] = \^s_axi_mem_bresp [1];
  assign s_axi_mem_bresp[0] = \<const0> ;
  assign s_axi_mem_rresp[1] = \^s_axi_mem_rresp [1];
  assign s_axi_mem_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  meowrouter_axi_emc_0_1_axi_emc U0
       (.E(s_axi_mem_awready),
        .mem_a(mem_a),
        .mem_ben(mem_ben),
        .mem_ce(mem_ce),
        .mem_cen(mem_cen),
        .mem_dq_i(mem_dq_i),
        .mem_dq_o(mem_dq_o),
        .mem_dq_t(mem_dq_t),
        .mem_oen(mem_oen),
        .mem_qwen(mem_qwen),
        .mem_rnw(mem_rnw),
        .mem_rpn(mem_rpn),
        .mem_wen(mem_wen),
        .rdclk(rdclk),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_mem_araddr(s_axi_mem_araddr),
        .s_axi_mem_arburst(s_axi_mem_arburst),
        .s_axi_mem_arid(s_axi_mem_arid),
        .s_axi_mem_arlen(s_axi_mem_arlen),
        .s_axi_mem_arsize(s_axi_mem_arsize[1:0]),
        .s_axi_mem_arvalid(s_axi_mem_arvalid),
        .s_axi_mem_arvalid_0(s_axi_mem_arready),
        .s_axi_mem_awaddr(s_axi_mem_awaddr),
        .s_axi_mem_awburst(s_axi_mem_awburst),
        .s_axi_mem_awid(s_axi_mem_awid),
        .s_axi_mem_awlen(s_axi_mem_awlen),
        .s_axi_mem_awsize(s_axi_mem_awsize[1:0]),
        .s_axi_mem_awvalid(s_axi_mem_awvalid),
        .s_axi_mem_bid(s_axi_mem_bid),
        .s_axi_mem_bready(s_axi_mem_bready),
        .s_axi_mem_bresp(\^s_axi_mem_bresp ),
        .s_axi_mem_bvalid_reg_reg(s_axi_mem_bvalid),
        .s_axi_mem_rdata(s_axi_mem_rdata),
        .s_axi_mem_rid(s_axi_mem_rid),
        .s_axi_mem_rlast(s_axi_mem_rlast),
        .s_axi_mem_rready(s_axi_mem_rready),
        .s_axi_mem_rresp(\^s_axi_mem_rresp ),
        .s_axi_mem_rvalid(s_axi_mem_rvalid),
        .s_axi_mem_wdata(s_axi_mem_wdata),
        .s_axi_mem_wlast(s_axi_mem_wlast),
        .s_axi_mem_wready(s_axi_mem_wready),
        .s_axi_mem_wstrb(s_axi_mem_wstrb),
        .s_axi_mem_wvalid(s_axi_mem_wvalid));
endmodule

(* ORIG_REF_NAME = "EMC" *) 
module meowrouter_axi_emc_0_1_EMC
   (burst_cnt_i,
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ,
    mem_wen,
    Bus2IP_Mem_CS_d1_reg,
    ip2bus_rdack,
    transaction_done_i,
    Bus2IP_RdReq_d1,
    mem_cen,
    mem_oen,
    mem_rpn,
    mem_ce,
    mem_rnw,
    pend_rdreq,
    pend_wrreq,
    IP2Bus_RdAck_reg,
    p_0_out,
    s_axi_aresetn_0,
    D,
    s_axi_mem_awburst_0_sp_1,
    s_axi_mem_awvalid_0,
    s_axi_mem_arvalid_0,
    \FSM_sequential_crnt_state_reg[4] ,
    \FSM_sequential_crnt_state_reg[0] ,
    \FSM_sequential_crnt_state_reg[1] ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ,
    \FSM_sequential_crnt_state_reg[4]_0 ,
    s_axi_mem_wvalid_0,
    \FSM_sequential_crnt_state_reg[1]_0 ,
    \FSM_sequential_crnt_state_reg[1]_1 ,
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ,
    \FSM_sequential_crnt_state_reg[1]_2 ,
    \FSM_sequential_crnt_state_reg[1]_3 ,
    \FSM_sequential_crnt_state_reg[2] ,
    rd_fifo_wr_en,
    \FSM_sequential_crnt_state_reg[2]_0 ,
    Mem_addr,
    \IP2Bus_Data_reg[0] ,
    mem_dq_o,
    mem_dq_t,
    mem_qwen,
    mem_ben,
    ip2bus_addrack,
    S,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    reset_fifo,
    CE,
    s_axi_aclk,
    bus2ip_reset,
    \DATA_STORE_GEN[56].WRDATA_REG ,
    readreq_th_reset,
    temp_bus2ip_cs,
    IP2Bus_RdAck0,
    bus2Mem_RdReq,
    pend_rdreq_reg,
    pend_wrreq_reg,
    \burst_data_cnt_reg[7] ,
    s_axi_aresetn,
    s_axi_mem_arlen,
    \rd_data_count_reg[0] ,
    Q,
    s_axi_mem_awburst,
    s_axi_mem_awvalid,
    rw_flag_reg,
    s_axi_mem_arvalid,
    s_axi_mem_arburst,
    s_axi_mem_wvalid,
    \FSM_sequential_crnt_state_reg[0]_0 ,
    \FSM_sequential_crnt_state[0]_i_3 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ,
    \FSM_sequential_crnt_state_reg[1]_4 ,
    Bus2IP_RdReq_emc,
    \FSM_sequential_crnt_state[1]_i_3 ,
    read_break_reg_d1_reg,
    s_axi_mem_wlast,
    \FSM_sequential_crnt_state_reg[1]_5 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ,
    \FSM_sequential_emc_addr_ps[0]_i_3 ,
    \FSM_sequential_emc_addr_ps[0]_i_3_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ,
    \DATA_STORE_GEN[0].WRDATA_REG ,
    \FSM_sequential_crnt_state[1]_i_7 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    rdce_out_i,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ,
    bus2ip_wrreq_i,
    Bus2IP_Addr,
    Bus2IP_BE,
    mem_dq_i,
    rdclk);
  output [0:7]burst_cnt_i;
  output \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  output mem_wen;
  output [0:0]Bus2IP_Mem_CS_d1_reg;
  output ip2bus_rdack;
  output transaction_done_i;
  output Bus2IP_RdReq_d1;
  output [0:0]mem_cen;
  output [0:0]mem_oen;
  output mem_rpn;
  output [0:0]mem_ce;
  output mem_rnw;
  output pend_rdreq;
  output pend_wrreq;
  output [0:0]IP2Bus_RdAck_reg;
  output p_0_out;
  output [0:0]s_axi_aresetn_0;
  output [0:0]D;
  output s_axi_mem_awburst_0_sp_1;
  output s_axi_mem_awvalid_0;
  output s_axi_mem_arvalid_0;
  output \FSM_sequential_crnt_state_reg[4] ;
  output \FSM_sequential_crnt_state_reg[0] ;
  output [0:0]\FSM_sequential_crnt_state_reg[1] ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ;
  output \FSM_sequential_crnt_state_reg[4]_0 ;
  output s_axi_mem_wvalid_0;
  output \FSM_sequential_crnt_state_reg[1]_0 ;
  output \FSM_sequential_crnt_state_reg[1]_1 ;
  output \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ;
  output \FSM_sequential_crnt_state_reg[1]_2 ;
  output \FSM_sequential_crnt_state_reg[1]_3 ;
  output \FSM_sequential_crnt_state_reg[2] ;
  output rd_fifo_wr_en;
  output \FSM_sequential_crnt_state_reg[2]_0 ;
  output [0:31]Mem_addr;
  output [63:0]\IP2Bus_Data_reg[0] ;
  output [63:0]mem_dq_o;
  output [63:0]mem_dq_t;
  output [7:0]mem_qwen;
  output [7:0]mem_ben;
  input ip2bus_addrack;
  input S;
  input \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input reset_fifo;
  input CE;
  input s_axi_aclk;
  input bus2ip_reset;
  input [63:0]\DATA_STORE_GEN[56].WRDATA_REG ;
  input readreq_th_reset;
  input temp_bus2ip_cs;
  input IP2Bus_RdAck0;
  input bus2Mem_RdReq;
  input pend_rdreq_reg;
  input pend_wrreq_reg;
  input \burst_data_cnt_reg[7] ;
  input s_axi_aresetn;
  input [0:0]s_axi_mem_arlen;
  input [0:0]\rd_data_count_reg[0] ;
  input [2:0]Q;
  input [1:0]s_axi_mem_awburst;
  input s_axi_mem_awvalid;
  input rw_flag_reg;
  input s_axi_mem_arvalid;
  input [1:0]s_axi_mem_arburst;
  input s_axi_mem_wvalid;
  input \FSM_sequential_crnt_state_reg[0]_0 ;
  input \FSM_sequential_crnt_state[0]_i_3 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  input \FSM_sequential_crnt_state_reg[1]_4 ;
  input Bus2IP_RdReq_emc;
  input \FSM_sequential_crnt_state[1]_i_3 ;
  input read_break_reg_d1_reg;
  input s_axi_mem_wlast;
  input \FSM_sequential_crnt_state_reg[1]_5 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  input \FSM_sequential_emc_addr_ps[0]_i_3 ;
  input \FSM_sequential_emc_addr_ps[0]_i_3_0 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  input \DATA_STORE_GEN[0].WRDATA_REG ;
  input \FSM_sequential_crnt_state[1]_i_7 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  input rdce_out_i;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  input bus2ip_wrreq_i;
  input [0:31]Bus2IP_Addr;
  input [0:7]Bus2IP_BE;
  input [63:0]mem_dq_i;
  input rdclk;

  wire \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  wire [0:31]Bus2IP_Addr;
  wire [0:7]Bus2IP_BE;
  wire [0:0]Bus2IP_Mem_CS_d1_reg;
  wire Bus2IP_RdReq_d1;
  wire Bus2IP_RdReq_emc;
  wire CE;
  wire COUNTERS_I_n_28;
  wire COUNTERS_I_n_31;
  wire COUNTERS_I_n_32;
  wire COUNTERS_I_n_33;
  wire COUNTERS_I_n_36;
  wire COUNTERS_I_n_37;
  wire COUNTERS_I_n_39;
  wire [0:0]D;
  wire \DATA_STORE_GEN[0].WRDATA_REG ;
  wire [63:0]\DATA_STORE_GEN[56].WRDATA_REG ;
  wire \FSM_sequential_crnt_state[0]_i_3 ;
  wire \FSM_sequential_crnt_state[1]_i_3 ;
  wire \FSM_sequential_crnt_state[1]_i_7 ;
  wire \FSM_sequential_crnt_state_reg[0] ;
  wire \FSM_sequential_crnt_state_reg[0]_0 ;
  wire [0:0]\FSM_sequential_crnt_state_reg[1] ;
  wire \FSM_sequential_crnt_state_reg[1]_0 ;
  wire \FSM_sequential_crnt_state_reg[1]_1 ;
  wire \FSM_sequential_crnt_state_reg[1]_2 ;
  wire \FSM_sequential_crnt_state_reg[1]_3 ;
  wire \FSM_sequential_crnt_state_reg[1]_4 ;
  wire \FSM_sequential_crnt_state_reg[1]_5 ;
  wire \FSM_sequential_crnt_state_reg[2] ;
  wire \FSM_sequential_crnt_state_reg[2]_0 ;
  wire \FSM_sequential_crnt_state_reg[4] ;
  wire \FSM_sequential_crnt_state_reg[4]_0 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_3 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_3_0 ;
  wire [63:0]\IP2Bus_Data_reg[0] ;
  wire IP2Bus_RdAck0;
  wire [0:0]IP2Bus_RdAck_reg;
  wire IPIC_IF_I_n_12;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  wire MEM_STATE_MACHINE_I_n_12;
  wire MEM_STATE_MACHINE_I_n_31;
  wire MEM_STATE_MACHINE_I_n_70;
  wire MEM_STATE_MACHINE_I_n_76;
  wire MEM_STATE_MACHINE_I_n_77;
  wire MEM_STATE_MACHINE_I_n_78;
  wire MEM_STATE_MACHINE_I_n_79;
  wire [0:7]Mem_BEN_int;
  wire Mem_CE_int;
  wire [0:63]Mem_DQ_I_v;
  wire [0:31]Mem_addr;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire [2:0]Q;
  wire S;
  wire \THZCNT_I/CE ;
  wire \TLZCNT_I/CE ;
  wire \TPACCCNT_I/CE ;
  wire \TPACCCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TPACCCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TPACCCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TRDCNT_I/CE ;
  wire \TRDCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TRDCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TRDCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TWPHCNT_I/CE ;
  wire \TWRCNT_I/CE ;
  wire \TWRCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TWRCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TWRCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \TWRCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \T_WRREC_CNT_I/PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  wire [0:7]burst_cnt_i;
  wire \burst_data_cnt_reg[7] ;
  wire bus2Mem_RdReq;
  wire [0:7]bus2ip_ben_int;
  wire bus2ip_reset;
  wire bus2ip_wrreq_i;
  wire [2:0]crnt_state;
  wire data_strobe_c;
  wire ip2bus_addrack;
  wire ip2bus_rdack;
  wire [0:63]mem2Bus_Data;
  wire mem_CEN_cmb;
  wire mem_OEN_cmb;
  wire mem_RNW_cmb;
  wire mem_WEN_cmb;
  wire [7:0]mem_ben;
  wire [0:0]mem_ce;
  wire [0:0]mem_cen;
  wire [63:0]mem_dq_i;
  wire [63:0]mem_dq_o;
  wire [0:63]mem_dq_o_int;
  wire [63:0]mem_dq_t;
  wire [63:63]mem_dq_t_int;
  wire mem_dqt_t_d;
  wire [0:0]mem_oen;
  wire [7:0]mem_qwen;
  wire [0:7]mem_qwen_int;
  wire mem_rnw;
  wire mem_rpn;
  wire mem_wen;
  wire new_page;
  wire [0:3]p_0_in;
  wire p_0_out;
  wire pend_rdreq;
  wire pend_rdreq_reg;
  wire pend_wrreq;
  wire pend_wrreq_reg;
  wire [0:0]\rd_data_count_reg[0] ;
  wire rd_fifo_wr_en;
  wire rdce_out_i;
  wire rdclk;
  wire read_ack;
  wire read_break_reg_d1_reg;
  wire readreq_th_reset;
  wire reset_fifo;
  wire rw_flag_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_aresetn_0;
  wire [1:0]s_axi_mem_arburst;
  wire [0:0]s_axi_mem_arlen;
  wire s_axi_mem_arvalid;
  wire s_axi_mem_arvalid_0;
  wire [1:0]s_axi_mem_awburst;
  wire s_axi_mem_awburst_0_sn_1;
  wire s_axi_mem_awvalid;
  wire s_axi_mem_awvalid_0;
  wire s_axi_mem_wlast;
  wire s_axi_mem_wvalid;
  wire s_axi_mem_wvalid_0;
  wire temp_bus2ip_cs;
  wire [0:3]tpacc_cnt;
  wire tpacc_cnt_en;
  wire transaction_done_cmb;
  wire transaction_done_i;
  wire [0:3]trd_cnt;
  wire trd_cnt_en;
  wire twph_cnt_en;
  wire twr_cnt_en;
  wire [0:14]twr_rec_cnt;
  wire twr_rec_cnt_en_int;

  assign s_axi_mem_awburst_0_sp_1 = s_axi_mem_awburst_0_sn_1;
  meowrouter_axi_emc_0_1_addr_counter_mux ADDR_COUNTER_MUX_I
       (.Bus2IP_Addr(Bus2IP_Addr),
        .Bus2IP_BE(Bus2IP_BE),
        .D({Mem_BEN_int[0],Mem_BEN_int[1],Mem_BEN_int[2],Mem_BEN_int[3],Mem_BEN_int[4],Mem_BEN_int[5],Mem_BEN_int[6],Mem_BEN_int[7]}),
        .Mem_Ben(bus2ip_ben_int),
        .Mem_addr(Mem_addr),
        .bus2ip_reset(bus2ip_reset),
        .data_strobe_c(data_strobe_c),
        .s_axi_aclk(s_axi_aclk));
  meowrouter_axi_emc_0_1_counters COUNTERS_I
       (.CE(\TWRCNT_I/CE ),
        .CE_0(\TWPHCNT_I/CE ),
        .CE_1(\TLZCNT_I/CE ),
        .CE_14(\THZCNT_I/CE ),
        .CE_5(\TRDCNT_I/CE ),
        .CE_9(\TPACCCNT_I/CE ),
        .\FSM_sequential_crnt_state_reg[0] (COUNTERS_I_n_28),
        .\FSM_sequential_crnt_state_reg[1] (MEM_STATE_MACHINE_I_n_31),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ({p_0_in[0],p_0_in[1],p_0_in[2],p_0_in[3]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ({trd_cnt[0],trd_cnt[1],trd_cnt[2],trd_cnt[3]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ({tpacc_cnt[0],tpacc_cnt[1],tpacc_cnt[2],tpacc_cnt[3]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ({twr_rec_cnt[0],twr_rec_cnt[1],twr_rec_cnt[2],twr_rec_cnt[3],twr_rec_cnt[4],twr_rec_cnt[5],twr_rec_cnt[6],twr_rec_cnt[7],twr_rec_cnt[8],twr_rec_cnt[9],twr_rec_cnt[10],twr_rec_cnt[11],twr_rec_cnt[12],twr_rec_cnt[13],twr_rec_cnt[14]}),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\TWRCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 (\T_WRREC_CNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 (\TRDCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 (\TPACCCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_79),
        .\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 (COUNTERS_I_n_39),
        .\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 (COUNTERS_I_n_31),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 (COUNTERS_I_n_32),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_2 (COUNTERS_I_n_36),
        .\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_78),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\TWRCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 (\T_WRREC_CNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 (\TRDCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 (\TPACCCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_77),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\TWRCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 (\T_WRREC_CNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 (\TRDCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\TWRCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 (\T_WRREC_CNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 (\TPACCCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 (pend_wrreq),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 (MEM_STATE_MACHINE_I_n_70),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 (COUNTERS_I_n_33),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 (COUNTERS_I_n_37),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_1 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ),
        .Q({crnt_state[2],\FSM_sequential_crnt_state_reg[1] ,crnt_state[0]}),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .new_page(new_page),
        .s_axi_aclk(s_axi_aclk),
        .temp_bus2ip_cs(temp_bus2ip_cs),
        .tpacc_cnt_en(tpacc_cnt_en),
        .transaction_done_cmb(transaction_done_cmb),
        .transaction_done_reg_reg(MEM_STATE_MACHINE_I_n_12),
        .transaction_done_reg_reg_0(MEM_STATE_MACHINE_I_n_76),
        .transaction_done_reg_reg_1(\FSM_sequential_crnt_state_reg[1]_4 ),
        .trd_cnt_en(trd_cnt_en),
        .twph_cnt_en(twph_cnt_en),
        .twr_cnt_en(twr_cnt_en),
        .twr_rec_cnt_en_int(twr_rec_cnt_en_int));
  meowrouter_axi_emc_0_1_io_registers IO_REGISTERS_I
       (.D({mem_dq_o_int[0],mem_dq_o_int[1],mem_dq_o_int[2],mem_dq_o_int[3],mem_dq_o_int[4],mem_dq_o_int[5],mem_dq_o_int[6],mem_dq_o_int[7],mem_dq_o_int[8],mem_dq_o_int[9],mem_dq_o_int[10],mem_dq_o_int[11],mem_dq_o_int[12],mem_dq_o_int[13],mem_dq_o_int[14],mem_dq_o_int[15],mem_dq_o_int[16],mem_dq_o_int[17],mem_dq_o_int[18],mem_dq_o_int[19],mem_dq_o_int[20],mem_dq_o_int[21],mem_dq_o_int[22],mem_dq_o_int[23],mem_dq_o_int[24],mem_dq_o_int[25],mem_dq_o_int[26],mem_dq_o_int[27],mem_dq_o_int[28],mem_dq_o_int[29],mem_dq_o_int[30],mem_dq_o_int[31],mem_dq_o_int[32],mem_dq_o_int[33],mem_dq_o_int[34],mem_dq_o_int[35],mem_dq_o_int[36],mem_dq_o_int[37],mem_dq_o_int[38],mem_dq_o_int[39],mem_dq_o_int[40],mem_dq_o_int[41],mem_dq_o_int[42],mem_dq_o_int[43],mem_dq_o_int[44],mem_dq_o_int[45],mem_dq_o_int[46],mem_dq_o_int[47],mem_dq_o_int[48],mem_dq_o_int[49],mem_dq_o_int[50],mem_dq_o_int[51],mem_dq_o_int[52],mem_dq_o_int[53],mem_dq_o_int[54],mem_dq_o_int[55],mem_dq_o_int[56],mem_dq_o_int[57],mem_dq_o_int[58],mem_dq_o_int[59],mem_dq_o_int[60],mem_dq_o_int[61],mem_dq_o_int[62],mem_dq_o_int[63]}),
        .Mem_CE_int(Mem_CE_int),
        .Q({Mem_DQ_I_v[0],Mem_DQ_I_v[1],Mem_DQ_I_v[2],Mem_DQ_I_v[3],Mem_DQ_I_v[4],Mem_DQ_I_v[5],Mem_DQ_I_v[6],Mem_DQ_I_v[7],Mem_DQ_I_v[8],Mem_DQ_I_v[9],Mem_DQ_I_v[10],Mem_DQ_I_v[11],Mem_DQ_I_v[12],Mem_DQ_I_v[13],Mem_DQ_I_v[14],Mem_DQ_I_v[15],Mem_DQ_I_v[16],Mem_DQ_I_v[17],Mem_DQ_I_v[18],Mem_DQ_I_v[19],Mem_DQ_I_v[20],Mem_DQ_I_v[21],Mem_DQ_I_v[22],Mem_DQ_I_v[23],Mem_DQ_I_v[24],Mem_DQ_I_v[25],Mem_DQ_I_v[26],Mem_DQ_I_v[27],Mem_DQ_I_v[28],Mem_DQ_I_v[29],Mem_DQ_I_v[30],Mem_DQ_I_v[31],Mem_DQ_I_v[32],Mem_DQ_I_v[33],Mem_DQ_I_v[34],Mem_DQ_I_v[35],Mem_DQ_I_v[36],Mem_DQ_I_v[37],Mem_DQ_I_v[38],Mem_DQ_I_v[39],Mem_DQ_I_v[40],Mem_DQ_I_v[41],Mem_DQ_I_v[42],Mem_DQ_I_v[43],Mem_DQ_I_v[44],Mem_DQ_I_v[45],Mem_DQ_I_v[46],Mem_DQ_I_v[47],Mem_DQ_I_v[48],Mem_DQ_I_v[49],Mem_DQ_I_v[50],Mem_DQ_I_v[51],Mem_DQ_I_v[52],Mem_DQ_I_v[53],Mem_DQ_I_v[54],Mem_DQ_I_v[55],Mem_DQ_I_v[56],Mem_DQ_I_v[57],Mem_DQ_I_v[58],Mem_DQ_I_v[59],Mem_DQ_I_v[60],Mem_DQ_I_v[61],Mem_DQ_I_v[62],Mem_DQ_I_v[63]}),
        .bus2ip_reset(bus2ip_reset),
        .mem_CEN_cmb(mem_CEN_cmb),
        .mem_OEN_cmb(mem_OEN_cmb),
        .mem_RNW_cmb(mem_RNW_cmb),
        .mem_WEN_cmb(mem_WEN_cmb),
        .mem_ben(mem_ben),
        .\mem_ben_reg_reg[0]_0 ({Mem_BEN_int[0],Mem_BEN_int[1],Mem_BEN_int[2],Mem_BEN_int[3],Mem_BEN_int[4],Mem_BEN_int[5],Mem_BEN_int[6],Mem_BEN_int[7]}),
        .mem_ce(mem_ce),
        .mem_cen(mem_cen),
        .mem_dq_i(mem_dq_i),
        .mem_dq_o(mem_dq_o),
        .mem_dq_t(mem_dq_t),
        .\mem_dq_t_reg_reg[0]_0 (mem_dq_t_int),
        .mem_oen(mem_oen),
        .mem_qwen(mem_qwen),
        .\mem_qwen_reg_reg[0]_0 ({mem_qwen_int[0],mem_qwen_int[1],mem_qwen_int[2],mem_qwen_int[3],mem_qwen_int[4],mem_qwen_int[5],mem_qwen_int[6],mem_qwen_int[7]}),
        .mem_rnw(mem_rnw),
        .mem_rpn(mem_rpn),
        .mem_wen(mem_wen),
        .rdclk(rdclk),
        .s_axi_aclk(s_axi_aclk));
  meowrouter_axi_emc_0_1_ipic_if IPIC_IF_I
       (.CE(CE),
        .D({mem2Bus_Data[0],mem2Bus_Data[1],mem2Bus_Data[2],mem2Bus_Data[3],mem2Bus_Data[4],mem2Bus_Data[5],mem2Bus_Data[6],mem2Bus_Data[7],mem2Bus_Data[8],mem2Bus_Data[9],mem2Bus_Data[10],mem2Bus_Data[11],mem2Bus_Data[12],mem2Bus_Data[13],mem2Bus_Data[14],mem2Bus_Data[15],mem2Bus_Data[16],mem2Bus_Data[17],mem2Bus_Data[18],mem2Bus_Data[19],mem2Bus_Data[20],mem2Bus_Data[21],mem2Bus_Data[22],mem2Bus_Data[23],mem2Bus_Data[24],mem2Bus_Data[25],mem2Bus_Data[26],mem2Bus_Data[27],mem2Bus_Data[28],mem2Bus_Data[29],mem2Bus_Data[30],mem2Bus_Data[31],mem2Bus_Data[32],mem2Bus_Data[33],mem2Bus_Data[34],mem2Bus_Data[35],mem2Bus_Data[36],mem2Bus_Data[37],mem2Bus_Data[38],mem2Bus_Data[39],mem2Bus_Data[40],mem2Bus_Data[41],mem2Bus_Data[42],mem2Bus_Data[43],mem2Bus_Data[44],mem2Bus_Data[45],mem2Bus_Data[46],mem2Bus_Data[47],mem2Bus_Data[48],mem2Bus_Data[49],mem2Bus_Data[50],mem2Bus_Data[51],mem2Bus_Data[52],mem2Bus_Data[53],mem2Bus_Data[54],mem2Bus_Data[55],mem2Bus_Data[56],mem2Bus_Data[57],mem2Bus_Data[58],mem2Bus_Data[59],mem2Bus_Data[60],mem2Bus_Data[61],mem2Bus_Data[62],mem2Bus_Data[63]}),
        .\IP2Bus_Data_reg[0]_0 (\IP2Bus_Data_reg[0] ),
        .IP2Bus_RdAck0(IP2Bus_RdAck0),
        .IP2Bus_RdAck_reg_0(IP2Bus_RdAck_reg),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 (\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .S(S),
        .burst_cnt_i(burst_cnt_i),
        .\burst_data_cnt_reg[7] (\burst_data_cnt_reg[7] ),
        .\burst_data_cnt_reg[7]_0 (p_0_out),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .ip2bus_addrack(ip2bus_addrack),
        .ip2bus_rdack(ip2bus_rdack),
        .pend_rdreq_reg_0(pend_rdreq),
        .pend_rdreq_reg_1(pend_rdreq_reg),
        .pend_wrreq_reg_0(pend_wrreq),
        .pend_wrreq_reg_1(IPIC_IF_I_n_12),
        .pend_wrreq_reg_2(pend_wrreq_reg),
        .rd_fifo_wr_en(rd_fifo_wr_en),
        .reset_fifo(reset_fifo),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_mem_wvalid(s_axi_mem_wvalid),
        .temp_bus2ip_cs(temp_bus2ip_cs));
  meowrouter_axi_emc_0_1_mem_state_machine MEM_STATE_MACHINE_I
       (.\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3_0 (COUNTERS_I_n_36),
        .Bus2IP_Mem_CS_d1_reg_0(Bus2IP_Mem_CS_d1_reg),
        .Bus2IP_RdReq_d1(Bus2IP_RdReq_d1),
        .Bus2IP_RdReq_emc(Bus2IP_RdReq_emc),
        .CE(\THZCNT_I/CE ),
        .CE_0(\TPACCCNT_I/CE ),
        .CE_1(\TRDCNT_I/CE ),
        .CE_2(\TWPHCNT_I/CE ),
        .CE_3(\TWRCNT_I/CE ),
        .CE_4(\TLZCNT_I/CE ),
        .D(D),
        .\DATA_STORE_GEN[0].WRDATA_REG (\DATA_STORE_GEN[0].WRDATA_REG ),
        .\FSM_sequential_crnt_state[0]_i_3 (\FSM_sequential_crnt_state[0]_i_3 ),
        .\FSM_sequential_crnt_state[1]_i_3 (\FSM_sequential_crnt_state[1]_i_3 ),
        .\FSM_sequential_crnt_state[1]_i_7_0 (\FSM_sequential_crnt_state[1]_i_7 ),
        .\FSM_sequential_crnt_state_reg[0]_0 (\FSM_sequential_crnt_state_reg[0] ),
        .\FSM_sequential_crnt_state_reg[0]_1 (\FSM_sequential_crnt_state_reg[0]_0 ),
        .\FSM_sequential_crnt_state_reg[1]_0 (\FSM_sequential_crnt_state_reg[1]_0 ),
        .\FSM_sequential_crnt_state_reg[1]_1 (\FSM_sequential_crnt_state_reg[1]_1 ),
        .\FSM_sequential_crnt_state_reg[1]_2 (\FSM_sequential_crnt_state_reg[1]_2 ),
        .\FSM_sequential_crnt_state_reg[1]_3 (\FSM_sequential_crnt_state_reg[1]_3 ),
        .\FSM_sequential_crnt_state_reg[1]_4 (MEM_STATE_MACHINE_I_n_70),
        .\FSM_sequential_crnt_state_reg[1]_5 (COUNTERS_I_n_28),
        .\FSM_sequential_crnt_state_reg[1]_6 (\FSM_sequential_crnt_state_reg[1]_4 ),
        .\FSM_sequential_crnt_state_reg[1]_7 (\FSM_sequential_crnt_state_reg[1]_5 ),
        .\FSM_sequential_crnt_state_reg[2]_0 ({crnt_state[2],\FSM_sequential_crnt_state_reg[1] ,crnt_state[0]}),
        .\FSM_sequential_crnt_state_reg[2]_1 (\FSM_sequential_crnt_state_reg[2] ),
        .\FSM_sequential_crnt_state_reg[2]_2 (\FSM_sequential_crnt_state_reg[2]_0 ),
        .\FSM_sequential_crnt_state_reg[2]_3 (MEM_STATE_MACHINE_I_n_76),
        .\FSM_sequential_crnt_state_reg[2]_4 (COUNTERS_I_n_33),
        .\FSM_sequential_crnt_state_reg[2]_5 (IPIC_IF_I_n_12),
        .\FSM_sequential_crnt_state_reg[3]_0 (COUNTERS_I_n_32),
        .\FSM_sequential_crnt_state_reg[4]_0 (\FSM_sequential_crnt_state_reg[4] ),
        .\FSM_sequential_crnt_state_reg[4]_1 (MEM_STATE_MACHINE_I_n_12),
        .\FSM_sequential_crnt_state_reg[4]_2 ({mem_qwen_int[0],mem_qwen_int[1],mem_qwen_int[2],mem_qwen_int[3],mem_qwen_int[4],mem_qwen_int[5],mem_qwen_int[6],mem_qwen_int[7]}),
        .\FSM_sequential_crnt_state_reg[4]_3 (\FSM_sequential_crnt_state_reg[4]_0 ),
        .\FSM_sequential_crnt_state_reg[4]_4 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ),
        .\FSM_sequential_emc_addr_ps[0]_i_3 (\FSM_sequential_emc_addr_ps[0]_i_3 ),
        .\FSM_sequential_emc_addr_ps[0]_i_3_0 (\FSM_sequential_emc_addr_ps[0]_i_3_0 ),
        .\FSM_sequential_emc_addr_ps[2]_i_3 (\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ),
        .\FSM_sequential_emc_addr_ps_reg[2] (p_0_out),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0] (\MEM_DECODE_GEN[0].rdce_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .Mem_Ben(bus2ip_ben_int),
        .Mem_CE_int(Mem_CE_int),
        .\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ({trd_cnt[0],trd_cnt[1],trd_cnt[2],trd_cnt[3]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 (pend_rdreq),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 ({tpacc_cnt[0],tpacc_cnt[1],tpacc_cnt[2],tpacc_cnt[3]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 ({twr_rec_cnt[0],twr_rec_cnt[1],twr_rec_cnt[2],twr_rec_cnt[3],twr_rec_cnt[4],twr_rec_cnt[5],twr_rec_cnt[6],twr_rec_cnt[7],twr_rec_cnt[8],twr_rec_cnt[9],twr_rec_cnt[10],twr_rec_cnt[11],twr_rec_cnt[12],twr_rec_cnt[13],twr_rec_cnt[14]}),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 ({p_0_in[0],p_0_in[1],p_0_in[2],p_0_in[3]}),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\TRDCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_10 (\T_WRREC_CNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_14 (\TWRCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_6 (\TPACCCNT_I/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_79),
        .\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 (COUNTERS_I_n_39),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\TRDCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_13 (\TWRCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_5 (\TPACCCNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_9 (\T_WRREC_CNT_I/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_78),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\TRDCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_12 (\TWRCNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_8 (\T_WRREC_CNT_I/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 (MEM_STATE_MACHINE_I_n_77),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\TPACCCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_11 (\TWRCNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_7 (\T_WRREC_CNT_I/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg (\T_WRREC_CNT_I/PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ),
        .Q(Q),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .data_strobe_c(data_strobe_c),
        .mem_CEN_cmb(mem_CEN_cmb),
        .mem_OEN_cmb(mem_OEN_cmb),
        .mem_RNW_cmb(mem_RNW_cmb),
        .mem_WEN_cmb(mem_WEN_cmb),
        .\mem_a_int_reg[0] (COUNTERS_I_n_31),
        .mem_dqt_t_d(mem_dqt_t_d),
        .mem_dqt_t_d_reg(mem_dq_t_int),
        .new_page(new_page),
        .pend_wrreq(pend_wrreq),
        .\rd_data_count_reg[0] (\rd_data_count_reg[0] ),
        .rdce_out_i(rdce_out_i),
        .read_ack(read_ack),
        .read_ack_reg_reg_0(COUNTERS_I_n_37),
        .read_break_reg_d1_reg_0(MEM_STATE_MACHINE_I_n_31),
        .read_break_reg_d1_reg_1(read_break_reg_d1_reg),
        .rw_flag_reg(rw_flag_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_axi_aresetn_0),
        .s_axi_mem_arburst(s_axi_mem_arburst),
        .s_axi_mem_arlen(s_axi_mem_arlen),
        .s_axi_mem_arvalid(s_axi_mem_arvalid),
        .s_axi_mem_arvalid_0(s_axi_mem_arvalid_0),
        .s_axi_mem_awburst(s_axi_mem_awburst),
        .s_axi_mem_awburst_0_sp_1(s_axi_mem_awburst_0_sn_1),
        .s_axi_mem_awvalid(s_axi_mem_awvalid),
        .s_axi_mem_awvalid_0(s_axi_mem_awvalid_0),
        .s_axi_mem_wlast(s_axi_mem_wlast),
        .s_axi_mem_wvalid(s_axi_mem_wvalid),
        .s_axi_mem_wvalid_0(s_axi_mem_wvalid_0),
        .temp_bus2ip_cs(temp_bus2ip_cs),
        .tpacc_cnt_en(tpacc_cnt_en),
        .transaction_done_cmb(transaction_done_cmb),
        .transaction_done_i(transaction_done_i),
        .trd_cnt_en(trd_cnt_en),
        .twph_cnt_en(twph_cnt_en),
        .twr_cnt_en(twr_cnt_en),
        .twr_rec_cnt_en_int(twr_rec_cnt_en_int));
  meowrouter_axi_emc_0_1_mem_steer MEM_STEER_I
       (.\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 (\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .D({mem_dq_o_int[0],mem_dq_o_int[1],mem_dq_o_int[2],mem_dq_o_int[3],mem_dq_o_int[4],mem_dq_o_int[5],mem_dq_o_int[6],mem_dq_o_int[7],mem_dq_o_int[8],mem_dq_o_int[9],mem_dq_o_int[10],mem_dq_o_int[11],mem_dq_o_int[12],mem_dq_o_int[13],mem_dq_o_int[14],mem_dq_o_int[15],mem_dq_o_int[16],mem_dq_o_int[17],mem_dq_o_int[18],mem_dq_o_int[19],mem_dq_o_int[20],mem_dq_o_int[21],mem_dq_o_int[22],mem_dq_o_int[23],mem_dq_o_int[24],mem_dq_o_int[25],mem_dq_o_int[26],mem_dq_o_int[27],mem_dq_o_int[28],mem_dq_o_int[29],mem_dq_o_int[30],mem_dq_o_int[31],mem_dq_o_int[32],mem_dq_o_int[33],mem_dq_o_int[34],mem_dq_o_int[35],mem_dq_o_int[36],mem_dq_o_int[37],mem_dq_o_int[38],mem_dq_o_int[39],mem_dq_o_int[40],mem_dq_o_int[41],mem_dq_o_int[42],mem_dq_o_int[43],mem_dq_o_int[44],mem_dq_o_int[45],mem_dq_o_int[46],mem_dq_o_int[47],mem_dq_o_int[48],mem_dq_o_int[49],mem_dq_o_int[50],mem_dq_o_int[51],mem_dq_o_int[52],mem_dq_o_int[53],mem_dq_o_int[54],mem_dq_o_int[55],mem_dq_o_int[56],mem_dq_o_int[57],mem_dq_o_int[58],mem_dq_o_int[59],mem_dq_o_int[60],mem_dq_o_int[61],mem_dq_o_int[62],mem_dq_o_int[63]}),
        .\DATA_STORE_GEN[56].WRDATA_REG_0 (\DATA_STORE_GEN[56].WRDATA_REG ),
        .Q({Mem_DQ_I_v[0],Mem_DQ_I_v[1],Mem_DQ_I_v[2],Mem_DQ_I_v[3],Mem_DQ_I_v[4],Mem_DQ_I_v[5],Mem_DQ_I_v[6],Mem_DQ_I_v[7],Mem_DQ_I_v[8],Mem_DQ_I_v[9],Mem_DQ_I_v[10],Mem_DQ_I_v[11],Mem_DQ_I_v[12],Mem_DQ_I_v[13],Mem_DQ_I_v[14],Mem_DQ_I_v[15],Mem_DQ_I_v[16],Mem_DQ_I_v[17],Mem_DQ_I_v[18],Mem_DQ_I_v[19],Mem_DQ_I_v[20],Mem_DQ_I_v[21],Mem_DQ_I_v[22],Mem_DQ_I_v[23],Mem_DQ_I_v[24],Mem_DQ_I_v[25],Mem_DQ_I_v[26],Mem_DQ_I_v[27],Mem_DQ_I_v[28],Mem_DQ_I_v[29],Mem_DQ_I_v[30],Mem_DQ_I_v[31],Mem_DQ_I_v[32],Mem_DQ_I_v[33],Mem_DQ_I_v[34],Mem_DQ_I_v[35],Mem_DQ_I_v[36],Mem_DQ_I_v[37],Mem_DQ_I_v[38],Mem_DQ_I_v[39],Mem_DQ_I_v[40],Mem_DQ_I_v[41],Mem_DQ_I_v[42],Mem_DQ_I_v[43],Mem_DQ_I_v[44],Mem_DQ_I_v[45],Mem_DQ_I_v[46],Mem_DQ_I_v[47],Mem_DQ_I_v[48],Mem_DQ_I_v[49],Mem_DQ_I_v[50],Mem_DQ_I_v[51],Mem_DQ_I_v[52],Mem_DQ_I_v[53],Mem_DQ_I_v[54],Mem_DQ_I_v[55],Mem_DQ_I_v[56],Mem_DQ_I_v[57],Mem_DQ_I_v[58],Mem_DQ_I_v[59],Mem_DQ_I_v[60],Mem_DQ_I_v[61],Mem_DQ_I_v[62],Mem_DQ_I_v[63]}),
        .\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 ({mem2Bus_Data[0],mem2Bus_Data[1],mem2Bus_Data[2],mem2Bus_Data[3],mem2Bus_Data[4],mem2Bus_Data[5],mem2Bus_Data[6],mem2Bus_Data[7],mem2Bus_Data[8],mem2Bus_Data[9],mem2Bus_Data[10],mem2Bus_Data[11],mem2Bus_Data[12],mem2Bus_Data[13],mem2Bus_Data[14],mem2Bus_Data[15],mem2Bus_Data[16],mem2Bus_Data[17],mem2Bus_Data[18],mem2Bus_Data[19],mem2Bus_Data[20],mem2Bus_Data[21],mem2Bus_Data[22],mem2Bus_Data[23],mem2Bus_Data[24],mem2Bus_Data[25],mem2Bus_Data[26],mem2Bus_Data[27],mem2Bus_Data[28],mem2Bus_Data[29],mem2Bus_Data[30],mem2Bus_Data[31],mem2Bus_Data[32],mem2Bus_Data[33],mem2Bus_Data[34],mem2Bus_Data[35],mem2Bus_Data[36],mem2Bus_Data[37],mem2Bus_Data[38],mem2Bus_Data[39],mem2Bus_Data[40],mem2Bus_Data[41],mem2Bus_Data[42],mem2Bus_Data[43],mem2Bus_Data[44],mem2Bus_Data[45],mem2Bus_Data[46],mem2Bus_Data[47],mem2Bus_Data[48],mem2Bus_Data[49],mem2Bus_Data[50],mem2Bus_Data[51],mem2Bus_Data[52],mem2Bus_Data[53],mem2Bus_Data[54],mem2Bus_Data[55],mem2Bus_Data[56],mem2Bus_Data[57],mem2Bus_Data[58],mem2Bus_Data[59],mem2Bus_Data[60],mem2Bus_Data[61],mem2Bus_Data[62],mem2Bus_Data[63]}),
        .bus2ip_reset(bus2ip_reset),
        .data_strobe_c(data_strobe_c),
        .mem_WEN_cmb(mem_WEN_cmb),
        .mem_dqt_t_d(mem_dqt_t_d),
        .read_ack(read_ack),
        .readreq_th_reset(readreq_th_reset),
        .s_axi_aclk(s_axi_aclk));
endmodule

(* ORIG_REF_NAME = "addr_counter_mux" *) 
module meowrouter_axi_emc_0_1_addr_counter_mux
   (D,
    Mem_Ben,
    Mem_addr,
    bus2ip_reset,
    data_strobe_c,
    Bus2IP_Addr,
    s_axi_aclk,
    Bus2IP_BE);
  output [7:0]D;
  output [0:7]Mem_Ben;
  output [0:31]Mem_addr;
  input bus2ip_reset;
  input data_strobe_c;
  input [0:31]Bus2IP_Addr;
  input s_axi_aclk;
  input [0:7]Bus2IP_BE;

  wire [0:31]Bus2IP_Addr;
  wire [0:7]Bus2IP_BE;
  wire [7:0]D;
  wire [0:7]Mem_Ben;
  wire [0:31]Mem_addr;
  wire bus2ip_reset;
  wire data_strobe_c;
  wire s_axi_aclk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[0]),
        .Q(Mem_addr[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[10].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[10]),
        .Q(Mem_addr[10]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[11].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[11]),
        .Q(Mem_addr[11]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[12].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[12]),
        .Q(Mem_addr[12]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[13].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[13]),
        .Q(Mem_addr[13]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[14].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[14]),
        .Q(Mem_addr[14]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[15].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[15]),
        .Q(Mem_addr[15]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[16].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[16]),
        .Q(Mem_addr[16]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[17].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[17]),
        .Q(Mem_addr[17]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[18].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[18]),
        .Q(Mem_addr[18]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[19].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[19]),
        .Q(Mem_addr[19]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[1].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[1]),
        .Q(Mem_addr[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[20].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[20]),
        .Q(Mem_addr[20]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[21].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[21]),
        .Q(Mem_addr[21]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[22].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[22]),
        .Q(Mem_addr[22]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[23].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[23]),
        .Q(Mem_addr[23]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[24].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[24]),
        .Q(Mem_addr[24]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[25].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[25]),
        .Q(Mem_addr[25]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[26].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[26]),
        .Q(Mem_addr[26]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[27].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[27]),
        .Q(Mem_addr[27]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[28].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[28]),
        .Q(Mem_addr[28]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[29].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[29]),
        .Q(Mem_addr[29]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[2].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[2]),
        .Q(Mem_addr[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[30].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[30]),
        .Q(Mem_addr[30]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[31].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[31]),
        .Q(Mem_addr[31]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[3].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[3]),
        .Q(Mem_addr[3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[4].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[4]),
        .Q(Mem_addr[4]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[5].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[5]),
        .Q(Mem_addr[5]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[6].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[6]),
        .Q(Mem_addr[6]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[7].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[7]),
        .Q(Mem_addr[7]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[8].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[8]),
        .Q(Mem_addr[8]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \ADDRESS_STORE_GEN[9].ADDRESS_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_Addr[9]),
        .Q(Mem_addr[9]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[0].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[0]),
        .Q(Mem_Ben[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[1].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[1]),
        .Q(Mem_Ben[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[2].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[2]),
        .Q(Mem_Ben[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[3].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[3]),
        .Q(Mem_Ben[3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[4].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[4]),
        .Q(Mem_Ben[4]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[5].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[5]),
        .Q(Mem_Ben[5]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[6].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[6]),
        .Q(Mem_Ben[6]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \BEN_STORE_GEN[7].BEN_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(Bus2IP_BE[7]),
        .Q(Mem_Ben[7]),
        .R(bus2ip_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[0]_i_1 
       (.I0(Mem_Ben[0]),
        .O(D[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[1]_i_1 
       (.I0(Mem_Ben[1]),
        .O(D[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[2]_i_1 
       (.I0(Mem_Ben[2]),
        .O(D[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[3]_i_1 
       (.I0(Mem_Ben[3]),
        .O(D[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[4]_i_1 
       (.I0(Mem_Ben[4]),
        .O(D[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[5]_i_1 
       (.I0(Mem_Ben[5]),
        .O(D[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[6]_i_1 
       (.I0(Mem_Ben[6]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \mem_ben_reg[7]_i_1 
       (.I0(Mem_Ben[7]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_emc" *) 
module meowrouter_axi_emc_0_1_axi_emc
   (s_axi_mem_wready,
    s_axi_mem_rdata,
    s_axi_mem_bid,
    E,
    s_axi_mem_rid,
    s_axi_mem_arvalid_0,
    mem_wen,
    mem_dq_o,
    mem_dq_t,
    mem_cen,
    mem_oen,
    mem_qwen,
    mem_ben,
    mem_rpn,
    mem_ce,
    mem_rnw,
    mem_a,
    s_axi_mem_rresp,
    s_axi_mem_bvalid_reg_reg,
    s_axi_mem_rlast,
    s_axi_mem_rvalid,
    s_axi_mem_bresp,
    s_axi_mem_arburst,
    s_axi_mem_wvalid,
    s_axi_aclk,
    s_axi_mem_awid,
    s_axi_mem_arid,
    s_axi_mem_wdata,
    mem_dq_i,
    rdclk,
    s_axi_aresetn,
    s_axi_mem_arlen,
    s_axi_mem_awlen,
    s_axi_mem_awaddr,
    s_axi_mem_araddr,
    s_axi_mem_rready,
    s_axi_mem_wstrb,
    s_axi_mem_awsize,
    s_axi_mem_arsize,
    s_axi_mem_awburst,
    s_axi_mem_arvalid,
    s_axi_mem_awvalid,
    s_axi_mem_wlast,
    s_axi_mem_bready);
  output s_axi_mem_wready;
  output [63:0]s_axi_mem_rdata;
  output [6:0]s_axi_mem_bid;
  output [0:0]E;
  output [6:0]s_axi_mem_rid;
  output [0:0]s_axi_mem_arvalid_0;
  output mem_wen;
  output [63:0]mem_dq_o;
  output [63:0]mem_dq_t;
  output [0:0]mem_cen;
  output [0:0]mem_oen;
  output [7:0]mem_qwen;
  output [7:0]mem_ben;
  output mem_rpn;
  output [0:0]mem_ce;
  output mem_rnw;
  output [31:0]mem_a;
  output [0:0]s_axi_mem_rresp;
  output s_axi_mem_bvalid_reg_reg;
  output s_axi_mem_rlast;
  output s_axi_mem_rvalid;
  output [0:0]s_axi_mem_bresp;
  input [1:0]s_axi_mem_arburst;
  input s_axi_mem_wvalid;
  input s_axi_aclk;
  input [6:0]s_axi_mem_awid;
  input [6:0]s_axi_mem_arid;
  input [63:0]s_axi_mem_wdata;
  input [63:0]mem_dq_i;
  input rdclk;
  input s_axi_aresetn;
  input [7:0]s_axi_mem_arlen;
  input [7:0]s_axi_mem_awlen;
  input [31:0]s_axi_mem_awaddr;
  input [31:0]s_axi_mem_araddr;
  input s_axi_mem_rready;
  input [7:0]s_axi_mem_wstrb;
  input [1:0]s_axi_mem_awsize;
  input [1:0]s_axi_mem_arsize;
  input [1:0]s_axi_mem_awburst;
  input s_axi_mem_arvalid;
  input s_axi_mem_awvalid;
  input s_axi_mem_wlast;
  input s_axi_mem_bready;

  wire \AXI_EMC_ADDRESS_DECODE_INSTANCE_I/p_0_out ;
  wire \AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rdce_out_i ;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_0;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_12;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_14;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_16;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_17;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_21;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_23;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_25;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_27;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_28;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_29;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_39;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_40;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_41;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_42;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_43;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_44;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_88;
  wire AXI_EMC_NATIVE_INTERFACE_I_n_89;
  wire Bus2IP_RdReq_emc;
  wire [0:0]E;
  wire EMC_CTRL_I_n_21;
  wire EMC_CTRL_I_n_25;
  wire EMC_CTRL_I_n_26;
  wire EMC_CTRL_I_n_27;
  wire EMC_CTRL_I_n_28;
  wire EMC_CTRL_I_n_29;
  wire EMC_CTRL_I_n_31;
  wire EMC_CTRL_I_n_32;
  wire EMC_CTRL_I_n_33;
  wire EMC_CTRL_I_n_34;
  wire EMC_CTRL_I_n_35;
  wire EMC_CTRL_I_n_36;
  wire EMC_CTRL_I_n_37;
  wire EMC_CTRL_I_n_38;
  wire EMC_CTRL_I_n_39;
  wire EMC_CTRL_I_n_40;
  wire EMC_CTRL_I_n_41;
  wire EMC_CTRL_I_n_42;
  wire EMC_CTRL_I_n_44;
  wire \IPIC_IF_I/BURST_CNT/CE ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \IPIC_IF_I/BURST_CNT/S ;
  wire \IPIC_IF_I/IP2Bus_RdAck0 ;
  wire [0:7]\IPIC_IF_I/burst_cnt_i ;
  wire \IPIC_IF_I/pend_rdreq ;
  wire \IPIC_IF_I/pend_wrreq ;
  wire \IPIC_IF_I/reset_fifo ;
  wire \MEM_STATE_MACHINE_I/Bus2IP_RdReq_d1 ;
  wire [1:1]\MEM_STATE_MACHINE_I/crnt_state ;
  wire [0:0]\MEM_STATE_MACHINE_I/p_0_in ;
  wire \MEM_STEER_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  wire \MEM_STEER_I/readreq_th_reset ;
  wire bus2Mem_RdReq;
  wire [0:31]bus2ip_addr;
  wire [0:7]bus2ip_ben_fixed;
  wire bus2ip_reset;
  wire bus2ip_wrreq_i;
  wire derived_size_reg;
  wire [2:0]emc_addr_ps;
  wire ip2bus_addrack;
  wire [0:63]ip2bus_data;
  wire ip2bus_rdack;
  wire [31:0]mem_a;
  wire [0:31]mem_a_int;
  wire [7:0]mem_ben;
  wire [0:0]mem_ce;
  wire [0:0]mem_cen;
  wire [63:0]mem_dq_i;
  wire [63:0]mem_dq_o;
  wire [63:0]mem_dq_t;
  wire [0:0]mem_oen;
  wire [7:0]mem_qwen;
  wire mem_rnw;
  wire mem_rpn;
  wire mem_wen;
  wire [0:0]p_0_in;
  wire [0:0]rd_data_count_reg;
  wire rd_fifo_wr_en;
  wire rdclk;
  wire rw_flag_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axi_mem_araddr;
  wire [1:0]s_axi_mem_arburst;
  wire [6:0]s_axi_mem_arid;
  wire [7:0]s_axi_mem_arlen;
  wire [1:0]s_axi_mem_arsize;
  wire s_axi_mem_arvalid;
  wire [0:0]s_axi_mem_arvalid_0;
  wire [31:0]s_axi_mem_awaddr;
  wire [1:0]s_axi_mem_awburst;
  wire [6:0]s_axi_mem_awid;
  wire [7:0]s_axi_mem_awlen;
  wire [1:0]s_axi_mem_awsize;
  wire s_axi_mem_awvalid;
  wire [6:0]s_axi_mem_bid;
  wire s_axi_mem_bready;
  wire [0:0]s_axi_mem_bresp;
  wire s_axi_mem_bvalid_reg_reg;
  wire [63:0]s_axi_mem_rdata;
  wire [6:0]s_axi_mem_rid;
  wire s_axi_mem_rlast;
  wire s_axi_mem_rready;
  wire [0:0]s_axi_mem_rresp;
  wire s_axi_mem_rvalid;
  wire [63:0]s_axi_mem_wdata;
  wire s_axi_mem_wlast;
  wire s_axi_mem_wready;
  wire [7:0]s_axi_mem_wstrb;
  wire s_axi_mem_wvalid;
  wire temp_bus2ip_cs;
  wire [63:0]temp_bus2ip_data;
  wire transaction_done_i;

  meowrouter_axi_emc_0_1_axi_emc_native_interface AXI_EMC_NATIVE_INTERFACE_I
       (.\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 (\MEM_STEER_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 (EMC_CTRL_I_n_34),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] (EMC_CTRL_I_n_40),
        .Bus2IP_Addr(bus2ip_addr),
        .Bus2IP_BE(bus2ip_ben_fixed),
        .Bus2IP_RdReq_d1(\MEM_STATE_MACHINE_I/Bus2IP_RdReq_d1 ),
        .Bus2IP_RdReq_emc(Bus2IP_RdReq_emc),
        .CE(\IPIC_IF_I/BURST_CNT/CE ),
        .D(p_0_in),
        .\DATA_STORE_GEN[0].WRDATA_REG (EMC_CTRL_I_n_31),
        .E(s_axi_mem_arvalid_0),
        .\FSM_sequential_crnt_state[0]_i_8 (EMC_CTRL_I_n_32),
        .\FSM_sequential_crnt_state[1]_i_12 (EMC_CTRL_I_n_33),
        .\FSM_sequential_crnt_state_reg[0] (EMC_CTRL_I_n_29),
        .\FSM_sequential_crnt_state_reg[0]_0 (EMC_CTRL_I_n_44),
        .\FSM_sequential_emc_addr_ps_reg[0]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_14),
        .\FSM_sequential_emc_addr_ps_reg[1]_0 (EMC_CTRL_I_n_25),
        .\FSM_sequential_emc_addr_ps_reg[2]_0 (\MEM_STATE_MACHINE_I/crnt_state ),
        .\FSM_sequential_emc_addr_ps_reg[2]_1 (EMC_CTRL_I_n_37),
        .\INFERRED_GEN.data_reg[255][8]_srl32__0 ({ip2bus_data[0],ip2bus_data[1],ip2bus_data[2],ip2bus_data[3],ip2bus_data[4],ip2bus_data[5],ip2bus_data[6],ip2bus_data[7],ip2bus_data[8],ip2bus_data[9],ip2bus_data[10],ip2bus_data[11],ip2bus_data[12],ip2bus_data[13],ip2bus_data[14],ip2bus_data[15],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31],ip2bus_data[32],ip2bus_data[33],ip2bus_data[34],ip2bus_data[35],ip2bus_data[36],ip2bus_data[37],ip2bus_data[38],ip2bus_data[39],ip2bus_data[40],ip2bus_data[41],ip2bus_data[42],ip2bus_data[43],ip2bus_data[44],ip2bus_data[45],ip2bus_data[46],ip2bus_data[47],ip2bus_data[48],ip2bus_data[49],ip2bus_data[50],ip2bus_data[51],ip2bus_data[52],ip2bus_data[53],ip2bus_data[54],ip2bus_data[55],ip2bus_data[56],ip2bus_data[57],ip2bus_data[58],ip2bus_data[59],ip2bus_data[60],ip2bus_data[61],ip2bus_data[62],ip2bus_data[63]}),
        .IP2Bus_RdAck0(\IPIC_IF_I/IP2Bus_RdAck0 ),
        .IP2Bus_RdAck_reg(AXI_EMC_NATIVE_INTERFACE_I_n_12),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0] (AXI_EMC_NATIVE_INTERFACE_I_n_21),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_25),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (AXI_EMC_NATIVE_INTERFACE_I_n_39),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (AXI_EMC_NATIVE_INTERFACE_I_n_40),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 (AXI_EMC_NATIVE_INTERFACE_I_n_41),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 (AXI_EMC_NATIVE_INTERFACE_I_n_42),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 (AXI_EMC_NATIVE_INTERFACE_I_n_88),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 (AXI_EMC_NATIVE_INTERFACE_I_n_89),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0] (AXI_EMC_NATIVE_INTERFACE_I_n_28),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_29),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 (AXI_EMC_NATIVE_INTERFACE_I_n_43),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 (EMC_CTRL_I_n_38),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 (EMC_CTRL_I_n_41),
        .\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 (EMC_CTRL_I_n_35),
        .Q(emc_addr_ps),
        .S(\IPIC_IF_I/BURST_CNT/S ),
        .SR(AXI_EMC_NATIVE_INTERFACE_I_n_0),
        .addr_sm_ps_IDLE_reg_reg_0(EMC_CTRL_I_n_36),
        .addr_sm_ps_IDLE_reg_reg_1(EMC_CTRL_I_n_26),
        .\burst_addr_cnt_reg[5]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_17),
        .burst_cnt_i(\IPIC_IF_I/burst_cnt_i ),
        .\burst_data_cnt_reg[5]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_16),
        .\burst_data_cnt_reg[7]_0 (EMC_CTRL_I_n_21),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .\bus2ip_data_reg_reg[63]_0 (temp_bus2ip_data),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wr_req_reg_reg_0(AXI_EMC_NATIVE_INTERFACE_I_n_23),
        .bus2ip_wr_req_reg_reg_1(AXI_EMC_NATIVE_INTERFACE_I_n_44),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .\derived_size_reg_reg[1]_0 (derived_size_reg),
        .ip2bus_addrack(ip2bus_addrack),
        .ip2bus_rdack(ip2bus_rdack),
        .p_0_in(\MEM_STATE_MACHINE_I/p_0_in ),
        .p_0_out(\AXI_EMC_ADDRESS_DECODE_INSTANCE_I/p_0_out ),
        .pend_rdreq(\IPIC_IF_I/pend_rdreq ),
        .pend_rdreq_reg(AXI_EMC_NATIVE_INTERFACE_I_n_27),
        .pend_rdreq_reg_0(EMC_CTRL_I_n_39),
        .pend_wrreq(\IPIC_IF_I/pend_wrreq ),
        .\rd_data_count_reg[0]_0 (rd_data_count_reg),
        .rd_fifo_wr_en(rd_fifo_wr_en),
        .rdce_out_i(\AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rdce_out_i ),
        .readreq_th_reset(\MEM_STEER_I/readreq_th_reset ),
        .reset_fifo(\IPIC_IF_I/reset_fifo ),
        .rw_flag_reg(rw_flag_reg),
        .rw_flag_reg_reg_0(EMC_CTRL_I_n_28),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(E),
        .s_axi_mem_araddr(s_axi_mem_araddr),
        .s_axi_mem_arburst(s_axi_mem_arburst),
        .s_axi_mem_arid(s_axi_mem_arid),
        .s_axi_mem_arlen(s_axi_mem_arlen),
        .s_axi_mem_arsize(s_axi_mem_arsize),
        .s_axi_mem_arvalid(s_axi_mem_arvalid),
        .s_axi_mem_awaddr(s_axi_mem_awaddr),
        .s_axi_mem_awburst(s_axi_mem_awburst),
        .s_axi_mem_awid(s_axi_mem_awid),
        .s_axi_mem_awlen(s_axi_mem_awlen),
        .s_axi_mem_awsize(s_axi_mem_awsize),
        .s_axi_mem_awvalid(s_axi_mem_awvalid),
        .s_axi_mem_bid(s_axi_mem_bid),
        .\s_axi_mem_bid_reg_reg[0]_0 (EMC_CTRL_I_n_27),
        .s_axi_mem_bready(s_axi_mem_bready),
        .s_axi_mem_bresp(s_axi_mem_bresp),
        .s_axi_mem_bvalid_reg_reg_0(s_axi_mem_bvalid_reg_reg),
        .s_axi_mem_rdata(s_axi_mem_rdata),
        .s_axi_mem_rid(s_axi_mem_rid),
        .s_axi_mem_rlast(s_axi_mem_rlast),
        .s_axi_mem_rready(s_axi_mem_rready),
        .s_axi_mem_rresp(s_axi_mem_rresp),
        .s_axi_mem_rvalid(s_axi_mem_rvalid),
        .s_axi_mem_wdata(s_axi_mem_wdata),
        .s_axi_mem_wready(s_axi_mem_wready),
        .s_axi_mem_wstrb(s_axi_mem_wstrb),
        .s_axi_mem_wvalid(s_axi_mem_wvalid),
        .temp_bus2ip_cs(temp_bus2ip_cs),
        .transaction_done_i(transaction_done_i));
  meowrouter_axi_emc_0_1_EMC EMC_CTRL_I
       (.\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 (\MEM_STEER_I/ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .Bus2IP_Addr(bus2ip_addr),
        .Bus2IP_BE(bus2ip_ben_fixed),
        .Bus2IP_Mem_CS_d1_reg(\MEM_STATE_MACHINE_I/p_0_in ),
        .Bus2IP_RdReq_d1(\MEM_STATE_MACHINE_I/Bus2IP_RdReq_d1 ),
        .Bus2IP_RdReq_emc(Bus2IP_RdReq_emc),
        .CE(\IPIC_IF_I/BURST_CNT/CE ),
        .D(p_0_in),
        .\DATA_STORE_GEN[0].WRDATA_REG (AXI_EMC_NATIVE_INTERFACE_I_n_40),
        .\DATA_STORE_GEN[56].WRDATA_REG (temp_bus2ip_data),
        .\FSM_sequential_crnt_state[0]_i_3 (AXI_EMC_NATIVE_INTERFACE_I_n_44),
        .\FSM_sequential_crnt_state[1]_i_3 (AXI_EMC_NATIVE_INTERFACE_I_n_27),
        .\FSM_sequential_crnt_state[1]_i_7 (AXI_EMC_NATIVE_INTERFACE_I_n_42),
        .\FSM_sequential_crnt_state_reg[0] (EMC_CTRL_I_n_29),
        .\FSM_sequential_crnt_state_reg[0]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_21),
        .\FSM_sequential_crnt_state_reg[1] (\MEM_STATE_MACHINE_I/crnt_state ),
        .\FSM_sequential_crnt_state_reg[1]_0 (EMC_CTRL_I_n_37),
        .\FSM_sequential_crnt_state_reg[1]_1 (EMC_CTRL_I_n_38),
        .\FSM_sequential_crnt_state_reg[1]_2 (EMC_CTRL_I_n_40),
        .\FSM_sequential_crnt_state_reg[1]_3 (EMC_CTRL_I_n_41),
        .\FSM_sequential_crnt_state_reg[1]_4 (AXI_EMC_NATIVE_INTERFACE_I_n_23),
        .\FSM_sequential_crnt_state_reg[1]_5 (AXI_EMC_NATIVE_INTERFACE_I_n_39),
        .\FSM_sequential_crnt_state_reg[2] (EMC_CTRL_I_n_42),
        .\FSM_sequential_crnt_state_reg[2]_0 (EMC_CTRL_I_n_44),
        .\FSM_sequential_crnt_state_reg[4] (EMC_CTRL_I_n_28),
        .\FSM_sequential_crnt_state_reg[4]_0 (EMC_CTRL_I_n_35),
        .\FSM_sequential_emc_addr_ps[0]_i_3 (AXI_EMC_NATIVE_INTERFACE_I_n_41),
        .\FSM_sequential_emc_addr_ps[0]_i_3_0 (AXI_EMC_NATIVE_INTERFACE_I_n_14),
        .\IP2Bus_Data_reg[0] ({ip2bus_data[0],ip2bus_data[1],ip2bus_data[2],ip2bus_data[3],ip2bus_data[4],ip2bus_data[5],ip2bus_data[6],ip2bus_data[7],ip2bus_data[8],ip2bus_data[9],ip2bus_data[10],ip2bus_data[11],ip2bus_data[12],ip2bus_data[13],ip2bus_data[14],ip2bus_data[15],ip2bus_data[16],ip2bus_data[17],ip2bus_data[18],ip2bus_data[19],ip2bus_data[20],ip2bus_data[21],ip2bus_data[22],ip2bus_data[23],ip2bus_data[24],ip2bus_data[25],ip2bus_data[26],ip2bus_data[27],ip2bus_data[28],ip2bus_data[29],ip2bus_data[30],ip2bus_data[31],ip2bus_data[32],ip2bus_data[33],ip2bus_data[34],ip2bus_data[35],ip2bus_data[36],ip2bus_data[37],ip2bus_data[38],ip2bus_data[39],ip2bus_data[40],ip2bus_data[41],ip2bus_data[42],ip2bus_data[43],ip2bus_data[44],ip2bus_data[45],ip2bus_data[46],ip2bus_data[47],ip2bus_data[48],ip2bus_data[49],ip2bus_data[50],ip2bus_data[51],ip2bus_data[52],ip2bus_data[53],ip2bus_data[54],ip2bus_data[55],ip2bus_data[56],ip2bus_data[57],ip2bus_data[58],ip2bus_data[59],ip2bus_data[60],ip2bus_data[61],ip2bus_data[62],ip2bus_data[63]}),
        .IP2Bus_RdAck0(\IPIC_IF_I/IP2Bus_RdAck0 ),
        .IP2Bus_RdAck_reg(EMC_CTRL_I_n_21),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0] (AXI_EMC_NATIVE_INTERFACE_I_n_29),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 (AXI_EMC_NATIVE_INTERFACE_I_n_17),
        .Mem_addr(mem_a_int),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 (AXI_EMC_NATIVE_INTERFACE_I_n_25),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (AXI_EMC_NATIVE_INTERFACE_I_n_43),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 (AXI_EMC_NATIVE_INTERFACE_I_n_12),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 (EMC_CTRL_I_n_31),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 (EMC_CTRL_I_n_39),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 (EMC_CTRL_I_n_32),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 (EMC_CTRL_I_n_33),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 (EMC_CTRL_I_n_34),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\IPIC_IF_I/BURST_CNT/PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .Q(emc_addr_ps),
        .S(\IPIC_IF_I/BURST_CNT/S ),
        .burst_cnt_i(\IPIC_IF_I/burst_cnt_i ),
        .\burst_data_cnt_reg[7] (AXI_EMC_NATIVE_INTERFACE_I_n_16),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .ip2bus_addrack(ip2bus_addrack),
        .ip2bus_rdack(ip2bus_rdack),
        .mem_ben(mem_ben),
        .mem_ce(mem_ce),
        .mem_cen(mem_cen),
        .mem_dq_i(mem_dq_i),
        .mem_dq_o(mem_dq_o),
        .mem_dq_t(mem_dq_t),
        .mem_oen(mem_oen),
        .mem_qwen(mem_qwen),
        .mem_rnw(mem_rnw),
        .mem_rpn(mem_rpn),
        .mem_wen(mem_wen),
        .p_0_out(\AXI_EMC_ADDRESS_DECODE_INSTANCE_I/p_0_out ),
        .pend_rdreq(\IPIC_IF_I/pend_rdreq ),
        .pend_rdreq_reg(AXI_EMC_NATIVE_INTERFACE_I_n_88),
        .pend_wrreq(\IPIC_IF_I/pend_wrreq ),
        .pend_wrreq_reg(AXI_EMC_NATIVE_INTERFACE_I_n_89),
        .\rd_data_count_reg[0] (rd_data_count_reg),
        .rd_fifo_wr_en(rd_fifo_wr_en),
        .rdce_out_i(\AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rdce_out_i ),
        .rdclk(rdclk),
        .read_break_reg_d1_reg(AXI_EMC_NATIVE_INTERFACE_I_n_28),
        .readreq_th_reset(\MEM_STEER_I/readreq_th_reset ),
        .reset_fifo(\IPIC_IF_I/reset_fifo ),
        .rw_flag_reg(rw_flag_reg),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(derived_size_reg),
        .s_axi_mem_arburst(s_axi_mem_arburst),
        .s_axi_mem_arlen(s_axi_mem_arlen[0]),
        .s_axi_mem_arvalid(s_axi_mem_arvalid),
        .s_axi_mem_arvalid_0(EMC_CTRL_I_n_27),
        .s_axi_mem_awburst(s_axi_mem_awburst),
        .s_axi_mem_awburst_0_sp_1(EMC_CTRL_I_n_25),
        .s_axi_mem_awvalid(s_axi_mem_awvalid),
        .s_axi_mem_awvalid_0(EMC_CTRL_I_n_26),
        .s_axi_mem_wlast(s_axi_mem_wlast),
        .s_axi_mem_wvalid(s_axi_mem_wvalid),
        .s_axi_mem_wvalid_0(EMC_CTRL_I_n_36),
        .temp_bus2ip_cs(temp_bus2ip_cs),
        .transaction_done_i(transaction_done_i));
  FDRE bus2ip_reset_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_EMC_NATIVE_INTERFACE_I_n_0),
        .Q(bus2ip_reset),
        .R(1'b0));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[0] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[31]),
        .Q(mem_a[0]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[10] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[21]),
        .Q(mem_a[10]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[11] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[20]),
        .Q(mem_a[11]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[12] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[19]),
        .Q(mem_a[12]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[13] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[18]),
        .Q(mem_a[13]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[14] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[17]),
        .Q(mem_a[14]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[15] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[16]),
        .Q(mem_a[15]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[16] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[15]),
        .Q(mem_a[16]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[17] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[14]),
        .Q(mem_a[17]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[18] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[13]),
        .Q(mem_a[18]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[19] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[12]),
        .Q(mem_a[19]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[1] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[30]),
        .Q(mem_a[1]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[20] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[11]),
        .Q(mem_a[20]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[21] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[10]),
        .Q(mem_a[21]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[22] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[9]),
        .Q(mem_a[22]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[23] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[8]),
        .Q(mem_a[23]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[24] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[7]),
        .Q(mem_a[24]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[25] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[6]),
        .Q(mem_a[25]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[26] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[5]),
        .Q(mem_a[26]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[27] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[4]),
        .Q(mem_a[27]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[28] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[3]),
        .Q(mem_a[28]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[29] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[2]),
        .Q(mem_a[29]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[2] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[29]),
        .Q(mem_a[2]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[30] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[1]),
        .Q(mem_a[30]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[31] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[0]),
        .Q(mem_a[31]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[3] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[28]),
        .Q(mem_a[3]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[4] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[27]),
        .Q(mem_a[4]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[5] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[26]),
        .Q(mem_a[5]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[6] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[25]),
        .Q(mem_a[6]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[7] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[24]),
        .Q(mem_a[7]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[8] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[23]),
        .Q(mem_a[8]),
        .R(EMC_CTRL_I_n_42));
  (* IOB = "TRUE" *) 
  FDRE \mem_a_int_reg[9] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_a_int[22]),
        .Q(mem_a[9]),
        .R(EMC_CTRL_I_n_42));
endmodule

(* ORIG_REF_NAME = "axi_emc_addr_gen" *) 
module meowrouter_axi_emc_0_1_axi_emc_addr_gen
   (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ,
    SR,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ,
    rnw_cmb,
    Q,
    last_data_acked_reg,
    s_axi_mem_awvalid_0,
    \FSM_sequential_emc_addr_ps_reg[0] ,
    \burst_data_cnt_reg[7] ,
    \FSM_sequential_emc_addr_ps_reg[1] ,
    \burst_addr_cnt_reg[5] ,
    \burst_addr_cnt_reg[2] ,
    \rd_data_count_reg[1] ,
    \bus2ip_addr_i_reg[31]_0 ,
    s_axi_aclk,
    s_axi_mem_awaddr,
    s_axi_mem_araddr,
    p_0_out,
    rnw_reg_reg,
    bus2ip_rnw,
    s_axi_mem_awvalid,
    rnw_reg_reg_0,
    s_axi_mem_arvalid,
    ip2bus_rdack,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 ,
    \FSM_sequential_emc_addr_ps_reg[0]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 ,
    last_data_acked,
    s_axi_mem_rready,
    rnw_reg_reg_1,
    s_axi_aresetn,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 );
  output \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ;
  output [0:0]SR;
  output \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ;
  output \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ;
  output \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ;
  output rnw_cmb;
  output [4:0]Q;
  output last_data_acked_reg;
  output s_axi_mem_awvalid_0;
  output \FSM_sequential_emc_addr_ps_reg[0] ;
  output \burst_data_cnt_reg[7] ;
  output \FSM_sequential_emc_addr_ps_reg[1] ;
  output \burst_addr_cnt_reg[5] ;
  output \burst_addr_cnt_reg[2] ;
  output \rd_data_count_reg[1] ;
  output [19:0]\bus2ip_addr_i_reg[31]_0 ;
  input s_axi_aclk;
  input [31:0]s_axi_mem_awaddr;
  input [31:0]s_axi_mem_araddr;
  input p_0_out;
  input [2:0]rnw_reg_reg;
  input bus2ip_rnw;
  input s_axi_mem_awvalid;
  input rnw_reg_reg_0;
  input s_axi_mem_arvalid;
  input ip2bus_rdack;
  input [2:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 ;
  input [7:0]\FSM_sequential_emc_addr_ps_reg[0]_0 ;
  input [1:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 ;
  input last_data_acked;
  input s_axi_mem_rready;
  input [7:0]rnw_reg_reg_1;
  input s_axi_aresetn;
  input [3:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 ;

  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[10]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_6_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_4_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[4]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_3_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_3_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[7]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[8]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ;
  wire [3:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_1_n_0 ;
  wire [1:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_3_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_2_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_3_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_1_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_2_n_0 ;
  wire [2:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_4_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ;
  wire \FSM_sequential_emc_addr_ps_reg[0] ;
  wire [7:0]\FSM_sequential_emc_addr_ps_reg[0]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[1] ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [4:0]addr_11_7_cmb;
  wire addr_3_cmb;
  wire addr_4_cmb;
  wire addr_5_cmb;
  wire addr_6_cmb;
  wire \burst_addr_cnt_reg[2] ;
  wire \burst_addr_cnt_reg[5] ;
  wire \burst_data_cnt_reg[7] ;
  wire [19:0]\bus2ip_addr_i_reg[31]_0 ;
  wire bus2ip_rnw;
  wire ip2bus_rdack;
  wire last_data_acked;
  wire last_data_acked_reg;
  wire p_0_out;
  wire [19:0]p_1_in__0;
  wire \rd_data_count_reg[1] ;
  wire rnw_cmb;
  wire [2:0]rnw_reg_reg;
  wire rnw_reg_reg_0;
  wire [7:0]rnw_reg_reg_1;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [31:0]s_axi_mem_araddr;
  wire s_axi_mem_arvalid;
  wire [31:0]s_axi_mem_awaddr;
  wire s_axi_mem_awvalid;
  wire s_axi_mem_awvalid_0;
  wire s_axi_mem_rready;

  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[10]_i_1 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[10]),
        .I2(s_axi_mem_araddr[10]),
        .I3(p_0_out),
        .I4(Q[3]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[10]_i_2_n_0 ),
        .O(addr_11_7_cmb[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[10]_i_2 
       (.I0(Q[2]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2_n_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[11]),
        .I2(s_axi_mem_araddr[11]),
        .I3(p_0_out),
        .I4(Q[4]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_6_n_0 ),
        .O(addr_11_7_cmb[4]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_6 
       (.I0(Q[3]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2_n_0 ),
        .I2(Q[2]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_1 
       (.I0(addr_3_cmb),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 [0]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E4FF0000FF)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[3]),
        .I2(s_axi_mem_araddr[3]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_4_n_0 ),
        .I5(p_0_out),
        .O(addr_3_cmb));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h11133F3F)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_4 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [1]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [0]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[4]_i_1 
       (.I0(addr_4_cmb),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 [1]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[4]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[4]),
        .I2(s_axi_mem_araddr[4]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .I5(p_0_out),
        .O(addr_4_cmb));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_1 
       (.I0(addr_5_cmb),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 [2]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[5]),
        .I2(s_axi_mem_araddr[5]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_3_n_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .I5(p_0_out),
        .O(addr_5_cmb));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAABFAA80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_1 
       (.I0(addr_6_cmb),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 [3]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[6]),
        .I2(s_axi_mem_araddr[6]),
        .I3(p_0_out),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_3_n_0 ),
        .O(addr_6_cmb));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[7]_i_1 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[7]),
        .I2(s_axi_mem_araddr[7]),
        .I3(p_0_out),
        .I4(Q[0]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[7]_i_2_n_0 ),
        .O(addr_11_7_cmb[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[7]_i_2 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[8]_i_1 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[8]),
        .I2(s_axi_mem_araddr[8]),
        .I3(p_0_out),
        .I4(Q[1]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[8]_i_2_n_0 ),
        .O(addr_11_7_cmb[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[8]_i_2 
       (.I0(Q[0]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE400E4FFE4FFE400)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_1 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[9]),
        .I2(s_axi_mem_araddr[9]),
        .I3(p_0_out),
        .I4(Q[2]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2_n_0 ),
        .O(addr_11_7_cmb[2]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2 
       (.I0(Q[1]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .I5(Q[0]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA888880AA880000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [0]),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [1]),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .D(addr_11_7_cmb[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .D(addr_11_7_cmb[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[4]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[5]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[6]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .D(addr_11_7_cmb[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .D(addr_11_7_cmb[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .D(addr_11_7_cmb[2]),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_1 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_n_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 ),
        .I3(p_0_out),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[0]),
        .I2(s_axi_mem_araddr[0]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_3_n_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .I5(p_0_out),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [1]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [0]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_1 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_2_n_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 ),
        .I3(p_0_out),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E4E400FFFF00)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_2 
       (.I0(rnw_cmb),
        .I1(s_axi_mem_awaddr[1]),
        .I2(s_axi_mem_araddr[1]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_3_n_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .I5(p_0_out),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [0]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [1]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_1 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_2_n_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 ),
        .I3(p_0_out),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F0F099999999)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_2 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_4_n_0 ),
        .I2(s_axi_mem_awaddr[2]),
        .I3(s_axi_mem_araddr[2]),
        .I4(rnw_cmb),
        .I5(p_0_out),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h1113)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_4 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [1]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 [0]),
        .I3(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_5 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 [2]),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 [1]),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 [0]),
        .O(\burst_data_cnt_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_6 
       (.I0(rnw_reg_reg[1]),
        .I1(rnw_reg_reg[0]),
        .I2(rnw_reg_reg[2]),
        .O(\FSM_sequential_emc_addr_ps_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_7 
       (.I0(rnw_reg_reg[0]),
        .I1(ip2bus_rdack),
        .I2(rnw_reg_reg[1]),
        .I3(rnw_reg_reg[2]),
        .O(\FSM_sequential_emc_addr_ps_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[1]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_1_n_0 ),
        .Q(\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg_n_0_[2] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_addr_cnt[4]_i_2 
       (.I0(\FSM_sequential_emc_addr_ps_reg[0]_0 [2]),
        .I1(\FSM_sequential_emc_addr_ps_reg[0]_0 [0]),
        .I2(\FSM_sequential_emc_addr_ps_reg[0]_0 [1]),
        .I3(\FSM_sequential_emc_addr_ps_reg[0]_0 [3]),
        .O(\burst_addr_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_mem_araddr[12]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[12]),
        .O(p_1_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_mem_araddr[13]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[13]),
        .O(p_1_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_mem_araddr[14]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[14]),
        .O(p_1_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(s_axi_mem_araddr[15]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[15]),
        .O(p_1_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[16]_i_1 
       (.I0(s_axi_mem_araddr[16]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[16]),
        .O(p_1_in__0[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[17]_i_1 
       (.I0(s_axi_mem_araddr[17]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[17]),
        .O(p_1_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[18]_i_1 
       (.I0(s_axi_mem_araddr[18]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[18]),
        .O(p_1_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[19]_i_1 
       (.I0(s_axi_mem_araddr[19]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[19]),
        .O(p_1_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[20]_i_1 
       (.I0(s_axi_mem_araddr[20]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[20]),
        .O(p_1_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[21]_i_1 
       (.I0(s_axi_mem_araddr[21]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[21]),
        .O(p_1_in__0[9]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[22]_i_1 
       (.I0(s_axi_mem_araddr[22]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[22]),
        .O(p_1_in__0[10]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[23]_i_1 
       (.I0(s_axi_mem_araddr[23]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[23]),
        .O(p_1_in__0[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[24]_i_1 
       (.I0(s_axi_mem_araddr[24]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[24]),
        .O(p_1_in__0[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[25]_i_1 
       (.I0(s_axi_mem_araddr[25]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[25]),
        .O(p_1_in__0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[26]_i_1 
       (.I0(s_axi_mem_araddr[26]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[26]),
        .O(p_1_in__0[14]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[27]_i_1 
       (.I0(s_axi_mem_araddr[27]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[27]),
        .O(p_1_in__0[15]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[28]_i_1 
       (.I0(s_axi_mem_araddr[28]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[28]),
        .O(p_1_in__0[16]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[29]_i_1 
       (.I0(s_axi_mem_araddr[29]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[29]),
        .O(p_1_in__0[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[30]_i_1 
       (.I0(s_axi_mem_araddr[30]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[30]),
        .O(p_1_in__0[18]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \bus2ip_addr_i[31]_i_2 
       (.I0(s_axi_mem_araddr[31]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awaddr[31]),
        .O(p_1_in__0[19]));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[0]),
        .Q(\bus2ip_addr_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[1]),
        .Q(\bus2ip_addr_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[2]),
        .Q(\bus2ip_addr_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[3]),
        .Q(\bus2ip_addr_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[4]),
        .Q(\bus2ip_addr_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[5]),
        .Q(\bus2ip_addr_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[6]),
        .Q(\bus2ip_addr_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[7]),
        .Q(\bus2ip_addr_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[8]),
        .Q(\bus2ip_addr_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[9]),
        .Q(\bus2ip_addr_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[10]),
        .Q(\bus2ip_addr_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[11]),
        .Q(\bus2ip_addr_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[12]),
        .Q(\bus2ip_addr_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[13]),
        .Q(\bus2ip_addr_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[14]),
        .Q(\bus2ip_addr_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[15]),
        .Q(\bus2ip_addr_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[16]),
        .Q(\bus2ip_addr_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[17]),
        .Q(\bus2ip_addr_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[18]),
        .Q(\bus2ip_addr_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \bus2ip_addr_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(p_1_in__0[19]),
        .Q(\bus2ip_addr_i_reg[31]_0 [19]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0FF5FF5C0000000C)) 
    rnw_reg_i_1
       (.I0(last_data_acked_reg),
        .I1(s_axi_mem_awvalid_0),
        .I2(rnw_reg_reg[0]),
        .I3(rnw_reg_reg[2]),
        .I4(rnw_reg_reg[1]),
        .I5(bus2ip_rnw),
        .O(rnw_cmb));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    rnw_reg_i_2
       (.I0(last_data_acked),
        .I1(s_axi_mem_rready),
        .I2(\rd_data_count_reg[1] ),
        .I3(rnw_reg_reg_1[7]),
        .I4(rnw_reg_reg_1[6]),
        .I5(rnw_reg_reg_1[5]),
        .O(last_data_acked_reg));
  LUT3 #(
    .INIT(8'h70)) 
    rnw_reg_i_3
       (.I0(s_axi_mem_awvalid),
        .I1(rnw_reg_reg_0),
        .I2(s_axi_mem_arvalid),
        .O(s_axi_mem_awvalid_0));
  LUT1 #(
    .INIT(2'h1)) 
    \s_axi_mem_bid_reg[6]_i_1 
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    s_axi_mem_rlast_INST_0_i_1
       (.I0(rnw_reg_reg_1[1]),
        .I1(rnw_reg_reg_1[0]),
        .I2(rnw_reg_reg_1[2]),
        .I3(rnw_reg_reg_1[3]),
        .I4(rnw_reg_reg_1[4]),
        .O(\rd_data_count_reg[1] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    s_axi_mem_wready_INST_0_i_5
       (.I0(\burst_addr_cnt_reg[2] ),
        .I1(\FSM_sequential_emc_addr_ps_reg[0]_0 [5]),
        .I2(\FSM_sequential_emc_addr_ps_reg[0]_0 [6]),
        .I3(\FSM_sequential_emc_addr_ps_reg[0]_0 [4]),
        .I4(\FSM_sequential_emc_addr_ps_reg[0]_0 [7]),
        .O(\burst_addr_cnt_reg[5] ));
endmodule

(* ORIG_REF_NAME = "axi_emc_address_decode" *) 
module meowrouter_axi_emc_0_1_axi_emc_address_decode
   (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ,
    S,
    D,
    addr_sm_ps_idle_cmb,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ,
    \FSM_sequential_emc_addr_ps_reg[0] ,
    \derived_burst_reg_reg[0] ,
    E,
    \FSM_sequential_emc_addr_ps_reg[2] ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    pend_rdreq_reg,
    readreq_th_reset,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    IP2Bus_RdAck0,
    pend_rdreq_reg_0,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 ,
    CE,
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_6 ,
    \burst_data_cnt_reg[5] ,
    \burst_data_cnt_reg[4] ,
    bus2ip_wr_req_reg_reg,
    in,
    reset_fifo,
    Bus2IP_Addr,
    bus2ip_rd_req_reg_reg,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_7 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_8 ,
    \s_axi_mem_bresp_reg_reg[1] ,
    s_axi_aclk,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_7 ,
    s_axi_mem_arburst,
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_1 ,
    Q,
    Bus2IP_RdReq_d1_reg,
    pend_wrreq_reg,
    transaction_done_i,
    pend_rdreq,
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_1 ,
    \s_axi_mem_bresp_reg_reg[1]_0 ,
    ip2bus_rdack,
    A,
    \FSM_sequential_emc_addr_ps_reg[2]_0 ,
    \FSM_sequential_emc_addr_ps_reg[2]_1 ,
    last_len_cmb,
    \FSM_sequential_emc_addr_ps_reg[2]_2 ,
    p_0_out,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_8 ,
    addr_sm_ps_IDLE_reg_reg,
    s_axi_mem_wvalid,
    addr_sm_ps_IDLE_reg_reg_0,
    \FSM_sequential_emc_addr_ps_reg[0]_0 ,
    \FSM_sequential_emc_addr_ps_reg[1] ,
    \FSM_sequential_emc_addr_ps_reg[1]_0 ,
    \FSM_sequential_emc_addr_ps_reg[1]_1 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_1 ,
    \bus2ip_BE_reg_reg[0] ,
    rnw_cmb,
    \FSM_sequential_emc_addr_ps_reg[0]_1 ,
    \FSM_sequential_crnt_state_reg[0] ,
    \FSM_sequential_crnt_state_reg[0]_0 ,
    \FSM_sequential_crnt_state_reg[0]_1 ,
    \FSM_sequential_crnt_state_reg[0]_2 ,
    bus2ip_reset,
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ,
    Bus2IP_RdReq_d1,
    \FSM_sequential_emc_addr_ps_reg[2]_3 ,
    \FSM_sequential_emc_addr_ps_reg[2]_4 ,
    \FSM_sequential_emc_addr_ps_reg[2]_5 ,
    \DATA_STORE_GEN[0].WRDATA_REG ,
    \FSM_sequential_emc_addr_ps_reg[2]_6 ,
    p_0_in,
    burst_cnt_i,
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ,
    pend_wrreq,
    \FSM_sequential_crnt_state[1]_i_12 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ,
    Bus2IP_RdReq_d1_reg_0,
    s_axi_aresetn,
    bus2ip_burst_reg_reg,
    \FSM_sequential_crnt_state[0]_i_8 ,
    Type_of_xfer,
    \ADDRESS_STORE_GEN[0].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[20].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[25].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[26].ADDRESS_REG ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ,
    \ADDRESS_STORE_GEN[28].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[31].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[29].ADDRESS_REG ,
    \ADDRESS_STORE_GEN[30].ADDRESS_REG ,
    bus2ip_rd_req_reg_reg_0,
    bus2ip_rd_req_reg_reg_1,
    bus2ip_rd_req_cmb,
    Bus2IP_RdReq_emc,
    pend_rdreq_reg_1,
    bus2ip_burst,
    s_axi_mem_bresp);
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  output [0:0]S;
  output [2:0]D;
  output addr_sm_ps_idle_cmb;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ;
  output \FSM_sequential_emc_addr_ps_reg[0] ;
  output \derived_burst_reg_reg[0] ;
  output [0:0]E;
  output [0:0]\FSM_sequential_emc_addr_ps_reg[2] ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output pend_rdreq_reg;
  output readreq_th_reset;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output IP2Bus_RdAck0;
  output pend_rdreq_reg_0;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 ;
  output CE;
  output \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ;
  output \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_6 ;
  output \burst_data_cnt_reg[5] ;
  output \burst_data_cnt_reg[4] ;
  output bus2ip_wr_req_reg_reg;
  output [0:0]in;
  output reset_fifo;
  output [0:31]Bus2IP_Addr;
  output bus2ip_rd_req_reg_reg;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_7 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_8 ;
  output \s_axi_mem_bresp_reg_reg[1] ;
  input s_axi_aclk;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_7 ;
  input [1:0]s_axi_mem_arburst;
  input \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ;
  input \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_1 ;
  input [2:0]Q;
  input Bus2IP_RdReq_d1_reg;
  input pend_wrreq_reg;
  input transaction_done_i;
  input pend_rdreq;
  input \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ;
  input \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_1 ;
  input \s_axi_mem_bresp_reg_reg[1]_0 ;
  input ip2bus_rdack;
  input [0:0]A;
  input \FSM_sequential_emc_addr_ps_reg[2]_0 ;
  input \FSM_sequential_emc_addr_ps_reg[2]_1 ;
  input last_len_cmb;
  input \FSM_sequential_emc_addr_ps_reg[2]_2 ;
  input p_0_out;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_8 ;
  input addr_sm_ps_IDLE_reg_reg;
  input s_axi_mem_wvalid;
  input addr_sm_ps_IDLE_reg_reg_0;
  input \FSM_sequential_emc_addr_ps_reg[0]_0 ;
  input \FSM_sequential_emc_addr_ps_reg[1] ;
  input \FSM_sequential_emc_addr_ps_reg[1]_0 ;
  input \FSM_sequential_emc_addr_ps_reg[1]_1 ;
  input [0:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_1 ;
  input \bus2ip_BE_reg_reg[0] ;
  input rnw_cmb;
  input \FSM_sequential_emc_addr_ps_reg[0]_1 ;
  input \FSM_sequential_crnt_state_reg[0] ;
  input \FSM_sequential_crnt_state_reg[0]_0 ;
  input \FSM_sequential_crnt_state_reg[0]_1 ;
  input \FSM_sequential_crnt_state_reg[0]_2 ;
  input bus2ip_reset;
  input \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  input Bus2IP_RdReq_d1;
  input \FSM_sequential_emc_addr_ps_reg[2]_3 ;
  input [0:0]\FSM_sequential_emc_addr_ps_reg[2]_4 ;
  input \FSM_sequential_emc_addr_ps_reg[2]_5 ;
  input \DATA_STORE_GEN[0].WRDATA_REG ;
  input \FSM_sequential_emc_addr_ps_reg[2]_6 ;
  input [0:0]p_0_in;
  input [0:7]burst_cnt_i;
  input [7:0]\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ;
  input pend_wrreq;
  input \FSM_sequential_crnt_state[1]_i_12 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ;
  input Bus2IP_RdReq_d1_reg_0;
  input s_axi_aresetn;
  input [7:0]bus2ip_burst_reg_reg;
  input \FSM_sequential_crnt_state[0]_i_8 ;
  input Type_of_xfer;
  input [19:0]\ADDRESS_STORE_GEN[0].ADDRESS_REG ;
  input [4:0]\ADDRESS_STORE_GEN[20].ADDRESS_REG ;
  input \ADDRESS_STORE_GEN[25].ADDRESS_REG ;
  input \ADDRESS_STORE_GEN[26].ADDRESS_REG ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ;
  input \ADDRESS_STORE_GEN[28].ADDRESS_REG ;
  input \ADDRESS_STORE_GEN[31].ADDRESS_REG ;
  input [3:0]\ADDRESS_STORE_GEN[29].ADDRESS_REG ;
  input \ADDRESS_STORE_GEN[30].ADDRESS_REG ;
  input bus2ip_rd_req_reg_reg_0;
  input bus2ip_rd_req_reg_reg_1;
  input bus2ip_rd_req_cmb;
  input Bus2IP_RdReq_emc;
  input pend_rdreq_reg_1;
  input bus2ip_burst;
  input [0:0]s_axi_mem_bresp;

  wire [0:0]A;
  wire [19:0]\ADDRESS_STORE_GEN[0].ADDRESS_REG ;
  wire [4:0]\ADDRESS_STORE_GEN[20].ADDRESS_REG ;
  wire \ADDRESS_STORE_GEN[25].ADDRESS_REG ;
  wire \ADDRESS_STORE_GEN[26].ADDRESS_REG ;
  wire \ADDRESS_STORE_GEN[28].ADDRESS_REG ;
  wire [3:0]\ADDRESS_STORE_GEN[29].ADDRESS_REG ;
  wire \ADDRESS_STORE_GEN[30].ADDRESS_REG ;
  wire \ADDRESS_STORE_GEN[31].ADDRESS_REG ;
  wire \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ;
  wire [0:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_1 ;
  wire [0:31]Bus2IP_Addr;
  wire Bus2IP_RdReq_d1;
  wire Bus2IP_RdReq_d1_reg;
  wire Bus2IP_RdReq_d1_reg_0;
  wire Bus2IP_RdReq_emc;
  wire CE;
  wire [2:0]D;
  wire \DATA_STORE_GEN[0].WRDATA_REG ;
  wire [0:0]E;
  wire \EMC_CTRL_I/IPIC_IF_I/set_pend_rdreq ;
  wire \FSM_sequential_crnt_state[0]_i_8 ;
  wire \FSM_sequential_crnt_state[1]_i_12 ;
  wire \FSM_sequential_crnt_state_reg[0] ;
  wire \FSM_sequential_crnt_state_reg[0]_0 ;
  wire \FSM_sequential_crnt_state_reg[0]_1 ;
  wire \FSM_sequential_crnt_state_reg[0]_2 ;
  wire \FSM_sequential_emc_addr_ps[1]_i_4_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_3_n_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[0] ;
  wire \FSM_sequential_emc_addr_ps_reg[0]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[0]_1 ;
  wire \FSM_sequential_emc_addr_ps_reg[1] ;
  wire \FSM_sequential_emc_addr_ps_reg[1]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[1]_1 ;
  wire [0:0]\FSM_sequential_emc_addr_ps_reg[2] ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_1 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_2 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_3 ;
  wire [0:0]\FSM_sequential_emc_addr_ps_reg[2]_4 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_5 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_6 ;
  wire IP2Bus_RdAck0;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_7 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_8 ;
  wire \MEM_DECODE_GEN[0].cs_reg[0]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_1 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i[0]_i_3_n_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_6 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_7 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_8 ;
  wire [7:0]\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_1 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire Type_of_xfer;
  wire addr_sm_ps_IDLE_reg_reg;
  wire addr_sm_ps_IDLE_reg_reg_0;
  wire addr_sm_ps_idle_cmb;
  wire [0:7]burst_cnt_i;
  wire \burst_data_cnt_reg[4] ;
  wire \burst_data_cnt_reg[5] ;
  wire \bus2ip_BE_reg_reg[0] ;
  wire bus2ip_burst;
  wire [7:0]bus2ip_burst_reg_reg;
  wire bus2ip_rd_req_cmb;
  wire bus2ip_rd_req_reg_reg;
  wire bus2ip_rd_req_reg_reg_0;
  wire bus2ip_rd_req_reg_reg_1;
  wire bus2ip_reset;
  wire bus2ip_wr_req_reg_reg;
  wire cs_reg;
  wire \derived_burst_reg_reg[0] ;
  wire [0:0]in;
  wire ip2bus_rdack;
  wire last_len_cmb;
  wire [0:0]p_0_in;
  wire p_0_out;
  wire pend_rdreq;
  wire pend_rdreq_reg;
  wire pend_rdreq_reg_0;
  wire pend_rdreq_reg_1;
  wire pend_wrreq;
  wire pend_wrreq_reg;
  wire readreq_th_reset;
  wire reset_fifo;
  wire rnw_cmb;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [1:0]s_axi_mem_arburst;
  wire [0:0]s_axi_mem_bresp;
  wire \s_axi_mem_bresp_reg_reg[1] ;
  wire \s_axi_mem_bresp_reg_reg[1]_0 ;
  wire s_axi_mem_wvalid;
  wire transaction_done_i;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_2 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [19]),
        .O(Bus2IP_Addr[0]));
  LUT6 #(
    .INIT(64'hAAAABAAABAAABAAA)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_3 
       (.I0(\DATA_STORE_GEN[0].WRDATA_REG ),
        .I1(pend_rdreq_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .I4(pend_wrreq),
        .I5(pend_wrreq_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[10].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [9]),
        .O(Bus2IP_Addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[11].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [8]),
        .O(Bus2IP_Addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[12].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [7]),
        .O(Bus2IP_Addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[13].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [6]),
        .O(Bus2IP_Addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[14].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [5]),
        .O(Bus2IP_Addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[15].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [4]),
        .O(Bus2IP_Addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[16].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [3]),
        .O(Bus2IP_Addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[17].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [2]),
        .O(Bus2IP_Addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[18].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [1]),
        .O(Bus2IP_Addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[19].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [0]),
        .O(Bus2IP_Addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[1].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [18]),
        .O(Bus2IP_Addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[20].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[20].ADDRESS_REG [4]),
        .O(Bus2IP_Addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[21].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[20].ADDRESS_REG [3]),
        .O(Bus2IP_Addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[22].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[20].ADDRESS_REG [2]),
        .O(Bus2IP_Addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[23].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[20].ADDRESS_REG [1]),
        .O(Bus2IP_Addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[24].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[20].ADDRESS_REG [0]),
        .O(Bus2IP_Addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[25].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[25].ADDRESS_REG ),
        .O(Bus2IP_Addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[26].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[26].ADDRESS_REG ),
        .O(Bus2IP_Addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[27].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .O(Bus2IP_Addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[28].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[28].ADDRESS_REG ),
        .O(Bus2IP_Addr[28]));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \ADDRESS_STORE_GEN[29].ADDRESS_REG_i_1 
       (.I0(\ADDRESS_STORE_GEN[29].ADDRESS_REG [1]),
        .I1(\ADDRESS_STORE_GEN[29].ADDRESS_REG [2]),
        .I2(\ADDRESS_STORE_GEN[29].ADDRESS_REG [3]),
        .I3(Type_of_xfer),
        .I4(\ADDRESS_STORE_GEN[29].ADDRESS_REG [0]),
        .I5(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(Bus2IP_Addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[2].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [17]),
        .O(Bus2IP_Addr[2]));
  LUT5 #(
    .INIT(32'h00000400)) 
    \ADDRESS_STORE_GEN[30].ADDRESS_REG_i_1 
       (.I0(\ADDRESS_STORE_GEN[29].ADDRESS_REG [1]),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\ADDRESS_STORE_GEN[29].ADDRESS_REG [0]),
        .I3(Type_of_xfer),
        .I4(\ADDRESS_STORE_GEN[30].ADDRESS_REG ),
        .O(Bus2IP_Addr[30]));
  LUT6 #(
    .INIT(64'h00F0000000200000)) 
    \ADDRESS_STORE_GEN[31].ADDRESS_REG_i_1 
       (.I0(\ADDRESS_STORE_GEN[31].ADDRESS_REG ),
        .I1(\ADDRESS_STORE_GEN[29].ADDRESS_REG [2]),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\ADDRESS_STORE_GEN[29].ADDRESS_REG [0]),
        .I4(Type_of_xfer),
        .I5(\ADDRESS_STORE_GEN[29].ADDRESS_REG [1]),
        .O(Bus2IP_Addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[3].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [16]),
        .O(Bus2IP_Addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[4].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [15]),
        .O(Bus2IP_Addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[5].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [14]),
        .O(Bus2IP_Addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[6].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [13]),
        .O(Bus2IP_Addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[7].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [12]),
        .O(Bus2IP_Addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[8].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [11]),
        .O(Bus2IP_Addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ADDRESS_STORE_GEN[9].ADDRESS_REG_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\ADDRESS_STORE_GEN[0].ADDRESS_REG [10]),
        .O(Bus2IP_Addr[9]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_1 
       (.I0(bus2ip_reset),
        .I1(pend_rdreq_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .O(readreq_th_reset));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_2 
       (.I0(Bus2IP_RdReq_d1_reg_0),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [0]),
        .I3(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [1]),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hCCEECCCECCCCCCCC)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_1 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ),
        .I1(p_0_out),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ),
        .I4(\s_axi_mem_bresp_reg_reg[1]_0 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_1 ),
        .O(\derived_burst_reg_reg[0] ));
  LUT3 #(
    .INIT(8'h0D)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_4 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I1(Bus2IP_RdReq_d1_reg),
        .I2(pend_wrreq_reg),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_9 
       (.I0(Bus2IP_RdReq_d1_reg),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I3(pend_rdreq),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    Bus2IP_RdReq_d1_i_1
       (.I0(pend_rdreq),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I3(Bus2IP_RdReq_d1_reg),
        .O(pend_rdreq_reg));
  LUT3 #(
    .INIT(8'h78)) 
    Cnt_p10_carry_i_5
       (.I0(ip2bus_rdack),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(A),
        .O(S));
  LUT6 #(
    .INIT(64'hAAAAAAAAAABAAAAA)) 
    \FSM_sequential_crnt_state[0]_i_3 
       (.I0(\FSM_sequential_crnt_state_reg[0] ),
        .I1(pend_rdreq_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\FSM_sequential_crnt_state_reg[0]_0 ),
        .I4(\FSM_sequential_crnt_state_reg[0]_1 ),
        .I5(\FSM_sequential_crnt_state_reg[0]_2 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hCCECFFFF)) 
    \FSM_sequential_crnt_state[1]_i_13 
       (.I0(pend_rdreq),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I3(Bus2IP_RdReq_d1_reg),
        .I4(Bus2IP_RdReq_d1),
        .O(pend_rdreq_reg_0));
  LUT6 #(
    .INIT(64'h0800080008000000)) 
    \FSM_sequential_crnt_state[1]_i_15 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\FSM_sequential_crnt_state[1]_i_12 ),
        .I2(Bus2IP_RdReq_d1_reg),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I5(pend_rdreq),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_sequential_crnt_state[1]_i_17 
       (.I0(pend_wrreq_reg),
        .I1(pend_wrreq),
        .I2(\FSM_sequential_crnt_state[0]_i_8 ),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(bus2ip_wr_req_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_crnt_state[2]_i_8 
       (.I0(\FSM_sequential_crnt_state_reg[0]_2 ),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(pend_rdreq_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ));
  LUT5 #(
    .INIT(32'hFFFF8AAA)) 
    \FSM_sequential_emc_addr_ps[0]_i_1 
       (.I0(\FSM_sequential_emc_addr_ps_reg[0]_1 ),
        .I1(\FSM_sequential_emc_addr_ps_reg[1] ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I3(\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .I4(addr_sm_ps_IDLE_reg_reg_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h8888888800088888)) 
    \FSM_sequential_emc_addr_ps[0]_i_7 
       (.I0(\FSM_sequential_emc_addr_ps_reg[2]_5 ),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(pend_rdreq),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I4(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I5(Bus2IP_RdReq_d1_reg),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ));
  LUT6 #(
    .INIT(64'h3808FFFF00000000)) 
    \FSM_sequential_emc_addr_ps[1]_i_1 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I1(\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .I2(\FSM_sequential_emc_addr_ps_reg[1] ),
        .I3(s_axi_mem_wvalid),
        .I4(addr_sm_ps_IDLE_reg_reg),
        .I5(\FSM_sequential_emc_addr_ps[1]_i_4_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hF0F0F0F0FFF4F4F4)) 
    \FSM_sequential_emc_addr_ps[1]_i_4 
       (.I0(\FSM_sequential_emc_addr_ps_reg[1]_0 ),
        .I1(last_len_cmb),
        .I2(\FSM_sequential_emc_addr_ps_reg[1]_1 ),
        .I3(\FSM_sequential_emc_addr_ps[2]_i_3_n_0 ),
        .I4(\FSM_sequential_emc_addr_ps_reg[2]_1 ),
        .I5(\FSM_sequential_emc_addr_ps_reg[1] ),
        .O(\FSM_sequential_emc_addr_ps[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hCDCCDDDDCDCCCDCC)) 
    \FSM_sequential_emc_addr_ps[2]_i_1 
       (.I0(Q[2]),
        .I1(\FSM_sequential_emc_addr_ps_reg[2]_0 ),
        .I2(\FSM_sequential_emc_addr_ps[2]_i_3_n_0 ),
        .I3(\FSM_sequential_emc_addr_ps_reg[2]_1 ),
        .I4(last_len_cmb),
        .I5(\FSM_sequential_emc_addr_ps_reg[2]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAAABBABFFFFFFFF)) 
    \FSM_sequential_emc_addr_ps[2]_i_3 
       (.I0(\FSM_sequential_emc_addr_ps_reg[2]_3 ),
        .I1(\FSM_sequential_emc_addr_ps_reg[2]_4 ),
        .I2(\FSM_sequential_emc_addr_ps_reg[2]_5 ),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 ),
        .I4(\DATA_STORE_GEN[0].WRDATA_REG ),
        .I5(\FSM_sequential_emc_addr_ps_reg[2]_6 ),
        .O(\FSM_sequential_emc_addr_ps[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[255][0]_srl32_i_2 
       (.I0(ip2bus_rdack),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(Type_of_xfer),
        .O(in));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    IP2Bus_RdAck_i_1
       (.I0(\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .I1(pend_rdreq_reg),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .O(IP2Bus_RdAck0));
  LUT5 #(
    .INIT(32'h00004540)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_1 
       (.I0(\MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ),
        .I1(addr_sm_ps_idle_cmb),
        .I2(p_0_out),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(\MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h33337733BFBB3333)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_2 
       (.I0(Q[2]),
        .I1(s_axi_aresetn),
        .I2(\burst_data_cnt_reg[5] ),
        .I3(ip2bus_rdack),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \MEM_DECODE_GEN[0].cs_out_i[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\s_axi_mem_bresp_reg_reg[1]_0 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i[0]_i_3_n_0 ));
  FDRE \MEM_DECODE_GEN[0].cs_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0 ),
        .Q(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF01)) 
    \MEM_DECODE_GEN[0].cs_reg[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(cs_reg),
        .O(\MEM_DECODE_GEN[0].cs_reg[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \MEM_DECODE_GEN[0].cs_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].cs_reg[0]_i_1_n_0 ),
        .Q(cs_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFAB03AB)) 
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_8 ),
        .I4(cs_reg),
        .I5(\MEM_DECODE_GEN[0].cs_out_i[0]_i_2_n_0 ),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF1FFF)) 
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_3 
       (.I0(s_axi_mem_arburst[0]),
        .I1(s_axi_mem_arburst[1]),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_1 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_3_n_0 ));
  FDRE \MEM_DECODE_GEN[0].rdce_out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_7 ),
        .Q(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__0 
       (.I0(burst_cnt_i[0]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [7]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__0 
       (.I0(burst_cnt_i[1]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [6]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__0 
       (.I0(burst_cnt_i[2]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [5]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__0 
       (.I0(burst_cnt_i[3]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [4]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__0 
       (.I0(burst_cnt_i[4]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [3]),
        .O(\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[5].MUXCY_i1_i_1 
       (.I0(burst_cnt_i[5]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [2]),
        .O(\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT3 #(
    .INIT(8'h74)) 
    \PERBIT_GEN[6].MUXCY_i1_i_1 
       (.I0(burst_cnt_i[6]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [1]),
        .O(\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_i_1 
       (.I0(bus2ip_reset),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(reset_fifo));
  LUT3 #(
    .INIT(8'hF4)) 
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_i_2 
       (.I0(p_0_in),
        .I1(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .O(CE));
  LUT6 #(
    .INIT(64'hFFFF2222000F0002)) 
    \PERBIT_GEN[7].MULT_AND_i1_i_1 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I1(Bus2IP_RdReq_d1_reg),
        .I2(\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ),
        .I3(\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_1 ),
        .I4(pend_wrreq_reg),
        .I5(\s_axi_mem_bresp_reg_reg[1]_0 ),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \PERBIT_GEN[7].MUXCY_i1_i_1 
       (.I0(burst_cnt_i[7]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 [0]),
        .O(\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ));
  LUT6 #(
    .INIT(64'h0000000001010111)) 
    addr_sm_ps_IDLE_reg_i_1
       (.I0(D[2]),
        .I1(\FSM_sequential_emc_addr_ps[1]_i_4_n_0 ),
        .I2(addr_sm_ps_IDLE_reg_reg),
        .I3(Q[0]),
        .I4(s_axi_mem_wvalid),
        .I5(addr_sm_ps_IDLE_reg_reg_0),
        .O(\FSM_sequential_emc_addr_ps_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \burst_addr_cnt[7]_i_1 
       (.I0(\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(p_0_out),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \burst_data_cnt[5]_i_2 
       (.I0(bus2ip_burst_reg_reg[4]),
        .I1(bus2ip_burst_reg_reg[1]),
        .I2(bus2ip_burst_reg_reg[0]),
        .I3(bus2ip_burst_reg_reg[2]),
        .I4(bus2ip_burst_reg_reg[3]),
        .O(\burst_data_cnt_reg[4] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_data_cnt[7]_i_3 
       (.I0(bus2ip_burst_reg_reg[5]),
        .I1(bus2ip_burst_reg_reg[6]),
        .I2(bus2ip_burst_reg_reg[7]),
        .I3(\burst_data_cnt_reg[4] ),
        .O(\burst_data_cnt_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \bus2ip_BE_reg[7]_i_1 
       (.I0(p_0_out),
        .I1(\bus2ip_BE_reg_reg[0] ),
        .I2(rnw_cmb),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .O(\FSM_sequential_emc_addr_ps_reg[2] ));
  LUT6 #(
    .INIT(64'hFF07FFFFFF000000)) 
    bus2ip_rd_req_reg_i_1
       (.I0(\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(bus2ip_rd_req_reg_reg_0),
        .I3(bus2ip_rd_req_reg_reg_1),
        .I4(bus2ip_rd_req_cmb),
        .I5(Bus2IP_RdReq_emc),
        .O(bus2ip_rd_req_reg_reg));
  LUT6 #(
    .INIT(64'hEEEEECEECCCCCCCC)) 
    pend_rdreq_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(\EMC_CTRL_I/IPIC_IF_I/set_pend_rdreq ),
        .I2(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 ),
        .I3(pend_rdreq_reg_1),
        .I4(bus2ip_burst),
        .I5(pend_rdreq),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_7 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    pend_rdreq_i_2
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I1(Bus2IP_RdReq_d1_reg),
        .I2(transaction_done_i),
        .I3(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I4(pend_rdreq),
        .O(\EMC_CTRL_I/IPIC_IF_I/set_pend_rdreq ));
  LUT6 #(
    .INIT(64'hAA800080AA80AA80)) 
    pend_wrreq_i_1
       (.I0(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I1(pend_wrreq_reg),
        .I2(transaction_done_i),
        .I3(pend_wrreq),
        .I4(bus2ip_burst),
        .I5(\s_axi_mem_bresp_reg_reg[1]_0 ),
        .O(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hF4F0)) 
    read_break_reg_d1_i_5
       (.I0(Bus2IP_RdReq_d1_reg),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I3(pend_rdreq),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h01)) 
    s_axi_mem_arready_INST_0_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(addr_sm_ps_idle_cmb));
  LUT5 #(
    .INIT(32'h0000BAAA)) 
    \s_axi_mem_bresp_reg[1]_i_1 
       (.I0(s_axi_mem_bresp),
        .I1(Type_of_xfer),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .I3(\s_axi_mem_bresp_reg_reg[1]_0 ),
        .I4(addr_sm_ps_idle_cmb),
        .O(\s_axi_mem_bresp_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h4440FFFF)) 
    s_axi_mem_wready_INST_0_i_4
       (.I0(Bus2IP_RdReq_d1_reg),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I2(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .I3(pend_rdreq),
        .I4(\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .O(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 ));
endmodule

(* ORIG_REF_NAME = "axi_emc_native_interface" *) 
module meowrouter_axi_emc_0_1_axi_emc_native_interface
   (SR,
    temp_bus2ip_cs,
    rdce_out_i,
    s_axi_mem_bvalid_reg_reg_0,
    Bus2IP_RdReq_emc,
    rw_flag_reg,
    s_axi_mem_bresp,
    bus2ip_wrreq_i,
    Q,
    s_axi_mem_wready,
    IP2Bus_RdAck_reg,
    ip2bus_addrack,
    \FSM_sequential_emc_addr_ps_reg[0]_0 ,
    s_axi_mem_rresp,
    \burst_data_cnt_reg[5]_0 ,
    \burst_addr_cnt_reg[5]_0 ,
    \rd_data_count_reg[0]_0 ,
    E,
    s_axi_aresetn_0,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0] ,
    bus2Mem_RdReq,
    bus2ip_wr_req_reg_reg_0,
    readreq_th_reset,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ,
    IP2Bus_RdAck0,
    pend_rdreq_reg,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ,
    CE,
    S,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ,
    bus2ip_wr_req_reg_reg_1,
    s_axi_mem_rlast,
    s_axi_mem_rvalid,
    reset_fifo,
    Bus2IP_BE,
    Bus2IP_Addr,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ,
    \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ,
    s_axi_mem_rdata,
    s_axi_mem_bid,
    s_axi_mem_rid,
    \bus2ip_data_reg_reg[63]_0 ,
    bus2ip_reset,
    s_axi_aclk,
    p_0_out,
    s_axi_mem_arburst,
    rw_flag_reg_reg_0,
    \s_axi_mem_bid_reg_reg[0]_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ,
    s_axi_mem_wvalid,
    transaction_done_i,
    pend_rdreq,
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ,
    ip2bus_rdack,
    s_axi_aresetn,
    \FSM_sequential_emc_addr_ps_reg[1]_0 ,
    s_axi_mem_arlen,
    s_axi_mem_awlen,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ,
    s_axi_mem_awaddr,
    s_axi_mem_araddr,
    s_axi_mem_rready,
    D,
    addr_sm_ps_IDLE_reg_reg_0,
    addr_sm_ps_IDLE_reg_reg_1,
    s_axi_mem_wstrb,
    s_axi_mem_awsize,
    s_axi_mem_arsize,
    s_axi_mem_arvalid,
    s_axi_mem_awvalid,
    s_axi_mem_awburst,
    \FSM_sequential_crnt_state_reg[0] ,
    \FSM_sequential_crnt_state_reg[0]_0 ,
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ,
    Bus2IP_RdReq_d1,
    \FSM_sequential_emc_addr_ps_reg[2]_0 ,
    \DATA_STORE_GEN[0].WRDATA_REG ,
    \FSM_sequential_emc_addr_ps_reg[2]_1 ,
    p_0_in,
    burst_cnt_i,
    pend_wrreq,
    \FSM_sequential_crnt_state[1]_i_12 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ,
    s_axi_mem_bready,
    \FSM_sequential_crnt_state[0]_i_8 ,
    pend_rdreq_reg_0,
    rd_fifo_wr_en,
    \INFERRED_GEN.data_reg[255][8]_srl32__0 ,
    \derived_size_reg_reg[1]_0 ,
    \burst_data_cnt_reg[7]_0 ,
    s_axi_mem_awid,
    s_axi_mem_arid,
    s_axi_mem_wdata);
  output [0:0]SR;
  output temp_bus2ip_cs;
  output rdce_out_i;
  output s_axi_mem_bvalid_reg_reg_0;
  output Bus2IP_RdReq_emc;
  output rw_flag_reg;
  output [0:0]s_axi_mem_bresp;
  output bus2ip_wrreq_i;
  output [2:0]Q;
  output s_axi_mem_wready;
  output IP2Bus_RdAck_reg;
  output ip2bus_addrack;
  output \FSM_sequential_emc_addr_ps_reg[0]_0 ;
  output [0:0]s_axi_mem_rresp;
  output \burst_data_cnt_reg[5]_0 ;
  output \burst_addr_cnt_reg[5]_0 ;
  output [0:0]\rd_data_count_reg[0]_0 ;
  output [0:0]E;
  output [0:0]s_axi_aresetn_0;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  output bus2Mem_RdReq;
  output bus2ip_wr_req_reg_reg_0;
  output readreq_th_reset;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  output IP2Bus_RdAck0;
  output pend_rdreq_reg;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  output CE;
  output S;
  output \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  output \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  output bus2ip_wr_req_reg_reg_1;
  output s_axi_mem_rlast;
  output s_axi_mem_rvalid;
  output reset_fifo;
  output [0:7]Bus2IP_BE;
  output [0:31]Bus2IP_Addr;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ;
  output \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ;
  output [63:0]s_axi_mem_rdata;
  output [6:0]s_axi_mem_bid;
  output [6:0]s_axi_mem_rid;
  output [63:0]\bus2ip_data_reg_reg[63]_0 ;
  input bus2ip_reset;
  input s_axi_aclk;
  input p_0_out;
  input [1:0]s_axi_mem_arburst;
  input rw_flag_reg_reg_0;
  input \s_axi_mem_bid_reg_reg[0]_0 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  input s_axi_mem_wvalid;
  input transaction_done_i;
  input pend_rdreq;
  input \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ;
  input \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ;
  input ip2bus_rdack;
  input s_axi_aresetn;
  input \FSM_sequential_emc_addr_ps_reg[1]_0 ;
  input [7:0]s_axi_mem_arlen;
  input [7:0]s_axi_mem_awlen;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  input [31:0]s_axi_mem_awaddr;
  input [31:0]s_axi_mem_araddr;
  input s_axi_mem_rready;
  input [0:0]D;
  input addr_sm_ps_IDLE_reg_reg_0;
  input addr_sm_ps_IDLE_reg_reg_1;
  input [7:0]s_axi_mem_wstrb;
  input [1:0]s_axi_mem_awsize;
  input [1:0]s_axi_mem_arsize;
  input s_axi_mem_arvalid;
  input s_axi_mem_awvalid;
  input [1:0]s_axi_mem_awburst;
  input \FSM_sequential_crnt_state_reg[0] ;
  input \FSM_sequential_crnt_state_reg[0]_0 ;
  input \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  input Bus2IP_RdReq_d1;
  input [0:0]\FSM_sequential_emc_addr_ps_reg[2]_0 ;
  input \DATA_STORE_GEN[0].WRDATA_REG ;
  input \FSM_sequential_emc_addr_ps_reg[2]_1 ;
  input [0:0]p_0_in;
  input [0:7]burst_cnt_i;
  input pend_wrreq;
  input \FSM_sequential_crnt_state[1]_i_12 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ;
  input s_axi_mem_bready;
  input \FSM_sequential_crnt_state[0]_i_8 ;
  input pend_rdreq_reg_0;
  input rd_fifo_wr_en;
  input [63:0]\INFERRED_GEN.data_reg[255][8]_srl32__0 ;
  input [0:0]\derived_size_reg_reg[1]_0 ;
  input [0:0]\burst_data_cnt_reg[7]_0 ;
  input [6:0]s_axi_mem_awid;
  input [6:0]s_axi_mem_arid;
  input [63:0]s_axi_mem_wdata;

  wire \ADDRESS_STORE_GEN[30].ADDRESS_REG_i_2_n_0 ;
  wire \ADDRESS_STORE_GEN[31].ADDRESS_REG_i_2_n_0 ;
  wire \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3_n_0 ;
  wire \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_10;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_11;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_2;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_37;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_4;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_73;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_76;
  wire AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_9;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_0;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_10;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_11;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_12;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_13;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_14;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_15;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_17;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_18;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_3;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_4;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_6;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_7;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_8;
  wire AXI_EMC_ADDR_GEN_INSTANCE_I_n_9;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  wire [0:31]Bus2IP_Addr;
  wire [0:7]Bus2IP_BE;
  wire Bus2IP_RdReq_d1;
  wire Bus2IP_RdReq_emc;
  wire CE;
  wire [0:0]D;
  wire \DATA_STORE_GEN[0].WRDATA_REG ;
  wire [0:0]E;
  wire \FSM_sequential_crnt_state[0]_i_10_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_13_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_8 ;
  wire \FSM_sequential_crnt_state[1]_i_12 ;
  wire \FSM_sequential_crnt_state_reg[0] ;
  wire \FSM_sequential_crnt_state_reg[0]_0 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_2_n_0 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_3_n_0 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_6_n_0 ;
  wire \FSM_sequential_emc_addr_ps[1]_i_2_n_0 ;
  wire \FSM_sequential_emc_addr_ps[1]_i_3_n_0 ;
  wire \FSM_sequential_emc_addr_ps[1]_i_5_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_10_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_11_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_12_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_13_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_2_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_6_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_7_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_8_n_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_9_n_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[0]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[1]_0 ;
  wire [0:0]\FSM_sequential_emc_addr_ps_reg[2]_0 ;
  wire \FSM_sequential_emc_addr_ps_reg[2]_1 ;
  wire [63:0]\INFERRED_GEN.data_reg[255][8]_srl32__0 ;
  wire IP2Bus_RdAck0;
  wire IP2Bus_RdAck_reg;
  wire \LEN_GEN_64.derived_len_reg[0]_i_1_n_0 ;
  wire \LEN_GEN_64.derived_len_reg[1]_i_1_n_0 ;
  wire \LEN_GEN_64.derived_len_reg[1]_i_2_n_0 ;
  wire \LEN_GEN_64.derived_len_reg[2]_i_1_n_0 ;
  wire \LEN_GEN_64.derived_len_reg[3]_i_1_n_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ;
  wire \MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ;
  wire [2:0]Q;
  wire RDATA_FIFO_I_n_0;
  wire RDATA_FIFO_I_n_2;
  wire RDATA_FIFO_I_n_4;
  wire RDATA_FIFO_I_n_5;
  wire RDATA_FIFO_I_n_6;
  wire RDATA_FIFO_I_n_7;
  wire S;
  wire [0:0]SR;
  wire Type_of_xfer;
  wire Type_of_xfer_cmb;
  wire addr_sm_ps_IDLE_reg;
  wire addr_sm_ps_IDLE_reg_reg_0;
  wire addr_sm_ps_IDLE_reg_reg_1;
  wire addr_sm_ps_idle_cmb;
  wire \burst_addr_cnt[2]_i_2_n_0 ;
  wire \burst_addr_cnt[3]_i_2_n_0 ;
  wire \burst_addr_cnt[5]_i_2_n_0 ;
  wire \burst_addr_cnt[6]_i_2_n_0 ;
  wire \burst_addr_cnt[7]_i_3_n_0 ;
  wire \burst_addr_cnt_reg[5]_0 ;
  wire [7:1]burst_addr_cnt_reg__0;
  wire [0:0]burst_addr_cnt_reg__1;
  wire [0:7]burst_cnt_i;
  wire [7:0]burst_data_cnt;
  wire \burst_data_cnt[2]_i_2_n_0 ;
  wire \burst_data_cnt[3]_i_2_n_0 ;
  wire \burst_data_cnt[4]_i_2_n_0 ;
  wire \burst_data_cnt[6]_i_2_n_0 ;
  wire \burst_data_cnt[7]_i_4_n_0 ;
  wire \burst_data_cnt_reg[5]_0 ;
  wire [0:0]\burst_data_cnt_reg[7]_0 ;
  wire [3:0]burst_length_cmb;
  wire \burstlength_reg[7]_i_2_n_0 ;
  wire \burstlength_reg[7]_i_3_n_0 ;
  wire \burstlength_reg[7]_i_4_n_0 ;
  wire bus2Mem_RdReq;
  wire \bus2ip_BE_reg[0]_i_1_n_0 ;
  wire \bus2ip_BE_reg[0]_i_2_n_0 ;
  wire \bus2ip_BE_reg[0]_i_3_n_0 ;
  wire \bus2ip_BE_reg[0]_i_4_n_0 ;
  wire \bus2ip_BE_reg[1]_i_1_n_0 ;
  wire \bus2ip_BE_reg[1]_i_2_n_0 ;
  wire \bus2ip_BE_reg[1]_i_3_n_0 ;
  wire \bus2ip_BE_reg[1]_i_4_n_0 ;
  wire \bus2ip_BE_reg[2]_i_1_n_0 ;
  wire \bus2ip_BE_reg[2]_i_2_n_0 ;
  wire \bus2ip_BE_reg[2]_i_3_n_0 ;
  wire \bus2ip_BE_reg[2]_i_4_n_0 ;
  wire \bus2ip_BE_reg[2]_i_5_n_0 ;
  wire \bus2ip_BE_reg[3]_i_1_n_0 ;
  wire \bus2ip_BE_reg[3]_i_2_n_0 ;
  wire \bus2ip_BE_reg[3]_i_3_n_0 ;
  wire \bus2ip_BE_reg[3]_i_4_n_0 ;
  wire \bus2ip_BE_reg[4]_i_1_n_0 ;
  wire \bus2ip_BE_reg[4]_i_2_n_0 ;
  wire \bus2ip_BE_reg[4]_i_3_n_0 ;
  wire \bus2ip_BE_reg[4]_i_4_n_0 ;
  wire \bus2ip_BE_reg[5]_i_1_n_0 ;
  wire \bus2ip_BE_reg[5]_i_2_n_0 ;
  wire \bus2ip_BE_reg[5]_i_3_n_0 ;
  wire \bus2ip_BE_reg[5]_i_4_n_0 ;
  wire \bus2ip_BE_reg[5]_i_5_n_0 ;
  wire \bus2ip_BE_reg[6]_i_1_n_0 ;
  wire \bus2ip_BE_reg[6]_i_2_n_0 ;
  wire \bus2ip_BE_reg[6]_i_3_n_0 ;
  wire \bus2ip_BE_reg[6]_i_4_n_0 ;
  wire \bus2ip_BE_reg[7]_i_2_n_0 ;
  wire \bus2ip_BE_reg[7]_i_3_n_0 ;
  wire \bus2ip_BE_reg[7]_i_4_n_0 ;
  wire \bus2ip_BE_reg[7]_i_5_n_0 ;
  wire \bus2ip_BE_reg[7]_i_6_n_0 ;
  wire \bus2ip_BE_reg[7]_i_7_n_0 ;
  wire [19:0]bus2ip_addr_i_reg;
  wire bus2ip_burst;
  wire bus2ip_burst_reg_i_1_n_0;
  wire [0:7]bus2ip_burstlength;
  wire bus2ip_data_reg0;
  wire [63:0]\bus2ip_data_reg_reg[63]_0 ;
  wire bus2ip_rd_req_cmb;
  wire bus2ip_rd_req_reg_i_2_n_0;
  wire bus2ip_rd_req_reg_i_3_n_0;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire bus2ip_wr_req_reg_i_1_n_0;
  wire bus2ip_wr_req_reg_i_2_n_0;
  wire bus2ip_wr_req_reg_reg_0;
  wire bus2ip_wr_req_reg_reg_1;
  wire bus2ip_wrreq_i;
  wire [7:4]data;
  wire [1:0]derived_burst_reg;
  wire \derived_burst_reg[0]_i_1_n_0 ;
  wire \derived_burst_reg[1]_i_1_n_0 ;
  wire [3:0]derived_len_reg;
  wire \derived_size_reg[0]_i_1_n_0 ;
  wire [0:0]\derived_size_reg_reg[1]_0 ;
  wire \derived_size_reg_reg_n_0_[0] ;
  wire \derived_size_reg_reg_n_0_[1] ;
  wire [2:0]emc_addr_ns__0;
  wire ip2bus_addrack;
  wire ip2bus_rdack;
  wire last_data_acked;
  wire last_data_acked_i_1_n_0;
  wire last_data_acked_i_2_n_0;
  wire last_len_cmb;
  wire [0:0]p_0_in;
  wire [7:0]p_0_in__0;
  wire [7:1]p_0_in__1;
  wire p_0_out;
  wire p_1_in14_in;
  wire [7:0]p_2_in;
  wire pend_rdreq;
  wire pend_rdreq_reg;
  wire pend_rdreq_reg_0;
  wire pend_wrreq;
  wire \rd_data_count[4]_i_2_n_0 ;
  wire [0:0]\rd_data_count_reg[0]_0 ;
  wire [7:1]rd_data_count_reg__0;
  wire [0:0]rd_fifo_data_in;
  wire rd_fifo_wr_en;
  wire rdce_out_i;
  wire readreq_th_reset;
  wire reset_fifo;
  wire rnw_cmb;
  wire rw_flag_reg;
  wire rw_flag_reg_i_1_n_0;
  wire rw_flag_reg_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_aresetn_0;
  wire [31:0]s_axi_mem_araddr;
  wire [1:0]s_axi_mem_arburst;
  wire [6:0]s_axi_mem_arid;
  wire [7:0]s_axi_mem_arlen;
  wire [1:0]s_axi_mem_arsize;
  wire s_axi_mem_arvalid;
  wire [31:0]s_axi_mem_awaddr;
  wire [1:0]s_axi_mem_awburst;
  wire [6:0]s_axi_mem_awid;
  wire [7:0]s_axi_mem_awlen;
  wire [1:0]s_axi_mem_awsize;
  wire s_axi_mem_awvalid;
  wire [6:0]s_axi_mem_bid;
  wire \s_axi_mem_bid_reg_reg[0]_0 ;
  wire s_axi_mem_bready;
  wire [0:0]s_axi_mem_bresp;
  wire s_axi_mem_bvalid_reg_i_1_n_0;
  wire s_axi_mem_bvalid_reg_reg_0;
  wire [63:0]s_axi_mem_rdata;
  wire [6:0]s_axi_mem_rid;
  wire s_axi_mem_rlast;
  wire s_axi_mem_rready;
  wire [0:0]s_axi_mem_rresp;
  wire s_axi_mem_rvalid;
  wire [63:0]s_axi_mem_wdata;
  wire s_axi_mem_wready;
  wire [7:0]s_axi_mem_wstrb;
  wire s_axi_mem_wvalid;
  wire [7:0]temp_bus2ip_be;
  wire temp_bus2ip_cs;
  wire transaction_done_i;

  LUT6 #(
    .INIT(64'h1111111111110001)) 
    \ADDRESS_STORE_GEN[30].ADDRESS_REG_i_2 
       (.I0(temp_bus2ip_be[3]),
        .I1(temp_bus2ip_be[2]),
        .I2(temp_bus2ip_be[6]),
        .I3(temp_bus2ip_be[7]),
        .I4(temp_bus2ip_be[4]),
        .I5(temp_bus2ip_be[5]),
        .O(\ADDRESS_STORE_GEN[30].ADDRESS_REG_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAEAFAE)) 
    \ADDRESS_STORE_GEN[31].ADDRESS_REG_i_2 
       (.I0(temp_bus2ip_be[3]),
        .I1(temp_bus2ip_be[5]),
        .I2(temp_bus2ip_be[4]),
        .I3(temp_bus2ip_be[7]),
        .I4(temp_bus2ip_be[6]),
        .O(\ADDRESS_STORE_GEN[31].ADDRESS_REG_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3 
       (.I0(bus2ip_burstlength[5]),
        .I1(bus2ip_burstlength[4]),
        .I2(bus2ip_burstlength[3]),
        .I3(bus2ip_burstlength[2]),
        .I4(bus2ip_burstlength[0]),
        .I5(bus2ip_burstlength[1]),
        .O(\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3_n_0 ));
  meowrouter_axi_emc_0_1_axi_emc_address_decode AXI_EMC_ADDRESS_DECODE_INSTANCE_I
       (.A(RDATA_FIFO_I_n_0),
        .\ADDRESS_STORE_GEN[0].ADDRESS_REG (bus2ip_addr_i_reg),
        .\ADDRESS_STORE_GEN[20].ADDRESS_REG ({AXI_EMC_ADDR_GEN_INSTANCE_I_n_6,AXI_EMC_ADDR_GEN_INSTANCE_I_n_7,AXI_EMC_ADDR_GEN_INSTANCE_I_n_8,AXI_EMC_ADDR_GEN_INSTANCE_I_n_9,AXI_EMC_ADDR_GEN_INSTANCE_I_n_10}),
        .\ADDRESS_STORE_GEN[25].ADDRESS_REG (AXI_EMC_ADDR_GEN_INSTANCE_I_n_4),
        .\ADDRESS_STORE_GEN[26].ADDRESS_REG (AXI_EMC_ADDR_GEN_INSTANCE_I_n_3),
        .\ADDRESS_STORE_GEN[28].ADDRESS_REG (AXI_EMC_ADDR_GEN_INSTANCE_I_n_0),
        .\ADDRESS_STORE_GEN[29].ADDRESS_REG (temp_bus2ip_be[3:0]),
        .\ADDRESS_STORE_GEN[30].ADDRESS_REG (\ADDRESS_STORE_GEN[30].ADDRESS_REG_i_2_n_0 ),
        .\ADDRESS_STORE_GEN[31].ADDRESS_REG (\ADDRESS_STORE_GEN[31].ADDRESS_REG_i_2_n_0 ),
        .\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 (\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] (derived_burst_reg[0]),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_1 (RDATA_FIFO_I_n_5),
        .Bus2IP_Addr(Bus2IP_Addr),
        .Bus2IP_RdReq_d1(Bus2IP_RdReq_d1),
        .Bus2IP_RdReq_d1_reg(IP2Bus_RdAck_reg),
        .Bus2IP_RdReq_d1_reg_0(\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC_i_3_n_0 ),
        .Bus2IP_RdReq_emc(Bus2IP_RdReq_emc),
        .CE(CE),
        .D(emc_addr_ns__0),
        .\DATA_STORE_GEN[0].WRDATA_REG (\DATA_STORE_GEN[0].WRDATA_REG ),
        .E(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .\FSM_sequential_crnt_state[0]_i_8 (\FSM_sequential_crnt_state[0]_i_8 ),
        .\FSM_sequential_crnt_state[1]_i_12 (\FSM_sequential_crnt_state[1]_i_12 ),
        .\FSM_sequential_crnt_state_reg[0] (\FSM_sequential_crnt_state_reg[0] ),
        .\FSM_sequential_crnt_state_reg[0]_0 (bus2ip_wr_req_reg_reg_0),
        .\FSM_sequential_crnt_state_reg[0]_1 (\FSM_sequential_crnt_state_reg[0]_0 ),
        .\FSM_sequential_crnt_state_reg[0]_2 (\FSM_sequential_crnt_state[0]_i_10_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[0] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_10),
        .\FSM_sequential_emc_addr_ps_reg[0]_0 (\burst_addr_cnt_reg[5]_0 ),
        .\FSM_sequential_emc_addr_ps_reg[0]_1 (\FSM_sequential_emc_addr_ps[0]_i_2_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[1] (\FSM_sequential_emc_addr_ps[1]_i_2_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[1]_0 (\FSM_sequential_emc_addr_ps_reg[1]_0 ),
        .\FSM_sequential_emc_addr_ps_reg[1]_1 (\FSM_sequential_emc_addr_ps[1]_i_5_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .\FSM_sequential_emc_addr_ps_reg[2]_0 (\FSM_sequential_emc_addr_ps[2]_i_2_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_1 (\FSM_sequential_emc_addr_ps_reg[0]_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_2 (\FSM_sequential_emc_addr_ps[2]_i_6_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_3 (\FSM_sequential_emc_addr_ps[2]_i_7_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_4 (\FSM_sequential_emc_addr_ps_reg[2]_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_5 (\FSM_sequential_emc_addr_ps[2]_i_8_n_0 ),
        .\FSM_sequential_emc_addr_ps_reg[2]_6 (\FSM_sequential_emc_addr_ps_reg[2]_1 ),
        .IP2Bus_RdAck0(IP2Bus_RdAck0),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 (temp_bus2ip_cs),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 (\MEM_DECODE_GEN[0].cs_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_1 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_2 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_3 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_4 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_7 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_5 ),
        .\MEM_DECODE_GEN[0].cs_out_i_reg[0]_8 (\MEM_DECODE_GEN[0].cs_out_i_reg[0]_6 ),
        .\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_12),
        .\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_1 (rw_flag_reg_reg_0),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 (rdce_out_i),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_2),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 (ip2bus_addrack),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_9),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0] ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_5 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_6 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_7 (RDATA_FIFO_I_n_2),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_8 (RDATA_FIFO_I_n_7),
        .\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ({bus2ip_burstlength[0],bus2ip_burstlength[1],bus2ip_burstlength[2],bus2ip_burstlength[3],bus2ip_burstlength[4],bus2ip_burstlength[5],bus2ip_burstlength[6],bus2ip_burstlength[7]}),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 (S),
        .\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_1 (\PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1_0 ),
        .Q(Q),
        .S(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_4),
        .Type_of_xfer(Type_of_xfer),
        .addr_sm_ps_IDLE_reg_reg(\FSM_sequential_emc_addr_ps[1]_i_3_n_0 ),
        .addr_sm_ps_IDLE_reg_reg_0(\FSM_sequential_emc_addr_ps[0]_i_3_n_0 ),
        .addr_sm_ps_idle_cmb(addr_sm_ps_idle_cmb),
        .burst_cnt_i(burst_cnt_i),
        .\burst_data_cnt_reg[4] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_37),
        .\burst_data_cnt_reg[5] (\burst_data_cnt_reg[5]_0 ),
        .\bus2ip_BE_reg_reg[0] (\bus2ip_BE_reg[7]_i_3_n_0 ),
        .bus2ip_burst(bus2ip_burst),
        .bus2ip_burst_reg_reg(burst_data_cnt),
        .bus2ip_rd_req_cmb(bus2ip_rd_req_cmb),
        .bus2ip_rd_req_reg_reg(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_73),
        .bus2ip_rd_req_reg_reg_0(bus2ip_rd_req_reg_i_2_n_0),
        .bus2ip_rd_req_reg_reg_1(bus2ip_rd_req_reg_i_3_n_0),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wr_req_reg_reg(bus2ip_wr_req_reg_reg_1),
        .\derived_burst_reg_reg[0] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_11),
        .in(rd_fifo_data_in),
        .ip2bus_rdack(ip2bus_rdack),
        .last_len_cmb(last_len_cmb),
        .p_0_in(p_0_in),
        .p_0_out(p_0_out),
        .pend_rdreq(pend_rdreq),
        .pend_rdreq_reg(bus2Mem_RdReq),
        .pend_rdreq_reg_0(pend_rdreq_reg),
        .pend_rdreq_reg_1(pend_rdreq_reg_0),
        .pend_wrreq(pend_wrreq),
        .pend_wrreq_reg(bus2ip_wrreq_i),
        .readreq_th_reset(readreq_th_reset),
        .reset_fifo(reset_fifo),
        .rnw_cmb(rnw_cmb),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_mem_arburst(s_axi_mem_arburst),
        .s_axi_mem_bresp(s_axi_mem_bresp),
        .\s_axi_mem_bresp_reg_reg[1] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_76),
        .\s_axi_mem_bresp_reg_reg[1]_0 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .s_axi_mem_wvalid(s_axi_mem_wvalid),
        .transaction_done_i(transaction_done_i));
  meowrouter_axi_emc_0_1_axi_emc_addr_gen AXI_EMC_ADDR_GEN_INSTANCE_I
       (.\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_0),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 (RDATA_FIFO_I_n_4),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[5]_0 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_3),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_0 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_4),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[6]_1 (derived_len_reg),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7]_0 (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_11),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[0]_i_2_0 ({\derived_size_reg_reg_n_0_[1] ,\derived_size_reg_reg_n_0_[0] }),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 (burst_data_cnt[7:5]),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_0 (IP2Bus_RdAck_reg),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count_reg[0]_1 (ip2bus_addrack),
        .\FSM_sequential_emc_addr_ps_reg[0] (AXI_EMC_ADDR_GEN_INSTANCE_I_n_13),
        .\FSM_sequential_emc_addr_ps_reg[0]_0 ({burst_addr_cnt_reg__0,burst_addr_cnt_reg__1}),
        .\FSM_sequential_emc_addr_ps_reg[1] (AXI_EMC_ADDR_GEN_INSTANCE_I_n_15),
        .Q({AXI_EMC_ADDR_GEN_INSTANCE_I_n_6,AXI_EMC_ADDR_GEN_INSTANCE_I_n_7,AXI_EMC_ADDR_GEN_INSTANCE_I_n_8,AXI_EMC_ADDR_GEN_INSTANCE_I_n_9,AXI_EMC_ADDR_GEN_INSTANCE_I_n_10}),
        .SR(SR),
        .\burst_addr_cnt_reg[2] (AXI_EMC_ADDR_GEN_INSTANCE_I_n_17),
        .\burst_addr_cnt_reg[5] (\burst_addr_cnt_reg[5]_0 ),
        .\burst_data_cnt_reg[7] (AXI_EMC_ADDR_GEN_INSTANCE_I_n_14),
        .\bus2ip_addr_i_reg[31]_0 (bus2ip_addr_i_reg),
        .bus2ip_rnw(bus2ip_rnw),
        .ip2bus_rdack(ip2bus_rdack),
        .last_data_acked(last_data_acked),
        .last_data_acked_reg(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .p_0_out(p_0_out),
        .\rd_data_count_reg[1] (AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .rnw_cmb(rnw_cmb),
        .rnw_reg_reg(Q),
        .rnw_reg_reg_0(rw_flag_reg),
        .rnw_reg_reg_1({rd_data_count_reg__0,\rd_data_count_reg[0]_0 }),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_mem_araddr(s_axi_mem_araddr),
        .s_axi_mem_arvalid(s_axi_mem_arvalid),
        .s_axi_mem_awaddr(s_axi_mem_awaddr),
        .s_axi_mem_awvalid(s_axi_mem_awvalid),
        .s_axi_mem_awvalid_0(AXI_EMC_ADDR_GEN_INSTANCE_I_n_12),
        .s_axi_mem_rready(s_axi_mem_rready));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[0].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[0]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[1].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[1]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[2].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[2]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[3].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[3]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[4].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[4]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[5].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[5]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[6].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[6]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \BEN_STORE_GEN[7].BEN_REG_i_1 
       (.I0(temp_bus2ip_be[7]),
        .I1(Type_of_xfer),
        .O(Bus2IP_BE[7]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \FSM_sequential_crnt_state[0]_i_10 
       (.I0(\FSM_sequential_crnt_state[0]_i_13_n_0 ),
        .I1(\burst_addr_cnt_reg[5]_0 ),
        .I2(temp_bus2ip_be[4]),
        .I3(temp_bus2ip_be[5]),
        .O(\FSM_sequential_crnt_state[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \FSM_sequential_crnt_state[0]_i_13 
       (.I0(temp_bus2ip_be[6]),
        .I1(temp_bus2ip_be[7]),
        .I2(temp_bus2ip_be[2]),
        .I3(temp_bus2ip_be[1]),
        .I4(temp_bus2ip_be[0]),
        .I5(temp_bus2ip_be[3]),
        .O(\FSM_sequential_crnt_state[0]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \FSM_sequential_emc_addr_ps[0]_i_2 
       (.I0(s_axi_mem_wvalid),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\FSM_sequential_emc_addr_ps[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF11F1F1F1)) 
    \FSM_sequential_emc_addr_ps[0]_i_3 
       (.I0(Q[2]),
        .I1(addr_sm_ps_IDLE_reg_reg_0),
        .I2(p_0_out),
        .I3(last_len_cmb),
        .I4(addr_sm_ps_IDLE_reg_reg_1),
        .I5(\FSM_sequential_emc_addr_ps[0]_i_6_n_0 ),
        .O(\FSM_sequential_emc_addr_ps[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_sequential_emc_addr_ps[0]_i_6 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .O(\FSM_sequential_emc_addr_ps[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_sequential_emc_addr_ps[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\FSM_sequential_emc_addr_ps[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_emc_addr_ps[1]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\FSM_sequential_emc_addr_ps[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7700FF00770FFF00)) 
    \FSM_sequential_emc_addr_ps[1]_i_5 
       (.I0(s_axi_mem_bvalid_reg_reg_0),
        .I1(s_axi_mem_bready),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\FSM_sequential_emc_addr_ps[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \FSM_sequential_emc_addr_ps[2]_i_10 
       (.I0(s_axi_mem_awlen[5]),
        .I1(s_axi_mem_arlen[5]),
        .I2(s_axi_mem_awlen[4]),
        .I3(\burstlength_reg[7]_i_4_n_0 ),
        .I4(\FSM_sequential_emc_addr_ps[2]_i_12_n_0 ),
        .I5(s_axi_mem_arlen[4]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_emc_addr_ps[2]_i_11 
       (.I0(burst_addr_cnt_reg__0[7]),
        .I1(burst_addr_cnt_reg__0[4]),
        .I2(burst_addr_cnt_reg__0[6]),
        .I3(burst_addr_cnt_reg__0[5]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFBFAAAAAAAA)) 
    \FSM_sequential_emc_addr_ps[2]_i_12 
       (.I0(\burstlength_reg[7]_i_3_n_0 ),
        .I1(last_data_acked),
        .I2(s_axi_mem_rready),
        .I3(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .I4(\FSM_sequential_emc_addr_ps[2]_i_13_n_0 ),
        .I5(\burstlength_reg[7]_i_2_n_0 ),
        .O(\FSM_sequential_emc_addr_ps[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_emc_addr_ps[2]_i_13 
       (.I0(rd_data_count_reg__0[7]),
        .I1(rd_data_count_reg__0[6]),
        .I2(rd_data_count_reg__0[5]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hF7F7F0F007F7F0F0)) 
    \FSM_sequential_emc_addr_ps[2]_i_2 
       (.I0(s_axi_mem_bvalid_reg_reg_0),
        .I1(s_axi_mem_bready),
        .I2(\FSM_sequential_emc_addr_ps[1]_i_3_n_0 ),
        .I3(s_axi_mem_wvalid),
        .I4(\FSM_sequential_emc_addr_ps[1]_i_2_n_0 ),
        .I5(\burst_addr_cnt_reg[5]_0 ),
        .O(\FSM_sequential_emc_addr_ps[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_emc_addr_ps[2]_i_4 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\FSM_sequential_emc_addr_ps_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_emc_addr_ps[2]_i_5 
       (.I0(\FSM_sequential_emc_addr_ps[2]_i_9_n_0 ),
        .I1(\FSM_sequential_emc_addr_ps[2]_i_10_n_0 ),
        .I2(burst_length_cmb[2]),
        .I3(burst_length_cmb[3]),
        .I4(burst_length_cmb[1]),
        .I5(burst_length_cmb[0]),
        .O(last_len_cmb));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h02020200)) 
    \FSM_sequential_emc_addr_ps[2]_i_6 
       (.I0(\s_axi_mem_bid_reg_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(s_axi_mem_awburst[1]),
        .I4(s_axi_mem_awburst[0]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA8AA)) 
    \FSM_sequential_emc_addr_ps[2]_i_7 
       (.I0(s_axi_mem_wvalid),
        .I1(\FSM_sequential_emc_addr_ps[2]_i_11_n_0 ),
        .I2(burst_addr_cnt_reg__0[1]),
        .I3(burst_addr_cnt_reg__1),
        .I4(burst_addr_cnt_reg__0[3]),
        .I5(burst_addr_cnt_reg__0[2]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_emc_addr_ps[2]_i_8 
       (.I0(burst_addr_cnt_reg__0[7]),
        .I1(burst_addr_cnt_reg__0[4]),
        .I2(burst_addr_cnt_reg__0[6]),
        .I3(burst_addr_cnt_reg__0[5]),
        .I4(AXI_EMC_ADDR_GEN_INSTANCE_I_n_17),
        .I5(bus2ip_wr_req_reg_reg_0),
        .O(\FSM_sequential_emc_addr_ps[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFACCCCCCFA)) 
    \FSM_sequential_emc_addr_ps[2]_i_9 
       (.I0(s_axi_mem_awlen[6]),
        .I1(s_axi_mem_arlen[6]),
        .I2(s_axi_mem_awlen[7]),
        .I3(\burstlength_reg[7]_i_4_n_0 ),
        .I4(\FSM_sequential_emc_addr_ps[2]_i_12_n_0 ),
        .I5(s_axi_mem_arlen[7]),
        .O(\FSM_sequential_emc_addr_ps[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "rd:010,rd_last:001,wr_wait:100,wr:011,wr_last:101,resp:110,idle:000" *) 
  FDRE \FSM_sequential_emc_addr_ps_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emc_addr_ns__0[0]),
        .Q(Q[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "rd:010,rd_last:001,wr_wait:100,wr:011,wr_last:101,resp:110,idle:000" *) 
  FDRE \FSM_sequential_emc_addr_ps_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emc_addr_ns__0[1]),
        .Q(Q[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "rd:010,rd_last:001,wr_wait:100,wr:011,wr_last:101,resp:110,idle:000" *) 
  FDRE \FSM_sequential_emc_addr_ps_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(emc_addr_ns__0[2]),
        .Q(Q[2]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \LEN_GEN_64.derived_len_reg[0]_i_1 
       (.I0(\LEN_GEN_64.derived_len_reg[1]_i_2_n_0 ),
        .I1(burst_length_cmb[2]),
        .I2(burst_length_cmb[0]),
        .I3(\derived_size_reg[0]_i_1_n_0 ),
        .I4(p_1_in14_in),
        .O(\LEN_GEN_64.derived_len_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \LEN_GEN_64.derived_len_reg[1]_i_1 
       (.I0(\LEN_GEN_64.derived_len_reg[1]_i_2_n_0 ),
        .I1(\derived_size_reg[0]_i_1_n_0 ),
        .I2(p_1_in14_in),
        .I3(s_axi_mem_awlen[2]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_arlen[2]),
        .O(\LEN_GEN_64.derived_len_reg[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \LEN_GEN_64.derived_len_reg[1]_i_2 
       (.I0(s_axi_mem_arlen[1]),
        .I1(s_axi_mem_awlen[1]),
        .I2(p_1_in14_in),
        .I3(s_axi_mem_arlen[3]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[3]),
        .O(\LEN_GEN_64.derived_len_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FF0000B8000000)) 
    \LEN_GEN_64.derived_len_reg[2]_i_1 
       (.I0(s_axi_mem_arlen[2]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awlen[2]),
        .I3(\derived_size_reg[0]_i_1_n_0 ),
        .I4(p_1_in14_in),
        .I5(burst_length_cmb[3]),
        .O(\LEN_GEN_64.derived_len_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    \LEN_GEN_64.derived_len_reg[3]_i_1 
       (.I0(p_1_in14_in),
        .I1(s_axi_mem_arsize[0]),
        .I2(s_axi_mem_awsize[0]),
        .I3(s_axi_mem_awlen[3]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_arlen[3]),
        .O(\LEN_GEN_64.derived_len_reg[3]_i_1_n_0 ));
  FDRE \LEN_GEN_64.derived_len_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(\LEN_GEN_64.derived_len_reg[0]_i_1_n_0 ),
        .Q(derived_len_reg[0]),
        .R(1'b0));
  FDRE \LEN_GEN_64.derived_len_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(\LEN_GEN_64.derived_len_reg[1]_i_1_n_0 ),
        .Q(derived_len_reg[1]),
        .R(1'b0));
  FDRE \LEN_GEN_64.derived_len_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(\LEN_GEN_64.derived_len_reg[2]_i_1_n_0 ),
        .Q(derived_len_reg[2]),
        .R(1'b0));
  FDRE \LEN_GEN_64.derived_len_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(\LEN_GEN_64.derived_len_reg[3]_i_1_n_0 ),
        .Q(derived_len_reg[3]),
        .R(1'b0));
  meowrouter_axi_emc_0_1_srl_fifo_rbu_f RDATA_FIFO_I
       (.A(RDATA_FIFO_I_n_0),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] (derived_burst_reg[1]),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_2),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 (\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ),
        .\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] (\burst_addr_cnt_reg[5]_0 ),
        .E(RDATA_FIFO_I_n_6),
        .\FSM_sequential_emc_addr_ps_reg[0] (RDATA_FIFO_I_n_7),
        .\FSM_sequential_emc_addr_ps_reg[2] (RDATA_FIFO_I_n_2),
        .IP2Bus_RdAck_reg(IP2Bus_RdAck_reg),
        .IP2Bus_RdAck_reg_0(RDATA_FIFO_I_n_5),
        .\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 (\burst_data_cnt_reg[5]_0 ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0] (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_9),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 (\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_14),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 (AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_37),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_15),
        .\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 (AXI_EMC_ADDR_GEN_INSTANCE_I_n_13),
        .Q(Q),
        .S(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_4),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_rnw(bus2ip_rnw),
        .\derived_burst_reg_reg[1] (RDATA_FIFO_I_n_4),
        .in({\INFERRED_GEN.data_reg[255][8]_srl32__0 [7],\INFERRED_GEN.data_reg[255][8]_srl32__0 [6],\INFERRED_GEN.data_reg[255][8]_srl32__0 [5],\INFERRED_GEN.data_reg[255][8]_srl32__0 [4],\INFERRED_GEN.data_reg[255][8]_srl32__0 [3],\INFERRED_GEN.data_reg[255][8]_srl32__0 [2],\INFERRED_GEN.data_reg[255][8]_srl32__0 [1],\INFERRED_GEN.data_reg[255][8]_srl32__0 [0],\INFERRED_GEN.data_reg[255][8]_srl32__0 [15],\INFERRED_GEN.data_reg[255][8]_srl32__0 [14],\INFERRED_GEN.data_reg[255][8]_srl32__0 [13],\INFERRED_GEN.data_reg[255][8]_srl32__0 [12],\INFERRED_GEN.data_reg[255][8]_srl32__0 [11],\INFERRED_GEN.data_reg[255][8]_srl32__0 [10],\INFERRED_GEN.data_reg[255][8]_srl32__0 [9],\INFERRED_GEN.data_reg[255][8]_srl32__0 [8],\INFERRED_GEN.data_reg[255][8]_srl32__0 [23],\INFERRED_GEN.data_reg[255][8]_srl32__0 [22],\INFERRED_GEN.data_reg[255][8]_srl32__0 [21],\INFERRED_GEN.data_reg[255][8]_srl32__0 [20],\INFERRED_GEN.data_reg[255][8]_srl32__0 [19],\INFERRED_GEN.data_reg[255][8]_srl32__0 [18],\INFERRED_GEN.data_reg[255][8]_srl32__0 [17],\INFERRED_GEN.data_reg[255][8]_srl32__0 [16],\INFERRED_GEN.data_reg[255][8]_srl32__0 [31],\INFERRED_GEN.data_reg[255][8]_srl32__0 [30],\INFERRED_GEN.data_reg[255][8]_srl32__0 [29],\INFERRED_GEN.data_reg[255][8]_srl32__0 [28],\INFERRED_GEN.data_reg[255][8]_srl32__0 [27],\INFERRED_GEN.data_reg[255][8]_srl32__0 [26],\INFERRED_GEN.data_reg[255][8]_srl32__0 [25],\INFERRED_GEN.data_reg[255][8]_srl32__0 [24],\INFERRED_GEN.data_reg[255][8]_srl32__0 [39],\INFERRED_GEN.data_reg[255][8]_srl32__0 [38],\INFERRED_GEN.data_reg[255][8]_srl32__0 [37],\INFERRED_GEN.data_reg[255][8]_srl32__0 [36],\INFERRED_GEN.data_reg[255][8]_srl32__0 [35],\INFERRED_GEN.data_reg[255][8]_srl32__0 [34],\INFERRED_GEN.data_reg[255][8]_srl32__0 [33],\INFERRED_GEN.data_reg[255][8]_srl32__0 [32],\INFERRED_GEN.data_reg[255][8]_srl32__0 [47],\INFERRED_GEN.data_reg[255][8]_srl32__0 [46],\INFERRED_GEN.data_reg[255][8]_srl32__0 [45],\INFERRED_GEN.data_reg[255][8]_srl32__0 [44],\INFERRED_GEN.data_reg[255][8]_srl32__0 [43],\INFERRED_GEN.data_reg[255][8]_srl32__0 [42],\INFERRED_GEN.data_reg[255][8]_srl32__0 [41],\INFERRED_GEN.data_reg[255][8]_srl32__0 [40],\INFERRED_GEN.data_reg[255][8]_srl32__0 [55],\INFERRED_GEN.data_reg[255][8]_srl32__0 [54],\INFERRED_GEN.data_reg[255][8]_srl32__0 [53],\INFERRED_GEN.data_reg[255][8]_srl32__0 [52],\INFERRED_GEN.data_reg[255][8]_srl32__0 [51],\INFERRED_GEN.data_reg[255][8]_srl32__0 [50],\INFERRED_GEN.data_reg[255][8]_srl32__0 [49],\INFERRED_GEN.data_reg[255][8]_srl32__0 [48],\INFERRED_GEN.data_reg[255][8]_srl32__0 [63],\INFERRED_GEN.data_reg[255][8]_srl32__0 [62],\INFERRED_GEN.data_reg[255][8]_srl32__0 [61],\INFERRED_GEN.data_reg[255][8]_srl32__0 [60],\INFERRED_GEN.data_reg[255][8]_srl32__0 [59],\INFERRED_GEN.data_reg[255][8]_srl32__0 [58],\INFERRED_GEN.data_reg[255][8]_srl32__0 [57],\INFERRED_GEN.data_reg[255][8]_srl32__0 [56],rd_fifo_data_in}),
        .ip2bus_rdack(ip2bus_rdack),
        .p_0_out(p_0_out),
        .rd_fifo_wr_en(rd_fifo_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_mem_rdata(s_axi_mem_rdata),
        .s_axi_mem_rready(s_axi_mem_rready),
        .s_axi_mem_rresp(s_axi_mem_rresp),
        .s_axi_mem_rvalid(s_axi_mem_rvalid));
  FDSE addr_sm_ps_IDLE_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_10),
        .Q(addr_sm_ps_IDLE_reg),
        .S(SR));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \burst_addr_cnt[0]_i_1 
       (.I0(s_axi_mem_arlen[0]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awlen[0]),
        .I3(p_0_out),
        .I4(burst_addr_cnt_reg__1),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_addr_cnt[1]_i_1 
       (.I0(burst_addr_cnt_reg__0[1]),
        .I1(burst_addr_cnt_reg__1),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[1]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[1]),
        .O(p_0_in__0[1]));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_addr_cnt[2]_i_1 
       (.I0(burst_addr_cnt_reg__0[2]),
        .I1(\burst_addr_cnt[2]_i_2_n_0 ),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[2]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[2]),
        .O(p_0_in__0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \burst_addr_cnt[2]_i_2 
       (.I0(burst_addr_cnt_reg__1),
        .I1(burst_addr_cnt_reg__0[1]),
        .O(\burst_addr_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFB800B800B8FF)) 
    \burst_addr_cnt[3]_i_1 
       (.I0(s_axi_mem_arlen[3]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awlen[3]),
        .I3(p_0_out),
        .I4(burst_addr_cnt_reg__0[3]),
        .I5(\burst_addr_cnt[3]_i_2_n_0 ),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \burst_addr_cnt[3]_i_2 
       (.I0(burst_addr_cnt_reg__0[1]),
        .I1(burst_addr_cnt_reg__1),
        .I2(burst_addr_cnt_reg__0[2]),
        .O(\burst_addr_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_addr_cnt[4]_i_1 
       (.I0(burst_addr_cnt_reg__0[4]),
        .I1(AXI_EMC_ADDR_GEN_INSTANCE_I_n_17),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[4]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_addr_cnt[5]_i_1 
       (.I0(\burst_addr_cnt[5]_i_2_n_0 ),
        .I1(burst_addr_cnt_reg__0[5]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[5]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \burst_addr_cnt[5]_i_2 
       (.I0(burst_addr_cnt_reg__0[3]),
        .I1(burst_addr_cnt_reg__0[1]),
        .I2(burst_addr_cnt_reg__1),
        .I3(burst_addr_cnt_reg__0[2]),
        .I4(burst_addr_cnt_reg__0[4]),
        .O(\burst_addr_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_addr_cnt[6]_i_1 
       (.I0(\burst_addr_cnt[6]_i_2_n_0 ),
        .I1(burst_addr_cnt_reg__0[6]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[6]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[6]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \burst_addr_cnt[6]_i_2 
       (.I0(burst_addr_cnt_reg__0[4]),
        .I1(burst_addr_cnt_reg__0[2]),
        .I2(burst_addr_cnt_reg__1),
        .I3(burst_addr_cnt_reg__0[1]),
        .I4(burst_addr_cnt_reg__0[3]),
        .I5(burst_addr_cnt_reg__0[5]),
        .O(\burst_addr_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_addr_cnt[7]_i_2 
       (.I0(\burst_addr_cnt[7]_i_3_n_0 ),
        .I1(burst_addr_cnt_reg__0[7]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[7]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[7]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \burst_addr_cnt[7]_i_3 
       (.I0(\burst_addr_cnt[5]_i_2_n_0 ),
        .I1(burst_addr_cnt_reg__0[6]),
        .I2(burst_addr_cnt_reg__0[5]),
        .O(\burst_addr_cnt[7]_i_3_n_0 ));
  FDRE \burst_addr_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[0]),
        .Q(burst_addr_cnt_reg__1),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[1]),
        .Q(burst_addr_cnt_reg__0[1]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[2]),
        .Q(burst_addr_cnt_reg__0[2]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[3]),
        .Q(burst_addr_cnt_reg__0[3]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[4]),
        .Q(burst_addr_cnt_reg__0[4]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[5]),
        .Q(burst_addr_cnt_reg__0[5]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[6]),
        .Q(burst_addr_cnt_reg__0[6]),
        .R(1'b0));
  FDRE \burst_addr_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_12),
        .D(p_0_in__0[7]),
        .Q(burst_addr_cnt_reg__0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB800B8FF)) 
    \burst_data_cnt[0]_i_1 
       (.I0(s_axi_mem_arlen[0]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awlen[0]),
        .I3(p_0_out),
        .I4(burst_data_cnt[0]),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_data_cnt[1]_i_1 
       (.I0(burst_data_cnt[0]),
        .I1(burst_data_cnt[1]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[1]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[1]),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_data_cnt[2]_i_1 
       (.I0(\burst_data_cnt[2]_i_2_n_0 ),
        .I1(burst_data_cnt[2]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[2]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[2]),
        .O(p_2_in[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \burst_data_cnt[2]_i_2 
       (.I0(burst_data_cnt[1]),
        .I1(burst_data_cnt[0]),
        .O(\burst_data_cnt[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_data_cnt[3]_i_1 
       (.I0(\burst_data_cnt[3]_i_2_n_0 ),
        .I1(burst_data_cnt[3]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[3]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[3]),
        .O(p_2_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \burst_data_cnt[3]_i_2 
       (.I0(burst_data_cnt[2]),
        .I1(burst_data_cnt[0]),
        .I2(burst_data_cnt[1]),
        .O(\burst_data_cnt[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_data_cnt[4]_i_1 
       (.I0(\burst_data_cnt[4]_i_2_n_0 ),
        .I1(burst_data_cnt[4]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[4]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[4]),
        .O(p_2_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \burst_data_cnt[4]_i_2 
       (.I0(burst_data_cnt[3]),
        .I1(burst_data_cnt[2]),
        .I2(burst_data_cnt[0]),
        .I3(burst_data_cnt[1]),
        .O(\burst_data_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF909F9F9F9090909)) 
    \burst_data_cnt[5]_i_1 
       (.I0(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_37),
        .I1(burst_data_cnt[5]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[5]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[5]),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_data_cnt[6]_i_1 
       (.I0(\burst_data_cnt[6]_i_2_n_0 ),
        .I1(burst_data_cnt[6]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[6]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[6]),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \burst_data_cnt[6]_i_2 
       (.I0(burst_data_cnt[5]),
        .I1(burst_data_cnt[3]),
        .I2(burst_data_cnt[2]),
        .I3(burst_data_cnt[0]),
        .I4(burst_data_cnt[1]),
        .I5(burst_data_cnt[4]),
        .O(\burst_data_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF606F6F6F6060606)) 
    \burst_data_cnt[7]_i_2 
       (.I0(\burst_data_cnt[7]_i_4_n_0 ),
        .I1(burst_data_cnt[7]),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[7]),
        .I4(rnw_cmb),
        .I5(s_axi_mem_awlen[7]),
        .O(p_2_in[7]));
  LUT3 #(
    .INIT(8'h01)) 
    \burst_data_cnt[7]_i_4 
       (.I0(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_37),
        .I1(burst_data_cnt[5]),
        .I2(burst_data_cnt[6]),
        .O(\burst_data_cnt[7]_i_4_n_0 ));
  FDRE \burst_data_cnt_reg[0] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[0]),
        .Q(burst_data_cnt[0]),
        .R(SR));
  FDRE \burst_data_cnt_reg[1] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[1]),
        .Q(burst_data_cnt[1]),
        .R(SR));
  FDRE \burst_data_cnt_reg[2] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[2]),
        .Q(burst_data_cnt[2]),
        .R(SR));
  FDRE \burst_data_cnt_reg[3] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[3]),
        .Q(burst_data_cnt[3]),
        .R(SR));
  FDRE \burst_data_cnt_reg[4] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[4]),
        .Q(burst_data_cnt[4]),
        .R(SR));
  FDRE \burst_data_cnt_reg[5] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[5]),
        .Q(burst_data_cnt[5]),
        .R(SR));
  FDRE \burst_data_cnt_reg[6] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[6]),
        .Q(burst_data_cnt[6]),
        .R(SR));
  FDRE \burst_data_cnt_reg[7] 
       (.C(s_axi_aclk),
        .CE(\burst_data_cnt_reg[7]_0 ),
        .D(p_2_in[7]),
        .Q(burst_data_cnt[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[0]_i_1 
       (.I0(s_axi_mem_arlen[0]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[0]),
        .O(burst_length_cmb[0]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[1]_i_1 
       (.I0(s_axi_mem_arlen[1]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[1]),
        .O(burst_length_cmb[1]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[2]_i_1 
       (.I0(s_axi_mem_arlen[2]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[2]),
        .O(burst_length_cmb[2]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[3]_i_1 
       (.I0(s_axi_mem_arlen[3]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[3]),
        .O(burst_length_cmb[3]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[4]_i_1 
       (.I0(s_axi_mem_arlen[4]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[4]),
        .O(data[4]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[5]_i_1 
       (.I0(s_axi_mem_arlen[5]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[5]),
        .O(data[5]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[6]_i_1 
       (.I0(s_axi_mem_arlen[6]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[6]),
        .O(data[6]));
  LUT6 #(
    .INIT(64'hAAAAAAFBAAAAAA08)) 
    \burstlength_reg[7]_i_1 
       (.I0(s_axi_mem_arlen[7]),
        .I1(\burstlength_reg[7]_i_2_n_0 ),
        .I2(AXI_EMC_ADDR_GEN_INSTANCE_I_n_11),
        .I3(\burstlength_reg[7]_i_3_n_0 ),
        .I4(\burstlength_reg[7]_i_4_n_0 ),
        .I5(s_axi_mem_awlen[7]),
        .O(data[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \burstlength_reg[7]_i_2 
       (.I0(bus2ip_rnw),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(\burstlength_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \burstlength_reg[7]_i_3 
       (.I0(Q[2]),
        .I1(bus2ip_rnw),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\burstlength_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h20A320A0)) 
    \burstlength_reg[7]_i_4 
       (.I0(bus2ip_rnw),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(AXI_EMC_ADDR_GEN_INSTANCE_I_n_12),
        .O(\burstlength_reg[7]_i_4_n_0 ));
  FDRE \burstlength_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(burst_length_cmb[0]),
        .Q(bus2ip_burstlength[7]),
        .R(SR));
  FDRE \burstlength_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(burst_length_cmb[1]),
        .Q(bus2ip_burstlength[6]),
        .R(SR));
  FDRE \burstlength_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(burst_length_cmb[2]),
        .Q(bus2ip_burstlength[5]),
        .R(SR));
  FDRE \burstlength_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(burst_length_cmb[3]),
        .Q(bus2ip_burstlength[4]),
        .R(SR));
  FDRE \burstlength_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(data[4]),
        .Q(bus2ip_burstlength[3]),
        .R(SR));
  FDRE \burstlength_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(data[5]),
        .Q(bus2ip_burstlength[2]),
        .R(SR));
  FDRE \burstlength_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(data[6]),
        .Q(bus2ip_burstlength[1]),
        .R(SR));
  FDRE \burstlength_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(data[7]),
        .Q(bus2ip_burstlength[0]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[0]_i_1 
       (.I0(s_axi_mem_wstrb[0]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[0]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[0]_i_3_n_0 ),
        .I5(\bus2ip_BE_reg[0]_i_4_n_0 ),
        .O(\bus2ip_BE_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[0]_i_2 
       (.I0(temp_bus2ip_be[6]),
        .I1(temp_bus2ip_be[7]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F300F1FFFFFFFF)) 
    \bus2ip_BE_reg[0]_i_3 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(p_1_in14_in),
        .I3(s_axi_mem_araddr[2]),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[0]_i_4 
       (.I0(temp_bus2ip_be[4]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[1]_i_1 
       (.I0(s_axi_mem_wstrb[1]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[1]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[1]_i_3_n_0 ),
        .I5(\bus2ip_BE_reg[1]_i_4_n_0 ),
        .O(\bus2ip_BE_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[1]_i_2 
       (.I0(temp_bus2ip_be[7]),
        .I1(temp_bus2ip_be[0]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F300F2FFFFFFFF)) 
    \bus2ip_BE_reg[1]_i_3 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(p_1_in14_in),
        .I3(s_axi_mem_araddr[2]),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[1]_i_4 
       (.I0(temp_bus2ip_be[5]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8B8BB)) 
    \bus2ip_BE_reg[2]_i_1 
       (.I0(s_axi_mem_wstrb[2]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[2]_i_2_n_0 ),
        .I3(\bus2ip_BE_reg[2]_i_3_n_0 ),
        .I4(\bus2ip_BE_reg[2]_i_4_n_0 ),
        .I5(\bus2ip_BE_reg[2]_i_5_n_0 ),
        .O(\bus2ip_BE_reg[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD5DFFFF55555555)) 
    \bus2ip_BE_reg[2]_i_2 
       (.I0(p_0_out),
        .I1(s_axi_mem_awsize[0]),
        .I2(rnw_cmb),
        .I3(s_axi_mem_arsize[0]),
        .I4(s_axi_mem_araddr[2]),
        .I5(p_1_in14_in),
        .O(\bus2ip_BE_reg[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFB8FFFF)) 
    \bus2ip_BE_reg[2]_i_3 
       (.I0(s_axi_mem_arsize[1]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awsize[1]),
        .I3(s_axi_mem_araddr[2]),
        .I4(s_axi_mem_araddr[1]),
        .O(\bus2ip_BE_reg[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h02A2)) 
    \bus2ip_BE_reg[2]_i_4 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_awsize[0]),
        .I2(rnw_cmb),
        .I3(s_axi_mem_arsize[0]),
        .O(\bus2ip_BE_reg[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000050305F3)) 
    \bus2ip_BE_reg[2]_i_5 
       (.I0(temp_bus2ip_be[0]),
        .I1(temp_bus2ip_be[1]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .I4(temp_bus2ip_be[6]),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[3]_i_1 
       (.I0(s_axi_mem_wstrb[3]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[3]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[3]_i_3_n_0 ),
        .I5(\bus2ip_BE_reg[3]_i_4_n_0 ),
        .O(\bus2ip_BE_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[3]_i_2 
       (.I0(temp_bus2ip_be[1]),
        .I1(temp_bus2ip_be[2]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0FC00F8FFFFFFFF)) 
    \bus2ip_BE_reg[3]_i_3 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(p_1_in14_in),
        .I3(s_axi_mem_araddr[2]),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[3]_i_4 
       (.I0(temp_bus2ip_be[7]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[4]_i_1 
       (.I0(s_axi_mem_wstrb[4]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[4]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[4]_i_3_n_0 ),
        .I5(\bus2ip_BE_reg[4]_i_4_n_0 ),
        .O(\bus2ip_BE_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[4]_i_2 
       (.I0(temp_bus2ip_be[2]),
        .I1(temp_bus2ip_be[3]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF30F010FFFFFFFF)) 
    \bus2ip_BE_reg[4]_i_3 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(s_axi_mem_araddr[2]),
        .I3(p_1_in14_in),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[4]_i_4 
       (.I0(temp_bus2ip_be[0]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B8B8BB)) 
    \bus2ip_BE_reg[5]_i_1 
       (.I0(s_axi_mem_wstrb[5]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[5]_i_2_n_0 ),
        .I3(\bus2ip_BE_reg[5]_i_3_n_0 ),
        .I4(\bus2ip_BE_reg[5]_i_4_n_0 ),
        .I5(\bus2ip_BE_reg[5]_i_5_n_0 ),
        .O(\bus2ip_BE_reg[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF5555FD5D5555)) 
    \bus2ip_BE_reg[5]_i_2 
       (.I0(p_0_out),
        .I1(s_axi_mem_awsize[0]),
        .I2(rnw_cmb),
        .I3(s_axi_mem_arsize[0]),
        .I4(p_1_in14_in),
        .I5(s_axi_mem_araddr[2]),
        .O(\bus2ip_BE_reg[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFFDDDFD)) 
    \bus2ip_BE_reg[5]_i_3 
       (.I0(s_axi_mem_araddr[2]),
        .I1(s_axi_mem_araddr[1]),
        .I2(s_axi_mem_awsize[1]),
        .I3(rnw_cmb),
        .I4(s_axi_mem_arsize[1]),
        .O(\bus2ip_BE_reg[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0151)) 
    \bus2ip_BE_reg[5]_i_4 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_awsize[0]),
        .I2(rnw_cmb),
        .I3(s_axi_mem_arsize[0]),
        .O(\bus2ip_BE_reg[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000050305F3)) 
    \bus2ip_BE_reg[5]_i_5 
       (.I0(temp_bus2ip_be[3]),
        .I1(temp_bus2ip_be[4]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .I4(temp_bus2ip_be[1]),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[6]_i_1 
       (.I0(s_axi_mem_wstrb[6]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[6]_i_2_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[6]_i_3_n_0 ),
        .I5(\bus2ip_BE_reg[6]_i_4_n_0 ),
        .O(\bus2ip_BE_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[6]_i_2 
       (.I0(temp_bus2ip_be[4]),
        .I1(temp_bus2ip_be[5]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0F040FFFFFFFF)) 
    \bus2ip_BE_reg[6]_i_3 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(s_axi_mem_araddr[2]),
        .I3(p_1_in14_in),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[6]_i_4 
       (.I0(temp_bus2ip_be[2]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBBBB8888BBB88888)) 
    \bus2ip_BE_reg[7]_i_2 
       (.I0(s_axi_mem_wstrb[7]),
        .I1(\bus2ip_BE_reg[7]_i_3_n_0 ),
        .I2(\bus2ip_BE_reg[7]_i_4_n_0 ),
        .I3(p_0_out),
        .I4(\bus2ip_BE_reg[7]_i_5_n_0 ),
        .I5(\bus2ip_BE_reg[7]_i_6_n_0 ),
        .O(\bus2ip_BE_reg[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h080000AA080000A0)) 
    \bus2ip_BE_reg[7]_i_3 
       (.I0(\bus2ip_BE_reg[7]_i_7_n_0 ),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\s_axi_mem_bid_reg_reg[0]_0 ),
        .O(\bus2ip_BE_reg[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'hFA0C)) 
    \bus2ip_BE_reg[7]_i_4 
       (.I0(temp_bus2ip_be[5]),
        .I1(temp_bus2ip_be[6]),
        .I2(\derived_size_reg_reg_n_0_[1] ),
        .I3(\derived_size_reg_reg_n_0_[0] ),
        .O(\bus2ip_BE_reg[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0F080FFFFFFFF)) 
    \bus2ip_BE_reg[7]_i_5 
       (.I0(s_axi_mem_araddr[0]),
        .I1(s_axi_mem_araddr[1]),
        .I2(s_axi_mem_araddr[2]),
        .I3(p_1_in14_in),
        .I4(\derived_size_reg[0]_i_1_n_0 ),
        .I5(p_0_out),
        .O(\bus2ip_BE_reg[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus2ip_BE_reg[7]_i_6 
       (.I0(temp_bus2ip_be[3]),
        .I1(\derived_size_reg_reg_n_0_[1] ),
        .O(\bus2ip_BE_reg[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus2ip_BE_reg[7]_i_7 
       (.I0(s_axi_mem_wvalid),
        .I1(rnw_cmb),
        .O(\bus2ip_BE_reg[7]_i_7_n_0 ));
  FDRE \bus2ip_BE_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[0]_i_1_n_0 ),
        .Q(temp_bus2ip_be[0]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[1]_i_1_n_0 ),
        .Q(temp_bus2ip_be[1]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[2]_i_1_n_0 ),
        .Q(temp_bus2ip_be[2]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[3]_i_1_n_0 ),
        .Q(temp_bus2ip_be[3]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[4]_i_1_n_0 ),
        .Q(temp_bus2ip_be[4]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[5]_i_1_n_0 ),
        .Q(temp_bus2ip_be[5]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[6]_i_1_n_0 ),
        .Q(temp_bus2ip_be[6]),
        .R(SR));
  FDRE \bus2ip_BE_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_13),
        .D(\bus2ip_BE_reg[7]_i_2_n_0 ),
        .Q(temp_bus2ip_be[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'h8888A000)) 
    bus2ip_burst_reg_i_1
       (.I0(s_axi_aresetn),
        .I1(last_len_cmb),
        .I2(bus2ip_burst),
        .I3(\burst_data_cnt_reg[5]_0 ),
        .I4(p_0_out),
        .O(bus2ip_burst_reg_i_1_n_0));
  FDRE bus2ip_burst_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_burst_reg_i_1_n_0),
        .Q(bus2ip_burst),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h03C2030200000000)) 
    \bus2ip_data_reg[63]_i_1 
       (.I0(\s_axi_mem_bid_reg_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I5(s_axi_mem_wvalid),
        .O(bus2ip_data_reg0));
  FDRE \bus2ip_data_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[0]),
        .Q(\bus2ip_data_reg_reg[63]_0 [0]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[10]),
        .Q(\bus2ip_data_reg_reg[63]_0 [10]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[11]),
        .Q(\bus2ip_data_reg_reg[63]_0 [11]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[12]),
        .Q(\bus2ip_data_reg_reg[63]_0 [12]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[13]),
        .Q(\bus2ip_data_reg_reg[63]_0 [13]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[14]),
        .Q(\bus2ip_data_reg_reg[63]_0 [14]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[15]),
        .Q(\bus2ip_data_reg_reg[63]_0 [15]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[16]),
        .Q(\bus2ip_data_reg_reg[63]_0 [16]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[17]),
        .Q(\bus2ip_data_reg_reg[63]_0 [17]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[18]),
        .Q(\bus2ip_data_reg_reg[63]_0 [18]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[19]),
        .Q(\bus2ip_data_reg_reg[63]_0 [19]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[1]),
        .Q(\bus2ip_data_reg_reg[63]_0 [1]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[20]),
        .Q(\bus2ip_data_reg_reg[63]_0 [20]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[21]),
        .Q(\bus2ip_data_reg_reg[63]_0 [21]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[22]),
        .Q(\bus2ip_data_reg_reg[63]_0 [22]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[23]),
        .Q(\bus2ip_data_reg_reg[63]_0 [23]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[24]),
        .Q(\bus2ip_data_reg_reg[63]_0 [24]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[25]),
        .Q(\bus2ip_data_reg_reg[63]_0 [25]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[26]),
        .Q(\bus2ip_data_reg_reg[63]_0 [26]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[27]),
        .Q(\bus2ip_data_reg_reg[63]_0 [27]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[28]),
        .Q(\bus2ip_data_reg_reg[63]_0 [28]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[29]),
        .Q(\bus2ip_data_reg_reg[63]_0 [29]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[2]),
        .Q(\bus2ip_data_reg_reg[63]_0 [2]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[30]),
        .Q(\bus2ip_data_reg_reg[63]_0 [30]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[31]),
        .Q(\bus2ip_data_reg_reg[63]_0 [31]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[32] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[32]),
        .Q(\bus2ip_data_reg_reg[63]_0 [32]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[33] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[33]),
        .Q(\bus2ip_data_reg_reg[63]_0 [33]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[34]),
        .Q(\bus2ip_data_reg_reg[63]_0 [34]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[35] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[35]),
        .Q(\bus2ip_data_reg_reg[63]_0 [35]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[36] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[36]),
        .Q(\bus2ip_data_reg_reg[63]_0 [36]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[37] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[37]),
        .Q(\bus2ip_data_reg_reg[63]_0 [37]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[38]),
        .Q(\bus2ip_data_reg_reg[63]_0 [38]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[39]),
        .Q(\bus2ip_data_reg_reg[63]_0 [39]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[3]),
        .Q(\bus2ip_data_reg_reg[63]_0 [3]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[40]),
        .Q(\bus2ip_data_reg_reg[63]_0 [40]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[41]),
        .Q(\bus2ip_data_reg_reg[63]_0 [41]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[42]),
        .Q(\bus2ip_data_reg_reg[63]_0 [42]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[43]),
        .Q(\bus2ip_data_reg_reg[63]_0 [43]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[44]),
        .Q(\bus2ip_data_reg_reg[63]_0 [44]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[45]),
        .Q(\bus2ip_data_reg_reg[63]_0 [45]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[46]),
        .Q(\bus2ip_data_reg_reg[63]_0 [46]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[47]),
        .Q(\bus2ip_data_reg_reg[63]_0 [47]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[48]),
        .Q(\bus2ip_data_reg_reg[63]_0 [48]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[49]),
        .Q(\bus2ip_data_reg_reg[63]_0 [49]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[4]),
        .Q(\bus2ip_data_reg_reg[63]_0 [4]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[50]),
        .Q(\bus2ip_data_reg_reg[63]_0 [50]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[51]),
        .Q(\bus2ip_data_reg_reg[63]_0 [51]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[52]),
        .Q(\bus2ip_data_reg_reg[63]_0 [52]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[53]),
        .Q(\bus2ip_data_reg_reg[63]_0 [53]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[54]),
        .Q(\bus2ip_data_reg_reg[63]_0 [54]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[55]),
        .Q(\bus2ip_data_reg_reg[63]_0 [55]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[56]),
        .Q(\bus2ip_data_reg_reg[63]_0 [56]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[57]),
        .Q(\bus2ip_data_reg_reg[63]_0 [57]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[58]),
        .Q(\bus2ip_data_reg_reg[63]_0 [58]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[59]),
        .Q(\bus2ip_data_reg_reg[63]_0 [59]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[5]),
        .Q(\bus2ip_data_reg_reg[63]_0 [5]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[60]),
        .Q(\bus2ip_data_reg_reg[63]_0 [60]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[61]),
        .Q(\bus2ip_data_reg_reg[63]_0 [61]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[62]),
        .Q(\bus2ip_data_reg_reg[63]_0 [62]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[63]),
        .Q(\bus2ip_data_reg_reg[63]_0 [63]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[6]),
        .Q(\bus2ip_data_reg_reg[63]_0 [6]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[7]),
        .Q(\bus2ip_data_reg_reg[63]_0 [7]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[8]),
        .Q(\bus2ip_data_reg_reg[63]_0 [8]),
        .R(SR));
  FDRE \bus2ip_data_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(bus2ip_data_reg0),
        .D(s_axi_mem_wdata[9]),
        .Q(\bus2ip_data_reg_reg[63]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'hB)) 
    bus2ip_rd_req_reg_i_2
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(bus2ip_rd_req_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h0000002A)) 
    bus2ip_rd_req_reg_i_3
       (.I0(s_axi_mem_arvalid),
        .I1(rw_flag_reg),
        .I2(s_axi_mem_awvalid),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(bus2ip_rd_req_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    bus2ip_rd_req_reg_i_4
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(bus2ip_rd_req_cmb));
  FDRE bus2ip_rd_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_73),
        .Q(Bus2IP_RdReq_emc),
        .R(SR));
  LUT6 #(
    .INIT(64'hF5FFFFFC05F00F0C)) 
    bus2ip_wr_req_reg_i_1
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I1(bus2ip_wr_req_reg_i_2_n_0),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(bus2ip_wrreq_i),
        .O(bus2ip_wr_req_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    bus2ip_wr_req_reg_i_2
       (.I0(s_axi_mem_awvalid),
        .I1(s_axi_mem_wvalid),
        .I2(rw_flag_reg),
        .I3(s_axi_mem_arvalid),
        .O(bus2ip_wr_req_reg_i_2_n_0));
  FDRE bus2ip_wr_req_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2ip_wr_req_reg_i_1_n_0),
        .Q(bus2ip_wrreq_i),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \derived_burst_reg[0]_i_1 
       (.I0(s_axi_mem_arburst[0]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awburst[0]),
        .O(\derived_burst_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \derived_burst_reg[1]_i_1 
       (.I0(s_axi_mem_arburst[1]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awburst[1]),
        .O(\derived_burst_reg[1]_i_1_n_0 ));
  FDRE \derived_burst_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\derived_size_reg_reg[1]_0 ),
        .D(\derived_burst_reg[0]_i_1_n_0 ),
        .Q(derived_burst_reg[0]),
        .R(1'b0));
  FDRE \derived_burst_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\derived_size_reg_reg[1]_0 ),
        .D(\derived_burst_reg[1]_i_1_n_0 ),
        .Q(derived_burst_reg[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \derived_size_reg[0]_i_1 
       (.I0(s_axi_mem_arsize[0]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awsize[0]),
        .O(\derived_size_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \derived_size_reg[1]_i_2 
       (.I0(s_axi_mem_arsize[1]),
        .I1(rnw_cmb),
        .I2(s_axi_mem_awsize[1]),
        .O(p_1_in14_in));
  FDRE \derived_size_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(\derived_size_reg_reg[1]_0 ),
        .D(\derived_size_reg[0]_i_1_n_0 ),
        .Q(\derived_size_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \derived_size_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(\derived_size_reg_reg[1]_0 ),
        .D(p_1_in14_in),
        .Q(\derived_size_reg_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000BFAA)) 
    last_data_acked_i_1
       (.I0(last_data_acked),
        .I1(\burst_data_cnt_reg[5]_0 ),
        .I2(last_data_acked_i_2_n_0),
        .I3(ip2bus_rdack),
        .I4(addr_sm_ps_idle_cmb),
        .O(last_data_acked_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    last_data_acked_i_2
       (.I0(rd_data_count_reg__0[5]),
        .I1(rd_data_count_reg__0[6]),
        .I2(rd_data_count_reg__0[7]),
        .I3(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .O(last_data_acked_i_2_n_0));
  FDRE last_data_acked_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(last_data_acked_i_1_n_0),
        .Q(last_data_acked),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF909)) 
    \rd_data_count[1]_i_1 
       (.I0(rd_data_count_reg__0[1]),
        .I1(\rd_data_count_reg[0]_0 ),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[1]),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \rd_data_count[2]_i_1 
       (.I0(s_axi_mem_arlen[2]),
        .I1(p_0_out),
        .I2(rd_data_count_reg__0[2]),
        .I3(\rd_data_count_reg[0]_0 ),
        .I4(rd_data_count_reg__0[1]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFFFFFE010000FE01)) 
    \rd_data_count[3]_i_1 
       (.I0(rd_data_count_reg__0[1]),
        .I1(\rd_data_count_reg[0]_0 ),
        .I2(rd_data_count_reg__0[2]),
        .I3(rd_data_count_reg__0[3]),
        .I4(p_0_out),
        .I5(s_axi_mem_arlen[3]),
        .O(p_0_in__1[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \rd_data_count[4]_i_1 
       (.I0(rd_data_count_reg__0[4]),
        .I1(\rd_data_count[4]_i_2_n_0 ),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[4]),
        .O(p_0_in__1[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rd_data_count[4]_i_2 
       (.I0(rd_data_count_reg__0[3]),
        .I1(rd_data_count_reg__0[2]),
        .I2(\rd_data_count_reg[0]_0 ),
        .I3(rd_data_count_reg__0[1]),
        .O(\rd_data_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \rd_data_count[5]_i_1 
       (.I0(rd_data_count_reg__0[5]),
        .I1(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .I2(p_0_out),
        .I3(s_axi_mem_arlen[5]),
        .O(p_0_in__1[5]));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \rd_data_count[6]_i_1 
       (.I0(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .I1(rd_data_count_reg__0[5]),
        .I2(rd_data_count_reg__0[6]),
        .I3(p_0_out),
        .I4(s_axi_mem_arlen[6]),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'hFFFFFE010000FE01)) 
    \rd_data_count[7]_i_2 
       (.I0(rd_data_count_reg__0[5]),
        .I1(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .I2(rd_data_count_reg__0[6]),
        .I3(rd_data_count_reg__0[7]),
        .I4(p_0_out),
        .I5(s_axi_mem_arlen[7]),
        .O(p_0_in__1[7]));
  FDRE \rd_data_count_reg[0] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(D),
        .Q(\rd_data_count_reg[0]_0 ),
        .R(SR));
  FDRE \rd_data_count_reg[1] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[1]),
        .Q(rd_data_count_reg__0[1]),
        .R(SR));
  FDRE \rd_data_count_reg[2] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[2]),
        .Q(rd_data_count_reg__0[2]),
        .R(SR));
  FDRE \rd_data_count_reg[3] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[3]),
        .Q(rd_data_count_reg__0[3]),
        .R(SR));
  FDRE \rd_data_count_reg[4] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[4]),
        .Q(rd_data_count_reg__0[4]),
        .R(SR));
  FDRE \rd_data_count_reg[5] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[5]),
        .Q(rd_data_count_reg__0[5]),
        .R(SR));
  FDRE \rd_data_count_reg[6] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[6]),
        .Q(rd_data_count_reg__0[6]),
        .R(SR));
  FDRE \rd_data_count_reg[7] 
       (.C(s_axi_aclk),
        .CE(RDATA_FIFO_I_n_6),
        .D(p_0_in__1[7]),
        .Q(rd_data_count_reg__0[7]),
        .R(SR));
  FDRE rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rnw_cmb),
        .Q(bus2ip_rnw),
        .R(SR));
  LUT5 #(
    .INIT(32'h5FFFC000)) 
    rw_flag_reg_i_1
       (.I0(s_axi_mem_awvalid),
        .I1(s_axi_mem_arvalid),
        .I2(addr_sm_ps_IDLE_reg),
        .I3(rw_flag_reg_reg_0),
        .I4(rw_flag_reg),
        .O(rw_flag_reg_i_1_n_0));
  FDRE rw_flag_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rw_flag_reg_i_1_n_0),
        .Q(rw_flag_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0888000000000000)) 
    s_axi_mem_arready_INST_0
       (.I0(addr_sm_ps_idle_cmb),
        .I1(s_axi_mem_arvalid),
        .I2(rw_flag_reg),
        .I3(s_axi_mem_awvalid),
        .I4(s_axi_aresetn),
        .I5(rw_flag_reg_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'h00020000)) 
    s_axi_mem_awready_INST_0
       (.I0(s_axi_aresetn),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\s_axi_mem_bid_reg_reg[0]_0 ),
        .O(s_axi_aresetn_0));
  FDRE \s_axi_mem_bid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[0]),
        .Q(s_axi_mem_bid[0]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[1]),
        .Q(s_axi_mem_bid[1]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[2]),
        .Q(s_axi_mem_bid[2]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[3]),
        .Q(s_axi_mem_bid[3]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[4]),
        .Q(s_axi_mem_bid[4]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[5]),
        .Q(s_axi_mem_bid[5]),
        .R(SR));
  FDRE \s_axi_mem_bid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(s_axi_aresetn_0),
        .D(s_axi_mem_awid[6]),
        .Q(s_axi_mem_bid[6]),
        .R(SR));
  FDRE \s_axi_mem_bresp_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(AXI_EMC_ADDRESS_DECODE_INSTANCE_I_n_76),
        .Q(s_axi_mem_bresp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F222)) 
    s_axi_mem_bvalid_reg_i_1
       (.I0(s_axi_mem_bvalid_reg_reg_0),
        .I1(s_axi_mem_bready),
        .I2(\burst_addr_cnt_reg[5]_0 ),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I4(addr_sm_ps_idle_cmb),
        .O(s_axi_mem_bvalid_reg_i_1_n_0));
  FDRE s_axi_mem_bvalid_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_axi_mem_bvalid_reg_i_1_n_0),
        .Q(s_axi_mem_bvalid_reg_reg_0),
        .R(1'b0));
  FDRE \s_axi_mem_rid_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[0]),
        .Q(s_axi_mem_rid[0]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[1]),
        .Q(s_axi_mem_rid[1]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[2]),
        .Q(s_axi_mem_rid[2]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[3]),
        .Q(s_axi_mem_rid[3]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[4]),
        .Q(s_axi_mem_rid[4]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[5]),
        .Q(s_axi_mem_rid[5]),
        .R(SR));
  FDRE \s_axi_mem_rid_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_mem_arid[6]),
        .Q(s_axi_mem_rid[6]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    s_axi_mem_rlast_INST_0
       (.I0(last_data_acked),
        .I1(AXI_EMC_ADDR_GEN_INSTANCE_I_n_18),
        .I2(rd_data_count_reg__0[7]),
        .I3(rd_data_count_reg__0[6]),
        .I4(rd_data_count_reg__0[5]),
        .O(s_axi_mem_rlast));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h03C20302)) 
    s_axi_mem_wready_INST_0
       (.I0(\s_axi_mem_bid_reg_reg[0]_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .O(s_axi_mem_wready));
  LUT2 #(
    .INIT(4'h8)) 
    s_axi_mem_wready_INST_0_i_6
       (.I0(bus2ip_wrreq_i),
        .I1(pend_wrreq),
        .O(bus2ip_wr_req_reg_reg_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    type_of_xfer_reg_i_1
       (.I0(s_axi_mem_awburst[1]),
        .I1(s_axi_mem_arburst[1]),
        .I2(s_axi_mem_awburst[0]),
        .I3(rnw_cmb),
        .I4(s_axi_mem_arburst[0]),
        .O(Type_of_xfer_cmb));
  FDRE type_of_xfer_reg_reg
       (.C(s_axi_aclk),
        .CE(p_0_out),
        .D(Type_of_xfer_cmb),
        .Q(Type_of_xfer),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module meowrouter_axi_emc_0_1_cntr_incr_decr_addn_f
   (Q,
    A,
    \INFERRED_GEN.cnt_i_reg[4]_rep__0_0 ,
    E,
    \FSM_sequential_emc_addr_ps_reg[0] ,
    s_axi_mem_rvalid,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[5]_rep_0 ,
    addr,
    \INFERRED_GEN.cnt_i_reg[4]_rep_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_rep__2_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_rep__0_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_rep__2_0 ,
    S,
    s_axi_mem_rready,
    p_0_out,
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ,
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ,
    bus2ip_reset,
    s_axi_aclk);
  output [7:0]Q;
  output [4:0]A;
  output [0:0]\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 ;
  output [0:0]E;
  output \FSM_sequential_emc_addr_ps_reg[0] ;
  output s_axi_mem_rvalid;
  output fifo_full_p1;
  output \INFERRED_GEN.cnt_i_reg[5]_rep_0 ;
  output [1:0]addr;
  output [4:0]\INFERRED_GEN.cnt_i_reg[4]_rep_0 ;
  output [1:0]\INFERRED_GEN.cnt_i_reg[4]_rep__2_0 ;
  output [2:0]\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 ;
  output [2:0]\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 ;
  input [0:0]S;
  input s_axi_mem_rready;
  input p_0_out;
  input [2:0]\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ;
  input \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ;
  input bus2ip_reset;
  input s_axi_aclk;

  wire [4:0]A;
  wire Cnt_p10_carry__0_i_1_n_0;
  wire Cnt_p10_carry__0_i_2_n_0;
  wire Cnt_p10_carry__0_i_3_n_0;
  wire Cnt_p10_carry__0_i_4_n_0;
  wire Cnt_p10_carry__0_n_0;
  wire Cnt_p10_carry__0_n_1;
  wire Cnt_p10_carry__0_n_2;
  wire Cnt_p10_carry__0_n_3;
  wire Cnt_p10_carry__1_i_1_n_0;
  wire Cnt_p10_carry_i_1_n_0;
  wire Cnt_p10_carry_i_2_n_0;
  wire Cnt_p10_carry_i_3_n_0;
  wire Cnt_p10_carry_i_4_n_0;
  wire Cnt_p10_carry_n_0;
  wire Cnt_p10_carry_n_1;
  wire Cnt_p10_carry_n_2;
  wire Cnt_p10_carry_n_3;
  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire \FSM_sequential_emc_addr_ps_reg[0] ;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 ;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 ;
  wire [4:0]\INFERRED_GEN.cnt_i_reg[4]_rep_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 ;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[4]_rep__2_0 ;
  wire \INFERRED_GEN.cnt_i_reg[5]_rep_0 ;
  wire [2:0]\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [1:0]addr;
  wire [8:0]addr_i_p1;
  wire bus2ip_reset;
  wire fifo_empty;
  wire fifo_full_p1;
  wire p_0_out;
  wire s_axi_aclk;
  wire s_axi_mem_rready;
  wire s_axi_mem_rvalid;
  wire [3:0]NLW_Cnt_p10_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_Cnt_p10_carry__1_O_UNCONNECTED;

  CARRY4 Cnt_p10_carry
       (.CI(1'b0),
        .CO({Cnt_p10_carry_n_0,Cnt_p10_carry_n_1,Cnt_p10_carry_n_2,Cnt_p10_carry_n_3}),
        .CYINIT(Cnt_p10_carry_i_1_n_0),
        .DI({Q[3],A[2:0]}),
        .O(addr_i_p1[3:0]),
        .S({Cnt_p10_carry_i_2_n_0,Cnt_p10_carry_i_3_n_0,Cnt_p10_carry_i_4_n_0,S}));
  CARRY4 Cnt_p10_carry__0
       (.CI(Cnt_p10_carry_n_0),
        .CO({Cnt_p10_carry__0_n_0,Cnt_p10_carry__0_n_1,Cnt_p10_carry__0_n_2,Cnt_p10_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[7:5],\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 }),
        .O(addr_i_p1[7:4]),
        .S({Cnt_p10_carry__0_i_1_n_0,Cnt_p10_carry__0_i_2_n_0,Cnt_p10_carry__0_i_3_n_0,Cnt_p10_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry__0_i_1
       (.I0(Q[7]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry__0_i_2
       (.I0(Q[6]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry__0_i_3
       (.I0(Q[5]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry__0_i_4
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 ),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry__0_i_4_n_0));
  CARRY4 Cnt_p10_carry__1
       (.CI(Cnt_p10_carry__0_n_0),
        .CO(NLW_Cnt_p10_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_Cnt_p10_carry__1_O_UNCONNECTED[3:1],addr_i_p1[8]}),
        .S({1'b0,1'b0,1'b0,Cnt_p10_carry__1_i_1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    Cnt_p10_carry__1_i_1
       (.I0(s_axi_mem_rready),
        .I1(fifo_empty),
        .O(Cnt_p10_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    Cnt_p10_carry_i_1
       (.I0(s_axi_mem_rready),
        .I1(fifo_empty),
        .O(Cnt_p10_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry_i_2
       (.I0(Q[3]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry_i_3
       (.I0(A[2]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h9A)) 
    Cnt_p10_carry_i_4
       (.I0(A[1]),
        .I1(fifo_empty),
        .I2(s_axi_mem_rready),
        .O(Cnt_p10_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    FIFO_Full_i_1
       (.I0(FIFO_Full_i_2_n_0),
        .I1(addr_i_p1[0]),
        .I2(addr_i_p1[1]),
        .I3(addr_i_p1[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    FIFO_Full_i_2
       (.I0(addr_i_p1[3]),
        .I1(addr_i_p1[4]),
        .I2(addr_i_p1[5]),
        .I3(addr_i_p1[6]),
        .I4(addr_i_p1[8]),
        .I5(addr_i_p1[7]),
        .O(FIFO_Full_i_2_n_0));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(A[0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 [0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep_0 [0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[0]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[0]_rep__2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 [0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(A[1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 [1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep_0 [1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[1]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[1]_rep__2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 [1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[2]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[2]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[2]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(A[2]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[2]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[2]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 [2]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[2]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[2]_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep_0 [2]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[2]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[2]_rep__2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 [2]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[3]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[3]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[3]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep_0 [3]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[3]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[3]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep__2_0 [0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[3]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[3]_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(A[3]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[3]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[3]_rep__2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(addr[0]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[4]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(Q[4]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[4]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[4]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep_0 [4]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[4]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[4]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 ),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[4]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[4]_rep__1 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(A[4]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[4]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[4]_rep__2 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[4]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_rep__2_0 [1]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[5]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[5]),
        .Q(Q[5]),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[5]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[5]_rep 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[5]),
        .Q(\INFERRED_GEN.cnt_i_reg[5]_rep_0 ),
        .S(bus2ip_reset));
  (* ORIG_CELL_NAME = "INFERRED_GEN.cnt_i_reg[5]" *) 
  FDSE \INFERRED_GEN.cnt_i_reg[5]_rep__0 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[5]),
        .Q(addr[1]),
        .S(bus2ip_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[6]),
        .Q(Q[6]),
        .S(bus2ip_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[7]),
        .Q(Q[7]),
        .S(bus2ip_reset));
  FDSE \INFERRED_GEN.cnt_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[8]),
        .Q(fifo_empty),
        .S(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_4 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 [0]),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 [1]),
        .I2(fifo_empty),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 [2]),
        .I4(\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 ),
        .O(\FSM_sequential_emc_addr_ps_reg[0] ));
  LUT3 #(
    .INIT(8'hF4)) 
    \rd_data_count[7]_i_1 
       (.I0(fifo_empty),
        .I1(s_axi_mem_rready),
        .I2(p_0_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT1 #(
    .INIT(2'h1)) 
    s_axi_mem_rvalid_INST_0
       (.I0(fifo_empty),
        .O(s_axi_mem_rvalid));
endmodule

(* ORIG_REF_NAME = "counters" *) 
module meowrouter_axi_emc_0_1_counters
   (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ,
    twph_cnt_en,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ,
    \FSM_sequential_crnt_state_reg[0] ,
    transaction_done_cmb,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_2 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_1 ,
    \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 ,
    twr_cnt_en,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    bus2ip_reset,
    CE,
    s_axi_aclk,
    CE_0,
    CE_1,
    trd_cnt_en,
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ,
    CE_5,
    tpacc_cnt_en,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ,
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ,
    CE_9,
    twr_rec_cnt_en_int,
    \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ,
    CE_14,
    Q,
    bus2Mem_RdReq,
    \FSM_sequential_crnt_state_reg[1] ,
    new_page,
    temp_bus2ip_cs,
    transaction_done_reg_reg,
    transaction_done_reg_reg_0,
    bus2ip_wrreq_i,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ,
    transaction_done_reg_reg_1);
  output [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  output twph_cnt_en;
  output [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  output [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  output [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ;
  output \FSM_sequential_crnt_state_reg[0] ;
  output transaction_done_cmb;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_2 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_1 ;
  output \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 ;
  input twr_cnt_en;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input bus2ip_reset;
  input CE;
  input s_axi_aclk;
  input CE_0;
  input CE_1;
  input trd_cnt_en;
  input \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ;
  input CE_5;
  input tpacc_cnt_en;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  input \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  input CE_9;
  input twr_rec_cnt_en_int;
  input \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 ;
  input \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  input CE_14;
  input [2:0]Q;
  input bus2Mem_RdReq;
  input \FSM_sequential_crnt_state_reg[1] ;
  input new_page;
  input temp_bus2ip_cs;
  input transaction_done_reg_reg;
  input transaction_done_reg_reg_0;
  input bus2ip_wrreq_i;
  input \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ;
  input \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ;
  input transaction_done_reg_reg_1;

  wire CE;
  wire CE_0;
  wire CE_1;
  wire CE_14;
  wire CE_5;
  wire CE_9;
  wire \FSM_sequential_crnt_state_reg[0] ;
  wire \FSM_sequential_crnt_state_reg[1] ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  wire [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  wire \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_2 ;
  wire \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  wire \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  wire [2:0]Q;
  wire TRDCNT_I_n_4;
  wire bus2Mem_RdReq;
  wire bus2ip_reset;
  wire bus2ip_wrreq_i;
  wire new_page;
  wire s_axi_aclk;
  wire temp_bus2ip_cs;
  wire tpacc_cnt_en;
  wire transaction_done_cmb;
  wire transaction_done_reg_reg;
  wire transaction_done_reg_reg_0;
  wire transaction_done_reg_reg_1;
  wire trd_cnt_en;
  wire twph_cnt_en;
  wire twr_cnt_en;
  wire twr_rec_cnt_en_int;

  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1 THZCNT_I
       (.CE_14(CE_14),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ),
        .bus2ip_reset(bus2ip_reset),
        .s_axi_aclk(s_axi_aclk),
        .transaction_done_reg_reg(transaction_done_reg_reg_1));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1_0 TLZCNT_I
       (.CE_1(CE_1),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_2 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 ),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .bus2ip_reset(bus2ip_reset),
        .s_axi_aclk(s_axi_aclk),
        .temp_bus2ip_cs(temp_bus2ip_cs),
        .transaction_done_cmb(transaction_done_cmb),
        .transaction_done_reg_reg(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 ),
        .transaction_done_reg_reg_0(transaction_done_reg_reg),
        .transaction_done_reg_reg_1(transaction_done_reg_reg_0));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0 TPACCCNT_I
       (.CE_9(CE_9),
        .\FSM_sequential_crnt_state_reg[0] (\FSM_sequential_crnt_state_reg[0] ),
        .\FSM_sequential_crnt_state_reg[1] (\FSM_sequential_crnt_state_reg[1] ),
        .\FSM_sequential_crnt_state_reg[1]_0 (TRDCNT_I_n_4),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [3]),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ),
        .\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [2]),
        .\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 (\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ),
        .\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [1]),
        .\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [0]),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_1 ),
        .Q(Q[1:0]),
        .bus2Mem_RdReq(bus2Mem_RdReq),
        .bus2ip_reset(bus2ip_reset),
        .new_page(new_page),
        .s_axi_aclk(s_axi_aclk),
        .tpacc_cnt_en(tpacc_cnt_en));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0_1 TRDCNT_I
       (.CE_5(CE_5),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ),
        .\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 (TRDCNT_I_n_4),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ),
        .\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_1 (\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ),
        .\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ),
        .Q(Q[1]),
        .bus2ip_reset(bus2ip_reset),
        .s_axi_aclk(s_axi_aclk),
        .trd_cnt_en(trd_cnt_en));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1_2 TWPHCNT_I
       (.CE_0(CE_0),
        .\FSM_sequential_emc_addr_ps[2]_i_3 (transaction_done_reg_reg_1),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ),
        .\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 (\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ),
        .Q(Q[2]),
        .bus2ip_reset(bus2ip_reset),
        .bus2ip_wr_req_reg_reg(twph_cnt_en),
        .bus2ip_wrreq_i(bus2ip_wrreq_i),
        .s_axi_aclk(s_axi_aclk));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0_3 TWRCNT_I
       (.CE(CE),
        .\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 ),
        .bus2ip_reset(bus2ip_reset),
        .s_axi_aclk(s_axi_aclk),
        .twr_cnt_en(twr_cnt_en));
  meowrouter_axi_emc_0_1_ld_arith_reg__parameterized2 T_WRREC_CNT_I
       (.\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ),
        .\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1_0 (\PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 ),
        .\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ),
        .bus2ip_reset(bus2ip_reset),
        .s_axi_aclk(s_axi_aclk),
        .twr_rec_cnt_en_int(twr_rec_cnt_en_int));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module meowrouter_axi_emc_0_1_dynshreg_f
   (s_axi_mem_rresp,
    s_axi_mem_rdata,
    bus2ip_rnw,
    Q,
    rd_fifo_wr_en,
    in,
    s_axi_aclk,
    \INFERRED_GEN.data_reg[255][31]_mux__2_0 ,
    \INFERRED_GEN.data_reg[255][16]_srl32__4_0 ,
    \INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,
    \INFERRED_GEN.data_reg[255][63]_mux__3_0 ,
    \INFERRED_GEN.data_reg[255][40]_srl32__0_0 ,
    A,
    \INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,
    addr);
  output [0:0]s_axi_mem_rresp;
  output [63:0]s_axi_mem_rdata;
  input bus2ip_rnw;
  input [7:0]Q;
  input rd_fifo_wr_en;
  input [0:64]in;
  input s_axi_aclk;
  input [4:0]\INFERRED_GEN.data_reg[255][31]_mux__2_0 ;
  input [2:0]\INFERRED_GEN.data_reg[255][16]_srl32__4_0 ;
  input [1:0]\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ;
  input \INFERRED_GEN.data_reg[255][63]_mux__3_0 ;
  input [2:0]\INFERRED_GEN.data_reg[255][40]_srl32__0_0 ;
  input [4:0]A;
  input [0:0]\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ;
  input [1:0]addr;

  wire [4:0]A;
  wire \INFERRED_GEN.data_reg[255][0]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][0]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][10]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][11]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][12]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][13]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][14]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][15]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__3_n_1 ;
  wire [2:0]\INFERRED_GEN.data_reg[255][16]_srl32__4_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][16]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][17]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][18]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][19]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][1]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][20]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][21]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][22]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][23]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][24]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][25]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][26]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][27]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][28]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][29]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][2]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][30]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux__1_n_0 ;
  wire [4:0]\INFERRED_GEN.data_reg[255][31]_mux__2_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][31]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__3_n_1 ;
  wire [1:0]\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][32]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][33]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][34]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][35]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][36]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][37]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][38]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][39]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][3]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_mux_n_0 ;
  wire [2:0]\INFERRED_GEN.data_reg[255][40]_srl32__0_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][40]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][41]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][42]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][43]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][44]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][45]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][46]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][47]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][48]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][49]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][4]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][50]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][51]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][52]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][53]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__3_n_1 ;
  wire [0:0]\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][54]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][55]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][56]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][57]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][58]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][59]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][5]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][60]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][61]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][62]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__3_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][63]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][64]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][6]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][7]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][8]_srl32_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_mux_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__0_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__0_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__1_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__1_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__2_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__2_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__3_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__3_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__4_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__4_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__5_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__5_n_1 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32__6_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32_n_0 ;
  wire \INFERRED_GEN.data_reg[255][9]_srl32_n_1 ;
  wire [7:0]Q;
  wire [1:0]addr;
  wire bus2ip_rnw;
  wire [0:64]in;
  wire rd_fifo_wr_en;
  wire s_axi_aclk;
  wire [63:0]s_axi_mem_rdata;
  wire [0:0]s_axi_mem_rresp;
  wire \NLW_INFERRED_GEN.data_reg[255][0]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][10]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][11]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][12]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][13]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][14]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][15]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][16]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][17]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][18]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][19]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][1]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][20]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][21]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][22]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][23]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][24]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][25]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][26]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][27]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][28]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][29]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][2]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][30]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][31]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][32]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][33]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][34]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][35]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][36]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][37]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][38]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][39]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][3]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][40]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][41]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][42]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][43]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][44]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][45]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][46]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][47]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][48]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][49]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][4]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][50]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][51]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][52]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][53]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][54]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][55]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][56]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][57]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][58]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][59]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][5]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][60]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][61]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][62]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][63]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][64]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][6]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][7]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][8]_srl32__6_Q31_UNCONNECTED ;
  wire \NLW_INFERRED_GEN.data_reg[255][9]_srl32__6_Q31_UNCONNECTED ;

  MUXF7 \INFERRED_GEN.data_reg[255][0]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][0]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][0]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][0]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][0]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][0]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][0]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][0]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][0]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][0]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][0]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][0]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][0]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][0]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[64]),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][0]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][0]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][0]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][0]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][0]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][0]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][10]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][10]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][10]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][10]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][10]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][10]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][10]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][10]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][10]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][10]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][10]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][10]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][10]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][10]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[54]),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][10]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][10]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][10]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][10]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][10]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][10]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][11]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][11]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][11]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][11]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][11]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][11]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][11]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][11]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][11]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][11]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][11]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][11]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][11]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][11]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[53]),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][11]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][11]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][11]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][11]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][11]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][11]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][12]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][12]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][12]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][12]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][12]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][12]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][12]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][12]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][12]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][12]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][12]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][12]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][12]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][12]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[52]),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][12]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][12]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][12]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][12]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][12]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][12]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][13]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][13]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][13]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][13]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][13]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][13]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][13]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][13]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][13]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][13]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][13]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][13]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][13]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][13]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[51]),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][13]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][13]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][13]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][13]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][13]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][13]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][14]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][14]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][14]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][14]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][14]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][14]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][14]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][14]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][14]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][14]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][14]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][14]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][14]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][14]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[50]),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][14]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][14]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][14]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][14]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][14]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][14]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][15]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][15]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][15]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][15]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][15]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][15]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][15]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][15]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][15]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][15]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][15]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][15]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][15]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][15]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[49]),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][15]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][15]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][15]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][15]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][15]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][15]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][16]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][16]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][16]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][16]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][16]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][16]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][16]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][16]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][16]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][16]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][16]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][16]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][16]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][16]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[48]),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],Q[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][16]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][16]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][16]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],Q[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][16]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][16]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][16]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][17]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][17]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][17]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][17]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][17]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][17]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][17]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][17]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][17]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][17]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][17]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][17]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][17]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][17]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[47]),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][17]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][17]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][17]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][17]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][17]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][17]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][18]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][18]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][18]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][18]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][18]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][18]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][18]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][18]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][18]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][18]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][18]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][18]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][18]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][18]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[46]),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][18]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][18]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][18]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][18]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][18]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][18]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][19]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][19]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][19]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][19]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][19]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][19]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][19]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][19]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][19]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][19]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][19]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][19]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][19]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][19]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[45]),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][19]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][19]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][19]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][19]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][19]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][19]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][1]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][1]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][1]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][1]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][1]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][1]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][1]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][1]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][1]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][1]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][1]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][1]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][1]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][1]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[63]),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][1]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][1]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][1]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][1]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][1]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][1]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][20]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][20]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][20]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][20]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][20]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][20]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][20]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][20]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][20]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][20]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][20]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][20]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][20]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][20]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[44]),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][20]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][20]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][20]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][20]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][20]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][20]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][21]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][21]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][21]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][21]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][21]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][21]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][21]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][21]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][21]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][21]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][21]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][21]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][21]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][21]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[43]),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][21]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][21]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][21]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][21]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][21]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][21]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][22]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][22]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][22]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][22]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][22]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][22]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][22]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][22]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][22]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][22]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][22]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][22]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][22]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][22]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[42]),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][22]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][22]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][22]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][22]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][22]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][22]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][23]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][23]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][23]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][23]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][23]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][23]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][23]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][23]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][23]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][23]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][23]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][23]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][23]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][23]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[41]),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][23]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][23]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][23]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][23]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][23]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][23]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][24]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][24]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][24]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][24]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][24]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][24]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][24]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][24]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][24]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][24]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][24]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][24]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][24]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][24]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[40]),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][24]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][24]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][24]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][24]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][24]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][24]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][25]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][25]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][25]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][25]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][25]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][25]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][25]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][25]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][25]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][25]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][25]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][25]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][25]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][25]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[39]),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][25]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][25]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][25]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][25]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][25]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][25]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][26]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][26]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][26]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][26]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][26]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][26]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][26]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][26]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][26]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][26]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][26]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][26]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][26]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][26]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[38]),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][26]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][26]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][26]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][26]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][26]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][26]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][27]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][27]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][27]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][27]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][27]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][27]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][27]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][27]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][27]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][27]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][27]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][27]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][27]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][27]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[37]),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][27]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][27]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][27]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][27]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][27]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][27]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][28]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][28]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][28]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][28]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][28]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][28]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][28]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][28]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][28]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][28]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][28]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][28]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][28]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][28]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[36]),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__0 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__1 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__2 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][28]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][28]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][28]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][31]_mux__2_0 [4:3],\INFERRED_GEN.data_reg[255][16]_srl32__4_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][28]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][28]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][28]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][29]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][29]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][29]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][29]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][29]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][29]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][29]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][29]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][29]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][29]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][29]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][29]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][29]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][29]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[35]),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__0 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__1 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__2 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__3 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__4 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__5 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][29]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][29]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][29]_srl32__6 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][29]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][29]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][29]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][2]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][2]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][2]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][2]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][2]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][2]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][2]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][2]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][2]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][2]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][2]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][2]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][2]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][2]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[62]),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][2]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][2]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][2]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][2]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][2]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][2]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][30]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][30]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][30]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][30]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][30]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][30]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][30]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][30]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][30]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][30]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][30]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][30]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][30]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][30]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[34]),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__0 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__1 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__2 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__3 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__4 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__5 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][30]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][30]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][30]_srl32__6 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][30]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][30]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][30]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][31]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][31]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][31]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][31]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][31]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][31]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][31]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][31]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][31]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][31]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][31]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][31]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][31]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][31]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[33]),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__0 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__1 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__2 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__3 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__4 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__5 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][31]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][31]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][31]_srl32__6 
       (.A(\INFERRED_GEN.data_reg[255][31]_mux__2_0 ),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][31]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][31]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][31]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][32]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][32]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][32]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][32]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][32]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][32]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][32]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][32]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][32]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][32]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][32]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][32]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][32]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][32]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[32]),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__4 
       (.A({Q[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][32]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][32]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][32]_srl32__6 
       (.A({Q[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][32]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][32]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][32]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][33]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][33]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][33]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][33]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][33]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][33]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][33]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][33]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][33]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][33]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][33]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][33]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][33]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][33]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[31]),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][33]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][33]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][33]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][33]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][33]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][33]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][34]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][34]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][34]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][34]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][34]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][34]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][34]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][34]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][34]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][34]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][34]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][34]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][34]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][34]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[30]),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][34]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][34]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][34]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][34]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][34]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][34]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][35]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][35]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][35]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][35]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][35]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][35]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][35]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][35]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][35]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][35]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][35]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][35]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][35]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][35]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[29]),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][35]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][35]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][35]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][35]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][35]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][35]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][36]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][36]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][36]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][36]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][36]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][36]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][36]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][36]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][36]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][36]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][36]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][36]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][36]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][36]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[28]),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][36]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][36]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][36]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][36]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][36]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][36]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][37]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][37]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][37]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][37]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][37]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][37]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][37]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][37]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][37]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][37]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][37]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][37]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][37]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][37]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[27]),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][37]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][37]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][37]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][37]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][37]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][37]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][38]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][38]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][38]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][38]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][38]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][38]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][38]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][38]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][38]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][38]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][38]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][38]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][38]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][38]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[26]),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][38]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][38]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][38]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][38]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][38]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][38]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][39]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][39]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][39]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][39]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][39]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][39]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][39]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][39]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][39]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][39]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][39]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][39]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][39]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][39]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[25]),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][39]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][39]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][39]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][39]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][39]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][39]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][3]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][3]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][3]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][3]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][3]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][3]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][3]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][3]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][3]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][3]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][3]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][3]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][3]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][3]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[61]),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][3]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][3]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][3]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][3]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][3]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][3]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][40]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][40]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][40]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][40]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][40]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][40]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][40]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][40]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][40]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][40]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][40]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][40]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][40]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][40]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[24]),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][40]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][40]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][40]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][31]_mux__2_0 [2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][40]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][40]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][40]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][41]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][41]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][41]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][41]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][41]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][41]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][41]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][41]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][41]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][41]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][41]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][41]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][41]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][41]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[23]),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][41]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][41]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][41]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][41]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][41]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][41]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][42]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][42]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][42]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][42]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][42]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][42]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][42]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][42]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][42]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][42]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][42]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][42]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][42]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][42]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[22]),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][42]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][42]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][42]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][42]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][42]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][42]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][43]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][43]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][43]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][43]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][43]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][43]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][43]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][43]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][43]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][43]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][43]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][43]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][43]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][43]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[21]),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__0 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__1 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__2 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__3 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__5 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][43]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][43]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][43]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ,\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][43]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][43]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][43]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][44]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][44]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][44]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][44]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][44]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][44]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][44]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][44]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][44]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][44]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][44]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][44]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][44]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][44]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[20]),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__0 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__1 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__2 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__3 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__4 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__5 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][44]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][44]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][44]_srl32__6 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][44]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][44]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][44]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][45]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][45]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][45]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][45]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][45]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][45]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][45]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][45]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][45]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][45]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][45]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][45]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][45]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][45]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[19]),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__0 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__1 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__2 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__3 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__4 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__5 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][45]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][45]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][45]_srl32__6 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][45]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][45]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][45]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][46]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][46]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][46]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][46]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][46]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][46]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][46]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][46]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][46]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][46]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][46]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][46]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][46]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][46]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[18]),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__0 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__1 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__2 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__3 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__4 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__5 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][46]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][46]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][46]_srl32__6 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][46]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][46]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][46]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][47]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][47]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][47]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][47]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][47]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][47]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][47]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][47]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][47]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][47]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][47]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][47]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][47]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][47]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[17]),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__0 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__1 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__2 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__3 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__4 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__5 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][47]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][47]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][47]_srl32__6 
       (.A({A[4],\INFERRED_GEN.data_reg[255][32]_srl32__4_0 [0],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][47]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][47]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][47]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][48]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][48]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][48]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][48]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][48]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][48]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][48]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][48]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][48]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][48]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][48]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][48]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][48]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][48]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[16]),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__0 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__1 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__2 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__3 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__4 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__5 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][48]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][48]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][48]_srl32__6 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][48]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][48]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][48]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][49]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][49]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][49]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][49]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][49]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][49]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][49]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][49]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][49]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][49]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][49]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][49]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][49]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][49]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[15]),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__0 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__1 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__2 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__3 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__4 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__5 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][49]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][49]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][49]_srl32__6 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][49]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][49]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][49]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][4]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][4]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][4]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][4]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][4]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][4]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][4]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][4]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][4]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][4]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][4]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][4]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][4]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][4]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[60]),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][4]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][4]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][4]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][4]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][4]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][4]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][50]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][50]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][50]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][50]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][50]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][50]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][50]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][50]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][50]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][50]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][50]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][50]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][50]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][50]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[14]),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__0 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__1 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__2 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__3 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__4 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__5 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][50]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][50]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][50]_srl32__6 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][50]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][50]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][50]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][51]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][51]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][51]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][51]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][51]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][51]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][51]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][51]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][51]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][51]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][51]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][51]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][51]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][51]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[13]),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__0 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__1 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__2 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__3 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__4 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__5 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][51]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][51]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][51]_srl32__6 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][51]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][51]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][51]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][52]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][52]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][52]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][52]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][52]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][52]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][52]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][52]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][52]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][52]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][52]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][52]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][52]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][52]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[12]),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__0 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__1 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__2 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__3 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__4 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__5 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][52]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][52]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][52]_srl32__6 
       (.A({A[4:3],\INFERRED_GEN.data_reg[255][40]_srl32__0_0 }),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][52]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][52]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][52]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][53]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][53]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][53]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][53]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][53]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][53]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][53]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][53]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][53]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][53]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][53]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][53]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][53]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][53]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[11]),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__0 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__1 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__2 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__3 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__4 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__5 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][53]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][53]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][53]_srl32__6 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][53]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][53]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][53]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][54]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][54]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][54]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][54]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][54]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][54]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][54]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][54]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][54]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][54]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][54]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][54]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][54]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][54]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[10]),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__4 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][54]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][54]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][54]_srl32__6 
       (.A(A),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][54]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][54]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][54]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][55]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][55]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][55]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][55]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][55]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][55]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][55]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][55]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][55]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][55]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][55]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][55]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][55]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][55]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[9]),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][55]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][55]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][55]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][55]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][55]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][55]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][56]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][56]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][56]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][56]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][56]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][56]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][56]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][56]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][56]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][56]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][56]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][56]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][56]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][56]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[8]),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][56]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][56]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][56]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][56]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][56]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][56]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][57]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][57]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][57]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][57]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][57]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][57]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][57]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][57]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][57]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][57]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][57]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][57]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][57]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][57]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[7]),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][57]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][57]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][57]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][57]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][57]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][57]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][58]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][58]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][58]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][58]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][58]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][58]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][58]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][58]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][58]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][58]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][58]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][58]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][58]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][58]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[6]),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][58]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][58]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][58]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][58]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][58]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][58]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][59]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][59]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][59]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][59]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][59]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][59]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][59]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][59]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][59]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][59]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][59]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][59]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][59]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][59]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[5]),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][59]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][59]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][59]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][59]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][59]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][59]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][5]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][5]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][5]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][5]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][5]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][5]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][5]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][5]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][5]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][5]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][5]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][5]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][5]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][5]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[59]),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][5]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][5]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][5]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][5]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][5]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][5]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][60]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][60]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][60]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][60]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][60]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][60]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][60]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][60]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][60]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][60]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][60]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][60]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][60]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][60]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[4]),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][60]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][60]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][60]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][60]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][60]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][60]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][61]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][61]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][61]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][61]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][61]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][61]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][61]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][61]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][61]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][61]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][61]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][61]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][61]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][61]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[3]),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][61]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][61]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][61]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][61]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][61]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][61]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][62]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][62]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][62]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][62]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][62]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][62]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][62]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][62]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][62]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][62]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][62]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][62]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][62]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][62]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[2]),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][62]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][62]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][62]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][62]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][62]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][62]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][63]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][63]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][63]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][63]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux__0_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][63]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][63]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux__1_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF7 \INFERRED_GEN.data_reg[255][63]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][63]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux__2_n_0 ),
        .S(\INFERRED_GEN.data_reg[255][63]_mux__3_0 ));
  MUXF8 \INFERRED_GEN.data_reg[255][63]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][63]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][63]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][63]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][63]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][63]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[1]),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][63]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][63]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][63]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,A[3:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][63]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][63]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][63]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][64]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][64]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux_n_0 ),
        .S(addr[1]));
  MUXF7 \INFERRED_GEN.data_reg[255][64]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][64]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux__0_n_0 ),
        .S(addr[1]));
  MUXF7 \INFERRED_GEN.data_reg[255][64]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][64]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux__1_n_0 ),
        .S(addr[1]));
  MUXF7 \INFERRED_GEN.data_reg[255][64]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][64]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux__2_n_0 ),
        .S(addr[1]));
  MUXF8 \INFERRED_GEN.data_reg[255][64]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][64]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][64]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][64]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][64]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][64]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[0]),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__0 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__1 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__2 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__3 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__4 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__5 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][64]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][64]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][64]_srl32__6 
       (.A({\INFERRED_GEN.data_reg[255][54]_srl32__4_0 ,addr[0],A[2:0]}),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][64]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][64]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][64]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][6]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][6]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][6]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][6]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][6]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][6]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][6]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][6]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][6]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][6]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][6]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][6]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][6]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][6]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[58]),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][6]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][6]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][6]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][6]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][6]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][6]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][7]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][7]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][7]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][7]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][7]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][7]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][7]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][7]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][7]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][7]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][7]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][7]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][7]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][7]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[57]),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][7]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][7]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][7]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][7]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][7]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][7]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][8]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][8]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][8]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][8]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][8]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][8]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][8]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][8]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][8]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][8]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][8]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][8]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][8]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][8]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[56]),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][8]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][8]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][8]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][8]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][8]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][8]_srl32__6_Q31_UNCONNECTED ));
  MUXF7 \INFERRED_GEN.data_reg[255][9]_mux 
       (.I0(\INFERRED_GEN.data_reg[255][9]_srl32_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_srl32__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][9]_mux__0 
       (.I0(\INFERRED_GEN.data_reg[255][9]_srl32__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_srl32__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux__0_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][9]_mux__1 
       (.I0(\INFERRED_GEN.data_reg[255][9]_srl32__3_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_srl32__4_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux__1_n_0 ),
        .S(Q[5]));
  MUXF7 \INFERRED_GEN.data_reg[255][9]_mux__2 
       (.I0(\INFERRED_GEN.data_reg[255][9]_srl32__5_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_srl32__6_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux__2_n_0 ),
        .S(Q[5]));
  MUXF8 \INFERRED_GEN.data_reg[255][9]_mux__3 
       (.I0(\INFERRED_GEN.data_reg[255][9]_mux_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_mux__0_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux__3_n_0 ),
        .S(Q[6]));
  MUXF8 \INFERRED_GEN.data_reg[255][9]_mux__4 
       (.I0(\INFERRED_GEN.data_reg[255][9]_mux__1_n_0 ),
        .I1(\INFERRED_GEN.data_reg[255][9]_mux__2_n_0 ),
        .O(\INFERRED_GEN.data_reg[255][9]_mux__4_n_0 ),
        .S(Q[6]));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(in[55]),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__0 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__0 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__0_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__0_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__1 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__1 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__0_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__1_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__1_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__2 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__2 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__1_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__2_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__2_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__3 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__3 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__2_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__3_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__3_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__4 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__4 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__3_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__4_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__4_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__5 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__5 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__4_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__5_n_0 ),
        .Q31(\INFERRED_GEN.data_reg[255][9]_srl32__5_n_1 ));
  (* srl_bus_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255] " *) 
  (* srl_name = "\U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/DYNSHREG_F_I/INFERRED_GEN.data_reg[255][9]_srl32__6 " *) 
  SRLC32E #(
    .INIT(32'h00000000)) 
    \INFERRED_GEN.data_reg[255][9]_srl32__6 
       (.A(Q[4:0]),
        .CE(rd_fifo_wr_en),
        .CLK(s_axi_aclk),
        .D(\INFERRED_GEN.data_reg[255][9]_srl32__5_n_1 ),
        .Q(\INFERRED_GEN.data_reg[255][9]_srl32__6_n_0 ),
        .Q31(\NLW_INFERRED_GEN.data_reg[255][9]_srl32__6_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[0]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][1]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][1]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[10]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][11]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][11]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[10]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[11]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][12]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][12]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[12]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][13]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][13]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[13]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][14]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][14]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[14]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][15]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][15]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[15]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][16]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][16]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[16]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][17]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][17]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[17]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][18]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][18]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[18]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][19]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][19]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[19]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][20]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][20]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[1]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][2]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][2]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[20]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][21]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][21]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[21]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][22]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][22]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[22]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][23]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][23]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[23]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][24]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][24]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[24]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][25]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][25]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[24]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[25]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][26]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][26]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[25]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[26]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][27]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][27]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[26]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[27]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][28]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][28]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[27]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[28]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][29]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][29]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[29]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][30]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][30]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[2]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][3]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][3]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[30]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][31]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][31]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[30]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[31]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][32]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][32]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[32]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][33]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][33]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[32]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[33]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][34]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][34]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[33]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[34]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][35]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][35]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[34]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[35]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][36]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][36]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[35]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[36]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][37]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][37]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[36]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[37]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][38]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][38]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[37]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[38]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][39]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][39]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[38]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[39]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][40]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][40]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[39]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[3]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][4]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][4]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[40]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][41]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][41]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[40]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[41]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][42]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][42]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[41]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[42]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][43]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][43]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[42]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[43]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][44]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][44]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[43]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[44]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][45]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][45]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[44]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[45]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][46]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][46]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[45]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[46]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][47]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][47]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[46]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[47]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][48]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][48]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[47]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[48]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][49]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][49]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[48]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[49]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][50]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][50]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[49]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[4]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][5]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][5]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[50]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][51]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][51]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[50]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[51]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][52]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][52]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[51]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[52]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][53]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][53]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[52]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[53]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][54]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][54]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[53]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[54]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][55]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][55]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[54]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[55]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][56]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][56]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[55]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[56]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][57]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][57]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[56]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[57]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][58]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][58]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[57]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[58]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][59]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][59]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[58]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[59]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][60]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][60]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[59]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[5]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][6]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][6]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[60]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][61]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][61]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[60]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[61]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][62]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][62]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[61]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[62]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][63]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][63]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[62]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[63]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][64]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][64]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[63]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[6]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][7]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][7]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[7]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][8]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][8]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[8]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][9]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][9]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \s_axi_mem_rdata[9]_INST_0 
       (.I0(\INFERRED_GEN.data_reg[255][10]_mux__4_n_0 ),
        .I1(Q[7]),
        .I2(\INFERRED_GEN.data_reg[255][10]_mux__3_n_0 ),
        .O(s_axi_mem_rdata[9]));
  LUT4 #(
    .INIT(16'hA808)) 
    \s_axi_mem_rresp[1]_INST_0 
       (.I0(bus2ip_rnw),
        .I1(\INFERRED_GEN.data_reg[255][0]_mux__3_n_0 ),
        .I2(Q[7]),
        .I3(\INFERRED_GEN.data_reg[255][0]_mux__4_n_0 ),
        .O(s_axi_mem_rresp));
endmodule

(* ORIG_REF_NAME = "io_registers" *) 
module meowrouter_axi_emc_0_1_io_registers
   (mem_wen,
    mem_cen,
    mem_oen,
    mem_rpn,
    mem_ce,
    mem_rnw,
    Q,
    mem_dq_o,
    mem_dq_t,
    mem_qwen,
    mem_ben,
    bus2ip_reset,
    mem_CEN_cmb,
    s_axi_aclk,
    mem_OEN_cmb,
    mem_WEN_cmb,
    Mem_CE_int,
    mem_RNW_cmb,
    mem_dq_i,
    rdclk,
    D,
    \mem_dq_t_reg_reg[0]_0 ,
    \mem_qwen_reg_reg[0]_0 ,
    \mem_ben_reg_reg[0]_0 );
  output mem_wen;
  output [0:0]mem_cen;
  output [0:0]mem_oen;
  output mem_rpn;
  output [0:0]mem_ce;
  output mem_rnw;
  output [63:0]Q;
  output [63:0]mem_dq_o;
  output [63:0]mem_dq_t;
  output [7:0]mem_qwen;
  output [7:0]mem_ben;
  input bus2ip_reset;
  input mem_CEN_cmb;
  input s_axi_aclk;
  input mem_OEN_cmb;
  input mem_WEN_cmb;
  input Mem_CE_int;
  input mem_RNW_cmb;
  input [63:0]mem_dq_i;
  input rdclk;
  input [63:0]D;
  input [0:0]\mem_dq_t_reg_reg[0]_0 ;
  input [7:0]\mem_qwen_reg_reg[0]_0 ;
  input [7:0]\mem_ben_reg_reg[0]_0 ;

  wire [63:0]D;
  wire Mem_CE_int;
  wire [63:0]Q;
  wire bus2ip_reset;
  wire mem_CEN_cmb;
  wire mem_OEN_cmb;
  wire mem_RNW_cmb;
  wire mem_WEN_cmb;
  wire [7:0]mem_ben;
  wire [7:0]\mem_ben_reg_reg[0]_0 ;
  wire [0:0]mem_ce;
  wire [0:0]mem_cen;
  wire [63:0]mem_dq_i;
  wire [63:0]mem_dq_o;
  wire [63:0]mem_dq_t;
  wire [0:0]\mem_dq_t_reg_reg[0]_0 ;
  wire [0:0]mem_oen;
  wire [7:0]mem_qwen;
  wire [7:0]\mem_qwen_reg_reg[0]_0 ;
  wire mem_rnw;
  wire mem_rpn;
  (* RTL_KEEP = "true" *) wire mem_wen_reg;
  wire rdclk;
  wire s_axi_aclk;

  assign mem_wen = mem_wen_reg;
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[0] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[7]),
        .Q(Q[63]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[10] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[13]),
        .Q(Q[53]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[11] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[12]),
        .Q(Q[52]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[12] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[11]),
        .Q(Q[51]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[13] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[10]),
        .Q(Q[50]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[14] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[9]),
        .Q(Q[49]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[15] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[8]),
        .Q(Q[48]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[16] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[23]),
        .Q(Q[47]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[17] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[22]),
        .Q(Q[46]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[18] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[21]),
        .Q(Q[45]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[19] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[20]),
        .Q(Q[44]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[1] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[6]),
        .Q(Q[62]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[20] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[19]),
        .Q(Q[43]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[21] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[18]),
        .Q(Q[42]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[22] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[17]),
        .Q(Q[41]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[23] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[16]),
        .Q(Q[40]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[24] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[31]),
        .Q(Q[39]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[25] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[30]),
        .Q(Q[38]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[26] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[29]),
        .Q(Q[37]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[27] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[28]),
        .Q(Q[36]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[28] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[27]),
        .Q(Q[35]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[29] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[26]),
        .Q(Q[34]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[2] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[5]),
        .Q(Q[61]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[30] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[25]),
        .Q(Q[33]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[31] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[24]),
        .Q(Q[32]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[32] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[39]),
        .Q(Q[31]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[33] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[38]),
        .Q(Q[30]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[34] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[37]),
        .Q(Q[29]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[35] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[36]),
        .Q(Q[28]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[36] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[35]),
        .Q(Q[27]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[37] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[34]),
        .Q(Q[26]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[38] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[33]),
        .Q(Q[25]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[39] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[32]),
        .Q(Q[24]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[3] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[4]),
        .Q(Q[60]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[40] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[47]),
        .Q(Q[23]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[41] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[46]),
        .Q(Q[22]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[42] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[45]),
        .Q(Q[21]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[43] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[44]),
        .Q(Q[20]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[44] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[43]),
        .Q(Q[19]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[45] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[42]),
        .Q(Q[18]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[46] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[41]),
        .Q(Q[17]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[47] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[40]),
        .Q(Q[16]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[48] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[55]),
        .Q(Q[15]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[49] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[54]),
        .Q(Q[14]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[4] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[3]),
        .Q(Q[59]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[50] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[53]),
        .Q(Q[13]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[51] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[52]),
        .Q(Q[12]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[52] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[51]),
        .Q(Q[11]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[53] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[50]),
        .Q(Q[10]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[54] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[49]),
        .Q(Q[9]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[55] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[48]),
        .Q(Q[8]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[56] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[63]),
        .Q(Q[7]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[57] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[62]),
        .Q(Q[6]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[58] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[61]),
        .Q(Q[5]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[59] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[60]),
        .Q(Q[4]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[5] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[2]),
        .Q(Q[58]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[60] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[59]),
        .Q(Q[3]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[61] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[58]),
        .Q(Q[2]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[62] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[57]),
        .Q(Q[1]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[63] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[56]),
        .Q(Q[0]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[6] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[1]),
        .Q(Q[57]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[7] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[0]),
        .Q(Q[56]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[8] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[15]),
        .Q(Q[55]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \Mem_DQ_I_v_reg[9] 
       (.C(rdclk),
        .CE(1'b1),
        .D(mem_dq_i[14]),
        .Q(Q[54]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [7]),
        .Q(mem_ben[0]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [6]),
        .Q(mem_ben[1]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [5]),
        .Q(mem_ben[2]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [4]),
        .Q(mem_ben[3]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [3]),
        .Q(mem_ben[4]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [2]),
        .Q(mem_ben[5]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [1]),
        .Q(mem_ben[6]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_ben_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_ben_reg_reg[0]_0 [0]),
        .Q(mem_ben[7]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_ce_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Mem_CE_int),
        .Q(mem_ce),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_cen_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_CEN_cmb),
        .Q(mem_cen),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[63]),
        .Q(mem_dq_o[7]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[53]),
        .Q(mem_dq_o[13]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[52]),
        .Q(mem_dq_o[12]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[51]),
        .Q(mem_dq_o[11]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[50]),
        .Q(mem_dq_o[10]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[49]),
        .Q(mem_dq_o[9]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[48]),
        .Q(mem_dq_o[8]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[47]),
        .Q(mem_dq_o[23]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[46]),
        .Q(mem_dq_o[22]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[45]),
        .Q(mem_dq_o[21]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[44]),
        .Q(mem_dq_o[20]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[62]),
        .Q(mem_dq_o[6]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[43]),
        .Q(mem_dq_o[19]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[42]),
        .Q(mem_dq_o[18]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[41]),
        .Q(mem_dq_o[17]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[40]),
        .Q(mem_dq_o[16]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[39]),
        .Q(mem_dq_o[31]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[38]),
        .Q(mem_dq_o[30]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[37]),
        .Q(mem_dq_o[29]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[36]),
        .Q(mem_dq_o[28]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[35]),
        .Q(mem_dq_o[27]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[34]),
        .Q(mem_dq_o[26]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[61]),
        .Q(mem_dq_o[5]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[33]),
        .Q(mem_dq_o[25]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[32]),
        .Q(mem_dq_o[24]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(mem_dq_o[39]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[33] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(mem_dq_o[38]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(mem_dq_o[37]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[35] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(mem_dq_o[36]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[36] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(mem_dq_o[35]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[37] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(mem_dq_o[34]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(mem_dq_o[33]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(mem_dq_o[32]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[60]),
        .Q(mem_dq_o[4]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(mem_dq_o[47]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(mem_dq_o[46]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(mem_dq_o[45]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(mem_dq_o[44]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(mem_dq_o[43]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(mem_dq_o[42]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(mem_dq_o[41]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(mem_dq_o[40]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(mem_dq_o[55]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(mem_dq_o[54]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[59]),
        .Q(mem_dq_o[3]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(mem_dq_o[53]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(mem_dq_o[52]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(mem_dq_o[51]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(mem_dq_o[50]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(mem_dq_o[49]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(mem_dq_o[48]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(mem_dq_o[63]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(mem_dq_o[62]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(mem_dq_o[61]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(mem_dq_o[60]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[58]),
        .Q(mem_dq_o[2]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(mem_dq_o[59]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(mem_dq_o[58]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(mem_dq_o[57]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(mem_dq_o[56]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[57]),
        .Q(mem_dq_o[1]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[56]),
        .Q(mem_dq_o[0]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[55]),
        .Q(mem_dq_o[15]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE \mem_dq_o_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[54]),
        .Q(mem_dq_o[14]),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[7]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[13]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[12]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[11]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[10]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[9]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[8]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[23]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[22]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[21]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[20]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[6]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[19]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[18]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[17]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[16]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[31]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[30]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[29]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[28]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[27]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[26]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[5]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[25]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[24]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[39]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[33] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[38]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[34] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[37]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[35] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[36]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[36] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[35]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[37] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[34]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[38] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[33]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[39] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[32]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[4]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[40] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[47]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[41] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[46]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[42] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[45]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[43] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[44]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[44] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[43]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[45] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[42]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[46] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[41]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[47] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[40]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[48] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[55]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[49] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[54]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[3]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[50] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[53]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[51] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[52]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[52] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[51]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[53] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[50]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[54] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[49]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[55] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[48]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[56] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[63]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[57] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[62]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[58] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[61]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[59] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[60]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[2]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[60] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[59]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[61] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[58]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[62] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[57]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[63] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[56]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[1]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[0]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[15]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_dq_t_reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_dq_t_reg_reg[0]_0 ),
        .Q(mem_dq_t[14]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_oen_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_OEN_cmb),
        .Q(mem_oen),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [7]),
        .Q(mem_qwen[0]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [6]),
        .Q(mem_qwen[1]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [5]),
        .Q(mem_qwen[2]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [4]),
        .Q(mem_qwen[3]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [3]),
        .Q(mem_qwen[4]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [2]),
        .Q(mem_qwen[5]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [1]),
        .Q(mem_qwen[6]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDSE \mem_qwen_reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\mem_qwen_reg_reg[0]_0 [0]),
        .Q(mem_qwen[7]),
        .S(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE mem_rnw_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_RNW_cmb),
        .Q(mem_rnw),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  FDRE mem_rpn_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(mem_rpn),
        .R(bus2ip_reset));
  (* IOB = "TRUE" *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE mem_wen_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_WEN_cmb),
        .Q(mem_wen_reg),
        .S(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "ipic_if" *) 
module meowrouter_axi_emc_0_1_ipic_if
   (burst_cnt_i,
    ip2bus_rdack,
    pend_rdreq_reg_0,
    pend_wrreq_reg_0,
    IP2Bus_RdAck_reg_0,
    pend_wrreq_reg_1,
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ,
    rd_fifo_wr_en,
    \IP2Bus_Data_reg[0]_0 ,
    ip2bus_addrack,
    S,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    reset_fifo,
    CE,
    s_axi_aclk,
    bus2ip_reset,
    IP2Bus_RdAck0,
    pend_rdreq_reg_1,
    pend_wrreq_reg_2,
    \burst_data_cnt_reg[7] ,
    \burst_data_cnt_reg[7]_0 ,
    bus2ip_wrreq_i,
    s_axi_mem_wvalid,
    temp_bus2ip_cs,
    D);
  output [0:7]burst_cnt_i;
  output ip2bus_rdack;
  output pend_rdreq_reg_0;
  output pend_wrreq_reg_0;
  output [0:0]IP2Bus_RdAck_reg_0;
  output pend_wrreq_reg_1;
  output \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ;
  output rd_fifo_wr_en;
  output [63:0]\IP2Bus_Data_reg[0]_0 ;
  input ip2bus_addrack;
  input S;
  input \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input reset_fifo;
  input CE;
  input s_axi_aclk;
  input bus2ip_reset;
  input IP2Bus_RdAck0;
  input pend_rdreq_reg_1;
  input pend_wrreq_reg_2;
  input \burst_data_cnt_reg[7] ;
  input \burst_data_cnt_reg[7]_0 ;
  input bus2ip_wrreq_i;
  input s_axi_mem_wvalid;
  input temp_bus2ip_cs;
  input [63:0]D;

  wire CE;
  wire [63:0]D;
  wire [63:0]\IP2Bus_Data_reg[0]_0 ;
  wire IP2Bus_RdAck0;
  wire [0:0]IP2Bus_RdAck_reg_0;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire S;
  wire [0:7]burst_cnt_i;
  wire \burst_data_cnt_reg[7] ;
  wire \burst_data_cnt_reg[7]_0 ;
  wire bus2ip_reset;
  wire bus2ip_wrreq_i;
  wire ip2bus_addrack;
  wire ip2bus_rdack;
  wire pend_rdreq_reg_0;
  wire pend_rdreq_reg_1;
  wire pend_wrreq_reg_0;
  wire pend_wrreq_reg_1;
  wire pend_wrreq_reg_2;
  wire rd_fifo_wr_en;
  wire reset_fifo;
  wire s_axi_aclk;
  wire s_axi_mem_wvalid;
  wire temp_bus2ip_cs;

  meowrouter_axi_emc_0_1_ld_arith_reg BURST_CNT
       (.CE(CE),
        .\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_0 (\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 ),
        .\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ),
        .\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg (\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ),
        .S(S),
        .burst_cnt_i(burst_cnt_i),
        .ip2bus_addrack(ip2bus_addrack),
        .reset_fifo(reset_fifo),
        .s_axi_aclk(s_axi_aclk));
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_crnt_state[2]_i_9 
       (.I0(pend_wrreq_reg_0),
        .I1(bus2ip_wrreq_i),
        .I2(s_axi_mem_wvalid),
        .O(pend_wrreq_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[255][0]_srl32_i_1 
       (.I0(ip2bus_rdack),
        .I1(temp_bus2ip_cs),
        .O(rd_fifo_wr_en));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[63]),
        .Q(\IP2Bus_Data_reg[0]_0 [63]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[53]),
        .Q(\IP2Bus_Data_reg[0]_0 [53]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[52]),
        .Q(\IP2Bus_Data_reg[0]_0 [52]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[51]),
        .Q(\IP2Bus_Data_reg[0]_0 [51]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[50]),
        .Q(\IP2Bus_Data_reg[0]_0 [50]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[49]),
        .Q(\IP2Bus_Data_reg[0]_0 [49]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[48]),
        .Q(\IP2Bus_Data_reg[0]_0 [48]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[47]),
        .Q(\IP2Bus_Data_reg[0]_0 [47]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[46]),
        .Q(\IP2Bus_Data_reg[0]_0 [46]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[45]),
        .Q(\IP2Bus_Data_reg[0]_0 [45]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[44]),
        .Q(\IP2Bus_Data_reg[0]_0 [44]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[62]),
        .Q(\IP2Bus_Data_reg[0]_0 [62]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[43]),
        .Q(\IP2Bus_Data_reg[0]_0 [43]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[42]),
        .Q(\IP2Bus_Data_reg[0]_0 [42]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[41]),
        .Q(\IP2Bus_Data_reg[0]_0 [41]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[40]),
        .Q(\IP2Bus_Data_reg[0]_0 [40]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[39]),
        .Q(\IP2Bus_Data_reg[0]_0 [39]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[38]),
        .Q(\IP2Bus_Data_reg[0]_0 [38]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[37]),
        .Q(\IP2Bus_Data_reg[0]_0 [37]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[36]),
        .Q(\IP2Bus_Data_reg[0]_0 [36]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[35]),
        .Q(\IP2Bus_Data_reg[0]_0 [35]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[34]),
        .Q(\IP2Bus_Data_reg[0]_0 [34]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[61]),
        .Q(\IP2Bus_Data_reg[0]_0 [61]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[33]),
        .Q(\IP2Bus_Data_reg[0]_0 [33]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[32]),
        .Q(\IP2Bus_Data_reg[0]_0 [32]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[32] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\IP2Bus_Data_reg[0]_0 [31]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[33] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\IP2Bus_Data_reg[0]_0 [30]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[34] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\IP2Bus_Data_reg[0]_0 [29]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[35] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\IP2Bus_Data_reg[0]_0 [28]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[36] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\IP2Bus_Data_reg[0]_0 [27]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[37] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\IP2Bus_Data_reg[0]_0 [26]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[38] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\IP2Bus_Data_reg[0]_0 [25]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[39] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\IP2Bus_Data_reg[0]_0 [24]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[60]),
        .Q(\IP2Bus_Data_reg[0]_0 [60]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[40] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\IP2Bus_Data_reg[0]_0 [23]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[41] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\IP2Bus_Data_reg[0]_0 [22]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[42] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\IP2Bus_Data_reg[0]_0 [21]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[43] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\IP2Bus_Data_reg[0]_0 [20]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[44] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\IP2Bus_Data_reg[0]_0 [19]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[45] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\IP2Bus_Data_reg[0]_0 [18]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[46] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\IP2Bus_Data_reg[0]_0 [17]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[47] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\IP2Bus_Data_reg[0]_0 [16]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[48] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\IP2Bus_Data_reg[0]_0 [15]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[49] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\IP2Bus_Data_reg[0]_0 [14]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[59]),
        .Q(\IP2Bus_Data_reg[0]_0 [59]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[50] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\IP2Bus_Data_reg[0]_0 [13]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[51] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\IP2Bus_Data_reg[0]_0 [12]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[52] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\IP2Bus_Data_reg[0]_0 [11]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[53] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\IP2Bus_Data_reg[0]_0 [10]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[54] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\IP2Bus_Data_reg[0]_0 [9]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[55] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\IP2Bus_Data_reg[0]_0 [8]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[56] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\IP2Bus_Data_reg[0]_0 [7]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[57] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\IP2Bus_Data_reg[0]_0 [6]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[58] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\IP2Bus_Data_reg[0]_0 [5]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[59] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\IP2Bus_Data_reg[0]_0 [4]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[58]),
        .Q(\IP2Bus_Data_reg[0]_0 [58]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[60] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\IP2Bus_Data_reg[0]_0 [3]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[61] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\IP2Bus_Data_reg[0]_0 [2]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[62] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\IP2Bus_Data_reg[0]_0 [1]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[63] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\IP2Bus_Data_reg[0]_0 [0]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[57]),
        .Q(\IP2Bus_Data_reg[0]_0 [57]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[56]),
        .Q(\IP2Bus_Data_reg[0]_0 [56]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[55]),
        .Q(\IP2Bus_Data_reg[0]_0 [55]),
        .R(bus2ip_reset));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(D[54]),
        .Q(\IP2Bus_Data_reg[0]_0 [54]),
        .R(bus2ip_reset));
  FDRE IP2Bus_RdAck_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_RdAck0),
        .Q(ip2bus_rdack),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \burst_data_cnt[7]_i_1 
       (.I0(\burst_data_cnt_reg[7] ),
        .I1(ip2bus_rdack),
        .I2(\burst_data_cnt_reg[7]_0 ),
        .O(IP2Bus_RdAck_reg_0));
  FDRE pend_rdreq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pend_rdreq_reg_1),
        .Q(pend_rdreq_reg_0),
        .R(bus2ip_reset));
  FDRE pend_wrreq_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(pend_wrreq_reg_2),
        .Q(pend_wrreq_reg_0),
        .R(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg
   (burst_cnt_i,
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_0 ,
    ip2bus_addrack,
    S,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    reset_fifo,
    CE,
    s_axi_aclk);
  output [0:7]burst_cnt_i;
  output \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_0 ;
  input ip2bus_addrack;
  input S;
  input \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input reset_fifo;
  input CE;
  input s_axi_aclk;

  wire CE;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire S;
  wire [0:7]burst_cnt_i;
  wire [7:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire gen_cry_kill_n_4;
  wire gen_cry_kill_n_5;
  wire gen_cry_kill_n_6;
  wire ip2bus_addrack;
  wire pend_rdreq_i_4_n_0;
  wire reset_fifo;
  wire s_axi_aclk;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire xorcy_out_5;
  wire xorcy_out_6;
  wire xorcy_out_7;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_7),
        .Q(burst_cnt_i[0]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_6),
        .Q(burst_cnt_i[1]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(burst_cnt_i[1]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_6));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_5),
        .Q(burst_cnt_i[2]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(burst_cnt_i[2]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_4),
        .Q(burst_cnt_i[3]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(burst_cnt_i[3]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[3].MUXCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED [3],cry[7:5]}),
        .CYINIT(1'b0),
        .DI({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED [3],gen_cry_kill_n_6,gen_cry_kill_n_5,gen_cry_kill_n_4}),
        .O({xorcy_out_7,xorcy_out_6,xorcy_out_5,xorcy_out_4}),
        .S({\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_3),
        .Q(burst_cnt_i[4]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(burst_cnt_i[4]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_2),
        .Q(burst_cnt_i[5]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[5].MULT_AND_i1 
       (.I0(burst_cnt_i[5]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_1),
        .Q(burst_cnt_i[6]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[6].MULT_AND_i1 
       (.I0(burst_cnt_i[6]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_0),
        .Q(burst_cnt_i[7]),
        .R(reset_fifo));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[7].MULT_AND_i1 
       (.I0(burst_cnt_i[7]),
        .I1(ip2bus_addrack),
        .O(gen_cry_kill_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[7].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry[4:1]),
        .CYINIT(ip2bus_addrack),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT5 #(
    .INIT(32'h00010000)) 
    pend_rdreq_i_3
       (.I0(burst_cnt_i[3]),
        .I1(burst_cnt_i[2]),
        .I2(burst_cnt_i[1]),
        .I3(burst_cnt_i[0]),
        .I4(pend_rdreq_i_4_n_0),
        .O(\PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    pend_rdreq_i_4
       (.I0(burst_cnt_i[6]),
        .I1(burst_cnt_i[7]),
        .I2(burst_cnt_i[4]),
        .I3(burst_cnt_i[5]),
        .O(pend_rdreq_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0
   (\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \FSM_sequential_crnt_state_reg[0] ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ,
    tpacc_cnt_en,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ,
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ,
    bus2ip_reset,
    CE_9,
    s_axi_aclk,
    Q,
    bus2Mem_RdReq,
    \FSM_sequential_crnt_state_reg[1] ,
    \FSM_sequential_crnt_state_reg[1]_0 ,
    new_page);
  output \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  output \FSM_sequential_crnt_state_reg[0] ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  input tpacc_cnt_en;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  input \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  input bus2ip_reset;
  input CE_9;
  input s_axi_aclk;
  input [1:0]Q;
  input bus2Mem_RdReq;
  input \FSM_sequential_crnt_state_reg[1] ;
  input \FSM_sequential_crnt_state_reg[1]_0 ;
  input new_page;

  wire CE_9;
  wire \FSM_sequential_crnt_state[1]_i_10_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_8_n_0 ;
  wire \FSM_sequential_crnt_state_reg[0] ;
  wire \FSM_sequential_crnt_state_reg[1] ;
  wire \FSM_sequential_crnt_state_reg[1]_0 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  wire \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  wire \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  wire [1:0]Q;
  wire S;
  wire bus2Mem_RdReq;
  wire bus2ip_reset;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_3;
  wire new_page;
  wire s_axi_aclk;
  wire [4:4]tpacc_cnt;
  wire tpacc_cnt_en;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \FSM_sequential_crnt_state[1]_i_10 
       (.I0(Q[1]),
        .I1(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I5(tpacc_cnt),
        .O(\FSM_sequential_crnt_state[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA000A000AA00A800)) 
    \FSM_sequential_crnt_state[1]_i_3 
       (.I0(\FSM_sequential_crnt_state[1]_i_8_n_0 ),
        .I1(Q[0]),
        .I2(bus2Mem_RdReq),
        .I3(\FSM_sequential_crnt_state_reg[1] ),
        .I4(\FSM_sequential_crnt_state[1]_i_10_n_0 ),
        .I5(\FSM_sequential_crnt_state_reg[1]_0 ),
        .O(\FSM_sequential_crnt_state_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \FSM_sequential_crnt_state[1]_i_8 
       (.I0(new_page),
        .I1(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I5(tpacc_cnt),
        .O(\FSM_sequential_crnt_state[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_crnt_state[4]_i_3 
       (.I0(tpacc_cnt),
        .I1(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_9),
        .D(xorcy_out_4),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_8 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_9),
        .D(xorcy_out_3),
        .Q(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(tpacc_cnt_en),
        .O(gen_cry_kill_n_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_9),
        .D(xorcy_out_2),
        .Q(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  LUT2 #(
    .INIT(4'h7)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__4 
       (.I0(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(tpacc_cnt_en),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_9),
        .D(xorcy_out_1),
        .Q(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(tpacc_cnt_en),
        .O(gen_cry_kill_n_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_9),
        .D(xorcy_out_0),
        .Q(tpacc_cnt),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(tpacc_cnt),
        .I1(tpacc_cnt_en),
        .O(gen_cry_kill_n_0));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(tpacc_cnt_en),
        .DI({gen_cry_kill_n_3,\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_7 ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_6 ,S}));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__3 
       (.I0(tpacc_cnt),
        .I1(tpacc_cnt_en),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0_1
   (\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ,
    trd_cnt_en,
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_1 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ,
    bus2ip_reset,
    CE_5,
    s_axi_aclk,
    Q);
  output \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ;
  output [0:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  input trd_cnt_en;
  input \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_1 ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ;
  input bus2ip_reset;
  input CE_5;
  input s_axi_aclk;
  input [0:0]Q;

  wire CE_5;
  wire [0:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 ;
  wire \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ;
  wire \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ;
  wire \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  wire [0:0]Q;
  wire S;
  wire bus2ip_reset;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire s_axi_aclk;
  wire [4:4]trd_cnt;
  wire trd_cnt_en;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_crnt_state[1]_i_11 
       (.I0(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(trd_cnt),
        .I5(Q),
        .O(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_5),
        .D(xorcy_out_4),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_4 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_5),
        .D(xorcy_out_3),
        .Q(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(trd_cnt_en),
        .O(gen_cry_kill_n_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_5),
        .D(xorcy_out_2),
        .Q(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(trd_cnt_en),
        .O(gen_cry_kill_n_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_5),
        .D(xorcy_out_1),
        .Q(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .S(bus2ip_reset));
  LUT2 #(
    .INIT(4'h7)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1 
       (.I0(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(trd_cnt_en),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE_5),
        .D(xorcy_out_0),
        .Q(trd_cnt),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(trd_cnt),
        .I1(trd_cnt_en),
        .O(gen_cry_kill_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_3 
       (.I0(trd_cnt),
        .I1(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1_0 ),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(trd_cnt_en),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1_1 ,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_3 ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_2 ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1 
       (.I0(trd_cnt),
        .I1(trd_cnt_en),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized0_3
   (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ,
    twr_cnt_en,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    bus2ip_reset,
    CE,
    s_axi_aclk);
  output [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  input twr_cnt_en;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  input bus2ip_reset;
  input CE;
  input s_axi_aclk;

  wire CE;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ;
  wire S;
  wire bus2ip_reset;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire [4:4]p_0_in;
  wire s_axi_aclk;
  wire twr_cnt_en;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_4),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_3),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .I1(twr_cnt_en),
        .O(gen_cry_kill_n_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_2),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .I1(twr_cnt_en),
        .O(gen_cry_kill_n_2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_1),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .I1(twr_cnt_en),
        .O(gen_cry_kill_n_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(CE),
        .D(xorcy_out_0),
        .Q(p_0_in),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(p_0_in),
        .I1(twr_cnt_en),
        .O(gen_cry_kill_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_2__1 
       (.I0(p_0_in),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .I4(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(twr_cnt_en),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT2 #(
    .INIT(4'hB)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__5 
       (.I0(p_0_in),
        .I1(twr_cnt_en),
        .O(S));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1
   (\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ,
    bus2ip_reset,
    CE_14,
    s_axi_aclk,
    transaction_done_reg_reg);
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  input bus2ip_reset;
  input CE_14;
  input s_axi_aclk;
  input transaction_done_reg_reg;

  wire CE_14;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ;
  wire bus2ip_reset;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire s_axi_aclk;
  wire [0:4]thz_cnt;
  wire transaction_done_reg_reg;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_14),
        .D(xorcy_out_4),
        .Q(thz_cnt[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg }));
  LUT5 #(
    .INIT(32'h33333332)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__2 
       (.I0(thz_cnt[1]),
        .I1(thz_cnt[0]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[3]),
        .I4(thz_cnt[4]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_14),
        .D(xorcy_out_3),
        .Q(thz_cnt[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(thz_cnt[1]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ),
        .O(gen_cry_kill_n_3));
  LUT5 #(
    .INIT(32'h55555554)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__2 
       (.I0(thz_cnt[1]),
        .I1(thz_cnt[0]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[3]),
        .I4(thz_cnt[4]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_14),
        .D(xorcy_out_2),
        .Q(thz_cnt[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(thz_cnt[2]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ),
        .O(gen_cry_kill_n_2));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__2 
       (.I0(thz_cnt[1]),
        .I1(thz_cnt[0]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[3]),
        .I4(thz_cnt[4]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_14),
        .D(xorcy_out_1),
        .Q(thz_cnt[3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(thz_cnt[3]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ),
        .O(gen_cry_kill_n_1));
  LUT1 #(
    .INIT(2'h1)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__6 
       (.I0(thz_cnt[3]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_14),
        .D(xorcy_out_0),
        .Q(thz_cnt[4]),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h00000001)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_3 
       (.I0(thz_cnt[4]),
        .I1(thz_cnt[3]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[0]),
        .I4(thz_cnt[1]),
        .O(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(thz_cnt[4]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ),
        .O(gen_cry_kill_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1__1 
       (.I0(thz_cnt[1]),
        .I1(thz_cnt[0]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[3]),
        .I4(thz_cnt[4]),
        .O(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(\PERBIT_GEN[4].MULT_AND_i1_i_1__1_n_0 ),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,thz_cnt[4]}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \mem_a_int[31]_i_2 
       (.I0(thz_cnt[1]),
        .I1(thz_cnt[0]),
        .I2(thz_cnt[2]),
        .I3(thz_cnt[3]),
        .I4(thz_cnt[4]),
        .I5(transaction_done_reg_reg),
        .O(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1_0
   (transaction_done_cmb,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ,
    bus2ip_reset,
    CE_1,
    s_axi_aclk,
    temp_bus2ip_cs,
    bus2Mem_RdReq,
    transaction_done_reg_reg,
    transaction_done_reg_reg_0,
    transaction_done_reg_reg_1);
  output transaction_done_cmb;
  output \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  input bus2ip_reset;
  input CE_1;
  input s_axi_aclk;
  input temp_bus2ip_cs;
  input bus2Mem_RdReq;
  input transaction_done_reg_reg;
  input transaction_done_reg_reg_0;
  input transaction_done_reg_reg_1;

  wire CE_1;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ;
  wire S;
  wire bus2Mem_RdReq;
  wire bus2ip_reset;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire s_axi_aclk;
  wire temp_bus2ip_cs;
  wire [0:4]tlz_cnt;
  wire transaction_done_cmb;
  wire transaction_done_reg_reg;
  wire transaction_done_reg_reg_0;
  wire transaction_done_reg_reg_1;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_13 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .I5(temp_bus2ip_cs),
        .O(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_1),
        .D(xorcy_out_4),
        .Q(tlz_cnt[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg }));
  LUT5 #(
    .INIT(32'h33333332)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__3 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_1),
        .D(xorcy_out_3),
        .Q(tlz_cnt[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(tlz_cnt[1]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ),
        .O(gen_cry_kill_n_3));
  LUT5 #(
    .INIT(32'h55555554)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__3 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_1),
        .D(xorcy_out_2),
        .Q(tlz_cnt[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(tlz_cnt[2]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ),
        .O(gen_cry_kill_n_2));
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__3 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_1),
        .D(xorcy_out_1),
        .Q(tlz_cnt[3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(tlz_cnt[3]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ),
        .O(gen_cry_kill_n_1));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__2 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_1),
        .D(xorcy_out_0),
        .Q(tlz_cnt[4]),
        .R(bus2ip_reset));
  LUT5 #(
    .INIT(32'h00000001)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2__0 
       (.I0(tlz_cnt[4]),
        .I1(tlz_cnt[3]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[0]),
        .I4(tlz_cnt[1]),
        .O(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(tlz_cnt[4]),
        .I1(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ),
        .O(gen_cry_kill_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1__2 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(\PERBIT_GEN[4].MULT_AND_i1_i_1__2_n_0 ),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT5 #(
    .INIT(32'hFFFF0001)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__2 
       (.I0(tlz_cnt[1]),
        .I1(tlz_cnt[0]),
        .I2(tlz_cnt[2]),
        .I3(tlz_cnt[3]),
        .I4(tlz_cnt[4]),
        .O(S));
  LUT6 #(
    .INIT(64'h00000000557FFFFF)) 
    transaction_done_reg_i_1
       (.I0(temp_bus2ip_cs),
        .I1(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ),
        .I2(bus2Mem_RdReq),
        .I3(transaction_done_reg_reg),
        .I4(transaction_done_reg_reg_0),
        .I5(transaction_done_reg_reg_1),
        .O(transaction_done_cmb));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized1_2
   (bus2ip_wr_req_reg_reg,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ,
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ,
    bus2ip_reset,
    CE_0,
    s_axi_aclk,
    bus2ip_wrreq_i,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ,
    Q,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ,
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ,
    \FSM_sequential_emc_addr_ps[2]_i_3 );
  output bus2ip_wr_req_reg_reg;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  output \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ;
  input bus2ip_reset;
  input CE_0;
  input s_axi_aclk;
  input bus2ip_wrreq_i;
  input \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  input [0:0]Q;
  input \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ;
  input \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ;
  input \FSM_sequential_emc_addr_ps[2]_i_3 ;

  wire CE_0;
  wire \FSM_sequential_emc_addr_ps[2]_i_3 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].MUXCY_i1_i_2__0_n_0 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ;
  wire [0:0]Q;
  wire S;
  wire bus2ip_reset;
  wire bus2ip_wr_req_reg_reg;
  wire bus2ip_wrreq_i;
  wire [4:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_2;
  wire gen_cry_kill_n_3;
  wire s_axi_aclk;
  wire [0:4]twph_cnt;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_0),
        .D(xorcy_out_4),
        .Q(twph_cnt[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[0].XORCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI(\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_DI_UNCONNECTED [3:0]),
        .O({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_O_UNCONNECTED [3:1],xorcy_out_4}),
        .S({\NLW_PERBIT_GEN[0].XORCY_i1_CARRY4_S_UNCONNECTED [3:1],\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg }));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__1 
       (.I0(bus2ip_wr_req_reg_reg),
        .I1(twph_cnt[0]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_0),
        .D(xorcy_out_3),
        .Q(twph_cnt[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(twph_cnt[1]),
        .I1(bus2ip_wr_req_reg_reg),
        .O(gen_cry_kill_n_3));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__1 
       (.I0(bus2ip_wr_req_reg_reg),
        .I1(twph_cnt[1]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_0),
        .D(xorcy_out_2),
        .Q(twph_cnt[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(twph_cnt[2]),
        .I1(bus2ip_wr_req_reg_reg),
        .O(gen_cry_kill_n_2));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__1 
       (.I0(bus2ip_wr_req_reg_reg),
        .I1(twph_cnt[2]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_0),
        .D(xorcy_out_1),
        .Q(twph_cnt[3]),
        .R(bus2ip_reset));
  LUT2 #(
    .INIT(4'h7)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__1 
       (.I0(twph_cnt[3]),
        .I1(bus2ip_wr_req_reg_reg),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MUXCY_i1_i_2__0 
       (.I0(bus2ip_wr_req_reg_reg),
        .I1(twph_cnt[3]),
        .O(\PERBIT_GEN[3].MUXCY_i1_i_2__0_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1 
       (.C(s_axi_aclk),
        .CE(CE_0),
        .D(xorcy_out_0),
        .Q(twph_cnt[4]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(twph_cnt[4]),
        .I1(bus2ip_wr_req_reg_reg),
        .O(gen_cry_kill_n_0));
  LUT6 #(
    .INIT(64'h0000000080AA8000)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1__0 
       (.I0(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ),
        .I1(bus2ip_wrreq_i),
        .I2(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_0 ),
        .I3(Q),
        .I4(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_1 ),
        .I5(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_2 ),
        .O(bus2ip_wr_req_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_2__0 
       (.I0(twph_cnt[1]),
        .I1(twph_cnt[0]),
        .I2(twph_cnt[2]),
        .I3(twph_cnt[3]),
        .I4(twph_cnt[4]),
        .I5(Q),
        .O(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[4].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry),
        .CYINIT(bus2ip_wr_req_reg_reg),
        .DI({gen_cry_kill_n_3,gen_cry_kill_n_2,\PERBIT_GEN[3].MUXCY_i1_i_2__0_n_0 ,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__1 
       (.I0(twph_cnt[4]),
        .I1(bus2ip_wr_req_reg_reg),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    s_axi_mem_wready_INST_0_i_3
       (.I0(twph_cnt[1]),
        .I1(twph_cnt[0]),
        .I2(twph_cnt[2]),
        .I3(twph_cnt[3]),
        .I4(twph_cnt[4]),
        .I5(\FSM_sequential_emc_addr_ps[2]_i_3 ),
        .O(\PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1_1 ));
endmodule

(* ORIG_REF_NAME = "ld_arith_reg" *) 
module meowrouter_axi_emc_0_1_ld_arith_reg__parameterized2
   (\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1_0 ,
    twr_rec_cnt_en_int,
    \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1_0 ,
    \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ,
    bus2ip_reset,
    s_axi_aclk);
  output [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  output \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1_0 ;
  input twr_rec_cnt_en_int;
  input \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1_0 ;
  input \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  input \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  input \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  input \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  input \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  input bus2ip_reset;
  input s_axi_aclk;

  wire [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  wire \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[13].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1_0 ;
  wire \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[15].MULT_AND_i1_i_3_n_0 ;
  wire \PERBIT_GEN[15].MULT_AND_i1_i_4_n_0 ;
  wire \PERBIT_GEN[15].MULT_AND_i1_i_5_n_0 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  wire S;
  wire bus2ip_reset;
  wire [15:1]cry;
  wire gen_cry_kill_n_0;
  wire gen_cry_kill_n_1;
  wire gen_cry_kill_n_10;
  wire gen_cry_kill_n_11;
  wire gen_cry_kill_n_12;
  wire gen_cry_kill_n_13;
  wire gen_cry_kill_n_14;
  wire gen_cry_kill_n_3;
  wire gen_cry_kill_n_4;
  wire gen_cry_kill_n_5;
  wire gen_cry_kill_n_6;
  wire gen_cry_kill_n_7;
  wire gen_cry_kill_n_8;
  wire gen_cry_kill_n_9;
  wire s_axi_aclk;
  wire [15:15]twr_rec_cnt;
  wire twr_rec_cnt_en_int;
  wire xorcy_out_0;
  wire xorcy_out_1;
  wire xorcy_out_10;
  wire xorcy_out_11;
  wire xorcy_out_12;
  wire xorcy_out_13;
  wire xorcy_out_14;
  wire xorcy_out_15;
  wire xorcy_out_2;
  wire xorcy_out_3;
  wire xorcy_out_4;
  wire xorcy_out_5;
  wire xorcy_out_6;
  wire xorcy_out_7;
  wire xorcy_out_8;
  wire xorcy_out_9;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_15),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [14]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[10].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_5),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [4]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[10].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [4]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_5));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[11].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_4),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[11].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_4));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[11].MUXCY_i1_CARRY4 
       (.CI(cry[4]),
        .CO(cry[8:5]),
        .CYINIT(1'b0),
        .DI({gen_cry_kill_n_7,gen_cry_kill_n_6,gen_cry_kill_n_5,gen_cry_kill_n_4}),
        .O({xorcy_out_7,xorcy_out_6,xorcy_out_5,xorcy_out_4}),
        .S({\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_3),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[12].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_3));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_2),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .S(bus2ip_reset));
  LUT2 #(
    .INIT(4'h7)) 
    \PERBIT_GEN[13].MUXCY_i1_i_1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .I1(twr_rec_cnt_en_int),
        .O(\PERBIT_GEN[13].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_1),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[14].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_0),
        .Q(twr_rec_cnt),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[15].MULT_AND_i1 
       (.I0(twr_rec_cnt),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \PERBIT_GEN[15].MULT_AND_i1_i_2 
       (.I0(\PERBIT_GEN[15].MULT_AND_i1_i_3_n_0 ),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [0]),
        .I2(twr_rec_cnt),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [2]),
        .I4(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [1]),
        .I5(\PERBIT_GEN[15].MULT_AND_i1_i_4_n_0 ),
        .O(\PERBIT_GEN[14].FF_RST1_GEN.FDSE_i1_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \PERBIT_GEN[15].MULT_AND_i1_i_3 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [6]),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [5]),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [4]),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [3]),
        .O(\PERBIT_GEN[15].MULT_AND_i1_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \PERBIT_GEN[15].MULT_AND_i1_i_4 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [11]),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [12]),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [13]),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [14]),
        .I4(\PERBIT_GEN[15].MULT_AND_i1_i_5_n_0 ),
        .O(\PERBIT_GEN[15].MULT_AND_i1_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \PERBIT_GEN[15].MULT_AND_i1_i_5 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [10]),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [9]),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [8]),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [7]),
        .O(\PERBIT_GEN[15].MULT_AND_i1_i_5_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[15].MUXCY_i1_CARRY4 
       (.CI(1'b0),
        .CO(cry[4:1]),
        .CYINIT(twr_rec_cnt_en_int),
        .DI({gen_cry_kill_n_3,\PERBIT_GEN[12].FF_RST1_GEN.FDSE_i1_0 ,gen_cry_kill_n_1,gen_cry_kill_n_0}),
        .O({xorcy_out_3,xorcy_out_2,xorcy_out_1,xorcy_out_0}),
        .S({\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[13].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ,S}));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[15].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt),
        .I1(twr_rec_cnt_en_int),
        .O(S));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[1].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_14),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [13]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[1].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [13]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_14));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_13),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [12]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [12]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_13));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_12),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [11]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [11]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_12));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[3].MUXCY_i1_CARRY4 
       (.CI(cry[12]),
        .CO({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_CO_UNCONNECTED [3],cry[15:13]}),
        .CYINIT(1'b0),
        .DI({\NLW_PERBIT_GEN[3].MUXCY_i1_CARRY4_DI_UNCONNECTED [3],gen_cry_kill_n_14,gen_cry_kill_n_13,gen_cry_kill_n_12}),
        .O({xorcy_out_15,xorcy_out_14,xorcy_out_13,xorcy_out_12}),
        .S({\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_13 ,\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_12 ,\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_11 ,\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_10 }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_11),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [10]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[4].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [10]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_11));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[5].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_10),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [9]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[5].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [9]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_10));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[6].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_9),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [8]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[6].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [8]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_9));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[7].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_8),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [7]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[7].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [7]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_8));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO " *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  CARRY4 \PERBIT_GEN[7].MUXCY_i1_CARRY4 
       (.CI(cry[8]),
        .CO(cry[12:9]),
        .CYINIT(1'b0),
        .DI({gen_cry_kill_n_11,gen_cry_kill_n_10,gen_cry_kill_n_9,gen_cry_kill_n_8}),
        .O({xorcy_out_11,xorcy_out_10,xorcy_out_9,xorcy_out_8}),
        .S({\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg }));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[8].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_7),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [6]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[8].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [6]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_7));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDSE #(
    .INIT(1'b1),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_S_INVERTED(1'b0)) 
    \PERBIT_GEN[9].FF_RST1_GEN.FDSE_i1 
       (.C(s_axi_aclk),
        .CE(twr_rec_cnt_en_int),
        .D(xorcy_out_6),
        .Q(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [5]),
        .S(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MULT_AND" *) 
  (* XILINX_TRANSFORM_PINMAP = "LO:O" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[9].MULT_AND_i1 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 [5]),
        .I1(twr_rec_cnt_en_int),
        .O(gen_cry_kill_n_6));
endmodule

(* ORIG_REF_NAME = "mem_state_machine" *) 
module meowrouter_axi_emc_0_1_mem_state_machine
   (Bus2IP_Mem_CS_d1_reg_0,
    transaction_done_i,
    Bus2IP_RdReq_d1,
    new_page,
    read_ack,
    s_axi_aresetn_0,
    \FSM_sequential_emc_addr_ps_reg[2] ,
    D,
    s_axi_mem_awburst_0_sp_1,
    s_axi_mem_awvalid_0,
    s_axi_mem_arvalid_0,
    \FSM_sequential_crnt_state_reg[4]_0 ,
    \FSM_sequential_crnt_state_reg[4]_1 ,
    \FSM_sequential_crnt_state_reg[0]_0 ,
    \FSM_sequential_crnt_state_reg[2]_0 ,
    mem_OEN_cmb,
    mem_CEN_cmb,
    Mem_CE_int,
    mem_dqt_t_d_reg,
    \FSM_sequential_crnt_state_reg[4]_2 ,
    mem_WEN_cmb,
    CE,
    read_break_reg_d1_reg_0,
    CE_0,
    tpacc_cnt_en,
    CE_1,
    trd_cnt_en,
    \FSM_sequential_crnt_state_reg[4]_3 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ,
    s_axi_mem_wvalid_0,
    \FSM_sequential_crnt_state_reg[1]_0 ,
    \FSM_sequential_crnt_state_reg[1]_1 ,
    data_strobe_c,
    \FSM_sequential_crnt_state_reg[1]_2 ,
    \FSM_sequential_crnt_state_reg[1]_3 ,
    CE_2,
    \FSM_sequential_crnt_state_reg[2]_1 ,
    CE_3,
    twr_cnt_en,
    CE_4,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_5 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_6 ,
    mem_RNW_cmb,
    \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ,
    twr_rec_cnt_en_int,
    \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_7 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_8 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_9 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_10 ,
    \FSM_sequential_crnt_state_reg[1]_4 ,
    \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_11 ,
    \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_12 ,
    \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_13 ,
    \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_14 ,
    \FSM_sequential_crnt_state_reg[2]_2 ,
    \FSM_sequential_crnt_state_reg[2]_3 ,
    \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 ,
    bus2ip_reset,
    s_axi_aclk,
    temp_bus2ip_cs,
    transaction_done_cmb,
    bus2Mem_RdReq,
    s_axi_aresetn,
    s_axi_mem_arlen,
    \rd_data_count_reg[0] ,
    Q,
    s_axi_mem_awburst,
    s_axi_mem_awvalid,
    rw_flag_reg,
    s_axi_mem_arvalid,
    s_axi_mem_arburst,
    s_axi_mem_wvalid,
    \FSM_sequential_crnt_state_reg[0]_1 ,
    \FSM_sequential_crnt_state[0]_i_3 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ,
    \FSM_sequential_crnt_state_reg[1]_5 ,
    \mem_a_int_reg[0] ,
    \FSM_sequential_crnt_state_reg[1]_6 ,
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ,
    \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ,
    Bus2IP_RdReq_emc,
    mem_dqt_t_d,
    Mem_Ben,
    \FSM_sequential_crnt_state_reg[4]_4 ,
    read_ack_reg_reg_0,
    \FSM_sequential_crnt_state[1]_i_3 ,
    read_break_reg_d1_reg_1,
    s_axi_mem_wlast,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ,
    \FSM_sequential_crnt_state_reg[1]_7 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ,
    \FSM_sequential_crnt_state_reg[3]_0 ,
    \FSM_sequential_emc_addr_ps[0]_i_3 ,
    \FSM_sequential_emc_addr_ps[0]_i_3_0 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ,
    \FSM_sequential_emc_addr_ps[2]_i_3 ,
    \DATA_STORE_GEN[0].WRDATA_REG ,
    \FSM_sequential_crnt_state[1]_i_7_0 ,
    \FSM_sequential_crnt_state_reg[2]_4 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ,
    rdce_out_i,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3_0 ,
    \PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ,
    twph_cnt_en,
    \FSM_sequential_crnt_state_reg[2]_5 ,
    pend_wrreq,
    bus2ip_wrreq_i,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 ,
    \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 );
  output Bus2IP_Mem_CS_d1_reg_0;
  output transaction_done_i;
  output Bus2IP_RdReq_d1;
  output new_page;
  output read_ack;
  output [0:0]s_axi_aresetn_0;
  output \FSM_sequential_emc_addr_ps_reg[2] ;
  output [0:0]D;
  output s_axi_mem_awburst_0_sp_1;
  output s_axi_mem_awvalid_0;
  output s_axi_mem_arvalid_0;
  output \FSM_sequential_crnt_state_reg[4]_0 ;
  output \FSM_sequential_crnt_state_reg[4]_1 ;
  output \FSM_sequential_crnt_state_reg[0]_0 ;
  output [2:0]\FSM_sequential_crnt_state_reg[2]_0 ;
  output mem_OEN_cmb;
  output mem_CEN_cmb;
  output Mem_CE_int;
  output [0:0]mem_dqt_t_d_reg;
  output [7:0]\FSM_sequential_crnt_state_reg[4]_2 ;
  output mem_WEN_cmb;
  output CE;
  output read_break_reg_d1_reg_0;
  output CE_0;
  output tpacc_cnt_en;
  output CE_1;
  output trd_cnt_en;
  output \FSM_sequential_crnt_state_reg[4]_3 ;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  output s_axi_mem_wvalid_0;
  output \FSM_sequential_crnt_state_reg[1]_0 ;
  output \FSM_sequential_crnt_state_reg[1]_1 ;
  output data_strobe_c;
  output \FSM_sequential_crnt_state_reg[1]_2 ;
  output \FSM_sequential_crnt_state_reg[1]_3 ;
  output CE_2;
  output \FSM_sequential_crnt_state_reg[2]_1 ;
  output CE_3;
  output twr_cnt_en;
  output CE_4;
  output \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_5 ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  output mem_RNW_cmb;
  output \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  output twr_rec_cnt_en_int;
  output \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  output \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_9 ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  output \FSM_sequential_crnt_state_reg[1]_4 ;
  output \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  output \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  output \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  output \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_14 ;
  output \FSM_sequential_crnt_state_reg[2]_2 ;
  output \FSM_sequential_crnt_state_reg[2]_3 ;
  output \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 ;
  output \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ;
  output \PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 ;
  input bus2ip_reset;
  input s_axi_aclk;
  input temp_bus2ip_cs;
  input transaction_done_cmb;
  input bus2Mem_RdReq;
  input s_axi_aresetn;
  input [0:0]s_axi_mem_arlen;
  input [0:0]\rd_data_count_reg[0] ;
  input [2:0]Q;
  input [1:0]s_axi_mem_awburst;
  input s_axi_mem_awvalid;
  input rw_flag_reg;
  input s_axi_mem_arvalid;
  input [1:0]s_axi_mem_arburst;
  input s_axi_mem_wvalid;
  input \FSM_sequential_crnt_state_reg[0]_1 ;
  input \FSM_sequential_crnt_state[0]_i_3 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  input \FSM_sequential_crnt_state_reg[1]_5 ;
  input \mem_a_int_reg[0] ;
  input \FSM_sequential_crnt_state_reg[1]_6 ;
  input \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ;
  input \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ;
  input Bus2IP_RdReq_emc;
  input mem_dqt_t_d;
  input [0:7]Mem_Ben;
  input \FSM_sequential_crnt_state_reg[4]_4 ;
  input read_ack_reg_reg_0;
  input \FSM_sequential_crnt_state[1]_i_3 ;
  input read_break_reg_d1_reg_1;
  input s_axi_mem_wlast;
  input [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  input \FSM_sequential_crnt_state_reg[1]_7 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  input \FSM_sequential_crnt_state_reg[3]_0 ;
  input \FSM_sequential_emc_addr_ps[0]_i_3 ;
  input \FSM_sequential_emc_addr_ps[0]_i_3_0 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  input \FSM_sequential_emc_addr_ps[2]_i_3 ;
  input \DATA_STORE_GEN[0].WRDATA_REG ;
  input \FSM_sequential_crnt_state[1]_i_7_0 ;
  input \FSM_sequential_crnt_state_reg[2]_4 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ;
  input rdce_out_i;
  input \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3_0 ;
  input \PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ;
  input twph_cnt_en;
  input \FSM_sequential_crnt_state_reg[2]_5 ;
  input pend_wrreq;
  input bus2ip_wrreq_i;
  input [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 ;
  input [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 ;
  input [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 ;

  wire \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_4_n_0 ;
  wire \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_5_n_0 ;
  wire \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6_n_0 ;
  wire \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_7_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_10_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_11_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_12_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_7_n_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_8_n_0 ;
  wire Bus2IP_Mem_CS_d1_reg_0;
  wire Bus2IP_RdReq_d1;
  wire Bus2IP_RdReq_emc;
  wire CE;
  wire CE_0;
  wire CE_1;
  wire CE_2;
  wire CE_3;
  wire CE_4;
  wire [0:0]D;
  wire \DATA_STORE_GEN[0].WRDATA_REG ;
  wire \FSM_sequential_crnt_state[0]_i_11_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_12_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_1_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_2_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_3 ;
  wire \FSM_sequential_crnt_state[0]_i_4_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_6_n_0 ;
  wire \FSM_sequential_crnt_state[0]_i_7_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_12_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_14_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_16_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_1_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_2_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_3 ;
  wire \FSM_sequential_crnt_state[1]_i_4_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_5_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_6_n_0 ;
  wire \FSM_sequential_crnt_state[1]_i_7_0 ;
  wire \FSM_sequential_crnt_state[1]_i_7_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_10_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_11_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_12_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_1_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_2_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_3_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_4_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_5_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_6_n_0 ;
  wire \FSM_sequential_crnt_state[2]_i_7_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_1_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_2_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_3_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_4_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_5_n_0 ;
  wire \FSM_sequential_crnt_state[3]_i_6_n_0 ;
  wire \FSM_sequential_crnt_state[4]_i_1_n_0 ;
  wire \FSM_sequential_crnt_state[4]_i_2_n_0 ;
  wire \FSM_sequential_crnt_state_reg[0]_0 ;
  wire \FSM_sequential_crnt_state_reg[0]_1 ;
  wire \FSM_sequential_crnt_state_reg[1]_0 ;
  wire \FSM_sequential_crnt_state_reg[1]_1 ;
  wire \FSM_sequential_crnt_state_reg[1]_2 ;
  wire \FSM_sequential_crnt_state_reg[1]_3 ;
  wire \FSM_sequential_crnt_state_reg[1]_4 ;
  wire \FSM_sequential_crnt_state_reg[1]_5 ;
  wire \FSM_sequential_crnt_state_reg[1]_6 ;
  wire \FSM_sequential_crnt_state_reg[1]_7 ;
  wire [2:0]\FSM_sequential_crnt_state_reg[2]_0 ;
  wire \FSM_sequential_crnt_state_reg[2]_1 ;
  wire \FSM_sequential_crnt_state_reg[2]_2 ;
  wire \FSM_sequential_crnt_state_reg[2]_3 ;
  wire \FSM_sequential_crnt_state_reg[2]_4 ;
  wire \FSM_sequential_crnt_state_reg[2]_5 ;
  wire \FSM_sequential_crnt_state_reg[3]_0 ;
  wire \FSM_sequential_crnt_state_reg[4]_0 ;
  wire \FSM_sequential_crnt_state_reg[4]_1 ;
  wire [7:0]\FSM_sequential_crnt_state_reg[4]_2 ;
  wire \FSM_sequential_crnt_state_reg[4]_3 ;
  wire \FSM_sequential_crnt_state_reg[4]_4 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_3 ;
  wire \FSM_sequential_emc_addr_ps[0]_i_3_0 ;
  wire \FSM_sequential_emc_addr_ps[2]_i_3 ;
  wire \FSM_sequential_emc_addr_ps_reg[2] ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  wire [0:7]Mem_Ben;
  wire Mem_CE_int;
  wire \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ;
  wire \PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ;
  wire \PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 ;
  wire [14:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 ;
  wire [3:0]\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_10 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_14 ;
  wire \PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_6 ;
  wire \PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_13 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_5 ;
  wire \PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_9 ;
  wire \PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_12 ;
  wire \PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_8 ;
  wire \PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_11 ;
  wire \PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_7 ;
  wire \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__0_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__1_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3__0_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3_n_0 ;
  wire \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_4_n_0 ;
  wire \PERBIT_GEN[4].MULT_AND_i1_i_2_n_0 ;
  wire \PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ;
  wire \PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ;
  wire [2:0]Q;
  wire \READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE_i_2_n_0 ;
  wire bus2Mem_RdReq;
  wire bus2ip_reset;
  wire bus2ip_wrreq_i;
  wire [4:3]crnt_state;
  wire data_strobe_c;
  wire mem_CEN_cmb;
  wire mem_OEN_cmb;
  wire mem_RNW_cmb;
  wire mem_WEN_cmb;
  wire \mem_a_int_reg[0] ;
  wire \mem_ce_reg[0]_i_2_n_0 ;
  wire \mem_ce_reg[0]_i_3_n_0 ;
  wire \mem_ce_reg[0]_i_4_n_0 ;
  wire \mem_ce_reg[0]_i_5_n_0 ;
  wire mem_dqt_t_d;
  wire [0:0]mem_dqt_t_d_reg;
  wire \mem_oen_reg[0]_i_2_n_0 ;
  wire new_page;
  wire new_page_d1;
  wire new_page_d1_i_2_n_0;
  wire [1:1]p_0_in;
  wire pend_wrreq;
  wire [0:0]\rd_data_count_reg[0] ;
  wire rdce_out_i;
  wire read_ack;
  wire read_ack_reg_i_2_n_0;
  wire read_ack_reg_reg_0;
  wire read_break_reg;
  wire read_break_reg_d1;
  wire read_break_reg_d1_i_2_n_0;
  wire read_break_reg_d1_i_3_n_0;
  wire read_break_reg_d1_i_4_n_0;
  wire read_break_reg_d1_reg_0;
  wire read_break_reg_d1_reg_1;
  wire read_complete_cmb;
  wire read_complete_d_4;
  wire read_complete_d_5;
  wire read_complete_d_6;
  wire read_data_en_cmb;
  wire rw_flag_reg;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_aresetn_0;
  wire [1:0]s_axi_mem_arburst;
  wire [0:0]s_axi_mem_arlen;
  wire s_axi_mem_arvalid;
  wire s_axi_mem_arvalid_0;
  wire [1:0]s_axi_mem_awburst;
  wire s_axi_mem_awburst_0_sn_1;
  wire s_axi_mem_awvalid;
  wire s_axi_mem_awvalid_0;
  wire s_axi_mem_wlast;
  wire s_axi_mem_wready_INST_0_i_7_n_0;
  wire s_axi_mem_wvalid;
  wire s_axi_mem_wvalid_0;
  wire temp_bus2ip_cs;
  wire tpacc_cnt_en;
  wire transaction_complete;
  wire transaction_complete_reg;
  wire transaction_complete_reg_i_2_n_0;
  wire transaction_complete_reg_i_3_n_0;
  wire transaction_complete_reg_i_4_n_0;
  wire transaction_done_cmb;
  wire transaction_done_i;
  wire trd_cnt_en;
  wire twph_cnt_en;
  wire twr_cnt_en;
  wire twr_rec_cnt_en_int;
  wire wlast;
  wire wlast_reg;
  wire wlast_reg_i_2_n_0;
  wire wlast_reg_i_3_n_0;
  wire wlast_reg_i_4_n_0;
  wire wlast_reg_i_5_n_0;

  assign s_axi_mem_awburst_0_sp_1 = s_axi_mem_awburst_0_sn_1;
  LUT6 #(
    .INIT(64'hFFFFFFFFF0FD0000)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_1 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\DATA_STORE_GEN[0].WRDATA_REG ),
        .I2(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_4_n_0 ),
        .I3(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_5_n_0 ),
        .I4(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6_n_0 ),
        .I5(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_7_n_0 ),
        .O(data_strobe_c));
  LUT6 #(
    .INIT(64'h8880008000800080)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_4 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\mem_a_int_reg[0] ),
        .I3(crnt_state[3]),
        .I4(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I5(bus2Mem_RdReq),
        .O(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_5 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(crnt_state[3]),
        .O(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    \ADDRESS_STORE_GEN[0].ADDRESS_REG_i_7 
       (.I0(read_ack_reg_i_2_n_0),
        .I1(bus2Mem_RdReq),
        .I2(read_ack_reg_reg_0),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFEAAAAAAAAAA)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_10 
       (.I0(crnt_state[3]),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I3(rdce_out_i),
        .I4(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_11 
       (.I0(crnt_state[3]),
        .I1(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ),
        .I2(pend_wrreq),
        .I3(bus2ip_wrreq_i),
        .I4(crnt_state[4]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_12 
       (.I0(read_ack_reg_reg_0),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4544FFFF)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_7_n_0 ),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_8_n_0 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_10_n_0 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_11_n_0 ),
        .O(\FSM_sequential_crnt_state_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h000000000000A800)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_7 
       (.I0(\FSM_sequential_crnt_state[1]_i_5_n_0 ),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I3(rdce_out_i),
        .I4(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_12_n_0 ),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hDFFE)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_8 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_8_n_0 ));
  FDRE Bus2IP_Mem_CS_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(temp_bus2ip_cs),
        .Q(Bus2IP_Mem_CS_d1_reg_0),
        .R(bus2ip_reset));
  FDRE Bus2IP_Mem_CS_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Bus2IP_Mem_CS_d1_reg_0),
        .Q(p_0_in),
        .R(bus2ip_reset));
  FDRE Bus2IP_RdReq_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bus2Mem_RdReq),
        .Q(Bus2IP_RdReq_d1),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFAFFFA)) 
    \FSM_sequential_crnt_state[0]_i_1 
       (.I0(\FSM_sequential_crnt_state[0]_i_2_n_0 ),
        .I1(\FSM_sequential_crnt_state_reg[0]_1 ),
        .I2(\FSM_sequential_crnt_state[0]_i_4_n_0 ),
        .I3(\FSM_sequential_crnt_state_reg[4]_1 ),
        .I4(\FSM_sequential_crnt_state[0]_i_6_n_0 ),
        .I5(\FSM_sequential_crnt_state[0]_i_7_n_0 ),
        .O(\FSM_sequential_crnt_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_crnt_state[0]_i_11 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\FSM_sequential_crnt_state[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \FSM_sequential_crnt_state[0]_i_12 
       (.I0(transaction_complete_reg_i_3_n_0),
        .I1(Bus2IP_Mem_CS_d1_reg_0),
        .I2(p_0_in),
        .I3(transaction_complete_reg),
        .O(\FSM_sequential_crnt_state[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000A20000000000)) 
    \FSM_sequential_crnt_state[0]_i_2 
       (.I0(crnt_state[3]),
        .I1(bus2Mem_RdReq),
        .I2(new_page),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_crnt_state_reg[4]_4 ),
        .O(\FSM_sequential_crnt_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAABAAABAFFBAAABA)) 
    \FSM_sequential_crnt_state[0]_i_4 
       (.I0(twr_cnt_en),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(crnt_state[4]),
        .I5(read_complete_d_4),
        .O(\FSM_sequential_crnt_state[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_crnt_state[0]_i_5 
       (.I0(crnt_state[4]),
        .I1(crnt_state[3]),
        .O(\FSM_sequential_crnt_state_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hAAAAEEEAFFFAEEEA)) 
    \FSM_sequential_crnt_state[0]_i_6 
       (.I0(\FSM_sequential_crnt_state[0]_i_11_n_0 ),
        .I1(temp_bus2ip_cs),
        .I2(transaction_complete_reg_i_2_n_0),
        .I3(\FSM_sequential_crnt_state[0]_i_12_n_0 ),
        .I4(\FSM_sequential_crnt_state_reg[1]_6 ),
        .I5(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ),
        .O(\FSM_sequential_crnt_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0A800A880AA00AA8)) 
    \FSM_sequential_crnt_state[0]_i_7 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ),
        .I5(bus2Mem_RdReq),
        .O(\FSM_sequential_crnt_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000AFAA44444444)) 
    \FSM_sequential_crnt_state[0]_i_8 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state[0]_i_3 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_crnt_state[0]_i_9 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\FSM_sequential_crnt_state_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFABAA)) 
    \FSM_sequential_crnt_state[1]_i_1 
       (.I0(\FSM_sequential_crnt_state[1]_i_2_n_0 ),
        .I1(\FSM_sequential_crnt_state_reg[1]_5 ),
        .I2(\FSM_sequential_crnt_state[1]_i_4_n_0 ),
        .I3(\FSM_sequential_crnt_state[1]_i_5_n_0 ),
        .I4(\FSM_sequential_crnt_state[1]_i_6_n_0 ),
        .I5(\FSM_sequential_crnt_state[1]_i_7_n_0 ),
        .O(\FSM_sequential_crnt_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0FFA0FFFFFFB1FF)) 
    \FSM_sequential_crnt_state[1]_i_12 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_crnt_state[1]_i_7_0 ),
        .I2(\FSM_sequential_crnt_state_reg[2]_4 ),
        .I3(\FSM_sequential_crnt_state[1]_i_16_n_0 ),
        .I4(\FSM_sequential_crnt_state[0]_i_3 ),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\FSM_sequential_crnt_state[1]_i_12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_crnt_state[1]_i_14 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\FSM_sequential_crnt_state[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_crnt_state[1]_i_16 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state[1]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \FSM_sequential_crnt_state[1]_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(read_complete_d_4),
        .I2(crnt_state[4]),
        .O(\FSM_sequential_crnt_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'hCACECAC2)) 
    \FSM_sequential_crnt_state[1]_i_4 
       (.I0(bus2Mem_RdReq),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(read_ack_reg_reg_0),
        .I4(read_break_reg_d1_i_2_n_0),
        .O(\FSM_sequential_crnt_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_crnt_state[1]_i_5 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h010F0000)) 
    \FSM_sequential_crnt_state[1]_i_6 
       (.I0(\mem_a_int_reg[0] ),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\FSM_sequential_crnt_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000002000FFFF)) 
    \FSM_sequential_crnt_state[1]_i_7 
       (.I0(\FSM_sequential_crnt_state_reg[1]_7 ),
        .I1(\FSM_sequential_crnt_state_reg[1]_6 ),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_crnt_state[2]_i_11_n_0 ),
        .I4(\FSM_sequential_crnt_state[1]_i_12_n_0 ),
        .I5(crnt_state[3]),
        .O(\FSM_sequential_crnt_state[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDFDDDFDF)) 
    \FSM_sequential_crnt_state[1]_i_9 
       (.I0(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_4_n_0 ),
        .I1(read_ack_reg_reg_0),
        .I2(read_break_reg_d1),
        .I3(\FSM_sequential_crnt_state[1]_i_3 ),
        .I4(\FSM_sequential_crnt_state[1]_i_14_n_0 ),
        .I5(read_break_reg_d1_i_3_n_0),
        .O(read_break_reg_d1_reg_0));
  LUT6 #(
    .INIT(64'h00000000AFAA2F22)) 
    \FSM_sequential_crnt_state[2]_i_1 
       (.I0(\FSM_sequential_crnt_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_crnt_state[2]_i_3_n_0 ),
        .I2(read_complete_d_4),
        .I3(\FSM_sequential_crnt_state[2]_i_4_n_0 ),
        .I4(\FSM_sequential_crnt_state[2]_i_5_n_0 ),
        .I5(\FSM_sequential_crnt_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_crnt_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_crnt_state[2]_i_10 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(crnt_state[3]),
        .O(\FSM_sequential_crnt_state[2]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_crnt_state[2]_i_11 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\FSM_sequential_crnt_state[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'hF010F0F0)) 
    \FSM_sequential_crnt_state[2]_i_12 
       (.I0(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(crnt_state[3]),
        .O(\FSM_sequential_crnt_state[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAFEAA)) 
    \FSM_sequential_crnt_state[2]_i_2 
       (.I0(\FSM_sequential_crnt_state[2]_i_7_n_0 ),
        .I1(\FSM_sequential_crnt_state_reg[2]_4 ),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(crnt_state[4]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFBBBFBBBFBBBFFFF)) 
    \FSM_sequential_crnt_state[2]_i_3 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I4(\FSM_sequential_crnt_state_reg[1]_6 ),
        .I5(\FSM_sequential_crnt_state_reg[1]_7 ),
        .O(\FSM_sequential_crnt_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_crnt_state[2]_i_4 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(crnt_state[4]),
        .O(\FSM_sequential_crnt_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFECF300FFECFF00)) 
    \FSM_sequential_crnt_state[2]_i_5 
       (.I0(\FSM_sequential_crnt_state_reg[2]_5 ),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(\FSM_sequential_crnt_state_reg[4]_4 ),
        .O(\FSM_sequential_crnt_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080008000800000)) 
    \FSM_sequential_crnt_state[2]_i_6 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(\FSM_sequential_crnt_state[2]_i_10_n_0 ),
        .I2(\FSM_sequential_crnt_state[2]_i_11_n_0 ),
        .I3(\FSM_sequential_crnt_state[3]_i_5_n_0 ),
        .I4(wlast),
        .I5(s_axi_mem_wvalid),
        .O(\FSM_sequential_crnt_state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000001000000FFFF)) 
    \FSM_sequential_crnt_state[2]_i_7 
       (.I0(\mem_a_int_reg[0] ),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(crnt_state[4]),
        .I5(\FSM_sequential_crnt_state[2]_i_12_n_0 ),
        .O(\FSM_sequential_crnt_state[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABAAABAAABAA)) 
    \FSM_sequential_crnt_state[3]_i_1 
       (.I0(\FSM_sequential_crnt_state[3]_i_2_n_0 ),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state[3]_i_3_n_0 ),
        .I3(\FSM_sequential_crnt_state[3]_i_4_n_0 ),
        .I4(\FSM_sequential_crnt_state[3]_i_5_n_0 ),
        .I5(crnt_state[3]),
        .O(\FSM_sequential_crnt_state[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h5BA0FA00)) 
    \FSM_sequential_crnt_state[3]_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(crnt_state[3]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\FSM_sequential_crnt_state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \FSM_sequential_crnt_state[3]_i_3 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(crnt_state[3]),
        .I2(crnt_state[4]),
        .O(\FSM_sequential_crnt_state[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAEAEAFFAAEAEA)) 
    \FSM_sequential_crnt_state[3]_i_4 
       (.I0(\FSM_sequential_crnt_state[3]_i_6_n_0 ),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0] ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I4(\FSM_sequential_crnt_state_reg[1]_6 ),
        .I5(\FSM_sequential_crnt_state_reg[3]_0 ),
        .O(\FSM_sequential_crnt_state[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_crnt_state[3]_i_5 
       (.I0(crnt_state[4]),
        .I1(read_complete_d_4),
        .O(\FSM_sequential_crnt_state[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1515151510000000)) 
    \FSM_sequential_crnt_state[3]_i_6 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\mem_a_int_reg[0] ),
        .I2(temp_bus2ip_cs),
        .I3(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ),
        .I4(bus2Mem_RdReq),
        .I5(crnt_state[3]),
        .O(\FSM_sequential_crnt_state[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5D0C5D0C5F0C5D0C)) 
    \FSM_sequential_crnt_state[4]_i_1 
       (.I0(read_complete_d_4),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state[4]_i_2_n_0 ),
        .I3(crnt_state[4]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(\FSM_sequential_crnt_state_reg[4]_4 ),
        .O(\FSM_sequential_crnt_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'h5FFF5FBF)) 
    \FSM_sequential_crnt_state[4]_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(crnt_state[4]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(crnt_state[3]),
        .I4(\FSM_sequential_crnt_state_reg[2]_4 ),
        .O(\FSM_sequential_crnt_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "page_read:01110,linear_flash_sync_rd:01100,read:01101,deassert_cen:00010,address_set:00001,wait_rddata_ack:10000,write:00011,assert_cen:00111,idle:00000,wr_rec_period:01001,wait_write_ack:01000,dassert_wen:00100,wait_temp:00110,write_wait:00101,deassert_rcen:01011,address_rset:01010,deassert_oen:01111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_crnt_state_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_crnt_state[0]_i_1_n_0 ),
        .Q(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .R(bus2ip_reset));
  (* FSM_ENCODED_STATES = "page_read:01110,linear_flash_sync_rd:01100,read:01101,deassert_cen:00010,address_set:00001,wait_rddata_ack:10000,write:00011,assert_cen:00111,idle:00000,wr_rec_period:01001,wait_write_ack:01000,dassert_wen:00100,wait_temp:00110,write_wait:00101,deassert_rcen:01011,address_rset:01010,deassert_oen:01111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_crnt_state_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_crnt_state[1]_i_1_n_0 ),
        .Q(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .R(bus2ip_reset));
  (* FSM_ENCODED_STATES = "page_read:01110,linear_flash_sync_rd:01100,read:01101,deassert_cen:00010,address_set:00001,wait_rddata_ack:10000,write:00011,assert_cen:00111,idle:00000,wr_rec_period:01001,wait_write_ack:01000,dassert_wen:00100,wait_temp:00110,write_wait:00101,deassert_rcen:01011,address_rset:01010,deassert_oen:01111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_crnt_state_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_crnt_state[2]_i_1_n_0 ),
        .Q(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .R(bus2ip_reset));
  (* FSM_ENCODED_STATES = "page_read:01110,linear_flash_sync_rd:01100,read:01101,deassert_cen:00010,address_set:00001,wait_rddata_ack:10000,write:00011,assert_cen:00111,idle:00000,wr_rec_period:01001,wait_write_ack:01000,dassert_wen:00100,wait_temp:00110,write_wait:00101,deassert_rcen:01011,address_rset:01010,deassert_oen:01111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_crnt_state_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_crnt_state[3]_i_1_n_0 ),
        .Q(crnt_state[3]),
        .R(bus2ip_reset));
  (* FSM_ENCODED_STATES = "page_read:01110,linear_flash_sync_rd:01100,read:01101,deassert_cen:00010,address_set:00001,wait_rddata_ack:10000,write:00011,assert_cen:00111,idle:00000,wr_rec_period:01001,wait_write_ack:01000,dassert_wen:00100,wait_temp:00110,write_wait:00101,deassert_rcen:01011,address_rset:01010,deassert_oen:01111" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_crnt_state_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_crnt_state[4]_i_1_n_0 ),
        .Q(crnt_state[4]),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'h44444440FFFFFFFF)) 
    \FSM_sequential_emc_addr_ps[0]_i_4 
       (.I0(s_axi_mem_wvalid),
        .I1(\FSM_sequential_crnt_state_reg[1]_0 ),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I3(\FSM_sequential_emc_addr_ps[0]_i_3 ),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I5(\FSM_sequential_emc_addr_ps[0]_i_3_0 ),
        .O(s_axi_mem_wvalid_0));
  LUT6 #(
    .INIT(64'h2A002A002A000000)) 
    \FSM_sequential_emc_addr_ps[0]_i_5 
       (.I0(\FSM_sequential_crnt_state_reg[4]_0 ),
        .I1(s_axi_mem_awvalid),
        .I2(rw_flag_reg),
        .I3(s_axi_mem_arvalid),
        .I4(s_axi_mem_arburst[1]),
        .I5(s_axi_mem_arburst[0]),
        .O(s_axi_mem_awvalid_0));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[0].XORCY_i1_i_1 
       (.I0(trd_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [3]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__4 
       (.I0(tpacc_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 [3]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__5 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [14]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[0].XORCY_i1_i_1__6 
       (.I0(twr_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 [3]),
        .O(\PERBIT_GEN[0].Q_I_GEN_SUB.q_i_ns_reg_14 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[10].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [4]),
        .O(\PERBIT_GEN[10].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[11].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [3]),
        .O(\PERBIT_GEN[11].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[12].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [2]),
        .O(\PERBIT_GEN[12].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[13].MUXCY_i1_i_2 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [1]),
        .O(\PERBIT_GEN[13].FF_RST1_GEN.FDSE_i1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[14].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [0]),
        .O(\PERBIT_GEN[14].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \PERBIT_GEN[15].MULT_AND_i1_i_1 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(crnt_state[4]),
        .I4(crnt_state[3]),
        .I5(\PERBIT_GEN[15].FF_RST1_GEN.FDSE_i1 ),
        .O(twr_rec_cnt_en_int));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1 
       (.I0(trd_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [2]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__4 
       (.I0(tpacc_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 [2]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__5 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [13]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[1].MUXCY_i1_i_1__6 
       (.I0(twr_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 [2]),
        .O(\PERBIT_GEN[1].Q_I_GEN_SUB.q_i_ns_reg_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1 
       (.I0(trd_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [1]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__5 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [12]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_8 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[2].MUXCY_i1_i_1__6 
       (.I0(twr_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 [1]),
        .O(\PERBIT_GEN[2].Q_I_GEN_SUB.q_i_ns_reg_12 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[2].MUXCY_i1_i_2 
       (.I0(tpacc_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 [1]),
        .O(\PERBIT_GEN[2].FF_RST1_GEN.FDSE_i1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__3 
       (.I0(tpacc_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_5 [0]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__4 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [11]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[3].MUXCY_i1_i_1__5 
       (.I0(twr_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_7 [0]),
        .O(\PERBIT_GEN[3].Q_I_GEN_SUB.q_i_ns_reg_11 ));
  LUT2 #(
    .INIT(4'h8)) 
    \PERBIT_GEN[3].MUXCY_i1_i_2 
       (.I0(trd_cnt_en),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_1 [0]),
        .O(\PERBIT_GEN[3].FF_RST1_GEN.FDSE_i1 ));
  LUT4 #(
    .INIT(16'h80FF)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_1 
       (.I0(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2_n_0 ),
        .I1(read_complete_d_4),
        .I2(crnt_state[4]),
        .I3(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1 ),
        .O(CE));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_1__0 
       (.I0(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__0_n_0 ),
        .I1(twph_cnt_en),
        .O(CE_2));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_1__1 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(crnt_state[4]),
        .I4(crnt_state[3]),
        .I5(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ),
        .O(CE_4));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAAAAAAA)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_1 
       (.I0(tpacc_cnt_en),
        .I1(new_page),
        .I2(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__1_n_0 ),
        .I3(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I4(bus2Mem_RdReq),
        .I5(\ADDRESS_STORE_GEN[0].ADDRESS_REG_i_7_n_0 ),
        .O(CE_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABAAAFFFF)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_1__0 
       (.I0(trd_cnt_en),
        .I1(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2_n_0 ),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3_n_0 ),
        .I5(\FSM_sequential_crnt_state_reg[4]_3 ),
        .O(CE_1));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_1__1 
       (.I0(twr_cnt_en),
        .I1(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__0_n_0 ),
        .O(CE_3));
  LUT6 #(
    .INIT(64'hF7FFF7FFF7FFFFFF)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2 
       (.I0(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_4_n_0 ),
        .I1(read_ack_reg_reg_0),
        .I2(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_4 ),
        .I3(rdce_out_i),
        .I4(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I5(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_3 ),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCC000000AA00C000)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__0 
       (.I0(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I1(\mem_a_int_reg[0] ),
        .I2(temp_bus2ip_cs),
        .I3(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3__0_n_0 ),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__1 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(crnt_state[4]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFEEFFFFFFEE)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(new_page_d1),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3__0 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(crnt_state[4]),
        .I2(crnt_state[3]),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_4 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000800080808000)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1 
       (.I0(\PERBIT_GEN[4].MULT_AND_i1_i_2_n_0 ),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(bus2Mem_RdReq),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I5(read_ack_reg_reg_0),
        .O(trd_cnt_en));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1__3 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(crnt_state[4]),
        .I5(\FSM_sequential_crnt_state_reg[4]_4 ),
        .O(tpacc_cnt_en));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_1__4 
       (.I0(crnt_state[4]),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(\FSM_sequential_crnt_state_reg[2]_4 ),
        .O(twr_cnt_en));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(crnt_state[4]),
        .O(\PERBIT_GEN[4].MULT_AND_i1_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hFFFEFDFF)) 
    \PERBIT_GEN[4].MULT_AND_i1_i_3__0 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(crnt_state[4]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state_reg[1]_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[4].MUXCY_i1_i_1__4 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [10]),
        .O(\PERBIT_GEN[4].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[5].MUXCY_i1_i_1__0 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [9]),
        .O(\PERBIT_GEN[5].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[6].MUXCY_i1_i_1__0 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [8]),
        .O(\PERBIT_GEN[6].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT6 #(
    .INIT(64'hF700FFFFFFFFFAFA)) 
    \PERBIT_GEN[7].MULT_AND_i1_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_2 ),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\PERBIT_GEN[4].FF_RST1_GEN.FDSE_i1_i_2_n_0 ),
        .I4(crnt_state[3]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(\FSM_sequential_crnt_state_reg[1]_3 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFFFFF)) 
    \PERBIT_GEN[7].MULT_AND_i1_i_3 
       (.I0(crnt_state[4]),
        .I1(\mem_a_int_reg[0] ),
        .I2(temp_bus2ip_cs),
        .I3(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ),
        .I4(bus2Mem_RdReq),
        .I5(crnt_state[3]),
        .O(\FSM_sequential_crnt_state_reg[4]_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[7].MUXCY_i1_i_1__0 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [7]),
        .O(\PERBIT_GEN[7].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[8].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [6]),
        .O(\PERBIT_GEN[8].Q_I_GEN_SUB.q_i_ns_reg ));
  LUT2 #(
    .INIT(4'h2)) 
    \PERBIT_GEN[9].MUXCY_i1_i_1 
       (.I0(twr_rec_cnt_en_int),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_6 [5]),
        .O(\PERBIT_GEN[9].Q_I_GEN_SUB.q_i_ns_reg ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_complete_cmb),
        .Q(read_complete_d_6),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE_i_1 
       (.I0(\READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE_i_2_n_0 ),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(crnt_state[4]),
        .O(read_complete_cmb));
  LUT6 #(
    .INIT(64'h0003000000F3AAFF)) 
    \READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I1(read_break_reg_d1_i_2_n_0),
        .I2(read_ack_reg_reg_0),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I5(bus2Mem_RdReq),
        .O(\READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE_i_2_n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \READ_COMPLETE_PIPE_GEN[1].READ_COMPLETE_PIPE 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_complete_d_6),
        .Q(read_complete_d_5),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \READ_COMPLETE_PIPE_GEN[2].READ_COMPLETE_PIPE 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_complete_d_5),
        .Q(read_complete_d_4),
        .R(bus2ip_reset));
  LUT2 #(
    .INIT(4'h1)) 
    \bus2ip_addr_i[31]_i_1 
       (.I0(s_axi_mem_awburst_0_sn_1),
        .I1(Q[2]),
        .O(\FSM_sequential_emc_addr_ps_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFF01FFFFFF55)) 
    \bus2ip_addr_i[31]_i_3 
       (.I0(s_axi_mem_awvalid_0),
        .I1(s_axi_mem_awburst[0]),
        .I2(s_axi_mem_awburst[1]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(s_axi_mem_arvalid_0),
        .O(s_axi_mem_awburst_0_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \derived_size_reg[1]_i_1 
       (.I0(\FSM_sequential_emc_addr_ps_reg[2] ),
        .I1(s_axi_aresetn),
        .O(s_axi_aresetn_0));
  LUT6 #(
    .INIT(64'h0000000000000091)) 
    \mem_a_int[31]_i_1 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\mem_a_int_reg[0] ),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(crnt_state[4]),
        .I5(crnt_state[3]),
        .O(\FSM_sequential_crnt_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3B09)) 
    \mem_ce_reg[0]_i_1 
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\mem_ce_reg[0]_i_2_n_0 ),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(crnt_state[4]),
        .I5(\mem_ce_reg[0]_i_3_n_0 ),
        .O(Mem_CE_int));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mem_ce_reg[0]_i_2 
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(read_break_reg_d1_i_2_n_0),
        .O(\mem_ce_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111111)) 
    \mem_ce_reg[0]_i_3 
       (.I0(crnt_state[4]),
        .I1(\mem_ce_reg[0]_i_4_n_0 ),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(\mem_ce_reg[0]_i_5_n_0 ),
        .I5(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2_n_0 ),
        .O(\mem_ce_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0FE0)) 
    \mem_ce_reg[0]_i_4 
       (.I0(Bus2IP_RdReq_emc),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\mem_ce_reg[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \mem_ce_reg[0]_i_5 
       (.I0(Bus2IP_RdReq_d1),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I2(bus2Mem_RdReq),
        .I3(read_break_reg_d1),
        .O(\mem_ce_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAABABBBBBABAA)) 
    \mem_cen_reg[0]_i_1 
       (.I0(\mem_ce_reg[0]_i_3_n_0 ),
        .I1(crnt_state[4]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\mem_ce_reg[0]_i_2_n_0 ),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(crnt_state[3]),
        .O(mem_CEN_cmb));
  LUT6 #(
    .INIT(64'h220222202202222A)) 
    \mem_dq_t_reg[56]_i_1 
       (.I0(mem_dqt_t_d),
        .I1(crnt_state[4]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(crnt_state[3]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(mem_dqt_t_d_reg));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h0001F3FD)) 
    mem_dqt_t_d_i_1
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(crnt_state[4]),
        .O(mem_WEN_cmb));
  LUT6 #(
    .INIT(64'hABAABBBBBBBBBBBB)) 
    \mem_oen_reg[0]_i_1 
       (.I0(\mem_oen_reg[0]_i_2_n_0 ),
        .I1(crnt_state[4]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\mem_ce_reg[0]_i_2_n_0 ),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(crnt_state[3]),
        .O(mem_OEN_cmb));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAFAABB)) 
    \mem_oen_reg[0]_i_2 
       (.I0(\PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1_i_2_n_0 ),
        .I1(Bus2IP_RdReq_emc),
        .I2(\mem_ce_reg[0]_i_5_n_0 ),
        .I3(crnt_state[4]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(\mem_oen_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[0]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[0]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [7]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[1]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[1]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [6]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[2]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[2]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [5]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[3]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[3]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [4]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[4]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[4]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [3]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[5]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[5]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [2]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[6]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[6]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [1]));
  LUT6 #(
    .INIT(64'h51545157FFFFFFFF)) 
    \mem_qwen_reg[7]_i_1 
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(Mem_Ben[7]),
        .O(\FSM_sequential_crnt_state_reg[4]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h0F0A0A1F)) 
    mem_rnw_reg_i_1
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(crnt_state[4]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(mem_RNW_cmb));
  LUT5 #(
    .INIT(32'h00FF0004)) 
    new_page_d1_i_1
       (.I0(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(new_page_d1_i_2_n_0),
        .I4(new_page_d1),
        .O(new_page));
  LUT6 #(
    .INIT(64'hDDDDCDCDCDCFCDDD)) 
    new_page_d1_i_2
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(crnt_state[4]),
        .I2(new_page_d1),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(crnt_state[3]),
        .O(new_page_d1_i_2_n_0));
  FDRE new_page_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(new_page),
        .Q(new_page_d1),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \rd_data_count[0]_i_1 
       (.I0(s_axi_mem_arlen),
        .I1(\FSM_sequential_emc_addr_ps_reg[2] ),
        .I2(\rd_data_count_reg[0] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000F00088000000)) 
    read_ack_reg_i_1
       (.I0(bus2Mem_RdReq),
        .I1(\FSM_sequential_crnt_state_reg[4]_4 ),
        .I2(read_ack_reg_reg_0),
        .I3(read_ack_reg_i_2_n_0),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .O(read_data_en_cmb));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h40)) 
    read_ack_reg_i_2
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(crnt_state[3]),
        .O(read_ack_reg_i_2_n_0));
  FDRE read_ack_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_data_en_cmb),
        .Q(read_ack),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT1 #(
    .INIT(2'h1)) 
    read_break_reg_d1_i_1
       (.I0(read_break_reg_d1_i_2_n_0),
        .O(read_break_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFFEFFF)) 
    read_break_reg_d1_i_2
       (.I0(read_break_reg_d1_i_3_n_0),
        .I1(read_break_reg_d1_i_4_n_0),
        .I2(crnt_state[3]),
        .I3(Bus2IP_RdReq_d1),
        .I4(read_break_reg_d1_reg_1),
        .I5(read_break_reg_d1),
        .O(read_break_reg_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBBBBF)) 
    read_break_reg_d1_i_3
       (.I0(crnt_state[4]),
        .I1(read_break_reg_d1),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(crnt_state[3]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(read_break_reg_d1_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    read_break_reg_d1_i_4
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(read_break_reg_d1_i_4_n_0));
  FDRE read_break_reg_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_break_reg),
        .Q(read_break_reg_d1),
        .R(bus2ip_reset));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    s_axi_mem_arready_INST_0_i_2
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(crnt_state[3]),
        .O(\FSM_sequential_crnt_state_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hA2000000)) 
    s_axi_mem_awready_INST_0_i_1
       (.I0(\FSM_sequential_crnt_state_reg[4]_0 ),
        .I1(s_axi_mem_arvalid),
        .I2(rw_flag_reg),
        .I3(s_axi_mem_wvalid),
        .I4(s_axi_mem_awvalid),
        .O(s_axi_mem_arvalid_0));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    s_axi_mem_wready_INST_0_i_1
       (.I0(\FSM_sequential_crnt_state_reg[1]_0 ),
        .I1(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1_0 ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0] ),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I4(\FSM_sequential_crnt_state_reg[1]_6 ),
        .I5(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(\FSM_sequential_crnt_state_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h55750000)) 
    s_axi_mem_wready_INST_0_i_2
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_emc_addr_ps[2]_i_3 ),
        .I2(\mem_a_int_reg[0] ),
        .I3(\PERBIT_GEN[0].FF_RST1_GEN.FDSE_i1 ),
        .I4(s_axi_mem_wready_INST_0_i_7_n_0),
        .O(\FSM_sequential_crnt_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    s_axi_mem_wready_INST_0_i_7
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I1(crnt_state[4]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .O(s_axi_mem_wready_INST_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h44544444)) 
    transaction_complete_reg_i_1
       (.I0(transaction_complete_reg_i_2_n_0),
        .I1(transaction_complete_reg),
        .I2(p_0_in),
        .I3(Bus2IP_Mem_CS_d1_reg_0),
        .I4(transaction_complete_reg_i_3_n_0),
        .O(transaction_complete));
  LUT6 #(
    .INIT(64'h8888AAAA8000AAAA)) 
    transaction_complete_reg_i_2
       (.I0(transaction_complete_reg_i_4_n_0),
        .I1(temp_bus2ip_cs),
        .I2(\PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1_0 ),
        .I3(bus2Mem_RdReq),
        .I4(\FSM_sequential_crnt_state_reg[4]_0 ),
        .I5(\mem_a_int_reg[0] ),
        .O(transaction_complete_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00013008)) 
    transaction_complete_reg_i_3
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(crnt_state[4]),
        .O(transaction_complete_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    transaction_complete_reg_i_4
       (.I0(crnt_state[4]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I2(crnt_state[3]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .O(transaction_complete_reg_i_4_n_0));
  FDRE transaction_complete_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(transaction_complete),
        .Q(transaction_complete_reg),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'hFFFEFFFAFFFFFFFA)) 
    transaction_done_reg_i_2
       (.I0(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [0]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I4(crnt_state[4]),
        .I5(read_complete_d_4),
        .O(\FSM_sequential_crnt_state_reg[2]_3 ));
  FDRE transaction_done_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(transaction_done_cmb),
        .Q(transaction_done_i),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'h0000101000FFD0D0)) 
    wlast_reg_i_2
       (.I0(crnt_state[3]),
        .I1(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I2(wlast_reg),
        .I3(wlast_reg_i_4_n_0),
        .I4(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I5(crnt_state[4]),
        .O(wlast_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF02022232)) 
    wlast_reg_i_3
       (.I0(wlast_reg),
        .I1(crnt_state[4]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [1]),
        .I3(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I4(wlast_reg_i_4_n_0),
        .I5(wlast_reg_i_5_n_0),
        .O(wlast_reg_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h00BF)) 
    wlast_reg_i_4
       (.I0(crnt_state[3]),
        .I1(s_axi_mem_wvalid),
        .I2(s_axi_mem_wlast),
        .I3(wlast_reg),
        .O(wlast_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    wlast_reg_i_5
       (.I0(\PERBIT_GEN[4].MULT_AND_i1_i_2_n_0 ),
        .I1(crnt_state[3]),
        .I2(\FSM_sequential_crnt_state_reg[2]_0 [2]),
        .I3(s_axi_mem_wlast),
        .I4(s_axi_mem_wvalid),
        .I5(\FSM_sequential_crnt_state_reg[1]_6 ),
        .O(wlast_reg_i_5_n_0));
  FDRE wlast_reg_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wlast),
        .Q(wlast_reg),
        .R(bus2ip_reset));
  MUXF7 wlast_reg_reg_i_1
       (.I0(wlast_reg_i_2_n_0),
        .I1(wlast_reg_i_3_n_0),
        .O(wlast),
        .S(\FSM_sequential_crnt_state_reg[2]_0 [0]));
endmodule

(* ORIG_REF_NAME = "mem_steer" *) 
module meowrouter_axi_emc_0_1_mem_steer
   (D,
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ,
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 ,
    mem_dqt_t_d,
    bus2ip_reset,
    data_strobe_c,
    \DATA_STORE_GEN[56].WRDATA_REG_0 ,
    s_axi_aclk,
    readreq_th_reset,
    read_ack,
    Q,
    mem_WEN_cmb);
  output [63:0]D;
  output \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  output [63:0]\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 ;
  output mem_dqt_t_d;
  input bus2ip_reset;
  input data_strobe_c;
  input [63:0]\DATA_STORE_GEN[56].WRDATA_REG_0 ;
  input s_axi_aclk;
  input readreq_th_reset;
  input read_ack;
  input [63:0]Q;
  input mem_WEN_cmb;

  wire \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ;
  wire [63:0]D;
  wire [63:0]\DATA_STORE_GEN[56].WRDATA_REG_0 ;
  wire [63:0]Q;
  wire [63:0]\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 ;
  wire bus2ip_reset;
  wire data_strobe_c;
  wire mem_WEN_cmb;
  wire mem_dqt_t_d;
  wire read_ack;
  wire read_ack_d_4;
  wire readreq_th_reset;
  wire s_axi_aclk;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[0].RDACK_PIPE_ASYNC 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack),
        .Q(read_ack_d_4),
        .R(readreq_th_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(read_ack_d_4),
        .Q(\ASYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_ASYNC[1].RDACK_PIPE_ASYNC__0 ),
        .R(readreq_th_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[0].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [7]),
        .Q(D[63]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[10].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [13]),
        .Q(D[53]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[11].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [12]),
        .Q(D[52]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[12].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [11]),
        .Q(D[51]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[13].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [10]),
        .Q(D[50]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[14].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [9]),
        .Q(D[49]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[15].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [8]),
        .Q(D[48]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[16].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [23]),
        .Q(D[47]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[17].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [22]),
        .Q(D[46]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[18].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [21]),
        .Q(D[45]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[19].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [20]),
        .Q(D[44]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[1].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [6]),
        .Q(D[62]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[20].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [19]),
        .Q(D[43]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[21].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [18]),
        .Q(D[42]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[22].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [17]),
        .Q(D[41]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[23].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [16]),
        .Q(D[40]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[24].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [31]),
        .Q(D[39]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[25].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [30]),
        .Q(D[38]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[26].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [29]),
        .Q(D[37]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[27].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [28]),
        .Q(D[36]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[28].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [27]),
        .Q(D[35]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[29].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [26]),
        .Q(D[34]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[2].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [5]),
        .Q(D[61]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[30].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [25]),
        .Q(D[33]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[31].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [24]),
        .Q(D[32]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[32].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [39]),
        .Q(D[31]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[33].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [38]),
        .Q(D[30]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[34].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [37]),
        .Q(D[29]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[35].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [36]),
        .Q(D[28]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[36].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [35]),
        .Q(D[27]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[37].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [34]),
        .Q(D[26]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[38].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [33]),
        .Q(D[25]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[39].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [32]),
        .Q(D[24]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[3].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [4]),
        .Q(D[60]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[40].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [47]),
        .Q(D[23]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[41].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [46]),
        .Q(D[22]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[42].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [45]),
        .Q(D[21]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[43].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [44]),
        .Q(D[20]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[44].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [43]),
        .Q(D[19]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[45].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [42]),
        .Q(D[18]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[46].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [41]),
        .Q(D[17]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[47].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [40]),
        .Q(D[16]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[48].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [55]),
        .Q(D[15]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[49].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [54]),
        .Q(D[14]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[4].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [3]),
        .Q(D[59]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[50].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [53]),
        .Q(D[13]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[51].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [52]),
        .Q(D[12]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[52].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [51]),
        .Q(D[11]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[53].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [50]),
        .Q(D[10]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[54].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [49]),
        .Q(D[9]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[55].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [48]),
        .Q(D[8]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[56].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [63]),
        .Q(D[7]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[57].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [62]),
        .Q(D[6]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[58].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [61]),
        .Q(D[5]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[59].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [60]),
        .Q(D[4]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[5].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [2]),
        .Q(D[58]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[60].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [59]),
        .Q(D[3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[61].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [58]),
        .Q(D[2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[62].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [57]),
        .Q(D[1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[63].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [56]),
        .Q(D[0]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[6].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [1]),
        .Q(D[57]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[7].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [0]),
        .Q(D[56]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[8].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [15]),
        .Q(D[55]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \DATA_STORE_GEN[9].WRDATA_REG 
       (.C(s_axi_aclk),
        .CE(data_strobe_c),
        .D(\DATA_STORE_GEN[56].WRDATA_REG_0 [14]),
        .Q(D[54]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[63]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [63]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[62]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [62]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[61]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [61]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[60]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [60]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[59]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [59]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[58]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [58]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[57]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [57]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[0].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[56]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [56]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[55]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [55]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[54]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [54]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[53]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [53]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[52]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [52]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[51]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [51]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[50]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [50]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[49]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [49]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[1].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[48]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [48]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[47]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [47]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[46]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [46]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[45]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [45]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[44]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [44]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[43]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [43]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[42]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [42]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[41]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [41]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[2].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[40]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [40]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[39]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [39]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[38]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [38]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[37]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [37]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[36]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [36]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[35]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [35]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[34]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [34]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[33]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [33]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[3].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[32]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [32]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[31]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [31]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[30]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [30]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[29]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [29]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[28]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [28]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[27]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [27]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[26]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [26]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[25]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [25]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[4].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[24]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [24]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[23]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [23]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[22]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [22]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[21]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [21]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[20]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [20]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[19]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [19]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[18]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [18]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[17]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [17]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[5].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[16]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [16]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[15]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [15]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[14]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [14]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[13]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [13]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[12]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [12]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[11]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [11]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[10]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [10]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[9]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [9]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[6].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[8]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [8]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[0].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[7]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [7]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[1].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [6]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[2].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [5]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[3].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [4]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[4].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [3]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[5].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [2]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[6].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [1]),
        .R(bus2ip_reset));
  (* BOX_TYPE = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    \RDDATA_GEN[7].RDDATA_BYTE_GEN[7].RDDATA_REG 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_0 [0]),
        .R(bus2ip_reset));
  FDSE mem_dqt_t_d_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(mem_WEN_cmb),
        .Q(mem_dqt_t_d),
        .S(bus2ip_reset));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module meowrouter_axi_emc_0_1_srl_fifo_rbu_f
   (A,
    s_axi_mem_rresp,
    \FSM_sequential_emc_addr_ps_reg[2] ,
    IP2Bus_RdAck_reg,
    \derived_burst_reg_reg[1] ,
    IP2Bus_RdAck_reg_0,
    E,
    \FSM_sequential_emc_addr_ps_reg[0] ,
    s_axi_mem_rvalid,
    s_axi_mem_rdata,
    bus2ip_reset,
    s_axi_aclk,
    S,
    bus2ip_rnw,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ,
    Q,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] ,
    p_0_out,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ,
    s_axi_mem_rready,
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ,
    ip2bus_rdack,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ,
    \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ,
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ,
    rd_fifo_wr_en,
    in);
  output [0:0]A;
  output [0:0]s_axi_mem_rresp;
  output \FSM_sequential_emc_addr_ps_reg[2] ;
  output IP2Bus_RdAck_reg;
  output \derived_burst_reg_reg[1] ;
  output IP2Bus_RdAck_reg_0;
  output [0:0]E;
  output \FSM_sequential_emc_addr_ps_reg[0] ;
  output s_axi_mem_rvalid;
  output [63:0]s_axi_mem_rdata;
  input bus2ip_reset;
  input s_axi_aclk;
  input [0:0]S;
  input bus2ip_rnw;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  input [2:0]Q;
  input [0:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] ;
  input p_0_out;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ;
  input s_axi_mem_rready;
  input \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  input ip2bus_rdack;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ;
  input \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ;
  input \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ;
  input rd_fifo_wr_en;
  input [0:64]in;

  wire [0:0]A;
  wire [0:0]\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ;
  wire \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ;
  wire CNTR_INCR_DECR_ADDN_F_I_n_0;
  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_11;
  wire CNTR_INCR_DECR_ADDN_F_I_n_13;
  wire CNTR_INCR_DECR_ADDN_F_I_n_18;
  wire CNTR_INCR_DECR_ADDN_F_I_n_19;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_20;
  wire CNTR_INCR_DECR_ADDN_F_I_n_21;
  wire CNTR_INCR_DECR_ADDN_F_I_n_22;
  wire CNTR_INCR_DECR_ADDN_F_I_n_23;
  wire CNTR_INCR_DECR_ADDN_F_I_n_24;
  wire CNTR_INCR_DECR_ADDN_F_I_n_25;
  wire CNTR_INCR_DECR_ADDN_F_I_n_26;
  wire CNTR_INCR_DECR_ADDN_F_I_n_27;
  wire CNTR_INCR_DECR_ADDN_F_I_n_28;
  wire CNTR_INCR_DECR_ADDN_F_I_n_29;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_30;
  wire CNTR_INCR_DECR_ADDN_F_I_n_31;
  wire CNTR_INCR_DECR_ADDN_F_I_n_32;
  wire CNTR_INCR_DECR_ADDN_F_I_n_33;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [0:0]E;
  wire \FSM_sequential_emc_addr_ps_reg[0] ;
  wire \FSM_sequential_emc_addr_ps_reg[2] ;
  wire IP2Bus_RdAck_reg;
  wire IP2Bus_RdAck_reg_0;
  wire \MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0] ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ;
  wire \MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ;
  wire [2:0]Q;
  wire [0:0]S;
  wire bus2ip_reset;
  wire bus2ip_rnw;
  wire \derived_burst_reg_reg[1] ;
  wire fifo_full_p1;
  wire [0:64]in;
  wire ip2bus_rdack;
  wire p_0_out;
  wire rd_fifo_full;
  wire rd_fifo_wr_en;
  wire s_axi_aclk;
  wire [63:0]s_axi_mem_rdata;
  wire s_axi_mem_rready;
  wire [0:0]s_axi_mem_rresp;
  wire s_axi_mem_rvalid;

  LUT2 #(
    .INIT(4'h1)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[11]_i_5 
       (.I0(IP2Bus_RdAck_reg),
        .I1(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[7] ),
        .O(IP2Bus_RdAck_reg_0));
  LUT6 #(
    .INIT(64'h8888A8888888A8A8)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i[3]_i_3 
       (.I0(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3] ),
        .I1(p_0_out),
        .I2(IP2Bus_RdAck_reg_0),
        .I3(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I4(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_0 ),
        .I5(\BUS2IP_ADDR_GEN_DATA_WDTH_64.bus2ip_addr_i_reg[3]_1 ),
        .O(\derived_burst_reg_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF100000)) 
    \BUS2IP_ADDR_GEN_DATA_WDTH_64.internal_count[2]_i_3 
       (.I0(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_1 ),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_2 ),
        .I2(ip2bus_rdack),
        .I3(rd_fifo_full),
        .I4(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_3 ),
        .I5(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_4 ),
        .O(IP2Bus_RdAck_reg));
  meowrouter_axi_emc_0_1_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.A({CNTR_INCR_DECR_ADDN_F_I_n_8,CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10,CNTR_INCR_DECR_ADDN_F_I_n_11,A}),
        .E(E),
        .\FSM_sequential_emc_addr_ps_reg[0] (\FSM_sequential_emc_addr_ps_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_rep__0_0 ({CNTR_INCR_DECR_ADDN_F_I_n_28,CNTR_INCR_DECR_ADDN_F_I_n_29,CNTR_INCR_DECR_ADDN_F_I_n_30}),
        .\INFERRED_GEN.cnt_i_reg[2]_rep__2_0 ({CNTR_INCR_DECR_ADDN_F_I_n_31,CNTR_INCR_DECR_ADDN_F_I_n_32,CNTR_INCR_DECR_ADDN_F_I_n_33}),
        .\INFERRED_GEN.cnt_i_reg[4]_rep_0 ({CNTR_INCR_DECR_ADDN_F_I_n_21,CNTR_INCR_DECR_ADDN_F_I_n_22,CNTR_INCR_DECR_ADDN_F_I_n_23,CNTR_INCR_DECR_ADDN_F_I_n_24,CNTR_INCR_DECR_ADDN_F_I_n_25}),
        .\INFERRED_GEN.cnt_i_reg[4]_rep__0_0 (CNTR_INCR_DECR_ADDN_F_I_n_13),
        .\INFERRED_GEN.cnt_i_reg[4]_rep__2_0 ({CNTR_INCR_DECR_ADDN_F_I_n_26,CNTR_INCR_DECR_ADDN_F_I_n_27}),
        .\INFERRED_GEN.cnt_i_reg[5]_rep_0 (CNTR_INCR_DECR_ADDN_F_I_n_18),
        .\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 (Q),
        .\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2_0 (\MEM_DECODE_GEN[0].rdce_out_i[0]_i_2 ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7}),
        .S(S),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_19,CNTR_INCR_DECR_ADDN_F_I_n_20}),
        .bus2ip_reset(bus2ip_reset),
        .fifo_full_p1(fifo_full_p1),
        .p_0_out(p_0_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_mem_rready(s_axi_mem_rready),
        .s_axi_mem_rvalid(s_axi_mem_rvalid));
  meowrouter_axi_emc_0_1_dynshreg_f DYNSHREG_F_I
       (.A({CNTR_INCR_DECR_ADDN_F_I_n_8,CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10,CNTR_INCR_DECR_ADDN_F_I_n_11,A}),
        .\INFERRED_GEN.data_reg[255][16]_srl32__4_0 ({CNTR_INCR_DECR_ADDN_F_I_n_31,CNTR_INCR_DECR_ADDN_F_I_n_32,CNTR_INCR_DECR_ADDN_F_I_n_33}),
        .\INFERRED_GEN.data_reg[255][31]_mux__2_0 ({CNTR_INCR_DECR_ADDN_F_I_n_21,CNTR_INCR_DECR_ADDN_F_I_n_22,CNTR_INCR_DECR_ADDN_F_I_n_23,CNTR_INCR_DECR_ADDN_F_I_n_24,CNTR_INCR_DECR_ADDN_F_I_n_25}),
        .\INFERRED_GEN.data_reg[255][32]_srl32__4_0 ({CNTR_INCR_DECR_ADDN_F_I_n_26,CNTR_INCR_DECR_ADDN_F_I_n_27}),
        .\INFERRED_GEN.data_reg[255][40]_srl32__0_0 ({CNTR_INCR_DECR_ADDN_F_I_n_28,CNTR_INCR_DECR_ADDN_F_I_n_29,CNTR_INCR_DECR_ADDN_F_I_n_30}),
        .\INFERRED_GEN.data_reg[255][54]_srl32__4_0 (CNTR_INCR_DECR_ADDN_F_I_n_13),
        .\INFERRED_GEN.data_reg[255][63]_mux__3_0 (CNTR_INCR_DECR_ADDN_F_I_n_18),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_0,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7}),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_19,CNTR_INCR_DECR_ADDN_F_I_n_20}),
        .bus2ip_rnw(bus2ip_rnw),
        .in(in),
        .rd_fifo_wr_en(rd_fifo_wr_en),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_mem_rdata(s_axi_mem_rdata),
        .s_axi_mem_rresp(s_axi_mem_rresp));
  FDRE FIFO_Full_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(rd_fifo_full),
        .R(bus2ip_reset));
  LUT6 #(
    .INIT(64'h4444444404444444)) 
    \MEM_DECODE_GEN[0].rdce_out_i[0]_i_1 
       (.I0(IP2Bus_RdAck_reg),
        .I1(\MEM_DECODE_GEN[0].rdce_out_i_reg[0] ),
        .I2(\MEM_DECODE_GEN[0].rdce_out_i_reg[0]_0 ),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\FSM_sequential_emc_addr_ps_reg[2] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
