

================================================================
== Vitis HLS Report for 'dataflow_in_loop_ln131_for_each_patch'
================================================================
* Date:           Wed Jul 31 17:03:19 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      122|      124|  1.220 us|  1.240 us|   24|   24|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |                   Type                   |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+
        |layernorm_accumulate_U0  |layernorm_accumulate  |       34|       35|  0.340 us|  0.350 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
        |layernorm_output_U0      |layernorm_output      |       87|       88|  0.870 us|  0.880 us|   24|   24|  loop rewind stp(delay=0 clock cycles(s))|
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        -|    91|   10415|   12884|    -|
|Memory           |        8|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|      12|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    91|   10625|   13180|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     7|       4|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |layernorm_accumulate_U0  |layernorm_accumulate  |        0|  32|  1788|   1722|    0|
    |layernorm_output_U0      |layernorm_output      |        0|  59|  8627|  11162|    0|
    +-------------------------+----------------------+---------+----+------+-------+-----+
    |Total                    |                      |        0|  91| 10415|  12884|    0|
    +-------------------------+----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                                   Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_patch_data_M_elems_V_U    |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_1_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_2_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_3_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_4_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_5_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_6_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    |x_patch_data_M_elems_V_7_U  |dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    24|   32|     1|          768|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                                                            |        8|  0|   0|    0|   192|  256|     8|         6144|
    +----------------------------+----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-------------+---------+----+----+-----+------+-----+---------+
    |     Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------+---------+----+----+-----+------+-----+---------+
    |mean_V_U     |        0|  99|   0|    -|     2|   32|       64|
    |mean_sq_V_U  |        0|  99|   0|    -|     2|   32|       64|
    +-------------+---------+----+----+-----+------+-----+---------+
    |Total        |        0| 198|   0|    0|     4|   64|      128|
    +-------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_mean_V                          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_mean_sq_V                       |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_x_patch_data_M_elems_V_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |layernorm_accumulate_U0_ap_continue             |       and|   0|  0|   2|           1|           1|
    |layernorm_accumulate_U0_ap_start                |       and|   0|  0|   2|           1|           1|
    |layernorm_output_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_V                    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_mean_sq_V                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_x_patch_data_M_elems_V_7  |        or|   0|  0|   2|           1|           1|
    |ap_sync_layernorm_accumulate_U0_ap_ready        |        or|   0|  0|   2|           1|           1|
    |ap_sync_layernorm_output_U0_ap_ready            |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  54|          27|          27|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_mean_V                    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_mean_sq_V                 |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_7  |   9|          2|    1|          2|
    |ap_sync_reg_layernorm_accumulate_U0_ap_ready        |   9|          2|    1|          2|
    |ap_sync_reg_layernorm_output_U0_ap_ready            |   9|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 108|         24|   12|         24|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_mean_V                    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_mean_sq_V                 |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_x_patch_data_M_elems_V_7  |  1|   0|    1|          0|
    |ap_sync_reg_layernorm_accumulate_U0_ap_ready        |  1|   0|    1|          0|
    |ap_sync_reg_layernorm_output_U0_ap_ready            |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               | 12|   0|   12|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop__ln131_for_each_patch|  return value|
|m_axi_inout2_AWVALID   |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWREADY   |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWADDR    |  out|   64|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWID      |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWLEN     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWSIZE    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWBURST   |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWLOCK    |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWCACHE   |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWPROT    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWQOS     |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWREGION  |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_AWUSER    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WVALID    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WREADY    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WDATA     |  out|  256|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WSTRB     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WLAST     |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WID       |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_WUSER     |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARVALID   |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARREADY   |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARADDR    |  out|   64|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARID      |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARLEN     |  out|   32|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARSIZE    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARBURST   |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARLOCK    |  out|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARCACHE   |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARPROT    |  out|    3|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARQOS     |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARREGION  |  out|    4|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_ARUSER    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RVALID    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RREADY    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RDATA     |   in|  256|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RLAST     |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RID       |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RFIFONUM  |   in|    9|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RUSER     |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_RRESP     |   in|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BVALID    |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BREADY    |  out|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BRESP     |   in|    2|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BID       |   in|    1|       m_axi|                                  inout2|       pointer|
|m_axi_inout2_BUSER     |   in|    1|       m_axi|                                  inout2|       pointer|
|patch                  |   in|    8|     ap_none|                                   patch|        scalar|
|patch_ap_vld           |   in|    1|     ap_none|                                   patch|        scalar|
|x                      |   in|   64|     ap_none|                                       x|        scalar|
|x_ap_vld               |   in|    1|     ap_none|                                       x|        scalar|
|m_axi_inout1_AWVALID   |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWREADY   |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWADDR    |  out|   64|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWID      |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWLEN     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWSIZE    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWBURST   |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWLOCK    |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWCACHE   |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWPROT    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWQOS     |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWREGION  |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_AWUSER    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WVALID    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WREADY    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WDATA     |  out|  256|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WSTRB     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WLAST     |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WID       |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_WUSER     |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARVALID   |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARREADY   |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARADDR    |  out|   64|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARID      |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARLEN     |  out|   32|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARSIZE    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARBURST   |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARLOCK    |  out|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARCACHE   |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARPROT    |  out|    3|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARQOS     |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARREGION  |  out|    4|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_ARUSER    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RVALID    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RREADY    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RDATA     |   in|  256|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RLAST     |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RID       |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RFIFONUM  |   in|    9|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RUSER     |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_RRESP     |   in|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BVALID    |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BREADY    |  out|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BRESP     |   in|    2|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BID       |   in|    1|       m_axi|                                  inout1|       pointer|
|m_axi_inout1_BUSER     |   in|    1|       m_axi|                                  inout1|       pointer|
|out_r                  |   in|   64|     ap_none|                                   out_r|        scalar|
|out_r_ap_vld           |   in|    1|     ap_none|                                   out_r|        scalar|
|weights_address0       |  out|    5|   ap_memory|                                 weights|         array|
|weights_ce0            |  out|    1|   ap_memory|                                 weights|         array|
|weights_d0             |  out|  128|   ap_memory|                                 weights|         array|
|weights_q0             |   in|  128|   ap_memory|                                 weights|         array|
|weights_we0            |  out|    1|   ap_memory|                                 weights|         array|
|weights_address1       |  out|    5|   ap_memory|                                 weights|         array|
|weights_ce1            |  out|    1|   ap_memory|                                 weights|         array|
|weights_d1             |  out|  128|   ap_memory|                                 weights|         array|
|weights_q1             |   in|  128|   ap_memory|                                 weights|         array|
|weights_we1            |  out|    1|   ap_memory|                                 weights|         array|
|bias_address0          |  out|    5|   ap_memory|                                    bias|         array|
|bias_ce0               |  out|    1|   ap_memory|                                    bias|         array|
|bias_d0                |  out|  128|   ap_memory|                                    bias|         array|
|bias_q0                |   in|  128|   ap_memory|                                    bias|         array|
|bias_we0               |  out|    1|   ap_memory|                                    bias|         array|
|bias_address1          |  out|    5|   ap_memory|                                    bias|         array|
|bias_ce1               |  out|    1|   ap_memory|                                    bias|         array|
|bias_d1                |  out|  128|   ap_memory|                                    bias|         array|
|bias_q1                |   in|  128|   ap_memory|                                    bias|         array|
|bias_we1               |  out|    1|   ap_memory|                                    bias|         array|
|norm_eps_V             |   in|    3|     ap_none|                              norm_eps_V|       pointer|
|norm_eps_V_ap_vld      |   in|    1|     ap_none|                              norm_eps_V|       pointer|
+-----------------------+-----+-----+------------+----------------------------------------+--------------+

