Function main
Total: 60 test cases*
Branch coverage: 50.00%*
Total paths: 15 paths (13 infeasible)

Test 1:
BUF_SIZE	=	-3
UCSRB	=	0
UDR	=	1
__res_BV	=	0
__res_SFR_BYTE	=	0
__res_shiftr_bitwise	=	-2
__tmp_1	=	-3
__tmp_2	=	-1
__tmp_3	=	1
__tmp_4	=	-2
servo	=	-3
servo_widths	=	0
tx_buf	=	-3
tx_head	=	-3
tx_tail	=	-1

Test 2:
BUF_SIZE	=	-3
UCSRB	=	1
UDR	=	1
__res_BV	=	0
__res_SFR_BYTE	=	0
__res_shiftr_bitwise	=	-2
__tmp_1	=	-3
__tmp_2	=	-1
__tmp_3	=	1
__tmp_4	=	-2
servo	=	-3
servo_widths	=	0
tx_buf	=	-3
tx_head	=	-3
tx_tail	=	-1

Test 3:
BUF_SIZE	=	-1
UCSRB   =       2
UDR	=	-2
__res_BV	=	-3
__res_SFR_BYTE	=	3
__res_shiftr_bitwise	=	-2
__tmp_1	=	0
__tmp_2	=	1
__tmp_3	=	-1
__tmp_4	=	-1
servo	=	-1
servo_widths	=	2
tx_buf	=	3
tx_head	=	-2
tx_tail	=	0

Test 4:
BUF_SIZE        =       1
UCSRB   =       6
UDR     =       2
__res_BV        =       -3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       1
__tmp_4 =       -1
servo   =       1
servo_widths    =       2
tx_buf  =       2
tx_head =       -2
tx_tail =       1

Test 5:
BUF_SIZE        =       10
UCSRB   =       10
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       1
__tmp_3 =       1
__tmp_4 =       1
servo   =       1
servo_widths    =       2
tx_buf  =       3
tx_head =       -2
tx_tail =       0

Test 6:
BUF_SIZE        =       1
UCSRB   =       -3
UDR     =       12
__res_BV        =       -3
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -2
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       0
servo   =       -1
servo_widths    =       2
tx_buf  =       12
tx_head =       2
tx_tail =       1

Test 7:
BUF_SIZE        =       7
UCSRB   =       0
UDR     =       4
__res_BV        =       -1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       1
__tmp_4 =       1
servo   =       0
servo_widths    =       2
tx_buf  =       3
tx_head =       2
tx_tail =       0

Test 8:
BUF_SIZE        =       -2
UCSRB   =       0
UDR     =       5
__res_BV        =       -3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       10
__tmp_3 =       2
__tmp_4 =       5
servo   =       1
servo_widths    =       2
tx_buf  =       1
tx_head =       -2
tx_tail =       1

Test 9:
BUF_SIZE        =       1
UCSRB   =       -6
UDR     =       22
__res_BV        =       -2
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       -2
__tmp_1 =       10
__tmp_2 =       3
__tmp_3 =       1
__tmp_4 =       2
servo   =       0
servo_widths    =       2
tx_buf  =       -1
tx_head =       2
tx_tail =       4

Test 10:
BUF_SIZE        =       -1
UCSRB   =       5
UDR     =       -2
__res_BV        =       -3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       12
__tmp_1 =       2
__tmp_2 =       2
__tmp_3 =       2
__tmp_4 =       0
servo   =       1
servo_widths    =       0
tx_buf  =       21
tx_head =       0
tx_tail =       1

Test 11:
BUF_SIZE        =       10
UCSRB   =       8
UDR     =       1
__res_BV        =       1
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       0
__tmp_1 =       11
__tmp_2 =       1
__tmp_3 =       -44
__tmp_4 =       10
servo   =       -2
servo_widths    =       2
tx_buf  =       3
tx_head =       2
tx_tail =       11

Test 12:
BUF_SIZE        =       0
UCSRB   =       0
UDR     =       0
__res_BV        =       -2
__res_SFR_BYTE  =       4
__res_shiftr_bitwise    =       5
__tmp_1 =       2
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       7
servo_widths    =       0
tx_buf  =       1
tx_head =       2
tx_tail =       1

Test 13:
BUF_SIZE        =       0
UCSRB   =       1
UDR     =       5
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       10
__tmp_1 =       1
__tmp_2 =       3
__tmp_3 =       0
__tmp_4 =       0
servo   =       0
servo_widths    =       2
tx_buf  =       0
tx_head =       3
tx_tail =       10

Test 14:
BUF_SIZE        =       -1
UCSRB   =       0
UDR     =       -2
__res_BV        =       -3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       1
__tmp_3 =       -1
__tmp_4 =       -1
servo   =       -1
servo_widths    =       2
tx_buf  =       3
tx_head =       -2
tx_tail =       0

Test 15:
BUF_SIZE        =       -6
UCSRB   =       1
UDR     =       -3
__res_BV        =       5
__res_SFR_BYTE  =       4
__res_shiftr_bitwise    =       -1
__tmp_1 =       5
__tmp_2 =       1
__tmp_3 =       -4
__tmp_4 =       2
servo   =       11
servo_widths    =       2
tx_buf  =       1
tx_head =       20
tx_tail =       1

Test 16:
BUF_SIZE        =       -1
UCSRB   =       -10
UDR     =       -2
__res_BV        =       -3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       1
__tmp_3 =       -1
__tmp_4 =       -1
servo   =       -1
servo_widths    =       2
tx_buf  =       3
tx_head =       -2
tx_tail =       0

Test 17:
BUF_SIZE        =       1
UCSRB   =       1
UDR     =       -2
__res_BV        =       0
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       4
__tmp_1 =       1
__tmp_2 =       2
__tmp_3 =       0
__tmp_4 =       -1
servo   =       0
servo_widths    =       2
tx_buf  =       2
tx_head =       1
tx_tail =       1

Test 18:
BUF_SIZE        =       5
UCSRB   =       0
UDR     =       2
__res_BV        =       -1
__res_SFR_BYTE  =       10
__res_shiftr_bitwise    =       9
__tmp_1 =       2
__tmp_2 =       2
__tmp_3 =       -1
__tmp_4 =       -1
servo   =       1
servo_widths    =       0
tx_buf  =       3
tx_head =       -2
tx_tail =       0

Test 19:
BUF_SIZE        =       5
UCSRB   =       1
UDR     =       2
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       -1
__tmp_1 =       2
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       0
servo   =       9
servo_widths    =       2
tx_buf  =       0
tx_head =       4
tx_tail =       3

Test 20:
BUF_SIZE        =       0
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -1
__tmp_1 =       1
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       1
servo   =       3
servo_widths    =       12
tx_buf  =       2
tx_head =       0
tx_tail =       11

Test 21:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       2
__res_BV        =       10
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -1
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       1
__tmp_4 =       -1
servo   =       3
servo_widths    =       12
tx_buf  =       2
tx_head =       0
tx_tail =       11

Test 22:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -1
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       1
__tmp_4 =       1
servo   =       3
servo_widths    =       12
tx_buf  =       1
tx_head =       2
tx_tail =       12

Test 23:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       4
__res_BV        =       -1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       1
__tmp_1 =       1
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       1
servo   =       3
servo_widths    =       12
tx_buf  =       2
tx_head =       0
tx_tail =       11

Test 24:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       4
__res_BV        =       1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       1
__tmp_1 =       1
__tmp_2 =       -1
__tmp_3 =       -1
__tmp_4 =       1
servo   =       3
servo_widths    =       5
tx_buf  =       2
tx_head =       1
tx_tail =       0

Test 25:
BUF_SIZE        =       2
UCSRB   =       2
UDR     =       0
__res_BV        =       -1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       4
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       3
servo_widths    =       4
tx_buf  =       2
tx_head =       0
tx_tail =       1

Test 26:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       0
__res_BV        =       -1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       1
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       0
servo   =       3
servo_widths    =       12
tx_buf  =       2
tx_head =       1
tx_tail =       11

Test 27:
BUF_SIZE        =       0
UCSRB   =       2
UDR     =       -1
__res_BV        =       -1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       4
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       3
servo_widths    =       4
tx_buf  =       2
tx_head =       -1
tx_tail =       1 

Test 28:
BUF_SIZE        =       2
UCSRB   =       2
UDR     =       -1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       1
servo_widths    =       4
tx_buf  =       1
tx_head =       1
tx_tail =       0 

Test 29:
BUF_SIZE        =       2
UCSRB   =       1
UDR     =       1
__res_BV        =       -1
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       3
servo_widths    =       4
tx_buf  =       0
tx_head =       0
tx_tail =       -1 

Test 30:
BUF_SIZE        =       -2
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       0
servo_widths    =       4
tx_buf  =       11
tx_head =       11
tx_tail =       0

Test 31: 
BUF_SIZE        =       -2
UCSRB   =       2
UDR     =       -1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       1
__tmp_1 =       3
__tmp_2 =       3
__tmp_3 =       0
__tmp_4 =       1
servo   =       1
servo_widths    =       4
tx_buf  =       12
tx_head =       1
tx_tail =       1

Test 32:
BUF_SIZE        =       -2
UCSRB   =       2
UDR     =       -2
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       1
servo_widths    =       0
tx_buf  =       11
tx_head =       1
tx_tail =       10

Test 33:
BUF_SIZE        =       -6
UCSRB   =       1
UDR     =       3
__res_BV        =       5
__res_SFR_BYTE  =       4
__res_shiftr_bitwise    =       -1
__tmp_1 =       5
__tmp_2 =       1
__tmp_3 =       -4
__tmp_4 =       2
servo   =       1
servo_widths    =       2
tx_buf  =       1
tx_head =       2
tx_tail =       11

Test 34:
BUF_SIZE        =       -6
UCSRB   =       1
UDR     =       -3
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       1
__tmp_1 =       5
__tmp_2 =       1
__tmp_3 =       -4
__tmp_4 =       2
servo   =       11
servo_widths    =       2
tx_buf  =       1
tx_head =       20
tx_tail =       11

Test 35:
BUF_SIZE        =       -1
UCSRB   =       -10
UDR     =       0
__res_BV        =       -3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       0
servo   =       0
servo_widths    =       2
tx_buf  =       3
tx_head =       -2
tx_tail =       1

Test 36:
BUF_SIZE        =       1
UCSRB   =       -1
UDR     =       -2
__res_BV        =       -3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       5
__tmp_1 =       0
__tmp_2 =       1
__tmp_3 =       1
__tmp_4 =       1
servo   =       1
servo_widths    =       2
tx_buf  =       3
tx_head =       -2
tx_tail =       0

Test 37:
BUF_SIZE        =       10
UCSRB   =       1
UDR     =       0
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       10
__tmp_1 =       1
__tmp_2 =       3
__tmp_3 =       0
__tmp_4 =       0
servo   =       0
servo_widths    =       2
tx_buf  =       0
tx_head =       3
tx_tail =       10

Test 38:
BUF_SIZE        =       0
UCSRB   =       1
UDR     =       5
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       2
__tmp_1 =       1
__tmp_2 =       3
__tmp_3 =       2
__tmp_4 =       4
servo   =       5
servo_widths    =       2
tx_buf  =       0
tx_head =       3
tx_tail =       0

Test 39:
BUF_SIZE        =       8
UCSRB   =       1
UDR     =       1
__res_BV        =       1
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       1
__tmp_1 =       1
__tmp_2 =       3
__tmp_3 =       2
__tmp_4 =       2
servo   =       2
servo_widths    =       2
tx_buf  =       0
tx_head =       3
tx_tail =       10

Test 40:
BUF_SIZE        =       10
UCSRB   =       1
UDR     =       1
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       5
__tmp_1 =       1
__tmp_2 =       3
__tmp_3 =       0
__tmp_4 =       0
servo   =       3
servo_widths    =       2
tx_buf  =       0
tx_head =       3
tx_tail =       3

Test 41: 
BUF_SIZE        =       -6
UCSRB   =       1
UDR     =       3
__res_BV        =       5
__res_SFR_BYTE  =       4
__res_shiftr_bitwise    =       1
__tmp_1 =       5
__tmp_2 =       11
__tmp_3 =       4
__tmp_4 =       2
servo   =       1
servo_widths    =       2
tx_buf  =       1
tx_head =       0
tx_tail =       1

Test 42:
BUF_SIZE        =       -6
UCSRB   =       0
UDR     =       -3
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -1
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       -4
__tmp_4 =       2
servo   =       11
servo_widths    =       2
tx_buf  =       1
tx_head =       20
tx_tail =       1

Test 43:
BUF_SIZE        =       -1
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       2
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       0
servo_widths    =       4
tx_buf  =       1
tx_head =       1
tx_tail =       0

Test 44:
BUF_SIZE        =       -2
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       2
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       10
__tmp_4 =       10
servo   =       0
servo_widths    =       4
tx_buf  =       10
tx_head =       10
tx_tail =       0

Test 45:
BUF_SIZE        =       1
UCSRB   =       2
UDR     =       2
__res_BV        =       3
__res_SFR_BYTE  =       -3
__res_shiftr_bitwise    =       2
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       1
__tmp_4 =       1
servo   =       1
servo_widths    =       2
tx_buf  =       2
tx_head =       -2
tx_tail =       -1

Test 46:
BUF_SIZE        =       2
UCSRB   =       0
UDR     =       0
__res_BV        =       0
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       0
__tmp_3 =       1
__tmp_4 =       -1
servo   =       1
servo_widths    =       0
tx_buf  =       2
tx_head =       -2
tx_tail =       -1

Test 47:
BUF_SIZE        =       3
UCSRB   =       0
UDR     =       1
__res_BV        =       0
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       -2
__tmp_1 =       -3
__tmp_2 =       -1
__tmp_3 =       1
__tmp_4 =       -2
servo   =       -3
servo_widths    =       0
tx_buf  =       3
tx_head =       3
tx_tail =       1

Test 48:
BUF_SIZE        =       -3
UCSRB   =       -1
UDR     =       0
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       -2
__tmp_1 =       0
__tmp_2 =       -1
__tmp_3 =       0
__tmp_4 =       2
servo   =       -3
servo_widths    =       0
tx_buf  =       3
tx_head =       -3
tx_tail =       -1

Test 49:
BUF_SIZE        =       -3
UCSRB   =       2
UDR     =       1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       0
__tmp_1 =       -3
__tmp_2 =       -1
__tmp_3 =       1
__tmp_4 =       -2
servo   =       -3
servo_widths    =       1
tx_buf  =       -3
tx_head =       -3
tx_tail =       2

Test 50:
BUF_SIZE        =       -4
UCSRB   =       1
UDR     =       2
__res_BV        =       -1
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       0
__tmp_1 =       -3
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       -2
servo   =       -3
servo_widths    =       0
tx_buf  =       -3
tx_head =       0
tx_tail =       -1

Test 51: 
BUF_SIZE        =       3
UCSRB   =       2
UDR     =       -2
__res_BV        =       0
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       3
__tmp_1 =       2
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       2
servo   =       2
servo_widths    =       4
tx_buf  =       1
tx_head =       10
tx_tail =       0

Test 52:
BUF_SIZE        =       2
UCSRB   =       2
UDR     =       -1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       2
__tmp_1 =       1
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       1
servo   =       1
servo_widths    =       2
tx_buf  =       10
tx_head =       0
tx_tail =       1

Test 53:
BUF_SIZE        =       4
UCSRB   =       1
UDR     =       1
__res_BV        =       2
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       0
__tmp_1 =       4
__tmp_2 =       4
__tmp_3 =       0
__tmp_4 =       2
servo   =       1
servo_widths    =       4
tx_buf  =       2
tx_head =       1
tx_tail =       3

Test 54:
BUF_SIZE        =       -2
UCSRB   =       -2
UDR     =       -1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       1
servo   =       0
servo_widths    =       4
tx_buf  =       1
tx_head =       0
tx_tail =       0

Test 55:
BUF_SIZE        =       10
UCSRB   =       0
UDR     =       -2
__res_BV        =       3
__res_SFR_BYTE  =       2
__res_shiftr_bitwise    =       1
__tmp_1 =       -2
__tmp_2 =       -1
__tmp_3 =       0
__tmp_4 =       0
servo   =       0
servo_widths    =       2
tx_buf  =       0
tx_head =       0
tx_tail =       1

Test 56:
BUF_SIZE        =       10
UCSRB   =       1
UDR     =       1
__res_BV        =       3
__res_SFR_BYTE  =       -1
__res_shiftr_bitwise    =       -2
__tmp_1 =       1
__tmp_2 =       0
__tmp_3 =       0
__tmp_4 =       0
servo   =       1
servo_widths    =       2
tx_buf  =       2
tx_head =       1
tx_tail =       3

Test 57:
BUF_SIZE        =       2
UCSRB   =       2
UDR     =       1
__res_BV        =       1
__res_SFR_BYTE  =       1
__res_shiftr_bitwise    =       10
__tmp_1 =       1
__tmp_2 =       10
__tmp_3 =       0
__tmp_4 =       1
servo   =       10
servo_widths    =       2
tx_buf  =       1
tx_head =       1
tx_tail =       0

Test 58:
BUF_SIZE        =       3
UCSRB   =       2
UDR     =       1
__res_BV        =       2
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       1
__tmp_3 =       0
__tmp_4 =       -1
servo   =       -1
servo_widths    =       4
tx_buf  =       1
tx_head =       2
tx_tail =       4

Test 59:
BUF_SIZE        =       4
UCSRB   =       6
UDR     =       1
__res_BV        =       3
__res_SFR_BYTE  =       3
__res_shiftr_bitwise    =       4
__tmp_1 =       0
__tmp_2 =       2
__tmp_3 =       2
__tmp_4 =       4
servo   =       2
servo_widths    =       2
tx_buf  =       1
tx_head =       1
tx_tail =       1

Test 60:
BUF_SIZE        =       -2
UCSRB   =       -2
UDR     =       -1
__res_BV        =       1
__res_SFR_BYTE  =       0
__res_shiftr_bitwise    =       0
__tmp_1 =       1
__tmp_2 =       2
__tmp_3 =       0
__tmp_4 =       4
servo   =       0
servo_widths    =       -2
tx_buf  =       2
tx_head =       -1
tx_tail =       3

