
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b18  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002ca0  08002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cd8  08002cd8  0002002c  2**0
                  CONTENTS
  4 .ARM          00000000  08002cd8  08002cd8  0002002c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002cd8  08002cd8  0002002c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cd8  08002cd8  00012cd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cdc  08002cdc  00012cdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000002c  20000000  08002ce0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002002c  2**0
                  CONTENTS
 10 .bss          000000a8  2000002c  2000002c  0002002c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000d4  200000d4  0002002c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008d98  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001415  00000000  00000000  00028df4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000658  00000000  00000000  0002a210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000005e0  00000000  00000000  0002a868  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001bfe0  00000000  00000000  0002ae48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00008fc4  00000000  00000000  00046e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a91b9  00000000  00000000  0004fdec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000f8fa5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001898  00000000  00000000  000f8ff8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002c88 	.word	0x08002c88

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08002c88 	.word	0x08002c88

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001cc:	f000 f984 	bl	80004d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d0:	f000 f810 	bl	80001f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d4:	f000 f894 	bl	8000300 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80001d8:	f000 f862 	bl	80002a0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart1, data, sizeof(data), 25);
 80001dc:	2319      	movs	r3, #25
 80001de:	221e      	movs	r2, #30
 80001e0:	4902      	ldr	r1, [pc, #8]	; (80001ec <main+0x24>)
 80001e2:	4803      	ldr	r0, [pc, #12]	; (80001f0 <main+0x28>)
 80001e4:	f002 f8b0 	bl	8002348 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e8:	e7fe      	b.n	80001e8 <main+0x20>
 80001ea:	bf00      	nop
 80001ec:	20000000 	.word	0x20000000
 80001f0:	20000048 	.word	0x20000048

080001f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b09e      	sub	sp, #120	; 0x78
 80001f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80001fe:	2228      	movs	r2, #40	; 0x28
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f002 fd38 	bl	8002c78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000208:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800020c:	2200      	movs	r2, #0
 800020e:	601a      	str	r2, [r3, #0]
 8000210:	605a      	str	r2, [r3, #4]
 8000212:	609a      	str	r2, [r3, #8]
 8000214:	60da      	str	r2, [r3, #12]
 8000216:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000218:	463b      	mov	r3, r7
 800021a:	223c      	movs	r2, #60	; 0x3c
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f002 fd2a 	bl	8002c78 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000224:	2302      	movs	r3, #2
 8000226:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000228:	2301      	movs	r3, #1
 800022a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800022c:	2310      	movs	r3, #16
 800022e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000230:	2302      	movs	r3, #2
 8000232:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000234:	2300      	movs	r3, #0
 8000236:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000238:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800023c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800023e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000242:	4618      	mov	r0, r3
 8000244:	f000 fc0e 	bl	8000a64 <HAL_RCC_OscConfig>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800024e:	f000 f86f 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000252:	230f      	movs	r3, #15
 8000254:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000256:	2302      	movs	r3, #2
 8000258:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800025a:	2300      	movs	r3, #0
 800025c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800025e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000262:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000264:	2300      	movs	r3, #0
 8000266:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000268:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800026c:	2100      	movs	r1, #0
 800026e:	4618      	mov	r0, r3
 8000270:	f001 fc36 	bl	8001ae0 <HAL_RCC_ClockConfig>
 8000274:	4603      	mov	r3, r0
 8000276:	2b00      	cmp	r3, #0
 8000278:	d001      	beq.n	800027e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800027a:	f000 f859 	bl	8000330 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800027e:	2301      	movs	r3, #1
 8000280:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000282:	2300      	movs	r3, #0
 8000284:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000286:	463b      	mov	r3, r7
 8000288:	4618      	mov	r0, r3
 800028a:	f001 fe5f 	bl	8001f4c <HAL_RCCEx_PeriphCLKConfig>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d001      	beq.n	8000298 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000294:	f000 f84c 	bl	8000330 <Error_Handler>
  }
}
 8000298:	bf00      	nop
 800029a:	3778      	adds	r7, #120	; 0x78
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002a4:	4b14      	ldr	r3, [pc, #80]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002a6:	4a15      	ldr	r2, [pc, #84]	; (80002fc <MX_USART1_UART_Init+0x5c>)
 80002a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80002aa:	4b13      	ldr	r3, [pc, #76]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002ac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80002b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002b2:	4b11      	ldr	r3, [pc, #68]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002b4:	2200      	movs	r2, #0
 80002b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80002b8:	4b0f      	ldr	r3, [pc, #60]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002be:	4b0e      	ldr	r3, [pc, #56]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002c0:	2200      	movs	r2, #0
 80002c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002c4:	4b0c      	ldr	r3, [pc, #48]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002c6:	220c      	movs	r2, #12
 80002c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ca:	4b0b      	ldr	r3, [pc, #44]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002cc:	2200      	movs	r2, #0
 80002ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002d0:	4b09      	ldr	r3, [pc, #36]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002d2:	2200      	movs	r2, #0
 80002d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80002d6:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002d8:	2200      	movs	r2, #0
 80002da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80002dc:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002de:	2200      	movs	r2, #0
 80002e0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002e2:	4805      	ldr	r0, [pc, #20]	; (80002f8 <MX_USART1_UART_Init+0x58>)
 80002e4:	f001 ffe2 	bl	80022ac <HAL_UART_Init>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80002ee:	f000 f81f 	bl	8000330 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	20000048 	.word	0x20000048
 80002fc:	40013800 	.word	0x40013800

08000300 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000306:	4b09      	ldr	r3, [pc, #36]	; (800032c <MX_GPIO_Init+0x2c>)
 8000308:	695b      	ldr	r3, [r3, #20]
 800030a:	4a08      	ldr	r2, [pc, #32]	; (800032c <MX_GPIO_Init+0x2c>)
 800030c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000310:	6153      	str	r3, [r2, #20]
 8000312:	4b06      	ldr	r3, [pc, #24]	; (800032c <MX_GPIO_Init+0x2c>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800031a:	607b      	str	r3, [r7, #4]
 800031c:	687b      	ldr	r3, [r7, #4]

}
 800031e:	bf00      	nop
 8000320:	370c      	adds	r7, #12
 8000322:	46bd      	mov	sp, r7
 8000324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	e7fe      	b.n	8000338 <Error_Handler+0x8>
	...

0800033c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <HAL_MspInit+0x44>)
 8000344:	699b      	ldr	r3, [r3, #24]
 8000346:	4a0e      	ldr	r2, [pc, #56]	; (8000380 <HAL_MspInit+0x44>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6193      	str	r3, [r2, #24]
 800034e:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <HAL_MspInit+0x44>)
 8000350:	699b      	ldr	r3, [r3, #24]
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <HAL_MspInit+0x44>)
 800035c:	69db      	ldr	r3, [r3, #28]
 800035e:	4a08      	ldr	r2, [pc, #32]	; (8000380 <HAL_MspInit+0x44>)
 8000360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000364:	61d3      	str	r3, [r2, #28]
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <HAL_MspInit+0x44>)
 8000368:	69db      	ldr	r3, [r3, #28]
 800036a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800036e:	603b      	str	r3, [r7, #0]
 8000370:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000372:	2007      	movs	r0, #7
 8000374:	f000 f9c8 	bl	8000708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000378:	bf00      	nop
 800037a:	3708      	adds	r7, #8
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}
 8000380:	40021000 	.word	0x40021000

08000384 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b08a      	sub	sp, #40	; 0x28
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800038c:	f107 0314 	add.w	r3, r7, #20
 8000390:	2200      	movs	r2, #0
 8000392:	601a      	str	r2, [r3, #0]
 8000394:	605a      	str	r2, [r3, #4]
 8000396:	609a      	str	r2, [r3, #8]
 8000398:	60da      	str	r2, [r3, #12]
 800039a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4a18      	ldr	r2, [pc, #96]	; (8000404 <HAL_UART_MspInit+0x80>)
 80003a2:	4293      	cmp	r3, r2
 80003a4:	d129      	bne.n	80003fa <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80003a6:	4b18      	ldr	r3, [pc, #96]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003a8:	699b      	ldr	r3, [r3, #24]
 80003aa:	4a17      	ldr	r2, [pc, #92]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003b0:	6193      	str	r3, [r2, #24]
 80003b2:	4b15      	ldr	r3, [pc, #84]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003b4:	699b      	ldr	r3, [r3, #24]
 80003b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80003ba:	613b      	str	r3, [r7, #16]
 80003bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003be:	4b12      	ldr	r3, [pc, #72]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003c0:	695b      	ldr	r3, [r3, #20]
 80003c2:	4a11      	ldr	r2, [pc, #68]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80003c8:	6153      	str	r3, [r2, #20]
 80003ca:	4b0f      	ldr	r3, [pc, #60]	; (8000408 <HAL_UART_MspInit+0x84>)
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d2:	60fb      	str	r3, [r7, #12]
 80003d4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80003d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80003da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003dc:	2302      	movs	r3, #2
 80003de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003e0:	2300      	movs	r3, #0
 80003e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003e4:	2303      	movs	r3, #3
 80003e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80003e8:	2307      	movs	r3, #7
 80003ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003ec:	f107 0314 	add.w	r3, r7, #20
 80003f0:	4619      	mov	r1, r3
 80003f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003f6:	f000 f9bb 	bl	8000770 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80003fa:	bf00      	nop
 80003fc:	3728      	adds	r7, #40	; 0x28
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	40013800 	.word	0x40013800
 8000408:	40021000 	.word	0x40021000

0800040c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000410:	e7fe      	b.n	8000410 <NMI_Handler+0x4>

08000412 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000416:	e7fe      	b.n	8000416 <HardFault_Handler+0x4>

08000418 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800041c:	e7fe      	b.n	800041c <MemManage_Handler+0x4>

0800041e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800041e:	b480      	push	{r7}
 8000420:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000422:	e7fe      	b.n	8000422 <BusFault_Handler+0x4>

08000424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000428:	e7fe      	b.n	8000428 <UsageFault_Handler+0x4>

0800042a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800042a:	b480      	push	{r7}
 800042c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800042e:	bf00      	nop
 8000430:	46bd      	mov	sp, r7
 8000432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000436:	4770      	bx	lr

08000438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr

08000446 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr

08000454 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000458:	f000 f884 	bl	8000564 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800045c:	bf00      	nop
 800045e:	bd80      	pop	{r7, pc}

08000460 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000460:	b480      	push	{r7}
 8000462:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000464:	4b06      	ldr	r3, [pc, #24]	; (8000480 <SystemInit+0x20>)
 8000466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800046a:	4a05      	ldr	r2, [pc, #20]	; (8000480 <SystemInit+0x20>)
 800046c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000470:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000474:	bf00      	nop
 8000476:	46bd      	mov	sp, r7
 8000478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047c:	4770      	bx	lr
 800047e:	bf00      	nop
 8000480:	e000ed00 	.word	0xe000ed00

08000484 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000484:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004bc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000488:	f7ff ffea 	bl	8000460 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800048c:	480c      	ldr	r0, [pc, #48]	; (80004c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800048e:	490d      	ldr	r1, [pc, #52]	; (80004c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000490:	4a0d      	ldr	r2, [pc, #52]	; (80004c8 <LoopForever+0xe>)
  movs r3, #0
 8000492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000494:	e002      	b.n	800049c <LoopCopyDataInit>

08000496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800049a:	3304      	adds	r3, #4

0800049c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800049c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800049e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004a0:	d3f9      	bcc.n	8000496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004a2:	4a0a      	ldr	r2, [pc, #40]	; (80004cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80004a4:	4c0a      	ldr	r4, [pc, #40]	; (80004d0 <LoopForever+0x16>)
  movs r3, #0
 80004a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004a8:	e001      	b.n	80004ae <LoopFillZerobss>

080004aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ac:	3204      	adds	r2, #4

080004ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004b0:	d3fb      	bcc.n	80004aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004b2:	f002 fbbd 	bl	8002c30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004b6:	f7ff fe87 	bl	80001c8 <main>

080004ba <LoopForever>:

LoopForever:
    b LoopForever
 80004ba:	e7fe      	b.n	80004ba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004bc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80004c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004c4:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80004c8:	08002ce0 	.word	0x08002ce0
  ldr r2, =_sbss
 80004cc:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 80004d0:	200000d4 	.word	0x200000d4

080004d4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004d4:	e7fe      	b.n	80004d4 <ADC1_2_IRQHandler>
	...

080004d8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004dc:	4b08      	ldr	r3, [pc, #32]	; (8000500 <HAL_Init+0x28>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a07      	ldr	r2, [pc, #28]	; (8000500 <HAL_Init+0x28>)
 80004e2:	f043 0310 	orr.w	r3, r3, #16
 80004e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004e8:	2003      	movs	r0, #3
 80004ea:	f000 f90d 	bl	8000708 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004ee:	2000      	movs	r0, #0
 80004f0:	f000 f808 	bl	8000504 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004f4:	f7ff ff22 	bl	800033c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004f8:	2300      	movs	r3, #0
}
 80004fa:	4618      	mov	r0, r3
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40022000 	.word	0x40022000

08000504 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b082      	sub	sp, #8
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800050c:	4b12      	ldr	r3, [pc, #72]	; (8000558 <HAL_InitTick+0x54>)
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	4b12      	ldr	r3, [pc, #72]	; (800055c <HAL_InitTick+0x58>)
 8000512:	781b      	ldrb	r3, [r3, #0]
 8000514:	4619      	mov	r1, r3
 8000516:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800051a:	fbb3 f3f1 	udiv	r3, r3, r1
 800051e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000522:	4618      	mov	r0, r3
 8000524:	f000 f917 	bl	8000756 <HAL_SYSTICK_Config>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800052e:	2301      	movs	r3, #1
 8000530:	e00e      	b.n	8000550 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	2b0f      	cmp	r3, #15
 8000536:	d80a      	bhi.n	800054e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000538:	2200      	movs	r2, #0
 800053a:	6879      	ldr	r1, [r7, #4]
 800053c:	f04f 30ff 	mov.w	r0, #4294967295
 8000540:	f000 f8ed 	bl	800071e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000544:	4a06      	ldr	r2, [pc, #24]	; (8000560 <HAL_InitTick+0x5c>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800054a:	2300      	movs	r3, #0
 800054c:	e000      	b.n	8000550 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800054e:	2301      	movs	r3, #1
}
 8000550:	4618      	mov	r0, r3
 8000552:	3708      	adds	r7, #8
 8000554:	46bd      	mov	sp, r7
 8000556:	bd80      	pop	{r7, pc}
 8000558:	20000020 	.word	0x20000020
 800055c:	20000028 	.word	0x20000028
 8000560:	20000024 	.word	0x20000024

08000564 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000568:	4b06      	ldr	r3, [pc, #24]	; (8000584 <HAL_IncTick+0x20>)
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	461a      	mov	r2, r3
 800056e:	4b06      	ldr	r3, [pc, #24]	; (8000588 <HAL_IncTick+0x24>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	4413      	add	r3, r2
 8000574:	4a04      	ldr	r2, [pc, #16]	; (8000588 <HAL_IncTick+0x24>)
 8000576:	6013      	str	r3, [r2, #0]
}
 8000578:	bf00      	nop
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	20000028 	.word	0x20000028
 8000588:	200000d0 	.word	0x200000d0

0800058c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000590:	4b03      	ldr	r3, [pc, #12]	; (80005a0 <HAL_GetTick+0x14>)
 8000592:	681b      	ldr	r3, [r3, #0]
}
 8000594:	4618      	mov	r0, r3
 8000596:	46bd      	mov	sp, r7
 8000598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop
 80005a0:	200000d0 	.word	0x200000d0

080005a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b085      	sub	sp, #20
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	f003 0307 	and.w	r3, r3, #7
 80005b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005b4:	4b0c      	ldr	r3, [pc, #48]	; (80005e8 <__NVIC_SetPriorityGrouping+0x44>)
 80005b6:	68db      	ldr	r3, [r3, #12]
 80005b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ba:	68ba      	ldr	r2, [r7, #8]
 80005bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005c0:	4013      	ands	r3, r2
 80005c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c8:	68bb      	ldr	r3, [r7, #8]
 80005ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005d6:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <__NVIC_SetPriorityGrouping+0x44>)
 80005d8:	68bb      	ldr	r3, [r7, #8]
 80005da:	60d3      	str	r3, [r2, #12]
}
 80005dc:	bf00      	nop
 80005de:	3714      	adds	r7, #20
 80005e0:	46bd      	mov	sp, r7
 80005e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e6:	4770      	bx	lr
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005f0:	4b04      	ldr	r3, [pc, #16]	; (8000604 <__NVIC_GetPriorityGrouping+0x18>)
 80005f2:	68db      	ldr	r3, [r3, #12]
 80005f4:	0a1b      	lsrs	r3, r3, #8
 80005f6:	f003 0307 	and.w	r3, r3, #7
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	46bd      	mov	sp, r7
 80005fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000602:	4770      	bx	lr
 8000604:	e000ed00 	.word	0xe000ed00

08000608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	6039      	str	r1, [r7, #0]
 8000612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000618:	2b00      	cmp	r3, #0
 800061a:	db0a      	blt.n	8000632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	b2da      	uxtb	r2, r3
 8000620:	490c      	ldr	r1, [pc, #48]	; (8000654 <__NVIC_SetPriority+0x4c>)
 8000622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000626:	0112      	lsls	r2, r2, #4
 8000628:	b2d2      	uxtb	r2, r2
 800062a:	440b      	add	r3, r1
 800062c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000630:	e00a      	b.n	8000648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	b2da      	uxtb	r2, r3
 8000636:	4908      	ldr	r1, [pc, #32]	; (8000658 <__NVIC_SetPriority+0x50>)
 8000638:	79fb      	ldrb	r3, [r7, #7]
 800063a:	f003 030f 	and.w	r3, r3, #15
 800063e:	3b04      	subs	r3, #4
 8000640:	0112      	lsls	r2, r2, #4
 8000642:	b2d2      	uxtb	r2, r2
 8000644:	440b      	add	r3, r1
 8000646:	761a      	strb	r2, [r3, #24]
}
 8000648:	bf00      	nop
 800064a:	370c      	adds	r7, #12
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr
 8000654:	e000e100 	.word	0xe000e100
 8000658:	e000ed00 	.word	0xe000ed00

0800065c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800065c:	b480      	push	{r7}
 800065e:	b089      	sub	sp, #36	; 0x24
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	f003 0307 	and.w	r3, r3, #7
 800066e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000670:	69fb      	ldr	r3, [r7, #28]
 8000672:	f1c3 0307 	rsb	r3, r3, #7
 8000676:	2b04      	cmp	r3, #4
 8000678:	bf28      	it	cs
 800067a:	2304      	movcs	r3, #4
 800067c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	3304      	adds	r3, #4
 8000682:	2b06      	cmp	r3, #6
 8000684:	d902      	bls.n	800068c <NVIC_EncodePriority+0x30>
 8000686:	69fb      	ldr	r3, [r7, #28]
 8000688:	3b03      	subs	r3, #3
 800068a:	e000      	b.n	800068e <NVIC_EncodePriority+0x32>
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	f04f 32ff 	mov.w	r2, #4294967295
 8000694:	69bb      	ldr	r3, [r7, #24]
 8000696:	fa02 f303 	lsl.w	r3, r2, r3
 800069a:	43da      	mvns	r2, r3
 800069c:	68bb      	ldr	r3, [r7, #8]
 800069e:	401a      	ands	r2, r3
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006a4:	f04f 31ff 	mov.w	r1, #4294967295
 80006a8:	697b      	ldr	r3, [r7, #20]
 80006aa:	fa01 f303 	lsl.w	r3, r1, r3
 80006ae:	43d9      	mvns	r1, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	4313      	orrs	r3, r2
         );
}
 80006b6:	4618      	mov	r0, r3
 80006b8:	3724      	adds	r7, #36	; 0x24
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
	...

080006c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b082      	sub	sp, #8
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3b01      	subs	r3, #1
 80006d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006d4:	d301      	bcc.n	80006da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006d6:	2301      	movs	r3, #1
 80006d8:	e00f      	b.n	80006fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006da:	4a0a      	ldr	r2, [pc, #40]	; (8000704 <SysTick_Config+0x40>)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3b01      	subs	r3, #1
 80006e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006e2:	210f      	movs	r1, #15
 80006e4:	f04f 30ff 	mov.w	r0, #4294967295
 80006e8:	f7ff ff8e 	bl	8000608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006ec:	4b05      	ldr	r3, [pc, #20]	; (8000704 <SysTick_Config+0x40>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f2:	4b04      	ldr	r3, [pc, #16]	; (8000704 <SysTick_Config+0x40>)
 80006f4:	2207      	movs	r2, #7
 80006f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006f8:	2300      	movs	r3, #0
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	3708      	adds	r7, #8
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	e000e010 	.word	0xe000e010

08000708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000710:	6878      	ldr	r0, [r7, #4]
 8000712:	f7ff ff47 	bl	80005a4 <__NVIC_SetPriorityGrouping>
}
 8000716:	bf00      	nop
 8000718:	3708      	adds	r7, #8
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}

0800071e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800071e:	b580      	push	{r7, lr}
 8000720:	b086      	sub	sp, #24
 8000722:	af00      	add	r7, sp, #0
 8000724:	4603      	mov	r3, r0
 8000726:	60b9      	str	r1, [r7, #8]
 8000728:	607a      	str	r2, [r7, #4]
 800072a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000730:	f7ff ff5c 	bl	80005ec <__NVIC_GetPriorityGrouping>
 8000734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000736:	687a      	ldr	r2, [r7, #4]
 8000738:	68b9      	ldr	r1, [r7, #8]
 800073a:	6978      	ldr	r0, [r7, #20]
 800073c:	f7ff ff8e 	bl	800065c <NVIC_EncodePriority>
 8000740:	4602      	mov	r2, r0
 8000742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000746:	4611      	mov	r1, r2
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff5d 	bl	8000608 <__NVIC_SetPriority>
}
 800074e:	bf00      	nop
 8000750:	3718      	adds	r7, #24
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}

08000756 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000756:	b580      	push	{r7, lr}
 8000758:	b082      	sub	sp, #8
 800075a:	af00      	add	r7, sp, #0
 800075c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800075e:	6878      	ldr	r0, [r7, #4]
 8000760:	f7ff ffb0 	bl	80006c4 <SysTick_Config>
 8000764:	4603      	mov	r3, r0
}
 8000766:	4618      	mov	r0, r3
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000770:	b480      	push	{r7}
 8000772:	b087      	sub	sp, #28
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
 8000778:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800077e:	e154      	b.n	8000a2a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	681a      	ldr	r2, [r3, #0]
 8000784:	2101      	movs	r1, #1
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	fa01 f303 	lsl.w	r3, r1, r3
 800078c:	4013      	ands	r3, r2
 800078e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000790:	68fb      	ldr	r3, [r7, #12]
 8000792:	2b00      	cmp	r3, #0
 8000794:	f000 8146 	beq.w	8000a24 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000798:	683b      	ldr	r3, [r7, #0]
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	f003 0303 	and.w	r3, r3, #3
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d005      	beq.n	80007b0 <HAL_GPIO_Init+0x40>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	f003 0303 	and.w	r3, r3, #3
 80007ac:	2b02      	cmp	r3, #2
 80007ae:	d130      	bne.n	8000812 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	689b      	ldr	r3, [r3, #8]
 80007b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	005b      	lsls	r3, r3, #1
 80007ba:	2203      	movs	r2, #3
 80007bc:	fa02 f303 	lsl.w	r3, r2, r3
 80007c0:	43db      	mvns	r3, r3
 80007c2:	693a      	ldr	r2, [r7, #16]
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	68da      	ldr	r2, [r3, #12]
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	693a      	ldr	r2, [r7, #16]
 80007d6:	4313      	orrs	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	693a      	ldr	r2, [r7, #16]
 80007de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
 80007e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007e6:	2201      	movs	r2, #1
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa02 f303 	lsl.w	r3, r2, r3
 80007ee:	43db      	mvns	r3, r3
 80007f0:	693a      	ldr	r2, [r7, #16]
 80007f2:	4013      	ands	r3, r2
 80007f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	685b      	ldr	r3, [r3, #4]
 80007fa:	091b      	lsrs	r3, r3, #4
 80007fc:	f003 0201 	and.w	r2, r3, #1
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	fa02 f303 	lsl.w	r3, r2, r3
 8000806:	693a      	ldr	r2, [r7, #16]
 8000808:	4313      	orrs	r3, r2
 800080a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	693a      	ldr	r2, [r7, #16]
 8000810:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	685b      	ldr	r3, [r3, #4]
 8000816:	f003 0303 	and.w	r3, r3, #3
 800081a:	2b03      	cmp	r3, #3
 800081c:	d017      	beq.n	800084e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	68db      	ldr	r3, [r3, #12]
 8000822:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000824:	697b      	ldr	r3, [r7, #20]
 8000826:	005b      	lsls	r3, r3, #1
 8000828:	2203      	movs	r2, #3
 800082a:	fa02 f303 	lsl.w	r3, r2, r3
 800082e:	43db      	mvns	r3, r3
 8000830:	693a      	ldr	r2, [r7, #16]
 8000832:	4013      	ands	r3, r2
 8000834:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	689a      	ldr	r2, [r3, #8]
 800083a:	697b      	ldr	r3, [r7, #20]
 800083c:	005b      	lsls	r3, r3, #1
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	693a      	ldr	r2, [r7, #16]
 8000844:	4313      	orrs	r3, r2
 8000846:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	f003 0303 	and.w	r3, r3, #3
 8000856:	2b02      	cmp	r3, #2
 8000858:	d123      	bne.n	80008a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800085a:	697b      	ldr	r3, [r7, #20]
 800085c:	08da      	lsrs	r2, r3, #3
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	3208      	adds	r2, #8
 8000862:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000866:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	f003 0307 	and.w	r3, r3, #7
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	220f      	movs	r2, #15
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43db      	mvns	r3, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4013      	ands	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	691a      	ldr	r2, [r3, #16]
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	4313      	orrs	r3, r2
 8000892:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000894:	697b      	ldr	r3, [r7, #20]
 8000896:	08da      	lsrs	r2, r3, #3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	3208      	adds	r2, #8
 800089c:	6939      	ldr	r1, [r7, #16]
 800089e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	2203      	movs	r2, #3
 80008ae:	fa02 f303 	lsl.w	r3, r2, r3
 80008b2:	43db      	mvns	r3, r3
 80008b4:	693a      	ldr	r2, [r7, #16]
 80008b6:	4013      	ands	r3, r2
 80008b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	685b      	ldr	r3, [r3, #4]
 80008be:	f003 0203 	and.w	r2, r3, #3
 80008c2:	697b      	ldr	r3, [r7, #20]
 80008c4:	005b      	lsls	r3, r3, #1
 80008c6:	fa02 f303 	lsl.w	r3, r2, r3
 80008ca:	693a      	ldr	r2, [r7, #16]
 80008cc:	4313      	orrs	r3, r2
 80008ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	693a      	ldr	r2, [r7, #16]
 80008d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80008de:	2b00      	cmp	r3, #0
 80008e0:	f000 80a0 	beq.w	8000a24 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008e4:	4b58      	ldr	r3, [pc, #352]	; (8000a48 <HAL_GPIO_Init+0x2d8>)
 80008e6:	699b      	ldr	r3, [r3, #24]
 80008e8:	4a57      	ldr	r2, [pc, #348]	; (8000a48 <HAL_GPIO_Init+0x2d8>)
 80008ea:	f043 0301 	orr.w	r3, r3, #1
 80008ee:	6193      	str	r3, [r2, #24]
 80008f0:	4b55      	ldr	r3, [pc, #340]	; (8000a48 <HAL_GPIO_Init+0x2d8>)
 80008f2:	699b      	ldr	r3, [r3, #24]
 80008f4:	f003 0301 	and.w	r3, r3, #1
 80008f8:	60bb      	str	r3, [r7, #8]
 80008fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008fc:	4a53      	ldr	r2, [pc, #332]	; (8000a4c <HAL_GPIO_Init+0x2dc>)
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	089b      	lsrs	r3, r3, #2
 8000902:	3302      	adds	r3, #2
 8000904:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000908:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	f003 0303 	and.w	r3, r3, #3
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	220f      	movs	r2, #15
 8000914:	fa02 f303 	lsl.w	r3, r2, r3
 8000918:	43db      	mvns	r3, r3
 800091a:	693a      	ldr	r2, [r7, #16]
 800091c:	4013      	ands	r3, r2
 800091e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000926:	d019      	beq.n	800095c <HAL_GPIO_Init+0x1ec>
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	4a49      	ldr	r2, [pc, #292]	; (8000a50 <HAL_GPIO_Init+0x2e0>)
 800092c:	4293      	cmp	r3, r2
 800092e:	d013      	beq.n	8000958 <HAL_GPIO_Init+0x1e8>
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a48      	ldr	r2, [pc, #288]	; (8000a54 <HAL_GPIO_Init+0x2e4>)
 8000934:	4293      	cmp	r3, r2
 8000936:	d00d      	beq.n	8000954 <HAL_GPIO_Init+0x1e4>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	4a47      	ldr	r2, [pc, #284]	; (8000a58 <HAL_GPIO_Init+0x2e8>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d007      	beq.n	8000950 <HAL_GPIO_Init+0x1e0>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	4a46      	ldr	r2, [pc, #280]	; (8000a5c <HAL_GPIO_Init+0x2ec>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d101      	bne.n	800094c <HAL_GPIO_Init+0x1dc>
 8000948:	2304      	movs	r3, #4
 800094a:	e008      	b.n	800095e <HAL_GPIO_Init+0x1ee>
 800094c:	2305      	movs	r3, #5
 800094e:	e006      	b.n	800095e <HAL_GPIO_Init+0x1ee>
 8000950:	2303      	movs	r3, #3
 8000952:	e004      	b.n	800095e <HAL_GPIO_Init+0x1ee>
 8000954:	2302      	movs	r3, #2
 8000956:	e002      	b.n	800095e <HAL_GPIO_Init+0x1ee>
 8000958:	2301      	movs	r3, #1
 800095a:	e000      	b.n	800095e <HAL_GPIO_Init+0x1ee>
 800095c:	2300      	movs	r3, #0
 800095e:	697a      	ldr	r2, [r7, #20]
 8000960:	f002 0203 	and.w	r2, r2, #3
 8000964:	0092      	lsls	r2, r2, #2
 8000966:	4093      	lsls	r3, r2
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	4313      	orrs	r3, r2
 800096c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800096e:	4937      	ldr	r1, [pc, #220]	; (8000a4c <HAL_GPIO_Init+0x2dc>)
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	089b      	lsrs	r3, r3, #2
 8000974:	3302      	adds	r3, #2
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800097c:	4b38      	ldr	r3, [pc, #224]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000982:	68fb      	ldr	r3, [r7, #12]
 8000984:	43db      	mvns	r3, r3
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	4013      	ands	r3, r2
 800098a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	685b      	ldr	r3, [r3, #4]
 8000990:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000994:	2b00      	cmp	r3, #0
 8000996:	d003      	beq.n	80009a0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000998:	693a      	ldr	r2, [r7, #16]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	4313      	orrs	r3, r2
 800099e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80009a0:	4a2f      	ldr	r2, [pc, #188]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009a2:	693b      	ldr	r3, [r7, #16]
 80009a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80009a6:	4b2e      	ldr	r3, [pc, #184]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009a8:	68db      	ldr	r3, [r3, #12]
 80009aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	43db      	mvns	r3, r3
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	4013      	ands	r3, r2
 80009b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009b6:	683b      	ldr	r3, [r7, #0]
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d003      	beq.n	80009ca <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80009c2:	693a      	ldr	r2, [r7, #16]
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	4313      	orrs	r3, r2
 80009c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80009ca:	4a25      	ldr	r2, [pc, #148]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80009d0:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	43db      	mvns	r3, r3
 80009da:	693a      	ldr	r2, [r7, #16]
 80009dc:	4013      	ands	r3, r2
 80009de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009e0:	683b      	ldr	r3, [r7, #0]
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d003      	beq.n	80009f4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80009ec:	693a      	ldr	r2, [r7, #16]
 80009ee:	68fb      	ldr	r3, [r7, #12]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80009f4:	4a1a      	ldr	r2, [pc, #104]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009f6:	693b      	ldr	r3, [r7, #16]
 80009f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80009fa:	4b19      	ldr	r3, [pc, #100]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	43db      	mvns	r3, r3
 8000a04:	693a      	ldr	r2, [r7, #16]
 8000a06:	4013      	ands	r3, r2
 8000a08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d003      	beq.n	8000a1e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a1e:	4a10      	ldr	r2, [pc, #64]	; (8000a60 <HAL_GPIO_Init+0x2f0>)
 8000a20:	693b      	ldr	r3, [r7, #16]
 8000a22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	3301      	adds	r3, #1
 8000a28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a2a:	683b      	ldr	r3, [r7, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	fa22 f303 	lsr.w	r3, r2, r3
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f47f aea3 	bne.w	8000780 <HAL_GPIO_Init+0x10>
  }
}
 8000a3a:	bf00      	nop
 8000a3c:	bf00      	nop
 8000a3e:	371c      	adds	r7, #28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	40021000 	.word	0x40021000
 8000a4c:	40010000 	.word	0x40010000
 8000a50:	48000400 	.word	0x48000400
 8000a54:	48000800 	.word	0x48000800
 8000a58:	48000c00 	.word	0x48000c00
 8000a5c:	48001000 	.word	0x48001000
 8000a60:	40010400 	.word	0x40010400

08000a64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a70:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a74:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d102      	bne.n	8000a8a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	f001 b823 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a8a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000a8e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	f003 0301 	and.w	r3, r3, #1
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	f000 817d 	beq.w	8000d9a <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000aa0:	4bbc      	ldr	r3, [pc, #752]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	f003 030c 	and.w	r3, r3, #12
 8000aa8:	2b04      	cmp	r3, #4
 8000aaa:	d00c      	beq.n	8000ac6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000aac:	4bb9      	ldr	r3, [pc, #740]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	f003 030c 	and.w	r3, r3, #12
 8000ab4:	2b08      	cmp	r3, #8
 8000ab6:	d15c      	bne.n	8000b72 <HAL_RCC_OscConfig+0x10e>
 8000ab8:	4bb6      	ldr	r3, [pc, #728]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ac4:	d155      	bne.n	8000b72 <HAL_RCC_OscConfig+0x10e>
 8000ac6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000aca:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ace:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000ad2:	fa93 f3a3 	rbit	r3, r3
 8000ad6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ada:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ade:	fab3 f383 	clz	r3, r3
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	095b      	lsrs	r3, r3, #5
 8000ae6:	b2db      	uxtb	r3, r3
 8000ae8:	f043 0301 	orr.w	r3, r3, #1
 8000aec:	b2db      	uxtb	r3, r3
 8000aee:	2b01      	cmp	r3, #1
 8000af0:	d102      	bne.n	8000af8 <HAL_RCC_OscConfig+0x94>
 8000af2:	4ba8      	ldr	r3, [pc, #672]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	e015      	b.n	8000b24 <HAL_RCC_OscConfig+0xc0>
 8000af8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000afc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b00:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000b04:	fa93 f3a3 	rbit	r3, r3
 8000b08:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b0c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b10:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b14:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000b18:	fa93 f3a3 	rbit	r3, r3
 8000b1c:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000b20:	4b9c      	ldr	r3, [pc, #624]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b24:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b28:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000b2c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000b30:	fa92 f2a2 	rbit	r2, r2
 8000b34:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000b38:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000b3c:	fab2 f282 	clz	r2, r2
 8000b40:	b2d2      	uxtb	r2, r2
 8000b42:	f042 0220 	orr.w	r2, r2, #32
 8000b46:	b2d2      	uxtb	r2, r2
 8000b48:	f002 021f 	and.w	r2, r2, #31
 8000b4c:	2101      	movs	r1, #1
 8000b4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000b52:	4013      	ands	r3, r2
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	f000 811f 	beq.w	8000d98 <HAL_RCC_OscConfig+0x334>
 8000b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b5e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	f040 8116 	bne.w	8000d98 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f000 bfaf 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b76:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	685b      	ldr	r3, [r3, #4]
 8000b7e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b82:	d106      	bne.n	8000b92 <HAL_RCC_OscConfig+0x12e>
 8000b84:	4b83      	ldr	r3, [pc, #524]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a82      	ldr	r2, [pc, #520]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	e036      	b.n	8000c00 <HAL_RCC_OscConfig+0x19c>
 8000b92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000b96:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d10c      	bne.n	8000bbc <HAL_RCC_OscConfig+0x158>
 8000ba2:	4b7c      	ldr	r3, [pc, #496]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a7b      	ldr	r2, [pc, #492]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000ba8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bac:	6013      	str	r3, [r2, #0]
 8000bae:	4b79      	ldr	r3, [pc, #484]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4a78      	ldr	r2, [pc, #480]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bb4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bb8:	6013      	str	r3, [r2, #0]
 8000bba:	e021      	b.n	8000c00 <HAL_RCC_OscConfig+0x19c>
 8000bbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000bc0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bcc:	d10c      	bne.n	8000be8 <HAL_RCC_OscConfig+0x184>
 8000bce:	4b71      	ldr	r3, [pc, #452]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a70      	ldr	r2, [pc, #448]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000bd8:	6013      	str	r3, [r2, #0]
 8000bda:	4b6e      	ldr	r3, [pc, #440]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	4a6d      	ldr	r2, [pc, #436]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000be4:	6013      	str	r3, [r2, #0]
 8000be6:	e00b      	b.n	8000c00 <HAL_RCC_OscConfig+0x19c>
 8000be8:	4b6a      	ldr	r3, [pc, #424]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a69      	ldr	r2, [pc, #420]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	4b67      	ldr	r3, [pc, #412]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a66      	ldr	r2, [pc, #408]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000bfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bfe:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c00:	4b64      	ldr	r3, [pc, #400]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c04:	f023 020f 	bic.w	r2, r3, #15
 8000c08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	689b      	ldr	r3, [r3, #8]
 8000c14:	495f      	ldr	r1, [pc, #380]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000c16:	4313      	orrs	r3, r2
 8000c18:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c1a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000c1e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	685b      	ldr	r3, [r3, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d059      	beq.n	8000cde <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c2a:	f7ff fcaf 	bl	800058c <HAL_GetTick>
 8000c2e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c32:	e00a      	b.n	8000c4a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c34:	f7ff fcaa 	bl	800058c <HAL_GetTick>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	2b64      	cmp	r3, #100	; 0x64
 8000c42:	d902      	bls.n	8000c4a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8000c44:	2303      	movs	r3, #3
 8000c46:	f000 bf43 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8000c4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c4e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c52:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000c56:	fa93 f3a3 	rbit	r3, r3
 8000c5a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000c5e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c62:	fab3 f383 	clz	r3, r3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	095b      	lsrs	r3, r3, #5
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	b2db      	uxtb	r3, r3
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d102      	bne.n	8000c7c <HAL_RCC_OscConfig+0x218>
 8000c76:	4b47      	ldr	r3, [pc, #284]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	e015      	b.n	8000ca8 <HAL_RCC_OscConfig+0x244>
 8000c7c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c80:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c84:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000c90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c94:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000c98:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000c9c:	fa93 f3a3 	rbit	r3, r3
 8000ca0:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000ca4:	4b3b      	ldr	r3, [pc, #236]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ca8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cac:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000cb0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000cb4:	fa92 f2a2 	rbit	r2, r2
 8000cb8:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000cbc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	f042 0220 	orr.w	r2, r2, #32
 8000cca:	b2d2      	uxtb	r2, r2
 8000ccc:	f002 021f 	and.w	r2, r2, #31
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d0ab      	beq.n	8000c34 <HAL_RCC_OscConfig+0x1d0>
 8000cdc:	e05d      	b.n	8000d9a <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cde:	f7ff fc55 	bl	800058c <HAL_GetTick>
 8000ce2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce6:	e00a      	b.n	8000cfe <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ce8:	f7ff fc50 	bl	800058c <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	2b64      	cmp	r3, #100	; 0x64
 8000cf6:	d902      	bls.n	8000cfe <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	f000 bee9 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8000cfe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d02:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d06:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000d0a:	fa93 f3a3 	rbit	r3, r3
 8000d0e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000d12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d16:	fab3 f383 	clz	r3, r3
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	095b      	lsrs	r3, r3, #5
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	f043 0301 	orr.w	r3, r3, #1
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	2b01      	cmp	r3, #1
 8000d28:	d102      	bne.n	8000d30 <HAL_RCC_OscConfig+0x2cc>
 8000d2a:	4b1a      	ldr	r3, [pc, #104]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	e015      	b.n	8000d5c <HAL_RCC_OscConfig+0x2f8>
 8000d30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d34:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d38:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000d44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d48:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000d4c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000d50:	fa93 f3a3 	rbit	r3, r3
 8000d54:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000d58:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <HAL_RCC_OscConfig+0x330>)
 8000d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d60:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000d64:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000d68:	fa92 f2a2 	rbit	r2, r2
 8000d6c:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000d70:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	b2d2      	uxtb	r2, r2
 8000d7a:	f042 0220 	orr.w	r2, r2, #32
 8000d7e:	b2d2      	uxtb	r2, r2
 8000d80:	f002 021f 	and.w	r2, r2, #31
 8000d84:	2101      	movs	r1, #1
 8000d86:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1ab      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x284>
 8000d90:	e003      	b.n	8000d9a <HAL_RCC_OscConfig+0x336>
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000d9e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	f000 817d 	beq.w	80010aa <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000db0:	4ba6      	ldr	r3, [pc, #664]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f003 030c 	and.w	r3, r3, #12
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d00b      	beq.n	8000dd4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000dbc:	4ba3      	ldr	r3, [pc, #652]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f003 030c 	and.w	r3, r3, #12
 8000dc4:	2b08      	cmp	r3, #8
 8000dc6:	d172      	bne.n	8000eae <HAL_RCC_OscConfig+0x44a>
 8000dc8:	4ba0      	ldr	r3, [pc, #640]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000dca:	685b      	ldr	r3, [r3, #4]
 8000dcc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d16c      	bne.n	8000eae <HAL_RCC_OscConfig+0x44a>
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dda:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000dde:	fa93 f3a3 	rbit	r3, r3
 8000de2:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000de6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000dea:	fab3 f383 	clz	r3, r3
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	095b      	lsrs	r3, r3, #5
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d102      	bne.n	8000e04 <HAL_RCC_OscConfig+0x3a0>
 8000dfe:	4b93      	ldr	r3, [pc, #588]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	e013      	b.n	8000e2c <HAL_RCC_OscConfig+0x3c8>
 8000e04:	2302      	movs	r3, #2
 8000e06:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0a:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000e0e:	fa93 f3a3 	rbit	r3, r3
 8000e12:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000e16:	2302      	movs	r3, #2
 8000e18:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e1c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e20:	fa93 f3a3 	rbit	r3, r3
 8000e24:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000e28:	4b88      	ldr	r3, [pc, #544]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e2c:	2202      	movs	r2, #2
 8000e2e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000e32:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e36:	fa92 f2a2 	rbit	r2, r2
 8000e3a:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000e3e:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000e42:	fab2 f282 	clz	r2, r2
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	f042 0220 	orr.w	r2, r2, #32
 8000e4c:	b2d2      	uxtb	r2, r2
 8000e4e:	f002 021f 	and.w	r2, r2, #31
 8000e52:	2101      	movs	r1, #1
 8000e54:	fa01 f202 	lsl.w	r2, r1, r2
 8000e58:	4013      	ands	r3, r2
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d00a      	beq.n	8000e74 <HAL_RCC_OscConfig+0x410>
 8000e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	691b      	ldr	r3, [r3, #16]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d002      	beq.n	8000e74 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8000e6e:	2301      	movs	r3, #1
 8000e70:	f000 be2e 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e74:	4b75      	ldr	r3, [pc, #468]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000e80:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	695b      	ldr	r3, [r3, #20]
 8000e88:	21f8      	movs	r1, #248	; 0xf8
 8000e8a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e8e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000e92:	fa91 f1a1 	rbit	r1, r1
 8000e96:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000e9a:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000e9e:	fab1 f181 	clz	r1, r1
 8000ea2:	b2c9      	uxtb	r1, r1
 8000ea4:	408b      	lsls	r3, r1
 8000ea6:	4969      	ldr	r1, [pc, #420]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eac:	e0fd      	b.n	80010aa <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000eb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	691b      	ldr	r3, [r3, #16]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	f000 8088 	beq.w	8000fd0 <HAL_RCC_OscConfig+0x56c>
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ec6:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000eca:	fa93 f3a3 	rbit	r3, r3
 8000ece:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000ed2:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ed6:	fab3 f383 	clz	r3, r3
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ee0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ee4:	009b      	lsls	r3, r3, #2
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	2301      	movs	r3, #1
 8000eea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000eec:	f7ff fb4e 	bl	800058c <HAL_GetTick>
 8000ef0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ef4:	e00a      	b.n	8000f0c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ef6:	f7ff fb49 	bl	800058c <HAL_GetTick>
 8000efa:	4602      	mov	r2, r0
 8000efc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d902      	bls.n	8000f0c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	f000 bde2 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f12:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000f16:	fa93 f3a3 	rbit	r3, r3
 8000f1a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000f1e:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f22:	fab3 f383 	clz	r3, r3
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	095b      	lsrs	r3, r3, #5
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d102      	bne.n	8000f3c <HAL_RCC_OscConfig+0x4d8>
 8000f36:	4b45      	ldr	r3, [pc, #276]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	e013      	b.n	8000f64 <HAL_RCC_OscConfig+0x500>
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f42:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000f46:	fa93 f3a3 	rbit	r3, r3
 8000f4a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000f54:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000f58:	fa93 f3a3 	rbit	r3, r3
 8000f5c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000f60:	4b3a      	ldr	r3, [pc, #232]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f64:	2202      	movs	r2, #2
 8000f66:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000f6a:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000f6e:	fa92 f2a2 	rbit	r2, r2
 8000f72:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000f76:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000f7a:	fab2 f282 	clz	r2, r2
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	f042 0220 	orr.w	r2, r2, #32
 8000f84:	b2d2      	uxtb	r2, r2
 8000f86:	f002 021f 	and.w	r2, r2, #31
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f90:	4013      	ands	r3, r2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d0af      	beq.n	8000ef6 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f96:	4b2d      	ldr	r3, [pc, #180]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8000fa2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	695b      	ldr	r3, [r3, #20]
 8000faa:	21f8      	movs	r1, #248	; 0xf8
 8000fac:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb0:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000fb4:	fa91 f1a1 	rbit	r1, r1
 8000fb8:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000fbc:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000fc0:	fab1 f181 	clz	r1, r1
 8000fc4:	b2c9      	uxtb	r1, r1
 8000fc6:	408b      	lsls	r3, r1
 8000fc8:	4920      	ldr	r1, [pc, #128]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	600b      	str	r3, [r1, #0]
 8000fce:	e06c      	b.n	80010aa <HAL_RCC_OscConfig+0x646>
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd6:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000fda:	fa93 f3a3 	rbit	r3, r3
 8000fde:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000fe2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fe6:	fab3 f383 	clz	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ff0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ff4:	009b      	lsls	r3, r3, #2
 8000ff6:	461a      	mov	r2, r3
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ffc:	f7ff fac6 	bl	800058c <HAL_GetTick>
 8001000:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001004:	e00a      	b.n	800101c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001006:	f7ff fac1 	bl	800058c <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d902      	bls.n	800101c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	f000 bd5a 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 800101c:	2302      	movs	r3, #2
 800101e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001022:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001026:	fa93 f3a3 	rbit	r3, r3
 800102a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800102e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001032:	fab3 f383 	clz	r3, r3
 8001036:	b2db      	uxtb	r3, r3
 8001038:	095b      	lsrs	r3, r3, #5
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f043 0301 	orr.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b01      	cmp	r3, #1
 8001044:	d104      	bne.n	8001050 <HAL_RCC_OscConfig+0x5ec>
 8001046:	4b01      	ldr	r3, [pc, #4]	; (800104c <HAL_RCC_OscConfig+0x5e8>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	e015      	b.n	8001078 <HAL_RCC_OscConfig+0x614>
 800104c:	40021000 	.word	0x40021000
 8001050:	2302      	movs	r3, #2
 8001052:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001056:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800105a:	fa93 f3a3 	rbit	r3, r3
 800105e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001062:	2302      	movs	r3, #2
 8001064:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001068:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800106c:	fa93 f3a3 	rbit	r3, r3
 8001070:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001074:	4bc8      	ldr	r3, [pc, #800]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 8001076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001078:	2202      	movs	r2, #2
 800107a:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800107e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001082:	fa92 f2a2 	rbit	r2, r2
 8001086:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800108a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800108e:	fab2 f282 	clz	r2, r2
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	f042 0220 	orr.w	r2, r2, #32
 8001098:	b2d2      	uxtb	r2, r2
 800109a:	f002 021f 	and.w	r2, r2, #31
 800109e:	2101      	movs	r1, #1
 80010a0:	fa01 f202 	lsl.w	r2, r1, r2
 80010a4:	4013      	ands	r3, r2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1ad      	bne.n	8001006 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010ae:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 0308 	and.w	r3, r3, #8
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	f000 8110 	beq.w	80012e0 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80010c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	699b      	ldr	r3, [r3, #24]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d079      	beq.n	80011c4 <HAL_RCC_OscConfig+0x760>
 80010d0:	2301      	movs	r3, #1
 80010d2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010d6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80010da:	fa93 f3a3 	rbit	r3, r3
 80010de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80010e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010e6:	fab3 f383 	clz	r3, r3
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	461a      	mov	r2, r3
 80010ee:	4bab      	ldr	r3, [pc, #684]	; (800139c <HAL_RCC_OscConfig+0x938>)
 80010f0:	4413      	add	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	461a      	mov	r2, r3
 80010f6:	2301      	movs	r3, #1
 80010f8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010fa:	f7ff fa47 	bl	800058c <HAL_GetTick>
 80010fe:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001102:	e00a      	b.n	800111a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001104:	f7ff fa42 	bl	800058c <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800110e:	1ad3      	subs	r3, r2, r3
 8001110:	2b02      	cmp	r3, #2
 8001112:	d902      	bls.n	800111a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001114:	2303      	movs	r3, #3
 8001116:	f000 bcdb 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 800111a:	2302      	movs	r3, #2
 800111c:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001120:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001124:	fa93 f3a3 	rbit	r3, r3
 8001128:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800112c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001130:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001134:	2202      	movs	r2, #2
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800113c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	fa93 f2a3 	rbit	r2, r3
 8001146:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800114a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001154:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001158:	2202      	movs	r2, #2
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001160:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	fa93 f2a3 	rbit	r2, r3
 800116a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800116e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001172:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001174:	4b88      	ldr	r3, [pc, #544]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 8001176:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001178:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800117c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001180:	2102      	movs	r1, #2
 8001182:	6019      	str	r1, [r3, #0]
 8001184:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001188:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	fa93 f1a3 	rbit	r1, r3
 8001192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001196:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800119a:	6019      	str	r1, [r3, #0]
  return result;
 800119c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011a0:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	fab3 f383 	clz	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	f003 031f 	and.w	r3, r3, #31
 80011b6:	2101      	movs	r1, #1
 80011b8:	fa01 f303 	lsl.w	r3, r1, r3
 80011bc:	4013      	ands	r3, r2
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d0a0      	beq.n	8001104 <HAL_RCC_OscConfig+0x6a0>
 80011c2:	e08d      	b.n	80012e0 <HAL_RCC_OscConfig+0x87c>
 80011c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011c8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80011cc:	2201      	movs	r2, #1
 80011ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011d4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	fa93 f2a3 	rbit	r2, r3
 80011de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011e2:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80011e6:	601a      	str	r2, [r3, #0]
  return result;
 80011e8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80011ec:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80011f0:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80011f2:	fab3 f383 	clz	r3, r3
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b68      	ldr	r3, [pc, #416]	; (800139c <HAL_RCC_OscConfig+0x938>)
 80011fc:	4413      	add	r3, r2
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	461a      	mov	r2, r3
 8001202:	2300      	movs	r3, #0
 8001204:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001206:	f7ff f9c1 	bl	800058c <HAL_GetTick>
 800120a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800120e:	e00a      	b.n	8001226 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001210:	f7ff f9bc 	bl	800058c <HAL_GetTick>
 8001214:	4602      	mov	r2, r0
 8001216:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d902      	bls.n	8001226 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	f000 bc55 	b.w	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8001226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800122a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800122e:	2202      	movs	r2, #2
 8001230:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001232:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001236:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	fa93 f2a3 	rbit	r2, r3
 8001240:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001244:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800124e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001252:	2202      	movs	r2, #2
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800125a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	fa93 f2a3 	rbit	r2, r3
 8001264:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001268:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001272:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001276:	2202      	movs	r2, #2
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800127e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	fa93 f2a3 	rbit	r2, r3
 8001288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800128c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001290:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001292:	4b41      	ldr	r3, [pc, #260]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 8001294:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001296:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800129a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800129e:	2102      	movs	r1, #2
 80012a0:	6019      	str	r1, [r3, #0]
 80012a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012a6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	fa93 f1a3 	rbit	r1, r3
 80012b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012b4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80012b8:	6019      	str	r1, [r3, #0]
  return result;
 80012ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012be:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	fab3 f383 	clz	r3, r3
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	f003 031f 	and.w	r3, r3, #31
 80012d4:	2101      	movs	r1, #1
 80012d6:	fa01 f303 	lsl.w	r3, r1, r3
 80012da:	4013      	ands	r3, r2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d197      	bne.n	8001210 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80012e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0304 	and.w	r3, r3, #4
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	f000 81a1 	beq.w	8001638 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012f6:	2300      	movs	r3, #0
 80012f8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 80012fe:	69db      	ldr	r3, [r3, #28]
 8001300:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d116      	bne.n	8001336 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001308:	4b23      	ldr	r3, [pc, #140]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 800130a:	69db      	ldr	r3, [r3, #28]
 800130c:	4a22      	ldr	r2, [pc, #136]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 800130e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001312:	61d3      	str	r3, [r2, #28]
 8001314:	4b20      	ldr	r3, [pc, #128]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 8001316:	69db      	ldr	r3, [r3, #28]
 8001318:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800131c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001320:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800132a:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800132e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001330:	2301      	movs	r3, #1
 8001332:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001336:	4b1a      	ldr	r3, [pc, #104]	; (80013a0 <HAL_RCC_OscConfig+0x93c>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133e:	2b00      	cmp	r3, #0
 8001340:	d11a      	bne.n	8001378 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001342:	4b17      	ldr	r3, [pc, #92]	; (80013a0 <HAL_RCC_OscConfig+0x93c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a16      	ldr	r2, [pc, #88]	; (80013a0 <HAL_RCC_OscConfig+0x93c>)
 8001348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800134c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800134e:	f7ff f91d 	bl	800058c <HAL_GetTick>
 8001352:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001356:	e009      	b.n	800136c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001358:	f7ff f918 	bl	800058c <HAL_GetTick>
 800135c:	4602      	mov	r2, r0
 800135e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	2b64      	cmp	r3, #100	; 0x64
 8001366:	d901      	bls.n	800136c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001368:	2303      	movs	r3, #3
 800136a:	e3b1      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <HAL_RCC_OscConfig+0x93c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0ef      	beq.n	8001358 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001378:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800137c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d10d      	bne.n	80013a4 <HAL_RCC_OscConfig+0x940>
 8001388:	4b03      	ldr	r3, [pc, #12]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	4a02      	ldr	r2, [pc, #8]	; (8001398 <HAL_RCC_OscConfig+0x934>)
 800138e:	f043 0301 	orr.w	r3, r3, #1
 8001392:	6213      	str	r3, [r2, #32]
 8001394:	e03c      	b.n	8001410 <HAL_RCC_OscConfig+0x9ac>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	10908120 	.word	0x10908120
 80013a0:	40007000 	.word	0x40007000
 80013a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10c      	bne.n	80013ce <HAL_RCC_OscConfig+0x96a>
 80013b4:	4bc1      	ldr	r3, [pc, #772]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013b6:	6a1b      	ldr	r3, [r3, #32]
 80013b8:	4ac0      	ldr	r2, [pc, #768]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	6213      	str	r3, [r2, #32]
 80013c0:	4bbe      	ldr	r3, [pc, #760]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	4abd      	ldr	r2, [pc, #756]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013c6:	f023 0304 	bic.w	r3, r3, #4
 80013ca:	6213      	str	r3, [r2, #32]
 80013cc:	e020      	b.n	8001410 <HAL_RCC_OscConfig+0x9ac>
 80013ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80013d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b05      	cmp	r3, #5
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x994>
 80013de:	4bb7      	ldr	r3, [pc, #732]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	4ab6      	ldr	r2, [pc, #728]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013e4:	f043 0304 	orr.w	r3, r3, #4
 80013e8:	6213      	str	r3, [r2, #32]
 80013ea:	4bb4      	ldr	r3, [pc, #720]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	4ab3      	ldr	r2, [pc, #716]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	6213      	str	r3, [r2, #32]
 80013f6:	e00b      	b.n	8001410 <HAL_RCC_OscConfig+0x9ac>
 80013f8:	4bb0      	ldr	r3, [pc, #704]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013fa:	6a1b      	ldr	r3, [r3, #32]
 80013fc:	4aaf      	ldr	r2, [pc, #700]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80013fe:	f023 0301 	bic.w	r3, r3, #1
 8001402:	6213      	str	r3, [r2, #32]
 8001404:	4bad      	ldr	r3, [pc, #692]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	4aac      	ldr	r2, [pc, #688]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 800140a:	f023 0304 	bic.w	r3, r3, #4
 800140e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001410:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001414:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	2b00      	cmp	r3, #0
 800141e:	f000 8081 	beq.w	8001524 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001422:	f7ff f8b3 	bl	800058c <HAL_GetTick>
 8001426:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800142a:	e00b      	b.n	8001444 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800142c:	f7ff f8ae 	bl	800058c <HAL_GetTick>
 8001430:	4602      	mov	r2, r0
 8001432:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	f241 3288 	movw	r2, #5000	; 0x1388
 800143c:	4293      	cmp	r3, r2
 800143e:	d901      	bls.n	8001444 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	e345      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8001444:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001448:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800144c:	2202      	movs	r2, #2
 800144e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001450:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001454:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	fa93 f2a3 	rbit	r2, r3
 800145e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001462:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800146c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001470:	2202      	movs	r2, #2
 8001472:	601a      	str	r2, [r3, #0]
 8001474:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001478:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	fa93 f2a3 	rbit	r2, r3
 8001482:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001486:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800148a:	601a      	str	r2, [r3, #0]
  return result;
 800148c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001490:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001494:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001496:	fab3 f383 	clz	r3, r3
 800149a:	b2db      	uxtb	r3, r3
 800149c:	095b      	lsrs	r3, r3, #5
 800149e:	b2db      	uxtb	r3, r3
 80014a0:	f043 0302 	orr.w	r3, r3, #2
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d102      	bne.n	80014b0 <HAL_RCC_OscConfig+0xa4c>
 80014aa:	4b84      	ldr	r3, [pc, #528]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80014ac:	6a1b      	ldr	r3, [r3, #32]
 80014ae:	e013      	b.n	80014d8 <HAL_RCC_OscConfig+0xa74>
 80014b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014b4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80014b8:	2202      	movs	r2, #2
 80014ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014c0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	fa93 f2a3 	rbit	r2, r3
 80014ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80014ce:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	4b79      	ldr	r3, [pc, #484]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80014d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80014dc:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80014e0:	2102      	movs	r1, #2
 80014e2:	6011      	str	r1, [r2, #0]
 80014e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80014e8:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	fa92 f1a2 	rbit	r1, r2
 80014f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80014f6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80014fa:	6011      	str	r1, [r2, #0]
  return result;
 80014fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001500:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8001504:	6812      	ldr	r2, [r2, #0]
 8001506:	fab2 f282 	clz	r2, r2
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001510:	b2d2      	uxtb	r2, r2
 8001512:	f002 021f 	and.w	r2, r2, #31
 8001516:	2101      	movs	r1, #1
 8001518:	fa01 f202 	lsl.w	r2, r1, r2
 800151c:	4013      	ands	r3, r2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d084      	beq.n	800142c <HAL_RCC_OscConfig+0x9c8>
 8001522:	e07f      	b.n	8001624 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001524:	f7ff f832 	bl	800058c <HAL_GetTick>
 8001528:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800152c:	e00b      	b.n	8001546 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800152e:	f7ff f82d 	bl	800058c <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f241 3288 	movw	r2, #5000	; 0x1388
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e2c4      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8001546:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800154a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800154e:	2202      	movs	r2, #2
 8001550:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001552:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001556:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	fa93 f2a3 	rbit	r2, r3
 8001560:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001564:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800156e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8001572:	2202      	movs	r2, #2
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800157a:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	fa93 f2a3 	rbit	r2, r3
 8001584:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001588:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800158c:	601a      	str	r2, [r3, #0]
  return result;
 800158e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001592:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8001596:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001598:	fab3 f383 	clz	r3, r3
 800159c:	b2db      	uxtb	r3, r3
 800159e:	095b      	lsrs	r3, r3, #5
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	f043 0302 	orr.w	r3, r3, #2
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d102      	bne.n	80015b2 <HAL_RCC_OscConfig+0xb4e>
 80015ac:	4b43      	ldr	r3, [pc, #268]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80015ae:	6a1b      	ldr	r3, [r3, #32]
 80015b0:	e013      	b.n	80015da <HAL_RCC_OscConfig+0xb76>
 80015b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80015ba:	2202      	movs	r2, #2
 80015bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015c2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	fa93 f2a3 	rbit	r2, r3
 80015cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015d0:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	4b39      	ldr	r3, [pc, #228]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 80015d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015da:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015de:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80015e2:	2102      	movs	r1, #2
 80015e4:	6011      	str	r1, [r2, #0]
 80015e6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015ea:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	fa92 f1a2 	rbit	r1, r2
 80015f4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80015f8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80015fc:	6011      	str	r1, [r2, #0]
  return result;
 80015fe:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001602:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	fab2 f282 	clz	r2, r2
 800160c:	b2d2      	uxtb	r2, r2
 800160e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001612:	b2d2      	uxtb	r2, r2
 8001614:	f002 021f 	and.w	r2, r2, #31
 8001618:	2101      	movs	r1, #1
 800161a:	fa01 f202 	lsl.w	r2, r1, r2
 800161e:	4013      	ands	r3, r2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d184      	bne.n	800152e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001624:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001628:	2b01      	cmp	r3, #1
 800162a:	d105      	bne.n	8001638 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800162c:	4b23      	ldr	r3, [pc, #140]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 800162e:	69db      	ldr	r3, [r3, #28]
 8001630:	4a22      	ldr	r2, [pc, #136]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 8001632:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001636:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800163c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	69db      	ldr	r3, [r3, #28]
 8001644:	2b00      	cmp	r3, #0
 8001646:	f000 8242 	beq.w	8001ace <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800164a:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <HAL_RCC_OscConfig+0xc58>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f003 030c 	and.w	r3, r3, #12
 8001652:	2b08      	cmp	r3, #8
 8001654:	f000 8213 	beq.w	8001a7e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001658:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800165c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	69db      	ldr	r3, [r3, #28]
 8001664:	2b02      	cmp	r3, #2
 8001666:	f040 8162 	bne.w	800192e <HAL_RCC_OscConfig+0xeca>
 800166a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800166e:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001672:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001678:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800167c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	fa93 f2a3 	rbit	r2, r3
 8001686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800168a:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800168e:	601a      	str	r2, [r3, #0]
  return result;
 8001690:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001694:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001698:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169a:	fab3 f383 	clz	r3, r3
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	461a      	mov	r2, r3
 80016ac:	2300      	movs	r3, #0
 80016ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b0:	f7fe ff6c 	bl	800058c <HAL_GetTick>
 80016b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b8:	e00c      	b.n	80016d4 <HAL_RCC_OscConfig+0xc70>
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c0:	f7fe ff64 	bl	800058c <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e1fd      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
 80016d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016d8:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80016dc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016e0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e6:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	fa93 f2a3 	rbit	r2, r3
 80016f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016f4:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80016f8:	601a      	str	r2, [r3, #0]
  return result;
 80016fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016fe:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8001702:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001704:	fab3 f383 	clz	r3, r3
 8001708:	b2db      	uxtb	r3, r3
 800170a:	095b      	lsrs	r3, r3, #5
 800170c:	b2db      	uxtb	r3, r3
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	b2db      	uxtb	r3, r3
 8001714:	2b01      	cmp	r3, #1
 8001716:	d102      	bne.n	800171e <HAL_RCC_OscConfig+0xcba>
 8001718:	4bb0      	ldr	r3, [pc, #704]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	e027      	b.n	800176e <HAL_RCC_OscConfig+0xd0a>
 800171e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001722:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001726:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800172a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001730:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	fa93 f2a3 	rbit	r2, r3
 800173a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800173e:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001748:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800174c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001750:	601a      	str	r2, [r3, #0]
 8001752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001756:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	fa93 f2a3 	rbit	r2, r3
 8001760:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001764:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8001768:	601a      	str	r2, [r3, #0]
 800176a:	4b9c      	ldr	r3, [pc, #624]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 800176c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800176e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001772:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001776:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800177a:	6011      	str	r1, [r2, #0]
 800177c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001780:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8001784:	6812      	ldr	r2, [r2, #0]
 8001786:	fa92 f1a2 	rbit	r1, r2
 800178a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800178e:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8001792:	6011      	str	r1, [r2, #0]
  return result;
 8001794:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001798:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800179c:	6812      	ldr	r2, [r2, #0]
 800179e:	fab2 f282 	clz	r2, r2
 80017a2:	b2d2      	uxtb	r2, r2
 80017a4:	f042 0220 	orr.w	r2, r2, #32
 80017a8:	b2d2      	uxtb	r2, r2
 80017aa:	f002 021f 	and.w	r2, r2, #31
 80017ae:	2101      	movs	r1, #1
 80017b0:	fa01 f202 	lsl.w	r2, r1, r2
 80017b4:	4013      	ands	r3, r2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d182      	bne.n	80016c0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017ba:	4b88      	ldr	r3, [pc, #544]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80017c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80017ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017d2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	6a1b      	ldr	r3, [r3, #32]
 80017da:	430b      	orrs	r3, r1
 80017dc:	497f      	ldr	r1, [pc, #508]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	604b      	str	r3, [r1, #4]
 80017e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017e6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80017ea:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80017ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80017f4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	fa93 f2a3 	rbit	r2, r3
 80017fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001802:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001806:	601a      	str	r2, [r3, #0]
  return result;
 8001808:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800180c:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8001810:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001812:	fab3 f383 	clz	r3, r3
 8001816:	b2db      	uxtb	r3, r3
 8001818:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800181c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	461a      	mov	r2, r3
 8001824:	2301      	movs	r3, #1
 8001826:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001828:	f7fe feb0 	bl	800058c <HAL_GetTick>
 800182c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001830:	e009      	b.n	8001846 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001832:	f7fe feab 	bl	800058c <HAL_GetTick>
 8001836:	4602      	mov	r2, r0
 8001838:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e144      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8001846:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800184a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800184e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001852:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001858:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fa93 f2a3 	rbit	r2, r3
 8001862:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001866:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800186a:	601a      	str	r2, [r3, #0]
  return result;
 800186c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001870:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8001874:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001876:	fab3 f383 	clz	r3, r3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	095b      	lsrs	r3, r3, #5
 800187e:	b2db      	uxtb	r3, r3
 8001880:	f043 0301 	orr.w	r3, r3, #1
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b01      	cmp	r3, #1
 8001888:	d102      	bne.n	8001890 <HAL_RCC_OscConfig+0xe2c>
 800188a:	4b54      	ldr	r3, [pc, #336]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	e027      	b.n	80018e0 <HAL_RCC_OscConfig+0xe7c>
 8001890:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001894:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001898:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800189c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800189e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018a2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	fa93 f2a3 	rbit	r2, r3
 80018ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018b0:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80018b4:	601a      	str	r2, [r3, #0]
 80018b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018ba:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80018be:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c8:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	fa93 f2a3 	rbit	r2, r3
 80018d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018d6:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	4b3f      	ldr	r3, [pc, #252]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 80018de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018e4:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80018e8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018ec:	6011      	str	r1, [r2, #0]
 80018ee:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80018f2:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80018f6:	6812      	ldr	r2, [r2, #0]
 80018f8:	fa92 f1a2 	rbit	r1, r2
 80018fc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001900:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8001904:	6011      	str	r1, [r2, #0]
  return result;
 8001906:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800190a:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800190e:	6812      	ldr	r2, [r2, #0]
 8001910:	fab2 f282 	clz	r2, r2
 8001914:	b2d2      	uxtb	r2, r2
 8001916:	f042 0220 	orr.w	r2, r2, #32
 800191a:	b2d2      	uxtb	r2, r2
 800191c:	f002 021f 	and.w	r2, r2, #31
 8001920:	2101      	movs	r1, #1
 8001922:	fa01 f202 	lsl.w	r2, r1, r2
 8001926:	4013      	ands	r3, r2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d082      	beq.n	8001832 <HAL_RCC_OscConfig+0xdce>
 800192c:	e0cf      	b.n	8001ace <HAL_RCC_OscConfig+0x106a>
 800192e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001932:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001936:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800193a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001940:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	fa93 f2a3 	rbit	r2, r3
 800194a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800194e:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8001952:	601a      	str	r2, [r3, #0]
  return result;
 8001954:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001958:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800195c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195e:	fab3 f383 	clz	r3, r3
 8001962:	b2db      	uxtb	r3, r3
 8001964:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001968:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	461a      	mov	r2, r3
 8001970:	2300      	movs	r3, #0
 8001972:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7fe fe0a 	bl	800058c <HAL_GetTick>
 8001978:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800197c:	e009      	b.n	8001992 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800197e:	f7fe fe05 	bl	800058c <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e09e      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
 8001992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001996:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800199a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800199e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	fa93 f2a3 	rbit	r2, r3
 80019ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019b2:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80019b6:	601a      	str	r2, [r3, #0]
  return result;
 80019b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019bc:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80019c0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80019c2:	fab3 f383 	clz	r3, r3
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	095b      	lsrs	r3, r3, #5
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d104      	bne.n	80019e0 <HAL_RCC_OscConfig+0xf7c>
 80019d6:	4b01      	ldr	r3, [pc, #4]	; (80019dc <HAL_RCC_OscConfig+0xf78>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	e029      	b.n	8001a30 <HAL_RCC_OscConfig+0xfcc>
 80019dc:	40021000 	.word	0x40021000
 80019e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019e4:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80019e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019f2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	fa93 f2a3 	rbit	r2, r3
 80019fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a00:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a0a:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a0e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a18:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	fa93 f2a3 	rbit	r2, r3
 8001a22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a26:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	4b2b      	ldr	r3, [pc, #172]	; (8001adc <HAL_RCC_OscConfig+0x1078>)
 8001a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a34:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001a38:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001a3c:	6011      	str	r1, [r2, #0]
 8001a3e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a42:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	fa92 f1a2 	rbit	r1, r2
 8001a4c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a50:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a54:	6011      	str	r1, [r2, #0]
  return result;
 8001a56:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8001a5a:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8001a5e:	6812      	ldr	r2, [r2, #0]
 8001a60:	fab2 f282 	clz	r2, r2
 8001a64:	b2d2      	uxtb	r2, r2
 8001a66:	f042 0220 	orr.w	r2, r2, #32
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	f002 021f 	and.w	r2, r2, #31
 8001a70:	2101      	movs	r1, #1
 8001a72:	fa01 f202 	lsl.w	r2, r1, r2
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d180      	bne.n	800197e <HAL_RCC_OscConfig+0xf1a>
 8001a7c:	e027      	b.n	8001ace <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001a82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	69db      	ldr	r3, [r3, #28]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d101      	bne.n	8001a92 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	e01e      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_RCC_OscConfig+0x1078>)
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a9a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001a9e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001aa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d10b      	bne.n	8001aca <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001ab2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001ab6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001aba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001abe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d001      	beq.n	8001ace <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e000      	b.n	8001ad0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8001ace:	2300      	movs	r3, #0
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40021000 	.word	0x40021000

08001ae0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b09e      	sub	sp, #120	; 0x78
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001aea:	2300      	movs	r3, #0
 8001aec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d101      	bne.n	8001af8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e162      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001af8:	4b90      	ldr	r3, [pc, #576]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0307 	and.w	r3, r3, #7
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d910      	bls.n	8001b28 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b06:	4b8d      	ldr	r3, [pc, #564]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f023 0207 	bic.w	r2, r3, #7
 8001b0e:	498b      	ldr	r1, [pc, #556]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b16:	4b89      	ldr	r3, [pc, #548]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0307 	and.w	r3, r3, #7
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d001      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e14a      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d008      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4b82      	ldr	r3, [pc, #520]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	497f      	ldr	r1, [pc, #508]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	f000 80dc 	beq.w	8001d0c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d13c      	bne.n	8001bd6 <HAL_RCC_ClockConfig+0xf6>
 8001b5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b60:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b64:	fa93 f3a3 	rbit	r3, r3
 8001b68:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6c:	fab3 f383 	clz	r3, r3
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	095b      	lsrs	r3, r3, #5
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	f043 0301 	orr.w	r3, r3, #1
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d102      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xa6>
 8001b80:	4b6f      	ldr	r3, [pc, #444]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	e00f      	b.n	8001ba6 <HAL_RCC_ClockConfig+0xc6>
 8001b86:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b8a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b8e:	fa93 f3a3 	rbit	r3, r3
 8001b92:	667b      	str	r3, [r7, #100]	; 0x64
 8001b94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b98:	663b      	str	r3, [r7, #96]	; 0x60
 8001b9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b9c:	fa93 f3a3 	rbit	r3, r3
 8001ba0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ba2:	4b67      	ldr	r3, [pc, #412]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001baa:	65ba      	str	r2, [r7, #88]	; 0x58
 8001bac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bae:	fa92 f2a2 	rbit	r2, r2
 8001bb2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001bb4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bb6:	fab2 f282 	clz	r2, r2
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	f042 0220 	orr.w	r2, r2, #32
 8001bc0:	b2d2      	uxtb	r2, r2
 8001bc2:	f002 021f 	and.w	r2, r2, #31
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d17b      	bne.n	8001cca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e0f3      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d13c      	bne.n	8001c58 <HAL_RCC_ClockConfig+0x178>
 8001bde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001be2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001be6:	fa93 f3a3 	rbit	r3, r3
 8001bea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001bec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bee:	fab3 f383 	clz	r3, r3
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	095b      	lsrs	r3, r3, #5
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d102      	bne.n	8001c08 <HAL_RCC_ClockConfig+0x128>
 8001c02:	4b4f      	ldr	r3, [pc, #316]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	e00f      	b.n	8001c28 <HAL_RCC_ClockConfig+0x148>
 8001c08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c0c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	647b      	str	r3, [r7, #68]	; 0x44
 8001c16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c1a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c1e:	fa93 f3a3 	rbit	r3, r3
 8001c22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c24:	4b46      	ldr	r3, [pc, #280]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c2c:	63ba      	str	r2, [r7, #56]	; 0x38
 8001c2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c30:	fa92 f2a2 	rbit	r2, r2
 8001c34:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001c36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c38:	fab2 f282 	clz	r2, r2
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	f042 0220 	orr.w	r2, r2, #32
 8001c42:	b2d2      	uxtb	r2, r2
 8001c44:	f002 021f 	and.w	r2, r2, #31
 8001c48:	2101      	movs	r1, #1
 8001c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d13a      	bne.n	8001cca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c54:	2301      	movs	r3, #1
 8001c56:	e0b2      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c5e:	fa93 f3a3 	rbit	r3, r3
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c66:	fab3 f383 	clz	r3, r3
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	095b      	lsrs	r3, r3, #5
 8001c6e:	b2db      	uxtb	r3, r3
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d102      	bne.n	8001c80 <HAL_RCC_ClockConfig+0x1a0>
 8001c7a:	4b31      	ldr	r3, [pc, #196]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	e00d      	b.n	8001c9c <HAL_RCC_ClockConfig+0x1bc>
 8001c80:	2302      	movs	r3, #2
 8001c82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c86:	fa93 f3a3 	rbit	r3, r3
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	623b      	str	r3, [r7, #32]
 8001c90:	6a3b      	ldr	r3, [r7, #32]
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	61fb      	str	r3, [r7, #28]
 8001c98:	4b29      	ldr	r3, [pc, #164]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	61ba      	str	r2, [r7, #24]
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	fa92 f2a2 	rbit	r2, r2
 8001ca6:	617a      	str	r2, [r7, #20]
  return result;
 8001ca8:	697a      	ldr	r2, [r7, #20]
 8001caa:	fab2 f282 	clz	r2, r2
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	f042 0220 	orr.w	r2, r2, #32
 8001cb4:	b2d2      	uxtb	r2, r2
 8001cb6:	f002 021f 	and.w	r2, r2, #31
 8001cba:	2101      	movs	r1, #1
 8001cbc:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e079      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cca:	4b1d      	ldr	r3, [pc, #116]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	f023 0203 	bic.w	r2, r3, #3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	491a      	ldr	r1, [pc, #104]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cdc:	f7fe fc56 	bl	800058c <HAL_GetTick>
 8001ce0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ce2:	e00a      	b.n	8001cfa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce4:	f7fe fc52 	bl	800058c <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d901      	bls.n	8001cfa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	e061      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cfa:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <HAL_RCC_ClockConfig+0x260>)
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 020c 	and.w	r2, r3, #12
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d1eb      	bne.n	8001ce4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d0c:	4b0b      	ldr	r3, [pc, #44]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0307 	and.w	r3, r3, #7
 8001d14:	683a      	ldr	r2, [r7, #0]
 8001d16:	429a      	cmp	r2, r3
 8001d18:	d214      	bcs.n	8001d44 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1a:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f023 0207 	bic.w	r2, r3, #7
 8001d22:	4906      	ldr	r1, [pc, #24]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2a:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <HAL_RCC_ClockConfig+0x25c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f003 0307 	and.w	r3, r3, #7
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d005      	beq.n	8001d44 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e040      	b.n	8001dbe <HAL_RCC_ClockConfig+0x2de>
 8001d3c:	40022000 	.word	0x40022000
 8001d40:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0304 	and.w	r3, r3, #4
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d008      	beq.n	8001d62 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d50:	4b1d      	ldr	r3, [pc, #116]	; (8001dc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	491a      	ldr	r1, [pc, #104]	; (8001dc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0308 	and.w	r3, r3, #8
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d009      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d6e:	4b16      	ldr	r3, [pc, #88]	; (8001dc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	00db      	lsls	r3, r3, #3
 8001d7c:	4912      	ldr	r1, [pc, #72]	; (8001dc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d82:	f000 f829 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 8001d86:	4601      	mov	r1, r0
 8001d88:	4b0f      	ldr	r3, [pc, #60]	; (8001dc8 <HAL_RCC_ClockConfig+0x2e8>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d90:	22f0      	movs	r2, #240	; 0xf0
 8001d92:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	fa92 f2a2 	rbit	r2, r2
 8001d9a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d9c:	68fa      	ldr	r2, [r7, #12]
 8001d9e:	fab2 f282 	clz	r2, r2
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	40d3      	lsrs	r3, r2
 8001da6:	4a09      	ldr	r2, [pc, #36]	; (8001dcc <HAL_RCC_ClockConfig+0x2ec>)
 8001da8:	5cd3      	ldrb	r3, [r2, r3]
 8001daa:	fa21 f303 	lsr.w	r3, r1, r3
 8001dae:	4a08      	ldr	r2, [pc, #32]	; (8001dd0 <HAL_RCC_ClockConfig+0x2f0>)
 8001db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001db2:	4b08      	ldr	r3, [pc, #32]	; (8001dd4 <HAL_RCC_ClockConfig+0x2f4>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f7fe fba4 	bl	8000504 <HAL_InitTick>
  
  return HAL_OK;
 8001dbc:	2300      	movs	r3, #0
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3778      	adds	r7, #120	; 0x78
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	40021000 	.word	0x40021000
 8001dcc:	08002ca0 	.word	0x08002ca0
 8001dd0:	20000020 	.word	0x20000020
 8001dd4:	20000024 	.word	0x20000024

08001dd8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b08b      	sub	sp, #44	; 0x2c
 8001ddc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
 8001de2:	2300      	movs	r3, #0
 8001de4:	61bb      	str	r3, [r7, #24]
 8001de6:	2300      	movs	r3, #0
 8001de8:	627b      	str	r3, [r7, #36]	; 0x24
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001dee:	2300      	movs	r3, #0
 8001df0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001df2:	4b29      	ldr	r3, [pc, #164]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	f003 030c 	and.w	r3, r3, #12
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d002      	beq.n	8001e08 <HAL_RCC_GetSysClockFreq+0x30>
 8001e02:	2b08      	cmp	r3, #8
 8001e04:	d003      	beq.n	8001e0e <HAL_RCC_GetSysClockFreq+0x36>
 8001e06:	e03c      	b.n	8001e82 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e08:	4b24      	ldr	r3, [pc, #144]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e0a:	623b      	str	r3, [r7, #32]
      break;
 8001e0c:	e03c      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001e14:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001e18:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	fa92 f2a2 	rbit	r2, r2
 8001e20:	607a      	str	r2, [r7, #4]
  return result;
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	fab2 f282 	clz	r2, r2
 8001e28:	b2d2      	uxtb	r2, r2
 8001e2a:	40d3      	lsrs	r3, r2
 8001e2c:	4a1c      	ldr	r2, [pc, #112]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e2e:	5cd3      	ldrb	r3, [r2, r3]
 8001e30:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001e32:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e36:	f003 030f 	and.w	r3, r3, #15
 8001e3a:	220f      	movs	r2, #15
 8001e3c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	fa92 f2a2 	rbit	r2, r2
 8001e44:	60fa      	str	r2, [r7, #12]
  return result;
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	fab2 f282 	clz	r2, r2
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	40d3      	lsrs	r3, r2
 8001e50:	4a14      	ldr	r2, [pc, #80]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001e52:	5cd3      	ldrb	r3, [r2, r3]
 8001e54:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e60:	4a0e      	ldr	r2, [pc, #56]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	fb02 f303 	mul.w	r3, r2, r3
 8001e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e70:	e004      	b.n	8001e7c <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	4a0c      	ldr	r2, [pc, #48]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001e76:	fb02 f303 	mul.w	r3, r2, r3
 8001e7a:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7e:	623b      	str	r3, [r7, #32]
      break;
 8001e80:	e002      	b.n	8001e88 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e82:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e84:	623b      	str	r3, [r7, #32]
      break;
 8001e86:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e88:	6a3b      	ldr	r3, [r7, #32]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	372c      	adds	r7, #44	; 0x2c
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	007a1200 	.word	0x007a1200
 8001ea0:	08002cb8 	.word	0x08002cb8
 8001ea4:	08002cc8 	.word	0x08002cc8
 8001ea8:	003d0900 	.word	0x003d0900

08001eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	20000020 	.word	0x20000020

08001ec4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001eca:	f7ff ffef 	bl	8001eac <HAL_RCC_GetHCLKFreq>
 8001ece:	4601      	mov	r1, r0
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	; (8001f00 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ed8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001edc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	fa92 f2a2 	rbit	r2, r2
 8001ee4:	603a      	str	r2, [r7, #0]
  return result;
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	fab2 f282 	clz	r2, r2
 8001eec:	b2d2      	uxtb	r2, r2
 8001eee:	40d3      	lsrs	r3, r2
 8001ef0:	4a04      	ldr	r2, [pc, #16]	; (8001f04 <HAL_RCC_GetPCLK1Freq+0x40>)
 8001ef2:	5cd3      	ldrb	r3, [r2, r3]
 8001ef4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3708      	adds	r7, #8
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000
 8001f04:	08002cb0 	.word	0x08002cb0

08001f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f0e:	f7ff ffcd 	bl	8001eac <HAL_RCC_GetHCLKFreq>
 8001f12:	4601      	mov	r1, r0
 8001f14:	4b0b      	ldr	r3, [pc, #44]	; (8001f44 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001f1c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001f20:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f22:	687a      	ldr	r2, [r7, #4]
 8001f24:	fa92 f2a2 	rbit	r2, r2
 8001f28:	603a      	str	r2, [r7, #0]
  return result;
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	fab2 f282 	clz	r2, r2
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	40d3      	lsrs	r3, r2
 8001f34:	4a04      	ldr	r2, [pc, #16]	; (8001f48 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f36:	5cd3      	ldrb	r3, [r2, r3]
 8001f38:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3708      	adds	r7, #8
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	40021000 	.word	0x40021000
 8001f48:	08002cb0 	.word	0x08002cb0

08001f4c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b092      	sub	sp, #72	; 0x48
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 80d4 	beq.w	8002118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f70:	4b4e      	ldr	r3, [pc, #312]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f72:	69db      	ldr	r3, [r3, #28]
 8001f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d10e      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7c:	4b4b      	ldr	r3, [pc, #300]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f7e:	69db      	ldr	r3, [r3, #28]
 8001f80:	4a4a      	ldr	r2, [pc, #296]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f86:	61d3      	str	r3, [r2, #28]
 8001f88:	4b48      	ldr	r3, [pc, #288]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001f8a:	69db      	ldr	r3, [r3, #28]
 8001f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f94:	2301      	movs	r3, #1
 8001f96:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9a:	4b45      	ldr	r3, [pc, #276]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d118      	bne.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa6:	4b42      	ldr	r3, [pc, #264]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a41      	ldr	r2, [pc, #260]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb2:	f7fe faeb 	bl	800058c <HAL_GetTick>
 8001fb6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	e008      	b.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fba:	f7fe fae7 	bl	800058c <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b64      	cmp	r3, #100	; 0x64
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e169      	b.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fcc:	4b38      	ldr	r3, [pc, #224]	; (80020b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fd8:	4b34      	ldr	r3, [pc, #208]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fda:	6a1b      	ldr	r3, [r3, #32]
 8001fdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fe0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fe2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	f000 8084 	beq.w	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ff2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d07c      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ff8:	4b2c      	ldr	r3, [pc, #176]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002000:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002002:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002006:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800200a:	fa93 f3a3 	rbit	r3, r3
 800200e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002010:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002012:	fab3 f383 	clz	r3, r3
 8002016:	b2db      	uxtb	r3, r3
 8002018:	461a      	mov	r2, r3
 800201a:	4b26      	ldr	r3, [pc, #152]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800201c:	4413      	add	r3, r2
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	461a      	mov	r2, r3
 8002022:	2301      	movs	r3, #1
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002034:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002036:	fab3 f383 	clz	r3, r3
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002040:	4413      	add	r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	461a      	mov	r2, r3
 8002046:	2300      	movs	r3, #0
 8002048:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800204a:	4a18      	ldr	r2, [pc, #96]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800204c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800204e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002050:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b00      	cmp	r3, #0
 8002058:	d04b      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800205a:	f7fe fa97 	bl	800058c <HAL_GetTick>
 800205e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002060:	e00a      	b.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002062:	f7fe fa93 	bl	800058c <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002074:	2303      	movs	r3, #3
 8002076:	e113      	b.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8002078:	2302      	movs	r3, #2
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	627b      	str	r3, [r7, #36]	; 0x24
 8002084:	2302      	movs	r3, #2
 8002086:	623b      	str	r3, [r7, #32]
 8002088:	6a3b      	ldr	r3, [r7, #32]
 800208a:	fa93 f3a3 	rbit	r3, r3
 800208e:	61fb      	str	r3, [r7, #28]
  return result;
 8002090:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002092:	fab3 f383 	clz	r3, r3
 8002096:	b2db      	uxtb	r3, r3
 8002098:	095b      	lsrs	r3, r3, #5
 800209a:	b2db      	uxtb	r3, r3
 800209c:	f043 0302 	orr.w	r3, r3, #2
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b02      	cmp	r3, #2
 80020a4:	d108      	bne.n	80020b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80020a6:	4b01      	ldr	r3, [pc, #4]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80020a8:	6a1b      	ldr	r3, [r3, #32]
 80020aa:	e00d      	b.n	80020c8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80020ac:	40021000 	.word	0x40021000
 80020b0:	40007000 	.word	0x40007000
 80020b4:	10908100 	.word	0x10908100
 80020b8:	2302      	movs	r3, #2
 80020ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020bc:	69bb      	ldr	r3, [r7, #24]
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	4b78      	ldr	r3, [pc, #480]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c8:	2202      	movs	r2, #2
 80020ca:	613a      	str	r2, [r7, #16]
 80020cc:	693a      	ldr	r2, [r7, #16]
 80020ce:	fa92 f2a2 	rbit	r2, r2
 80020d2:	60fa      	str	r2, [r7, #12]
  return result;
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	fab2 f282 	clz	r2, r2
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	f002 021f 	and.w	r2, r2, #31
 80020e6:	2101      	movs	r1, #1
 80020e8:	fa01 f202 	lsl.w	r2, r1, r2
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0b7      	beq.n	8002062 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80020f2:	4b6d      	ldr	r3, [pc, #436]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80020f4:	6a1b      	ldr	r3, [r3, #32]
 80020f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	496a      	ldr	r1, [pc, #424]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002100:	4313      	orrs	r3, r2
 8002102:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002104:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002108:	2b01      	cmp	r3, #1
 800210a:	d105      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800210c:	4b66      	ldr	r3, [pc, #408]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800210e:	69db      	ldr	r3, [r3, #28]
 8002110:	4a65      	ldr	r2, [pc, #404]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002116:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0301 	and.w	r3, r3, #1
 8002120:	2b00      	cmp	r3, #0
 8002122:	d008      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002124:	4b60      	ldr	r3, [pc, #384]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002128:	f023 0203 	bic.w	r2, r3, #3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	495d      	ldr	r1, [pc, #372]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002132:	4313      	orrs	r3, r2
 8002134:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d008      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002142:	4b59      	ldr	r3, [pc, #356]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002146:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	4956      	ldr	r1, [pc, #344]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002150:	4313      	orrs	r3, r2
 8002152:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	d008      	beq.n	8002172 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002160:	4b51      	ldr	r3, [pc, #324]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002162:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002164:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	494e      	ldr	r1, [pc, #312]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800216e:	4313      	orrs	r3, r2
 8002170:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f003 0320 	and.w	r3, r3, #32
 800217a:	2b00      	cmp	r3, #0
 800217c:	d008      	beq.n	8002190 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800217e:	4b4a      	ldr	r3, [pc, #296]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002182:	f023 0210 	bic.w	r2, r3, #16
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	4947      	ldr	r1, [pc, #284]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800218c:	4313      	orrs	r3, r2
 800218e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002198:	2b00      	cmp	r3, #0
 800219a:	d008      	beq.n	80021ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800219c:	4b42      	ldr	r3, [pc, #264]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021a8:	493f      	ldr	r1, [pc, #252]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021aa:	4313      	orrs	r3, r2
 80021ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d008      	beq.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021ba:	4b3b      	ldr	r3, [pc, #236]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f023 0220 	bic.w	r2, r3, #32
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	4938      	ldr	r1, [pc, #224]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021c8:	4313      	orrs	r3, r2
 80021ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f003 0308 	and.w	r3, r3, #8
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d008      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021d8:	4b33      	ldr	r3, [pc, #204]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	695b      	ldr	r3, [r3, #20]
 80021e4:	4930      	ldr	r1, [pc, #192]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0310 	and.w	r3, r3, #16
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d008      	beq.n	8002208 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021f6:	4b2c      	ldr	r3, [pc, #176]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80021f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	4929      	ldr	r1, [pc, #164]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002204:	4313      	orrs	r3, r2
 8002206:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002210:	2b00      	cmp	r3, #0
 8002212:	d008      	beq.n	8002226 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002214:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002220:	4921      	ldr	r1, [pc, #132]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002222:	4313      	orrs	r3, r2
 8002224:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800222e:	2b00      	cmp	r3, #0
 8002230:	d008      	beq.n	8002244 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002232:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002234:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002236:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	491a      	ldr	r1, [pc, #104]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002240:	4313      	orrs	r3, r2
 8002242:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224c:	2b00      	cmp	r3, #0
 800224e:	d008      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002254:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225c:	4912      	ldr	r1, [pc, #72]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800225e:	4313      	orrs	r3, r2
 8002260:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d008      	beq.n	8002280 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800226e:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002270:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002272:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227a:	490b      	ldr	r1, [pc, #44]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800227c:	4313      	orrs	r3, r2
 800227e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002288:	2b00      	cmp	r3, #0
 800228a:	d008      	beq.n	800229e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800228c:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002298:	4903      	ldr	r1, [pc, #12]	; (80022a8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800229a:	4313      	orrs	r3, r2
 800229c:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3748      	adds	r7, #72	; 0x48
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40021000 	.word	0x40021000

080022ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e040      	b.n	8002340 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d106      	bne.n	80022d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7fe f858 	bl	8000384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2224      	movs	r2, #36	; 0x24
 80022d8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 0201 	bic.w	r2, r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f000 f8b6 	bl	800245c <UART_SetConfig>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d101      	bne.n	80022fa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e022      	b.n	8002340 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d002      	beq.n	8002308 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 fa7e 	bl	8002804 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002316:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002326:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f042 0201 	orr.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 fb05 	bl	8002948 <UART_CheckIdleState>
 800233e:	4603      	mov	r3, r0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b08a      	sub	sp, #40	; 0x28
 800234c:	af02      	add	r7, sp, #8
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	603b      	str	r3, [r7, #0]
 8002354:	4613      	mov	r3, r2
 8002356:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800235c:	2b20      	cmp	r3, #32
 800235e:	d178      	bne.n	8002452 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d002      	beq.n	800236c <HAL_UART_Transmit+0x24>
 8002366:	88fb      	ldrh	r3, [r7, #6]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e071      	b.n	8002454 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2221      	movs	r2, #33	; 0x21
 800237c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800237e:	f7fe f905 	bl	800058c <HAL_GetTick>
 8002382:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	88fa      	ldrh	r2, [r7, #6]
 8002388:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	88fa      	ldrh	r2, [r7, #6]
 8002390:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800239c:	d108      	bne.n	80023b0 <HAL_UART_Transmit+0x68>
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	691b      	ldr	r3, [r3, #16]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d104      	bne.n	80023b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	61bb      	str	r3, [r7, #24]
 80023ae:	e003      	b.n	80023b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023b8:	e030      	b.n	800241c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	9300      	str	r3, [sp, #0]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	2200      	movs	r2, #0
 80023c2:	2180      	movs	r1, #128	; 0x80
 80023c4:	68f8      	ldr	r0, [r7, #12]
 80023c6:	f000 fb67 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d004      	beq.n	80023da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2220      	movs	r2, #32
 80023d4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80023d6:	2303      	movs	r3, #3
 80023d8:	e03c      	b.n	8002454 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80023da:	69fb      	ldr	r3, [r7, #28]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d10b      	bne.n	80023f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	881a      	ldrh	r2, [r3, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023ec:	b292      	uxth	r2, r2
 80023ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	3302      	adds	r3, #2
 80023f4:	61bb      	str	r3, [r7, #24]
 80023f6:	e008      	b.n	800240a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80023f8:	69fb      	ldr	r3, [r7, #28]
 80023fa:	781a      	ldrb	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	b292      	uxth	r2, r2
 8002402:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	3301      	adds	r3, #1
 8002408:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002410:	b29b      	uxth	r3, r3
 8002412:	3b01      	subs	r3, #1
 8002414:	b29a      	uxth	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002422:	b29b      	uxth	r3, r3
 8002424:	2b00      	cmp	r3, #0
 8002426:	d1c8      	bne.n	80023ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	9300      	str	r3, [sp, #0]
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	2200      	movs	r2, #0
 8002430:	2140      	movs	r1, #64	; 0x40
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 fb30 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d004      	beq.n	8002448 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2220      	movs	r2, #32
 8002442:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002444:	2303      	movs	r3, #3
 8002446:	e005      	b.n	8002454 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2220      	movs	r2, #32
 800244c:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800244e:	2300      	movs	r3, #0
 8002450:	e000      	b.n	8002454 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8002452:	2302      	movs	r3, #2
  }
}
 8002454:	4618      	mov	r0, r3
 8002456:	3720      	adds	r7, #32
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b088      	sub	sp, #32
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	691b      	ldr	r3, [r3, #16]
 8002470:	431a      	orrs	r2, r3
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
 800247c:	4313      	orrs	r3, r2
 800247e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800248a:	f023 030c 	bic.w	r3, r3, #12
 800248e:	687a      	ldr	r2, [r7, #4]
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	6979      	ldr	r1, [r7, #20]
 8002494:	430b      	orrs	r3, r1
 8002496:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	699b      	ldr	r3, [r3, #24]
 80024b2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	697a      	ldr	r2, [r7, #20]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	697a      	ldr	r2, [r7, #20]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4aa7      	ldr	r2, [pc, #668]	; (8002774 <UART_SetConfig+0x318>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d120      	bne.n	800251e <UART_SetConfig+0xc2>
 80024dc:	4ba6      	ldr	r3, [pc, #664]	; (8002778 <UART_SetConfig+0x31c>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e0:	f003 0303 	and.w	r3, r3, #3
 80024e4:	2b03      	cmp	r3, #3
 80024e6:	d817      	bhi.n	8002518 <UART_SetConfig+0xbc>
 80024e8:	a201      	add	r2, pc, #4	; (adr r2, 80024f0 <UART_SetConfig+0x94>)
 80024ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024ee:	bf00      	nop
 80024f0:	08002501 	.word	0x08002501
 80024f4:	0800250d 	.word	0x0800250d
 80024f8:	08002513 	.word	0x08002513
 80024fc:	08002507 	.word	0x08002507
 8002500:	2301      	movs	r3, #1
 8002502:	77fb      	strb	r3, [r7, #31]
 8002504:	e0b5      	b.n	8002672 <UART_SetConfig+0x216>
 8002506:	2302      	movs	r3, #2
 8002508:	77fb      	strb	r3, [r7, #31]
 800250a:	e0b2      	b.n	8002672 <UART_SetConfig+0x216>
 800250c:	2304      	movs	r3, #4
 800250e:	77fb      	strb	r3, [r7, #31]
 8002510:	e0af      	b.n	8002672 <UART_SetConfig+0x216>
 8002512:	2308      	movs	r3, #8
 8002514:	77fb      	strb	r3, [r7, #31]
 8002516:	e0ac      	b.n	8002672 <UART_SetConfig+0x216>
 8002518:	2310      	movs	r3, #16
 800251a:	77fb      	strb	r3, [r7, #31]
 800251c:	e0a9      	b.n	8002672 <UART_SetConfig+0x216>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a96      	ldr	r2, [pc, #600]	; (800277c <UART_SetConfig+0x320>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d124      	bne.n	8002572 <UART_SetConfig+0x116>
 8002528:	4b93      	ldr	r3, [pc, #588]	; (8002778 <UART_SetConfig+0x31c>)
 800252a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002530:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002534:	d011      	beq.n	800255a <UART_SetConfig+0xfe>
 8002536:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800253a:	d817      	bhi.n	800256c <UART_SetConfig+0x110>
 800253c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002540:	d011      	beq.n	8002566 <UART_SetConfig+0x10a>
 8002542:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002546:	d811      	bhi.n	800256c <UART_SetConfig+0x110>
 8002548:	2b00      	cmp	r3, #0
 800254a:	d003      	beq.n	8002554 <UART_SetConfig+0xf8>
 800254c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002550:	d006      	beq.n	8002560 <UART_SetConfig+0x104>
 8002552:	e00b      	b.n	800256c <UART_SetConfig+0x110>
 8002554:	2300      	movs	r3, #0
 8002556:	77fb      	strb	r3, [r7, #31]
 8002558:	e08b      	b.n	8002672 <UART_SetConfig+0x216>
 800255a:	2302      	movs	r3, #2
 800255c:	77fb      	strb	r3, [r7, #31]
 800255e:	e088      	b.n	8002672 <UART_SetConfig+0x216>
 8002560:	2304      	movs	r3, #4
 8002562:	77fb      	strb	r3, [r7, #31]
 8002564:	e085      	b.n	8002672 <UART_SetConfig+0x216>
 8002566:	2308      	movs	r3, #8
 8002568:	77fb      	strb	r3, [r7, #31]
 800256a:	e082      	b.n	8002672 <UART_SetConfig+0x216>
 800256c:	2310      	movs	r3, #16
 800256e:	77fb      	strb	r3, [r7, #31]
 8002570:	e07f      	b.n	8002672 <UART_SetConfig+0x216>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a82      	ldr	r2, [pc, #520]	; (8002780 <UART_SetConfig+0x324>)
 8002578:	4293      	cmp	r3, r2
 800257a:	d124      	bne.n	80025c6 <UART_SetConfig+0x16a>
 800257c:	4b7e      	ldr	r3, [pc, #504]	; (8002778 <UART_SetConfig+0x31c>)
 800257e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002580:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8002584:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8002588:	d011      	beq.n	80025ae <UART_SetConfig+0x152>
 800258a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800258e:	d817      	bhi.n	80025c0 <UART_SetConfig+0x164>
 8002590:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002594:	d011      	beq.n	80025ba <UART_SetConfig+0x15e>
 8002596:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800259a:	d811      	bhi.n	80025c0 <UART_SetConfig+0x164>
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <UART_SetConfig+0x14c>
 80025a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80025a4:	d006      	beq.n	80025b4 <UART_SetConfig+0x158>
 80025a6:	e00b      	b.n	80025c0 <UART_SetConfig+0x164>
 80025a8:	2300      	movs	r3, #0
 80025aa:	77fb      	strb	r3, [r7, #31]
 80025ac:	e061      	b.n	8002672 <UART_SetConfig+0x216>
 80025ae:	2302      	movs	r3, #2
 80025b0:	77fb      	strb	r3, [r7, #31]
 80025b2:	e05e      	b.n	8002672 <UART_SetConfig+0x216>
 80025b4:	2304      	movs	r3, #4
 80025b6:	77fb      	strb	r3, [r7, #31]
 80025b8:	e05b      	b.n	8002672 <UART_SetConfig+0x216>
 80025ba:	2308      	movs	r3, #8
 80025bc:	77fb      	strb	r3, [r7, #31]
 80025be:	e058      	b.n	8002672 <UART_SetConfig+0x216>
 80025c0:	2310      	movs	r3, #16
 80025c2:	77fb      	strb	r3, [r7, #31]
 80025c4:	e055      	b.n	8002672 <UART_SetConfig+0x216>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a6e      	ldr	r2, [pc, #440]	; (8002784 <UART_SetConfig+0x328>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d124      	bne.n	800261a <UART_SetConfig+0x1be>
 80025d0:	4b69      	ldr	r3, [pc, #420]	; (8002778 <UART_SetConfig+0x31c>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80025d8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80025dc:	d011      	beq.n	8002602 <UART_SetConfig+0x1a6>
 80025de:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80025e2:	d817      	bhi.n	8002614 <UART_SetConfig+0x1b8>
 80025e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025e8:	d011      	beq.n	800260e <UART_SetConfig+0x1b2>
 80025ea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80025ee:	d811      	bhi.n	8002614 <UART_SetConfig+0x1b8>
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <UART_SetConfig+0x1a0>
 80025f4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025f8:	d006      	beq.n	8002608 <UART_SetConfig+0x1ac>
 80025fa:	e00b      	b.n	8002614 <UART_SetConfig+0x1b8>
 80025fc:	2300      	movs	r3, #0
 80025fe:	77fb      	strb	r3, [r7, #31]
 8002600:	e037      	b.n	8002672 <UART_SetConfig+0x216>
 8002602:	2302      	movs	r3, #2
 8002604:	77fb      	strb	r3, [r7, #31]
 8002606:	e034      	b.n	8002672 <UART_SetConfig+0x216>
 8002608:	2304      	movs	r3, #4
 800260a:	77fb      	strb	r3, [r7, #31]
 800260c:	e031      	b.n	8002672 <UART_SetConfig+0x216>
 800260e:	2308      	movs	r3, #8
 8002610:	77fb      	strb	r3, [r7, #31]
 8002612:	e02e      	b.n	8002672 <UART_SetConfig+0x216>
 8002614:	2310      	movs	r3, #16
 8002616:	77fb      	strb	r3, [r7, #31]
 8002618:	e02b      	b.n	8002672 <UART_SetConfig+0x216>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a5a      	ldr	r2, [pc, #360]	; (8002788 <UART_SetConfig+0x32c>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d124      	bne.n	800266e <UART_SetConfig+0x212>
 8002624:	4b54      	ldr	r3, [pc, #336]	; (8002778 <UART_SetConfig+0x31c>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002628:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800262c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002630:	d011      	beq.n	8002656 <UART_SetConfig+0x1fa>
 8002632:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002636:	d817      	bhi.n	8002668 <UART_SetConfig+0x20c>
 8002638:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800263c:	d011      	beq.n	8002662 <UART_SetConfig+0x206>
 800263e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002642:	d811      	bhi.n	8002668 <UART_SetConfig+0x20c>
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <UART_SetConfig+0x1f4>
 8002648:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800264c:	d006      	beq.n	800265c <UART_SetConfig+0x200>
 800264e:	e00b      	b.n	8002668 <UART_SetConfig+0x20c>
 8002650:	2300      	movs	r3, #0
 8002652:	77fb      	strb	r3, [r7, #31]
 8002654:	e00d      	b.n	8002672 <UART_SetConfig+0x216>
 8002656:	2302      	movs	r3, #2
 8002658:	77fb      	strb	r3, [r7, #31]
 800265a:	e00a      	b.n	8002672 <UART_SetConfig+0x216>
 800265c:	2304      	movs	r3, #4
 800265e:	77fb      	strb	r3, [r7, #31]
 8002660:	e007      	b.n	8002672 <UART_SetConfig+0x216>
 8002662:	2308      	movs	r3, #8
 8002664:	77fb      	strb	r3, [r7, #31]
 8002666:	e004      	b.n	8002672 <UART_SetConfig+0x216>
 8002668:	2310      	movs	r3, #16
 800266a:	77fb      	strb	r3, [r7, #31]
 800266c:	e001      	b.n	8002672 <UART_SetConfig+0x216>
 800266e:	2310      	movs	r3, #16
 8002670:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	69db      	ldr	r3, [r3, #28]
 8002676:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800267a:	d15b      	bne.n	8002734 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800267c:	7ffb      	ldrb	r3, [r7, #31]
 800267e:	2b08      	cmp	r3, #8
 8002680:	d827      	bhi.n	80026d2 <UART_SetConfig+0x276>
 8002682:	a201      	add	r2, pc, #4	; (adr r2, 8002688 <UART_SetConfig+0x22c>)
 8002684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002688:	080026ad 	.word	0x080026ad
 800268c:	080026b5 	.word	0x080026b5
 8002690:	080026bd 	.word	0x080026bd
 8002694:	080026d3 	.word	0x080026d3
 8002698:	080026c3 	.word	0x080026c3
 800269c:	080026d3 	.word	0x080026d3
 80026a0:	080026d3 	.word	0x080026d3
 80026a4:	080026d3 	.word	0x080026d3
 80026a8:	080026cb 	.word	0x080026cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026ac:	f7ff fc0a 	bl	8001ec4 <HAL_RCC_GetPCLK1Freq>
 80026b0:	61b8      	str	r0, [r7, #24]
        break;
 80026b2:	e013      	b.n	80026dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80026b4:	f7ff fc28 	bl	8001f08 <HAL_RCC_GetPCLK2Freq>
 80026b8:	61b8      	str	r0, [r7, #24]
        break;
 80026ba:	e00f      	b.n	80026dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026bc:	4b33      	ldr	r3, [pc, #204]	; (800278c <UART_SetConfig+0x330>)
 80026be:	61bb      	str	r3, [r7, #24]
        break;
 80026c0:	e00c      	b.n	80026dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026c2:	f7ff fb89 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 80026c6:	61b8      	str	r0, [r7, #24]
        break;
 80026c8:	e008      	b.n	80026dc <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026ce:	61bb      	str	r3, [r7, #24]
        break;
 80026d0:	e004      	b.n	80026dc <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 80026d2:	2300      	movs	r3, #0
 80026d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	77bb      	strb	r3, [r7, #30]
        break;
 80026da:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	f000 8082 	beq.w	80027e8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80026e4:	69bb      	ldr	r3, [r7, #24]
 80026e6:	005a      	lsls	r2, r3, #1
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	085b      	lsrs	r3, r3, #1
 80026ee:	441a      	add	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026f8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	2b0f      	cmp	r3, #15
 80026fe:	d916      	bls.n	800272e <UART_SetConfig+0x2d2>
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002706:	d212      	bcs.n	800272e <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	b29b      	uxth	r3, r3
 800270c:	f023 030f 	bic.w	r3, r3, #15
 8002710:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	085b      	lsrs	r3, r3, #1
 8002716:	b29b      	uxth	r3, r3
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	b29a      	uxth	r2, r3
 800271e:	89fb      	ldrh	r3, [r7, #14]
 8002720:	4313      	orrs	r3, r2
 8002722:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	89fa      	ldrh	r2, [r7, #14]
 800272a:	60da      	str	r2, [r3, #12]
 800272c:	e05c      	b.n	80027e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	77bb      	strb	r3, [r7, #30]
 8002732:	e059      	b.n	80027e8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002734:	7ffb      	ldrb	r3, [r7, #31]
 8002736:	2b08      	cmp	r3, #8
 8002738:	d835      	bhi.n	80027a6 <UART_SetConfig+0x34a>
 800273a:	a201      	add	r2, pc, #4	; (adr r2, 8002740 <UART_SetConfig+0x2e4>)
 800273c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002740:	08002765 	.word	0x08002765
 8002744:	0800276d 	.word	0x0800276d
 8002748:	08002791 	.word	0x08002791
 800274c:	080027a7 	.word	0x080027a7
 8002750:	08002797 	.word	0x08002797
 8002754:	080027a7 	.word	0x080027a7
 8002758:	080027a7 	.word	0x080027a7
 800275c:	080027a7 	.word	0x080027a7
 8002760:	0800279f 	.word	0x0800279f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002764:	f7ff fbae 	bl	8001ec4 <HAL_RCC_GetPCLK1Freq>
 8002768:	61b8      	str	r0, [r7, #24]
        break;
 800276a:	e021      	b.n	80027b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800276c:	f7ff fbcc 	bl	8001f08 <HAL_RCC_GetPCLK2Freq>
 8002770:	61b8      	str	r0, [r7, #24]
        break;
 8002772:	e01d      	b.n	80027b0 <UART_SetConfig+0x354>
 8002774:	40013800 	.word	0x40013800
 8002778:	40021000 	.word	0x40021000
 800277c:	40004400 	.word	0x40004400
 8002780:	40004800 	.word	0x40004800
 8002784:	40004c00 	.word	0x40004c00
 8002788:	40005000 	.word	0x40005000
 800278c:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002790:	4b1b      	ldr	r3, [pc, #108]	; (8002800 <UART_SetConfig+0x3a4>)
 8002792:	61bb      	str	r3, [r7, #24]
        break;
 8002794:	e00c      	b.n	80027b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002796:	f7ff fb1f 	bl	8001dd8 <HAL_RCC_GetSysClockFreq>
 800279a:	61b8      	str	r0, [r7, #24]
        break;
 800279c:	e008      	b.n	80027b0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800279e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80027a2:	61bb      	str	r3, [r7, #24]
        break;
 80027a4:	e004      	b.n	80027b0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	77bb      	strb	r3, [r7, #30]
        break;
 80027ae:	bf00      	nop
    }

    if (pclk != 0U)
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d018      	beq.n	80027e8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	085a      	lsrs	r2, r3, #1
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	441a      	add	r2, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	2b0f      	cmp	r3, #15
 80027ce:	d909      	bls.n	80027e4 <UART_SetConfig+0x388>
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80027d6:	d205      	bcs.n	80027e4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	b29a      	uxth	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	e001      	b.n	80027e8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80027f4:	7fbb      	ldrb	r3, [r7, #30]
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	3720      	adds	r7, #32
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	007a1200 	.word	0x007a1200

08002804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002810:	f003 0301 	and.w	r3, r3, #1
 8002814:	2b00      	cmp	r3, #0
 8002816:	d00a      	beq.n	800282e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	2b00      	cmp	r3, #0
 8002838:	d00a      	beq.n	8002850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002854:	f003 0304 	and.w	r3, r3, #4
 8002858:	2b00      	cmp	r3, #0
 800285a:	d00a      	beq.n	8002872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d00a      	beq.n	8002894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002898:	f003 0310 	and.w	r3, r3, #16
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00a      	beq.n	80028b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	430a      	orrs	r2, r1
 80028b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ba:	f003 0320 	and.w	r3, r3, #32
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00a      	beq.n	80028d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d01a      	beq.n	800291a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	430a      	orrs	r2, r1
 80028f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002902:	d10a      	bne.n	800291a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00a      	beq.n	800293c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	605a      	str	r2, [r3, #4]
  }
}
 800293c:	bf00      	nop
 800293e:	370c      	adds	r7, #12
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b098      	sub	sp, #96	; 0x60
 800294c:	af02      	add	r7, sp, #8
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002958:	f7fd fe18 	bl	800058c <HAL_GetTick>
 800295c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b08      	cmp	r3, #8
 800296a:	d12e      	bne.n	80029ca <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800296c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002970:	9300      	str	r3, [sp, #0]
 8002972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002974:	2200      	movs	r2, #0
 8002976:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f88c 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d021      	beq.n	80029ca <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800298e:	e853 3f00 	ldrex	r3, [r3]
 8002992:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002994:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002996:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800299a:	653b      	str	r3, [r7, #80]	; 0x50
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	461a      	mov	r2, r3
 80029a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029a4:	647b      	str	r3, [r7, #68]	; 0x44
 80029a6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029a8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80029aa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80029ac:	e841 2300 	strex	r3, r2, [r1]
 80029b0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80029b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1e6      	bne.n	8002986 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2220      	movs	r2, #32
 80029bc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e062      	b.n	8002a90 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f003 0304 	and.w	r3, r3, #4
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d149      	bne.n	8002a6c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80029e0:	2200      	movs	r2, #0
 80029e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80029e6:	6878      	ldr	r0, [r7, #4]
 80029e8:	f000 f856 	bl	8002a98 <UART_WaitOnFlagUntilTimeout>
 80029ec:	4603      	mov	r3, r0
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d03c      	beq.n	8002a6c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	e853 3f00 	ldrex	r3, [r3]
 80029fe:	623b      	str	r3, [r7, #32]
   return(result);
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002a10:	633b      	str	r3, [r7, #48]	; 0x30
 8002a12:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a14:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002a16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a18:	e841 2300 	strex	r3, r2, [r1]
 8002a1c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e6      	bne.n	80029f2 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	3308      	adds	r3, #8
 8002a2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	e853 3f00 	ldrex	r3, [r3]
 8002a32:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	f023 0301 	bic.w	r3, r3, #1
 8002a3a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3308      	adds	r3, #8
 8002a42:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a44:	61fa      	str	r2, [r7, #28]
 8002a46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a48:	69b9      	ldr	r1, [r7, #24]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	e841 2300 	strex	r3, r2, [r1]
 8002a50:	617b      	str	r3, [r7, #20]
   return(result);
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1e5      	bne.n	8002a24 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e011      	b.n	8002a90 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2220      	movs	r2, #32
 8002a70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2220      	movs	r2, #32
 8002a76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2200      	movs	r2, #0
 8002a84:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8002a8e:	2300      	movs	r3, #0
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3758      	adds	r7, #88	; 0x58
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b084      	sub	sp, #16
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	603b      	str	r3, [r7, #0]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002aa8:	e049      	b.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ab0:	d045      	beq.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ab2:	f7fd fd6b 	bl	800058c <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	429a      	cmp	r2, r3
 8002ac0:	d302      	bcc.n	8002ac8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d101      	bne.n	8002acc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e048      	b.n	8002b5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0304 	and.w	r3, r3, #4
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d031      	beq.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	69db      	ldr	r3, [r3, #28]
 8002ae0:	f003 0308 	and.w	r3, r3, #8
 8002ae4:	2b08      	cmp	r3, #8
 8002ae6:	d110      	bne.n	8002b0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2208      	movs	r2, #8
 8002aee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f838 	bl	8002b66 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2208      	movs	r2, #8
 8002afa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e029      	b.n	8002b5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	69db      	ldr	r3, [r3, #28]
 8002b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b18:	d111      	bne.n	8002b3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b24:	68f8      	ldr	r0, [r7, #12]
 8002b26:	f000 f81e 	bl	8002b66 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e00f      	b.n	8002b5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	69da      	ldr	r2, [r3, #28]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	4013      	ands	r3, r2
 8002b48:	68ba      	ldr	r2, [r7, #8]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	bf0c      	ite	eq
 8002b4e:	2301      	moveq	r3, #1
 8002b50:	2300      	movne	r3, #0
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	461a      	mov	r2, r3
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d0a6      	beq.n	8002aaa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3710      	adds	r7, #16
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b095      	sub	sp, #84	; 0x54
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b76:	e853 3f00 	ldrex	r3, [r3]
 8002b7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002b82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b8c:	643b      	str	r3, [r7, #64]	; 0x40
 8002b8e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002b92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002b94:	e841 2300 	strex	r3, r2, [r1]
 8002b98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d1e6      	bne.n	8002b6e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3308      	adds	r3, #8
 8002ba6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ba8:	6a3b      	ldr	r3, [r7, #32]
 8002baa:	e853 3f00 	ldrex	r3, [r3]
 8002bae:	61fb      	str	r3, [r7, #28]
   return(result);
 8002bb0:	69fb      	ldr	r3, [r7, #28]
 8002bb2:	f023 0301 	bic.w	r3, r3, #1
 8002bb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	3308      	adds	r3, #8
 8002bbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002bc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002bc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bc8:	e841 2300 	strex	r3, r2, [r1]
 8002bcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d1e5      	bne.n	8002ba0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	d118      	bne.n	8002c0e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	e853 3f00 	ldrex	r3, [r3]
 8002be8:	60bb      	str	r3, [r7, #8]
   return(result);
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	f023 0310 	bic.w	r3, r3, #16
 8002bf0:	647b      	str	r3, [r7, #68]	; 0x44
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bfa:	61bb      	str	r3, [r7, #24]
 8002bfc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfe:	6979      	ldr	r1, [r7, #20]
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	e841 2300 	strex	r3, r2, [r1]
 8002c06:	613b      	str	r3, [r7, #16]
   return(result);
 8002c08:	693b      	ldr	r3, [r7, #16]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d1e6      	bne.n	8002bdc <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2220      	movs	r2, #32
 8002c12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002c22:	bf00      	nop
 8002c24:	3754      	adds	r7, #84	; 0x54
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
	...

08002c30 <__libc_init_array>:
 8002c30:	b570      	push	{r4, r5, r6, lr}
 8002c32:	4d0d      	ldr	r5, [pc, #52]	; (8002c68 <__libc_init_array+0x38>)
 8002c34:	4c0d      	ldr	r4, [pc, #52]	; (8002c6c <__libc_init_array+0x3c>)
 8002c36:	1b64      	subs	r4, r4, r5
 8002c38:	10a4      	asrs	r4, r4, #2
 8002c3a:	2600      	movs	r6, #0
 8002c3c:	42a6      	cmp	r6, r4
 8002c3e:	d109      	bne.n	8002c54 <__libc_init_array+0x24>
 8002c40:	4d0b      	ldr	r5, [pc, #44]	; (8002c70 <__libc_init_array+0x40>)
 8002c42:	4c0c      	ldr	r4, [pc, #48]	; (8002c74 <__libc_init_array+0x44>)
 8002c44:	f000 f820 	bl	8002c88 <_init>
 8002c48:	1b64      	subs	r4, r4, r5
 8002c4a:	10a4      	asrs	r4, r4, #2
 8002c4c:	2600      	movs	r6, #0
 8002c4e:	42a6      	cmp	r6, r4
 8002c50:	d105      	bne.n	8002c5e <__libc_init_array+0x2e>
 8002c52:	bd70      	pop	{r4, r5, r6, pc}
 8002c54:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c58:	4798      	blx	r3
 8002c5a:	3601      	adds	r6, #1
 8002c5c:	e7ee      	b.n	8002c3c <__libc_init_array+0xc>
 8002c5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c62:	4798      	blx	r3
 8002c64:	3601      	adds	r6, #1
 8002c66:	e7f2      	b.n	8002c4e <__libc_init_array+0x1e>
 8002c68:	08002cd8 	.word	0x08002cd8
 8002c6c:	08002cd8 	.word	0x08002cd8
 8002c70:	08002cd8 	.word	0x08002cd8
 8002c74:	08002cdc 	.word	0x08002cdc

08002c78 <memset>:
 8002c78:	4402      	add	r2, r0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d100      	bne.n	8002c82 <memset+0xa>
 8002c80:	4770      	bx	lr
 8002c82:	f803 1b01 	strb.w	r1, [r3], #1
 8002c86:	e7f9      	b.n	8002c7c <memset+0x4>

08002c88 <_init>:
 8002c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8a:	bf00      	nop
 8002c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c8e:	bc08      	pop	{r3}
 8002c90:	469e      	mov	lr, r3
 8002c92:	4770      	bx	lr

08002c94 <_fini>:
 8002c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c96:	bf00      	nop
 8002c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c9a:	bc08      	pop	{r3}
 8002c9c:	469e      	mov	lr, r3
 8002c9e:	4770      	bx	lr
