read_verilog ../top.v
 sat -tempinduct middle
