[Inputs]
clk50mhz
clk_audio
right_button
reset_button
mi_nota
left_button
[Outputs]
hsync
vsync
=RGB[2:0]=
[BiDir]
[ATTRIBUTES]
VeriModel Main

