{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.329741",
   "Default View_TopLeft":"-97,-337",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 3620 -y 220 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 3620 -y 490 -defaultsOSRD
preplace port port-id_rst_n -pg 1 -lvl 0 -x -10 -y 710 -defaultsOSRD
preplace port port-id_sys_clk -pg 1 -lvl 0 -x -10 -y 730 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 7 -x 2310 -y 90 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 3 -x 900 -y 720 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 1 -x 200 -y 230 -defaultsOSRD
preplace inst dds_compiler_0 -pg 1 -lvl 4 -x 1280 -y 550 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -x 2710 -y 580 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 4 -x 1280 -y 90 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 1 -x 200 -y 90 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 8 -x 2710 -y 300 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 10 -x 3440 -y 300 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 9 -x 3130 -y 370 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 8 -x 2710 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 9 -x 3130 -y 90 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 3 -x 900 -y 100 -defaultsOSRD
preplace inst util_vector_logic_5 -pg 1 -lvl 5 -x 1590 -y 720 -defaultsOSRD
preplace inst util_vector_logic_6 -pg 1 -lvl 3 -x 900 -y 360 -defaultsOSRD
preplace inst util_vector_logic_7 -pg 1 -lvl 4 -x 1280 -y 200 -defaultsOSRD
preplace inst util_vector_logic_8 -pg 1 -lvl 5 -x 1590 -y 190 -defaultsOSRD
preplace inst master_axi_full_v1_0_0 -pg 1 -lvl 6 -x 1930 -y 130 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 4 -x 1280 -y 730 -defaultsOSRD
preplace inst util_vector_logic_9 -pg 1 -lvl 2 -x 570 -y 90 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 2310 -y 300 -defaultsOSRD
preplace inst signal_posedge_detect_0 -pg 1 -lvl 2 -x 570 -y 420 -defaultsOSRD
preplace netloc axi_gpio_0_gpio_io_o 1 1 10 410 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 3580
preplace netloc clk_in1_0_1 1 0 3 NJ 730 NJ 730 NJ
preplace netloc clk_wiz_clk_out1 1 3 5 1050 650 NJ 650 NJ 650 NJ 650 2450J
preplace netloc clk_wiz_locked 1 3 1 N 730
preplace netloc dds_compiler_0_m_axis_data_tdata 1 4 4 NJ 540 NJ 540 NJ 540 2450
preplace netloc dds_compiler_0_m_axis_data_tvalid 1 4 4 NJ 560 NJ 560 NJ 560 2480
preplace netloc fifo_generator_0_dout 1 5 3 1770 610 NJ 610 NJ
preplace netloc fifo_generator_0_empty 1 2 6 750 280 1060J 310 NJ 310 NJ 310 2130 590 NJ
preplace netloc fifo_generator_0_full 1 3 5 1130 450 NJ 450 NJ 450 NJ 450 2450J
preplace netloc fifo_generator_0_full1 1 2 6 740 270 NJ 270 NJ 270 NJ 270 2120 510 NJ
preplace netloc master_axi_full_v1_0_0_data_ready_trans 1 6 2 2110 630 NJ
preplace netloc master_axi_full_v1_0_0_state_read_busy 1 0 7 30 330 370J 230 NJ 230 1110J 280 NJ 280 NJ 280 2100
preplace netloc master_axi_full_v1_0_0_state_wait 1 1 6 420 220 NJ 220 1120J 290 NJ 290 NJ 290 2090
preplace netloc processing_system7_0_FCLK_CLK0 1 0 10 10 350 400 250 NJ 250 1090J 300 NJ 300 1750 250 2150 180 2460 180 2960 240 3300J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 9 20 340 390J 260 NJ 260 1070J 320 NJ 320 NJ 320 2140J 190 NJ 190 2940
preplace netloc resetn 1 0 3 NJ 710 NJ 710 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 1 9 380 240 NJ 240 1100J 260 NJ 260 1760 260 2170 170 2470 170 2970 250 3280J
preplace netloc signal_posedge_detect_0_enable_signal 1 2 1 720 110n
preplace netloc signal_posedge_detect_0_posedge_count 1 2 5 730J 290 1050J 330 NJ 330 NJ 330 N
preplace netloc signal_posedge_detect_0_posedge_out 1 2 3 720J 430 1050J 460 1430
preplace netloc util_vector_logic_0_Res 1 4 1 NJ 730
preplace netloc util_vector_logic_1_Res 1 4 1 1440 90n
preplace netloc util_vector_logic_2_Res 1 1 1 370J 90n
preplace netloc util_vector_logic_4_Res 1 3 1 N 100
preplace netloc util_vector_logic_5_Res 1 5 3 1740 660 NJ 660 2480J
preplace netloc util_vector_logic_6_Res 1 3 1 1080 200n
preplace netloc util_vector_logic_7_Res 1 4 1 1430J 180n
preplace netloc util_vector_logic_8_Res 1 5 1 1740 110n
preplace netloc util_vector_logic_9_Res 1 2 1 N 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 8 1 N 80
preplace netloc axi_bram_ctrl_0_BRAM_PORTB 1 8 1 N 100
preplace netloc axi_smc_M00_AXI 1 7 1 2480 80n
preplace netloc axi_smc_M01_AXI 1 7 1 2450 70n
preplace netloc master_axi_full_v1_0_0_M_AXI 1 6 1 2160 70n
preplace netloc processing_system7_0_DDR 1 8 3 2950J 210 NJ 210 3600J
preplace netloc processing_system7_0_FIXED_IO 1 8 3 2980J 220 NJ 220 3590J
preplace netloc processing_system7_0_M_AXI_GP0 1 8 1 N 310
preplace netloc ps7_0_axi_periph_M00_AXI 1 9 1 3290 280n
levelinfo -pg 1 -10 200 570 900 1280 1590 1930 2310 2710 3130 3440 3620
pagesize -pg 1 -db -bbox -sgen -110 0 3740 790
"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"10",
   "da_clkrst_cnt":"12",
   "da_ps7_cnt":"1"
}
