/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [18:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[17] | in_data[72]);
  assign celloutsig_0_4z = ~(in_data[92] | in_data[82]);
  assign celloutsig_0_11z = ~(celloutsig_0_7z[1] | celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_6z[3] | in_data[70]);
  assign celloutsig_0_24z = ~(celloutsig_0_22z[2] | celloutsig_0_1z);
  assign celloutsig_1_11z = ~((in_data[189] | celloutsig_1_4z) & (celloutsig_1_1z[6] | celloutsig_1_7z));
  assign celloutsig_1_16z = ~((celloutsig_1_11z | celloutsig_1_1z[0]) & (_00_ | celloutsig_1_10z));
  assign celloutsig_0_19z = ~((celloutsig_0_10z | celloutsig_0_10z) & (celloutsig_0_8z | celloutsig_0_4z));
  assign celloutsig_0_20z = ~((celloutsig_0_8z | celloutsig_0_8z) & (celloutsig_0_7z[0] | celloutsig_0_17z[3]));
  assign celloutsig_0_27z = ~((celloutsig_0_17z[5] | celloutsig_0_14z) & (celloutsig_0_17z[2] | celloutsig_0_12z));
  assign celloutsig_1_4z = celloutsig_1_1z[7] | in_data[101];
  assign celloutsig_1_7z = _01_ | celloutsig_1_0z;
  assign celloutsig_1_15z = celloutsig_1_14z | celloutsig_1_7z;
  assign celloutsig_0_25z = celloutsig_0_15z[13] | celloutsig_0_12z;
  assign celloutsig_1_0z = in_data[173] | in_data[119];
  assign celloutsig_1_14z = _02_ ^ celloutsig_1_13z;
  assign celloutsig_1_17z = in_data[165] ^ celloutsig_1_3z;
  assign celloutsig_1_19z = celloutsig_1_2z ^ celloutsig_1_7z;
  assign celloutsig_0_8z = celloutsig_0_1z ^ celloutsig_0_3z;
  reg [18:0] _23_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 19'h00000;
    else _23_ <= in_data[185:167];
  assign { _03_[18:7], _01_, _03_[5], _00_, _03_[3:2], _02_, _03_[0] } = _23_;
  reg [3:0] _24_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_3z };
  assign out_data[3:0] = _24_;
  assign celloutsig_1_3z = { celloutsig_1_1z[7:5], celloutsig_1_2z } === in_data[184:181];
  assign celloutsig_1_10z = { _03_[9:8], celloutsig_1_4z, celloutsig_1_3z } === { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_16z } === { celloutsig_1_1z[2:0], celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_16z = { celloutsig_0_7z[2:0], celloutsig_0_8z } === { celloutsig_0_6z[3], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_13z = { in_data[132:119], celloutsig_1_0z } >= { _03_[15:7], _01_, _03_[5], _00_, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z } >= { in_data[42:36], celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[73:61] >= { in_data[91:80], celloutsig_0_1z };
  assign celloutsig_0_22z = celloutsig_0_6z * { celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_9z = { in_data[45], celloutsig_0_4z } != { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_6z[1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z } != { celloutsig_0_7z[1:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_6z[3:1], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_20z } != { in_data[18:13], celloutsig_0_23z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_19z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_8z } | { celloutsig_0_6z[3:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_15z[9:4], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } | { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z } | { celloutsig_0_15z[2:0], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[107:104], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } | in_data[171:161];
  assign celloutsig_0_5z = ~^ { in_data[18:13], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = ~^ { celloutsig_0_6z[3:2], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_2z = ^ in_data[126:107];
  assign celloutsig_1_8z = ^ celloutsig_1_1z[7:5];
  assign celloutsig_0_1z = ^ in_data[94:89];
  assign celloutsig_0_3z = ^ { in_data[76:62], celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } <<< { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } <<< in_data[90:86];
  assign celloutsig_0_18z = celloutsig_0_17z[11:3] <<< { in_data[15:8], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_18z[5:1], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_24z } <<< { in_data[70:67], celloutsig_0_6z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_0z) | (celloutsig_1_2z & in_data[180]));
  assign { _03_[6], _03_[4], _03_[1] } = { _01_, _00_, _02_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
