// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        input_r_address2,
        input_r_ce2,
        input_r_q2,
        input_r_address3,
        input_r_ce3,
        input_r_q3,
        input_r_address4,
        input_r_ce4,
        input_r_q4,
        input_r_address5,
        input_r_ce5,
        input_r_q5,
        input_r_address6,
        input_r_ce6,
        input_r_q6,
        input_r_address7,
        input_r_ce7,
        input_r_q7,
        input_r_address8,
        input_r_ce8,
        input_r_q8,
        input_r_address9,
        input_r_ce9,
        input_r_q9,
        input_r_address10,
        input_r_ce10,
        input_r_q10,
        input_r_address11,
        input_r_ce11,
        input_r_q11,
        input_r_address12,
        input_r_ce12,
        input_r_q12,
        conv1_output_address0,
        conv1_output_ce0,
        conv1_output_we0,
        conv1_output_d0,
        grp_fu_1072_p_din0,
        grp_fu_1072_p_din1,
        grp_fu_1072_p_opcode,
        grp_fu_1072_p_dout0,
        grp_fu_1072_p_ce,
        grp_fu_1076_p_din0,
        grp_fu_1076_p_din1,
        grp_fu_1076_p_dout0,
        grp_fu_1076_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output  [9:0] input_r_address1;
output   input_r_ce1;
input  [31:0] input_r_q1;
output  [9:0] input_r_address2;
output   input_r_ce2;
input  [31:0] input_r_q2;
output  [9:0] input_r_address3;
output   input_r_ce3;
input  [31:0] input_r_q3;
output  [9:0] input_r_address4;
output   input_r_ce4;
input  [31:0] input_r_q4;
output  [9:0] input_r_address5;
output   input_r_ce5;
input  [31:0] input_r_q5;
output  [9:0] input_r_address6;
output   input_r_ce6;
input  [31:0] input_r_q6;
output  [9:0] input_r_address7;
output   input_r_ce7;
input  [31:0] input_r_q7;
output  [9:0] input_r_address8;
output   input_r_ce8;
input  [31:0] input_r_q8;
output  [9:0] input_r_address9;
output   input_r_ce9;
input  [31:0] input_r_q9;
output  [9:0] input_r_address10;
output   input_r_ce10;
input  [31:0] input_r_q10;
output  [9:0] input_r_address11;
output   input_r_ce11;
input  [31:0] input_r_q11;
output  [9:0] input_r_address12;
output   input_r_ce12;
input  [31:0] input_r_q12;
output  [11:0] conv1_output_address0;
output   conv1_output_ce0;
output   conv1_output_we0;
output  [31:0] conv1_output_d0;
output  [31:0] grp_fu_1072_p_din0;
output  [31:0] grp_fu_1072_p_din1;
output  [1:0] grp_fu_1072_p_opcode;
input  [31:0] grp_fu_1072_p_dout0;
output   grp_fu_1072_p_ce;
output  [31:0] grp_fu_1076_p_din0;
output  [31:0] grp_fu_1076_p_din1;
input  [31:0] grp_fu_1076_p_dout0;
output   grp_fu_1076_p_ce;

reg ap_idle;
reg[9:0] input_r_address0;
reg input_r_ce0;
reg[9:0] input_r_address1;
reg input_r_ce1;
reg[9:0] input_r_address2;
reg input_r_ce2;
reg[9:0] input_r_address3;
reg input_r_ce3;
reg[9:0] input_r_address4;
reg input_r_ce4;
reg[9:0] input_r_address5;
reg input_r_ce5;
reg[9:0] input_r_address6;
reg input_r_ce6;
reg[9:0] input_r_address7;
reg input_r_ce7;
reg[9:0] input_r_address8;
reg input_r_ce8;
reg[9:0] input_r_address9;
reg input_r_ce9;
reg[9:0] input_r_address10;
reg input_r_ce10;
reg[9:0] input_r_address11;
reg input_r_ce11;
reg input_r_ce12;
reg conv1_output_ce0;
reg conv1_output_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_state26_pp0_stage1_iter12;
wire    ap_block_state28_pp0_stage1_iter13;
wire    ap_block_state30_pp0_stage1_iter14;
wire    ap_block_state32_pp0_stage1_iter15;
wire    ap_block_state34_pp0_stage1_iter16;
wire    ap_block_state36_pp0_stage1_iter17;
wire    ap_block_state38_pp0_stage1_iter18;
wire    ap_block_state40_pp0_stage1_iter19;
wire    ap_block_state42_pp0_stage1_iter20;
wire    ap_block_state44_pp0_stage1_iter21;
wire    ap_block_state46_pp0_stage1_iter22;
wire    ap_block_state48_pp0_stage1_iter23;
wire    ap_block_state50_pp0_stage1_iter24;
wire    ap_block_state52_pp0_stage1_iter25;
wire    ap_block_state54_pp0_stage1_iter26;
wire    ap_block_pp0_stage1_subdone;
wire   [0:0] icmp_ln49_fu_1037_p2;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] conv1_biases_address0;
reg    conv1_biases_ce0;
wire   [31:0] conv1_biases_q0;
wire   [2:0] conv1_kernel_0_0_0_address0;
reg    conv1_kernel_0_0_0_ce0;
wire   [31:0] conv1_kernel_0_0_0_q0;
wire   [2:0] conv1_kernel_0_1_0_address0;
reg    conv1_kernel_0_1_0_ce0;
wire   [31:0] conv1_kernel_0_1_0_q0;
wire   [2:0] conv1_kernel_0_2_0_address0;
reg    conv1_kernel_0_2_0_ce0;
wire   [31:0] conv1_kernel_0_2_0_q0;
wire   [2:0] conv1_kernel_0_3_0_address0;
reg    conv1_kernel_0_3_0_ce0;
wire   [31:0] conv1_kernel_0_3_0_q0;
wire   [2:0] conv1_kernel_0_4_0_address0;
reg    conv1_kernel_0_4_0_ce0;
wire   [31:0] conv1_kernel_0_4_0_q0;
wire   [2:0] conv1_kernel_1_0_0_address0;
reg    conv1_kernel_1_0_0_ce0;
wire   [31:0] conv1_kernel_1_0_0_q0;
wire   [2:0] conv1_kernel_1_1_0_address0;
reg    conv1_kernel_1_1_0_ce0;
wire   [31:0] conv1_kernel_1_1_0_q0;
wire   [2:0] conv1_kernel_1_2_0_address0;
reg    conv1_kernel_1_2_0_ce0;
wire   [31:0] conv1_kernel_1_2_0_q0;
wire   [2:0] conv1_kernel_1_3_0_address0;
reg    conv1_kernel_1_3_0_ce0;
wire   [31:0] conv1_kernel_1_3_0_q0;
wire   [2:0] conv1_kernel_1_4_0_address0;
reg    conv1_kernel_1_4_0_ce0;
wire   [31:0] conv1_kernel_1_4_0_q0;
wire   [2:0] conv1_kernel_2_0_0_address0;
reg    conv1_kernel_2_0_0_ce0;
wire   [31:0] conv1_kernel_2_0_0_q0;
wire   [2:0] conv1_kernel_2_1_0_address0;
reg    conv1_kernel_2_1_0_ce0;
wire   [31:0] conv1_kernel_2_1_0_q0;
wire   [2:0] conv1_kernel_2_2_0_address0;
reg    conv1_kernel_2_2_0_ce0;
wire   [31:0] conv1_kernel_2_2_0_q0;
wire   [2:0] conv1_kernel_2_3_0_address0;
reg    conv1_kernel_2_3_0_ce0;
wire   [31:0] conv1_kernel_2_3_0_q0;
wire   [2:0] conv1_kernel_2_4_0_address0;
reg    conv1_kernel_2_4_0_ce0;
wire   [31:0] conv1_kernel_2_4_0_q0;
wire   [2:0] conv1_kernel_3_0_0_address0;
reg    conv1_kernel_3_0_0_ce0;
wire   [31:0] conv1_kernel_3_0_0_q0;
wire   [2:0] conv1_kernel_3_1_0_address0;
reg    conv1_kernel_3_1_0_ce0;
wire   [31:0] conv1_kernel_3_1_0_q0;
wire   [2:0] conv1_kernel_3_2_0_address0;
reg    conv1_kernel_3_2_0_ce0;
wire   [31:0] conv1_kernel_3_2_0_q0;
wire   [2:0] conv1_kernel_3_3_0_address0;
reg    conv1_kernel_3_3_0_ce0;
wire   [31:0] conv1_kernel_3_3_0_q0;
wire   [2:0] conv1_kernel_3_4_0_address0;
reg    conv1_kernel_3_4_0_ce0;
wire   [31:0] conv1_kernel_3_4_0_q0;
wire   [2:0] conv1_kernel_4_0_0_address0;
reg    conv1_kernel_4_0_0_ce0;
wire   [31:0] conv1_kernel_4_0_0_q0;
wire   [2:0] conv1_kernel_4_1_0_address0;
reg    conv1_kernel_4_1_0_ce0;
wire   [31:0] conv1_kernel_4_1_0_q0;
wire   [2:0] conv1_kernel_4_2_0_address0;
reg    conv1_kernel_4_2_0_ce0;
wire   [31:0] conv1_kernel_4_2_0_q0;
wire   [2:0] conv1_kernel_4_3_0_address0;
reg    conv1_kernel_4_3_0_ce0;
wire   [31:0] conv1_kernel_4_3_0_q0;
wire   [2:0] conv1_kernel_4_4_0_address0;
reg    conv1_kernel_4_4_0_ce0;
wire   [31:0] conv1_kernel_4_4_0_q0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_state25_pp0_stage0_iter12;
wire    ap_block_state27_pp0_stage0_iter13;
wire    ap_block_state29_pp0_stage0_iter14;
wire    ap_block_state31_pp0_stage0_iter15;
wire    ap_block_state33_pp0_stage0_iter16;
wire    ap_block_state35_pp0_stage0_iter17;
wire    ap_block_state37_pp0_stage0_iter18;
wire    ap_block_state39_pp0_stage0_iter19;
wire    ap_block_state41_pp0_stage0_iter20;
wire    ap_block_state43_pp0_stage0_iter21;
wire    ap_block_state45_pp0_stage0_iter22;
wire    ap_block_state47_pp0_stage0_iter23;
wire    ap_block_state49_pp0_stage0_iter24;
wire    ap_block_state51_pp0_stage0_iter25;
wire    ap_block_state53_pp0_stage0_iter26;
wire    ap_block_state55_pp0_stage0_iter27;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln49_reg_1880;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter1_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter2_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter3_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter4_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter5_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter6_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter7_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter8_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter9_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter10_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter11_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter12_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter13_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter14_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter15_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter16_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter17_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter18_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter19_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter20_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter21_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter22_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter23_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter24_reg;
reg   [0:0] icmp_ln49_reg_1880_pp0_iter25_reg;
wire   [9:0] sub_ln59_2_fu_1320_p2;
reg   [9:0] sub_ln59_2_reg_2014;
wire   [4:0] select_ln50_4_fu_1332_p3;
reg   [4:0] select_ln50_4_reg_2020;
wire   [4:0] select_ln50_5_fu_1346_p3;
reg   [4:0] select_ln50_5_reg_2026;
wire   [9:0] zext_ln59_7_fu_1358_p1;
reg   [9:0] zext_ln59_7_reg_2032;
wire   [11:0] add_ln64_1_fu_1431_p2;
reg   [11:0] add_ln64_1_reg_2053;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter1_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter2_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter3_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter4_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter5_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter6_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter7_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter8_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter9_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter10_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter11_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter12_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter13_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter14_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter15_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter16_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter17_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter18_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter19_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter20_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter21_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter22_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter23_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter24_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter25_reg;
reg   [11:0] add_ln64_1_reg_2053_pp0_iter26_reg;
wire   [9:0] zext_ln59_13_fu_1443_p1;
reg   [9:0] zext_ln59_13_reg_2058;
wire   [9:0] zext_ln59_19_fu_1486_p1;
reg   [9:0] zext_ln59_19_reg_2079;
wire   [9:0] zext_ln59_25_fu_1529_p1;
reg   [9:0] zext_ln59_25_reg_2100;
wire   [9:0] zext_ln59_31_fu_1561_p1;
reg   [9:0] zext_ln59_31_reg_2117;
reg   [31:0] conv1_biases_load_reg_2134;
reg   [31:0] conv1_kernel_2_3_0_load_reg_2204;
reg   [31:0] conv1_kernel_2_4_0_load_reg_2209;
reg   [31:0] conv1_kernel_3_0_0_load_reg_2214;
reg   [31:0] conv1_kernel_3_1_0_load_reg_2219;
reg   [31:0] conv1_kernel_3_2_0_load_reg_2224;
reg   [31:0] conv1_kernel_3_3_0_load_reg_2229;
reg   [31:0] conv1_kernel_3_4_0_load_reg_2234;
reg   [31:0] conv1_kernel_4_0_0_load_reg_2239;
reg   [31:0] conv1_kernel_4_1_0_load_reg_2244;
reg   [31:0] conv1_kernel_4_2_0_load_reg_2249;
reg   [31:0] conv1_kernel_4_3_0_load_reg_2254;
reg   [31:0] conv1_kernel_4_4_0_load_reg_2259;
wire   [31:0] grp_fu_821_p2;
reg   [31:0] mul27_i_0_1_reg_2334;
wire   [31:0] grp_fu_827_p2;
reg   [31:0] mul27_i_0_2_reg_2339;
reg   [31:0] mul27_i_0_2_reg_2339_pp0_iter2_reg;
wire   [31:0] grp_fu_833_p2;
reg   [31:0] mul27_i_0_3_reg_2344;
reg   [31:0] mul27_i_0_3_reg_2344_pp0_iter2_reg;
reg   [31:0] mul27_i_0_3_reg_2344_pp0_iter3_reg;
wire   [31:0] grp_fu_839_p2;
reg   [31:0] mul27_i_0_4_reg_2349;
reg   [31:0] mul27_i_0_4_reg_2349_pp0_iter2_reg;
reg   [31:0] mul27_i_0_4_reg_2349_pp0_iter3_reg;
reg   [31:0] mul27_i_0_4_reg_2349_pp0_iter4_reg;
wire   [31:0] grp_fu_845_p2;
reg   [31:0] mul27_i_1_reg_2354;
reg   [31:0] mul27_i_1_reg_2354_pp0_iter2_reg;
reg   [31:0] mul27_i_1_reg_2354_pp0_iter3_reg;
reg   [31:0] mul27_i_1_reg_2354_pp0_iter4_reg;
reg   [31:0] mul27_i_1_reg_2354_pp0_iter5_reg;
wire   [31:0] grp_fu_851_p2;
reg   [31:0] mul27_i_1_1_reg_2359;
reg   [31:0] mul27_i_1_1_reg_2359_pp0_iter2_reg;
reg   [31:0] mul27_i_1_1_reg_2359_pp0_iter3_reg;
reg   [31:0] mul27_i_1_1_reg_2359_pp0_iter4_reg;
reg   [31:0] mul27_i_1_1_reg_2359_pp0_iter5_reg;
reg   [31:0] mul27_i_1_1_reg_2359_pp0_iter6_reg;
wire   [31:0] grp_fu_857_p2;
reg   [31:0] mul27_i_1_2_reg_2364;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter2_reg;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter3_reg;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter4_reg;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter5_reg;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter6_reg;
reg   [31:0] mul27_i_1_2_reg_2364_pp0_iter7_reg;
wire   [31:0] grp_fu_863_p2;
reg   [31:0] mul27_i_1_3_reg_2369;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter2_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter3_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter4_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter5_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter6_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter7_reg;
reg   [31:0] mul27_i_1_3_reg_2369_pp0_iter8_reg;
wire   [31:0] grp_fu_869_p2;
reg   [31:0] mul27_i_1_4_reg_2374;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter2_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter3_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter4_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter5_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter6_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter7_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter8_reg;
reg   [31:0] mul27_i_1_4_reg_2374_pp0_iter9_reg;
wire   [31:0] grp_fu_875_p2;
reg   [31:0] mul27_i_2_reg_2379;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter2_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter3_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter4_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter5_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter6_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter7_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter8_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter9_reg;
reg   [31:0] mul27_i_2_reg_2379_pp0_iter10_reg;
wire   [31:0] grp_fu_881_p2;
reg   [31:0] mul27_i_2_1_reg_2384;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter2_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter3_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter4_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter5_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter6_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter7_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter8_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter9_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter10_reg;
reg   [31:0] mul27_i_2_1_reg_2384_pp0_iter11_reg;
wire   [31:0] grp_fu_887_p2;
reg   [31:0] mul27_i_2_2_reg_2389;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter2_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter3_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter4_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter5_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter6_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter7_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter8_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter9_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter10_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter11_reg;
reg   [31:0] mul27_i_2_2_reg_2389_pp0_iter12_reg;
reg   [31:0] sum_1_reg_2394;
reg   [31:0] mul27_i_2_3_reg_2399;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter3_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter4_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter5_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter6_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter7_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter8_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter9_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter10_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter11_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter12_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter13_reg;
reg   [31:0] mul27_i_2_3_reg_2399_pp0_iter14_reg;
reg   [31:0] mul27_i_2_4_reg_2404;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter3_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter4_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter5_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter6_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter7_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter8_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter9_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter10_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter11_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter12_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter13_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter14_reg;
reg   [31:0] mul27_i_2_4_reg_2404_pp0_iter15_reg;
reg   [31:0] mul27_i_3_reg_2409;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter3_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter4_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter5_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter6_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter7_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter8_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter9_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter10_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter11_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter12_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter13_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter14_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter15_reg;
reg   [31:0] mul27_i_3_reg_2409_pp0_iter16_reg;
reg   [31:0] mul27_i_3_1_reg_2414;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter3_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter4_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter5_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter6_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter7_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter8_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter9_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter10_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter11_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter12_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter13_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter14_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter15_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter16_reg;
reg   [31:0] mul27_i_3_1_reg_2414_pp0_iter17_reg;
reg   [31:0] mul27_i_3_2_reg_2419;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter3_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter4_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter5_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter6_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter7_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter8_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter9_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter10_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter11_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter12_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter13_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter14_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter15_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter16_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter17_reg;
reg   [31:0] mul27_i_3_2_reg_2419_pp0_iter18_reg;
reg   [31:0] mul27_i_3_3_reg_2424;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter3_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter4_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter5_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter6_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter7_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter8_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter9_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter10_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter11_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter12_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter13_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter14_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter15_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter16_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter17_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter18_reg;
reg   [31:0] mul27_i_3_3_reg_2424_pp0_iter19_reg;
reg   [31:0] mul27_i_3_4_reg_2429;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter3_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter4_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter5_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter6_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter7_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter8_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter9_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter10_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter11_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter12_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter13_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter14_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter15_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter16_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter17_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter18_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter19_reg;
reg   [31:0] mul27_i_3_4_reg_2429_pp0_iter20_reg;
reg   [31:0] mul27_i_4_reg_2434;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter3_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter4_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter5_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter6_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter7_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter8_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter9_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter10_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter11_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter12_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter13_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter14_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter15_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter16_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter17_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter18_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter19_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter20_reg;
reg   [31:0] mul27_i_4_reg_2434_pp0_iter21_reg;
reg   [31:0] mul27_i_4_1_reg_2439;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter3_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter4_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter5_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter6_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter7_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter8_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter9_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter10_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter11_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter12_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter13_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter14_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter15_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter16_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter17_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter18_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter19_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter20_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter21_reg;
reg   [31:0] mul27_i_4_1_reg_2439_pp0_iter22_reg;
reg   [31:0] mul27_i_4_2_reg_2444;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter3_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter4_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter5_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter6_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter7_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter8_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter9_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter10_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter11_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter12_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter13_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter14_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter15_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter16_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter17_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter18_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter19_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter20_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter21_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter22_reg;
reg   [31:0] mul27_i_4_2_reg_2444_pp0_iter23_reg;
reg   [31:0] mul27_i_4_3_reg_2449;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter3_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter4_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter5_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter6_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter7_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter8_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter9_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter10_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter11_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter12_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter13_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter14_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter15_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter16_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter17_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter18_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter19_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter20_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter21_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter22_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter23_reg;
reg   [31:0] mul27_i_4_3_reg_2449_pp0_iter24_reg;
reg   [31:0] mul27_i_4_4_reg_2454;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter3_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter4_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter5_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter6_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter7_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter8_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter9_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter10_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter11_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter12_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter13_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter14_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter15_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter16_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter17_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter18_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter19_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter20_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter21_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter22_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter23_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter24_reg;
reg   [31:0] mul27_i_4_4_reg_2454_pp0_iter25_reg;
wire   [31:0] grp_fu_766_p2;
reg   [31:0] sum_3_0_1_reg_2459;
wire   [31:0] grp_fu_770_p2;
reg   [31:0] sum_3_0_2_reg_2464;
wire   [31:0] grp_fu_774_p2;
reg   [31:0] sum_3_0_3_reg_2469;
wire   [31:0] grp_fu_778_p2;
reg   [31:0] sum_3_0_4_reg_2474;
wire   [31:0] grp_fu_782_p2;
reg   [31:0] sum_3_1_reg_2479;
wire   [31:0] grp_fu_786_p2;
reg   [31:0] sum_3_1_1_reg_2484;
wire   [31:0] grp_fu_790_p2;
reg   [31:0] sum_3_1_2_reg_2489;
wire   [31:0] grp_fu_794_p2;
reg   [31:0] sum_3_1_3_reg_2494;
wire   [31:0] grp_fu_798_p2;
reg   [31:0] sum_3_1_4_reg_2499;
wire   [31:0] grp_fu_802_p2;
reg   [31:0] sum_3_2_reg_2504;
wire   [31:0] grp_fu_806_p2;
reg   [31:0] sum_3_2_1_reg_2509;
wire   [31:0] grp_fu_810_p2;
reg   [31:0] sum_3_2_2_reg_2514;
reg   [31:0] sum_3_2_3_reg_2519;
reg   [31:0] sum_3_2_4_reg_2524;
reg   [31:0] sum_3_3_reg_2529;
reg   [31:0] sum_3_3_1_reg_2534;
reg   [31:0] sum_3_3_2_reg_2539;
reg   [31:0] sum_3_3_3_reg_2544;
reg   [31:0] sum_3_3_4_reg_2549;
reg   [31:0] sum_3_4_reg_2554;
reg   [31:0] sum_3_4_1_reg_2559;
reg   [31:0] sum_3_4_2_reg_2564;
reg   [31:0] sum_3_4_3_reg_2569;
reg   [31:0] sum_3_4_4_reg_2574;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln49_fu_1086_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln59_8_fu_1368_p1;
wire   [63:0] zext_ln59_9_fu_1379_p1;
wire   [63:0] zext_ln59_10_fu_1390_p1;
wire   [63:0] zext_ln59_14_fu_1453_p1;
wire   [63:0] zext_ln59_15_fu_1464_p1;
wire   [63:0] zext_ln59_16_fu_1475_p1;
wire   [63:0] zext_ln59_20_fu_1496_p1;
wire   [63:0] zext_ln59_21_fu_1507_p1;
wire   [63:0] zext_ln59_22_fu_1518_p1;
wire   [63:0] zext_ln59_26_fu_1539_p1;
wire   [63:0] zext_ln59_27_fu_1550_p1;
wire   [63:0] zext_ln59_32_fu_1571_p1;
wire   [63:0] zext_ln59_33_fu_1582_p1;
wire   [63:0] zext_ln59_11_fu_1679_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln59_12_fu_1689_p1;
wire   [63:0] zext_ln59_17_fu_1699_p1;
wire   [63:0] zext_ln59_18_fu_1709_p1;
wire   [63:0] zext_ln59_23_fu_1719_p1;
wire   [63:0] zext_ln59_24_fu_1729_p1;
wire   [63:0] zext_ln59_28_fu_1738_p1;
wire   [63:0] zext_ln59_29_fu_1748_p1;
wire   [63:0] zext_ln59_30_fu_1758_p1;
wire   [63:0] zext_ln59_34_fu_1767_p1;
wire   [63:0] zext_ln59_35_fu_1777_p1;
wire   [63:0] zext_ln59_36_fu_1787_p1;
wire   [63:0] zext_ln64_1_fu_1792_p1;
reg   [4:0] j_fu_138;
wire   [4:0] empty_27_fu_1437_p2;
wire    ap_loop_init;
reg   [4:0] i_fu_142;
wire   [4:0] select_ln50_1_fu_1190_p3;
reg   [9:0] indvar_flatten19_fu_146;
wire   [9:0] select_ln50_6_fu_1593_p3;
reg   [2:0] m_fu_150;
wire   [2:0] select_ln49_2_fu_1078_p3;
reg   [11:0] indvar_flatten75_fu_154;
wire   [11:0] add_ln49_1_fu_1043_p2;
reg   [31:0] grp_fu_762_p0;
reg   [31:0] grp_fu_762_p1;
reg   [31:0] grp_fu_766_p0;
reg   [31:0] grp_fu_766_p1;
reg   [31:0] grp_fu_770_p0;
reg   [31:0] grp_fu_770_p1;
reg   [31:0] grp_fu_774_p0;
reg   [31:0] grp_fu_774_p1;
reg   [31:0] grp_fu_778_p0;
reg   [31:0] grp_fu_778_p1;
reg   [31:0] grp_fu_782_p0;
reg   [31:0] grp_fu_782_p1;
reg   [31:0] grp_fu_786_p0;
reg   [31:0] grp_fu_786_p1;
reg   [31:0] grp_fu_790_p0;
reg   [31:0] grp_fu_790_p1;
reg   [31:0] grp_fu_794_p0;
reg   [31:0] grp_fu_794_p1;
reg   [31:0] grp_fu_798_p0;
reg   [31:0] grp_fu_798_p1;
reg   [31:0] grp_fu_802_p0;
reg   [31:0] grp_fu_802_p1;
reg   [31:0] grp_fu_806_p0;
reg   [31:0] grp_fu_806_p1;
reg   [31:0] grp_fu_814_p0;
reg   [31:0] grp_fu_814_p1;
reg   [31:0] grp_fu_821_p0;
reg   [31:0] grp_fu_821_p1;
reg   [31:0] grp_fu_827_p0;
reg   [31:0] grp_fu_827_p1;
reg   [31:0] grp_fu_833_p0;
reg   [31:0] grp_fu_833_p1;
reg   [31:0] grp_fu_839_p0;
reg   [31:0] grp_fu_839_p1;
reg   [31:0] grp_fu_845_p0;
reg   [31:0] grp_fu_845_p1;
reg   [31:0] grp_fu_851_p0;
reg   [31:0] grp_fu_851_p1;
reg   [31:0] grp_fu_857_p0;
reg   [31:0] grp_fu_857_p1;
reg   [31:0] grp_fu_863_p0;
reg   [31:0] grp_fu_863_p1;
reg   [31:0] grp_fu_869_p0;
reg   [31:0] grp_fu_869_p1;
reg   [31:0] grp_fu_875_p0;
reg   [31:0] grp_fu_875_p1;
reg   [31:0] grp_fu_881_p0;
reg   [31:0] grp_fu_881_p1;
wire   [0:0] icmp_ln50_fu_1064_p2;
wire   [2:0] add_ln49_fu_1058_p2;
wire   [4:0] empty_fu_1013_p2;
wire   [4:0] empty_23_fu_1019_p2;
wire   [4:0] empty_24_fu_1025_p2;
wire   [4:0] empty_25_fu_1031_p2;
wire   [0:0] icmp_ln51_fu_1158_p2;
wire   [0:0] xor_ln49_fu_1152_p2;
wire   [4:0] select_ln49_fu_1070_p3;
wire   [0:0] and_ln49_fu_1164_p2;
wire   [0:0] or_ln50_fu_1176_p2;
wire   [4:0] p_dup5_fu_1170_p2;
wire   [9:0] tmp_fu_1198_p3;
wire   [6:0] tmp_1_fu_1210_p3;
wire   [9:0] zext_ln59_1_fu_1218_p1;
wire   [7:0] tmp_4_fu_1228_p3;
wire   [62:0] zext_ln59_fu_1206_p1;
wire   [62:0] zext_ln64_fu_1236_p1;
wire   [4:0] p_mid111_fu_1246_p2;
wire   [4:0] select_ln49_3_fu_1120_p3;
wire   [4:0] select_ln50_2_fu_1252_p3;
wire   [6:0] tmp_5_fu_1268_p3;
wire   [9:0] p_shl6_cast_fu_1260_p3;
wire   [9:0] zext_ln59_2_fu_1276_p1;
wire   [4:0] p_mid113_fu_1286_p2;
wire   [4:0] select_ln49_4_fu_1128_p3;
wire   [4:0] select_ln50_3_fu_1292_p3;
wire   [6:0] tmp_6_fu_1308_p3;
wire   [9:0] p_shl8_cast_fu_1300_p3;
wire   [9:0] zext_ln59_3_fu_1316_p1;
wire   [4:0] p_mid115_fu_1326_p2;
wire   [4:0] select_ln49_5_fu_1136_p3;
wire   [4:0] p_mid117_fu_1340_p2;
wire   [4:0] select_ln49_6_fu_1144_p3;
wire   [4:0] select_ln50_fu_1182_p3;
wire   [9:0] sub_ln59_fu_1222_p2;
wire   [9:0] add_ln59_fu_1362_p2;
wire   [9:0] sub_ln59_1_fu_1280_p2;
wire   [9:0] add_ln59_1_fu_1373_p2;
wire   [9:0] add_ln59_2_fu_1384_p2;
wire   [62:0] sub_ln64_fu_1240_p2;
wire   [62:0] zext_ln59_6_fu_1354_p1;
wire   [62:0] add_ln64_fu_1395_p2;
wire   [8:0] trunc_ln64_fu_1401_p1;
wire   [10:0] trunc_ln64_1_fu_1413_p1;
wire   [11:0] p_shl14_cast_fu_1405_p3;
wire   [11:0] p_shl15_cast_fu_1417_p3;
wire   [11:0] sub_ln64_1_fu_1425_p2;
wire   [11:0] select_ln49_1_v_cast_fu_1116_p1;
wire   [9:0] add_ln59_5_fu_1447_p2;
wire   [9:0] add_ln59_6_fu_1458_p2;
wire   [9:0] add_ln59_7_fu_1469_p2;
wire   [4:0] empty_28_fu_1480_p2;
wire   [9:0] add_ln59_10_fu_1490_p2;
wire   [9:0] add_ln59_11_fu_1501_p2;
wire   [9:0] add_ln59_12_fu_1512_p2;
wire   [4:0] empty_29_fu_1523_p2;
wire   [9:0] add_ln59_15_fu_1533_p2;
wire   [9:0] add_ln59_16_fu_1544_p2;
wire   [4:0] empty_30_fu_1555_p2;
wire   [9:0] add_ln59_20_fu_1565_p2;
wire   [9:0] add_ln59_21_fu_1576_p2;
wire   [9:0] add_ln50_fu_1587_p2;
wire   [6:0] tmp_7_fu_1633_p3;
wire   [9:0] p_shl10_cast_fu_1626_p3;
wire   [9:0] zext_ln59_4_fu_1640_p1;
wire   [6:0] tmp_8_fu_1657_p3;
wire   [9:0] p_shl12_cast_fu_1650_p3;
wire   [9:0] zext_ln59_5_fu_1664_p1;
wire   [9:0] sub_ln59_3_fu_1644_p2;
wire   [9:0] add_ln59_3_fu_1674_p2;
wire   [9:0] sub_ln59_4_fu_1668_p2;
wire   [9:0] add_ln59_4_fu_1684_p2;
wire   [9:0] add_ln59_8_fu_1694_p2;
wire   [9:0] add_ln59_9_fu_1704_p2;
wire   [9:0] add_ln59_13_fu_1714_p2;
wire   [9:0] add_ln59_14_fu_1724_p2;
wire   [9:0] add_ln59_17_fu_1734_p2;
wire   [9:0] add_ln59_18_fu_1743_p2;
wire   [9:0] add_ln59_19_fu_1753_p2;
wire   [9:0] add_ln59_22_fu_1763_p2;
wire   [9:0] add_ln59_23_fu_1772_p2;
wire   [9:0] add_ln59_24_fu_1782_p2;
wire   [31:0] bitcast_ln32_fu_1796_p1;
wire   [7:0] tmp_2_fu_1799_p4;
wire   [22:0] trunc_ln32_fu_1809_p1;
wire   [0:0] icmp_ln32_1_fu_1819_p2;
wire   [0:0] icmp_ln32_fu_1813_p2;
wire   [0:0] or_ln32_fu_1825_p2;
wire   [0:0] tmp_3_fu_905_p2;
wire   [0:0] and_ln32_fu_1831_p2;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter26_stage0;
reg    ap_idle_pp0_0to25;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to27;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage1_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_biases_Rbkb #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_biases_address0),
    .ce0(conv1_biases_ce0),
    .q0(conv1_biases_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_0cud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_0_0_0_address0),
    .ce0(conv1_kernel_0_0_0_ce0),
    .q0(conv1_kernel_0_0_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_0dEe #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_0_1_0_address0),
    .ce0(conv1_kernel_0_1_0_ce0),
    .q0(conv1_kernel_0_1_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_0eOg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_0_2_0_address0),
    .ce0(conv1_kernel_0_2_0_ce0),
    .q0(conv1_kernel_0_2_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_0fYi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_0_3_0_address0),
    .ce0(conv1_kernel_0_3_0_ce0),
    .q0(conv1_kernel_0_3_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_0g8j #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_0_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_0_4_0_address0),
    .ce0(conv1_kernel_0_4_0_ce0),
    .q0(conv1_kernel_0_4_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_1hbi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_1_0_0_address0),
    .ce0(conv1_kernel_1_0_0_ce0),
    .q0(conv1_kernel_1_0_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_1ibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_1_1_0_address0),
    .ce0(conv1_kernel_1_1_0_ce0),
    .q0(conv1_kernel_1_1_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_1jbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_1_2_0_address0),
    .ce0(conv1_kernel_1_2_0_ce0),
    .q0(conv1_kernel_1_2_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_1kbM #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_1_3_0_address0),
    .ce0(conv1_kernel_1_3_0_ce0),
    .q0(conv1_kernel_1_3_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_1lbW #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_1_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_1_4_0_address0),
    .ce0(conv1_kernel_1_4_0_ce0),
    .q0(conv1_kernel_1_4_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_2mb6 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_2_0_0_address0),
    .ce0(conv1_kernel_2_0_0_ce0),
    .q0(conv1_kernel_2_0_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_2ncg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_2_1_0_address0),
    .ce0(conv1_kernel_2_1_0_ce0),
    .q0(conv1_kernel_2_1_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_2ocq #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_2_2_0_address0),
    .ce0(conv1_kernel_2_2_0_ce0),
    .q0(conv1_kernel_2_2_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_2pcA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_2_3_0_address0),
    .ce0(conv1_kernel_2_3_0_ce0),
    .q0(conv1_kernel_2_3_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_2qcK #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_2_4_0_address0),
    .ce0(conv1_kernel_2_4_0_ce0),
    .q0(conv1_kernel_2_4_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_3rcU #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_3_0_0_address0),
    .ce0(conv1_kernel_3_0_0_ce0),
    .q0(conv1_kernel_3_0_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_3sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_3_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_3_1_0_address0),
    .ce0(conv1_kernel_3_1_0_ce0),
    .q0(conv1_kernel_3_1_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_3tde #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_3_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_3_2_0_address0),
    .ce0(conv1_kernel_3_2_0_ce0),
    .q0(conv1_kernel_3_2_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_3udo #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_3_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_3_3_0_address0),
    .ce0(conv1_kernel_3_3_0_ce0),
    .q0(conv1_kernel_3_3_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_3vdy #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_3_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_3_4_0_address0),
    .ce0(conv1_kernel_3_4_0_ce0),
    .q0(conv1_kernel_3_4_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_4wdI #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_4_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_4_0_0_address0),
    .ce0(conv1_kernel_4_0_0_ce0),
    .q0(conv1_kernel_4_0_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_4xdS #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_4_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_4_1_0_address0),
    .ce0(conv1_kernel_4_1_0_ce0),
    .q0(conv1_kernel_4_1_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_4yd2 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_4_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_4_2_0_address0),
    .ce0(conv1_kernel_4_2_0_ce0),
    .q0(conv1_kernel_4_2_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_4zec #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_4_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_4_3_0_address0),
    .ce0(conv1_kernel_4_3_0_ce0),
    .q0(conv1_kernel_4_3_0_q0)
);

lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_conv1_kernel_4Aem #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_kernel_4_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_kernel_4_4_0_address0),
    .ce0(conv1_kernel_4_4_0_ce0),
    .q0(conv1_kernel_4_4_0_q0)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_766_p0),
    .din1(grp_fu_766_p1),
    .ce(1'b1),
    .dout(grp_fu_766_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_770_p0),
    .din1(grp_fu_770_p1),
    .ce(1'b1),
    .dout(grp_fu_770_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_774_p0),
    .din1(grp_fu_774_p1),
    .ce(1'b1),
    .dout(grp_fu_774_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_778_p0),
    .din1(grp_fu_778_p1),
    .ce(1'b1),
    .dout(grp_fu_778_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_782_p0),
    .din1(grp_fu_782_p1),
    .ce(1'b1),
    .dout(grp_fu_782_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_786_p0),
    .din1(grp_fu_786_p1),
    .ce(1'b1),
    .dout(grp_fu_786_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_790_p0),
    .din1(grp_fu_790_p1),
    .ce(1'b1),
    .dout(grp_fu_790_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_794_p0),
    .din1(grp_fu_794_p1),
    .ce(1'b1),
    .dout(grp_fu_794_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_798_p0),
    .din1(grp_fu_798_p1),
    .ce(1'b1),
    .dout(grp_fu_798_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_802_p0),
    .din1(grp_fu_802_p1),
    .ce(1'b1),
    .dout(grp_fu_802_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_806_p0),
    .din1(grp_fu_806_p1),
    .ce(1'b1),
    .dout(grp_fu_806_p2)
);

lenet_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sum_3_2_1_reg_2509),
    .din1(mul27_i_2_2_reg_2389_pp0_iter12_reg),
    .ce(1'b1),
    .dout(grp_fu_810_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_821_p0),
    .din1(grp_fu_821_p1),
    .ce(1'b1),
    .dout(grp_fu_821_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_827_p0),
    .din1(grp_fu_827_p1),
    .ce(1'b1),
    .dout(grp_fu_827_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U27(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_833_p0),
    .din1(grp_fu_833_p1),
    .ce(1'b1),
    .dout(grp_fu_833_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U28(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_839_p0),
    .din1(grp_fu_839_p1),
    .ce(1'b1),
    .dout(grp_fu_839_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U29(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_845_p0),
    .din1(grp_fu_845_p1),
    .ce(1'b1),
    .dout(grp_fu_845_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_851_p0),
    .din1(grp_fu_851_p1),
    .ce(1'b1),
    .dout(grp_fu_851_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_857_p0),
    .din1(grp_fu_857_p1),
    .ce(1'b1),
    .dout(grp_fu_857_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_863_p0),
    .din1(grp_fu_863_p1),
    .ce(1'b1),
    .dout(grp_fu_863_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_869_p0),
    .din1(grp_fu_869_p1),
    .ce(1'b1),
    .dout(grp_fu_869_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U34(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_875_p0),
    .din1(grp_fu_875_p1),
    .ce(1'b1),
    .dout(grp_fu_875_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U35(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_881_p0),
    .din1(grp_fu_881_p1),
    .ce(1'b1),
    .dout(grp_fu_881_p2)
);

lenet_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(input_r_q0),
    .din1(conv1_kernel_2_2_0_q0),
    .ce(1'b1),
    .dout(grp_fu_887_p2)
);

lenet_fcmp_32ns_32ns_1_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_1_no_dsp_1_U37(
    .din0(sum_3_4_4_reg_2574),
    .din1(32'd0),
    .opcode(5'd2),
    .dout(tmp_3_fu_905_p2)
);

lenet_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
            ap_enable_reg_pp0_iter27 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        i_fu_142 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        i_fu_142 <= select_ln50_1_fu_1190_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        indvar_flatten19_fu_146 <= 10'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten19_fu_146 <= select_ln50_6_fu_1593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        indvar_flatten75_fu_154 <= 12'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        indvar_flatten75_fu_154 <= add_ln49_1_fu_1043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        j_fu_138 <= 5'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        j_fu_138 <= empty_27_fu_1437_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1))) begin
        m_fu_150 <= 3'd0;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        m_fu_150 <= select_ln49_2_fu_1078_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln64_1_reg_2053 <= add_ln64_1_fu_1431_p2;
        select_ln50_4_reg_2020 <= select_ln50_4_fu_1332_p3;
        select_ln50_5_reg_2026 <= select_ln50_5_fu_1346_p3;
        sub_ln59_2_reg_2014[9 : 2] <= sub_ln59_2_fu_1320_p2[9 : 2];
        zext_ln59_13_reg_2058[4 : 0] <= zext_ln59_13_fu_1443_p1[4 : 0];
        zext_ln59_19_reg_2079[4 : 0] <= zext_ln59_19_fu_1486_p1[4 : 0];
        zext_ln59_25_reg_2100[4 : 0] <= zext_ln59_25_fu_1529_p1[4 : 0];
        zext_ln59_31_reg_2117[4 : 0] <= zext_ln59_31_fu_1561_p1[4 : 0];
        zext_ln59_7_reg_2032[4 : 0] <= zext_ln59_7_fu_1358_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        add_ln64_1_reg_2053_pp0_iter10_reg <= add_ln64_1_reg_2053_pp0_iter9_reg;
        add_ln64_1_reg_2053_pp0_iter11_reg <= add_ln64_1_reg_2053_pp0_iter10_reg;
        add_ln64_1_reg_2053_pp0_iter12_reg <= add_ln64_1_reg_2053_pp0_iter11_reg;
        add_ln64_1_reg_2053_pp0_iter13_reg <= add_ln64_1_reg_2053_pp0_iter12_reg;
        add_ln64_1_reg_2053_pp0_iter14_reg <= add_ln64_1_reg_2053_pp0_iter13_reg;
        add_ln64_1_reg_2053_pp0_iter15_reg <= add_ln64_1_reg_2053_pp0_iter14_reg;
        add_ln64_1_reg_2053_pp0_iter16_reg <= add_ln64_1_reg_2053_pp0_iter15_reg;
        add_ln64_1_reg_2053_pp0_iter17_reg <= add_ln64_1_reg_2053_pp0_iter16_reg;
        add_ln64_1_reg_2053_pp0_iter18_reg <= add_ln64_1_reg_2053_pp0_iter17_reg;
        add_ln64_1_reg_2053_pp0_iter19_reg <= add_ln64_1_reg_2053_pp0_iter18_reg;
        add_ln64_1_reg_2053_pp0_iter1_reg <= add_ln64_1_reg_2053;
        add_ln64_1_reg_2053_pp0_iter20_reg <= add_ln64_1_reg_2053_pp0_iter19_reg;
        add_ln64_1_reg_2053_pp0_iter21_reg <= add_ln64_1_reg_2053_pp0_iter20_reg;
        add_ln64_1_reg_2053_pp0_iter22_reg <= add_ln64_1_reg_2053_pp0_iter21_reg;
        add_ln64_1_reg_2053_pp0_iter23_reg <= add_ln64_1_reg_2053_pp0_iter22_reg;
        add_ln64_1_reg_2053_pp0_iter24_reg <= add_ln64_1_reg_2053_pp0_iter23_reg;
        add_ln64_1_reg_2053_pp0_iter25_reg <= add_ln64_1_reg_2053_pp0_iter24_reg;
        add_ln64_1_reg_2053_pp0_iter26_reg <= add_ln64_1_reg_2053_pp0_iter25_reg;
        add_ln64_1_reg_2053_pp0_iter2_reg <= add_ln64_1_reg_2053_pp0_iter1_reg;
        add_ln64_1_reg_2053_pp0_iter3_reg <= add_ln64_1_reg_2053_pp0_iter2_reg;
        add_ln64_1_reg_2053_pp0_iter4_reg <= add_ln64_1_reg_2053_pp0_iter3_reg;
        add_ln64_1_reg_2053_pp0_iter5_reg <= add_ln64_1_reg_2053_pp0_iter4_reg;
        add_ln64_1_reg_2053_pp0_iter6_reg <= add_ln64_1_reg_2053_pp0_iter5_reg;
        add_ln64_1_reg_2053_pp0_iter7_reg <= add_ln64_1_reg_2053_pp0_iter6_reg;
        add_ln64_1_reg_2053_pp0_iter8_reg <= add_ln64_1_reg_2053_pp0_iter7_reg;
        add_ln64_1_reg_2053_pp0_iter9_reg <= add_ln64_1_reg_2053_pp0_iter8_reg;
        icmp_ln49_reg_1880 <= icmp_ln49_fu_1037_p2;
        icmp_ln49_reg_1880_pp0_iter10_reg <= icmp_ln49_reg_1880_pp0_iter9_reg;
        icmp_ln49_reg_1880_pp0_iter11_reg <= icmp_ln49_reg_1880_pp0_iter10_reg;
        icmp_ln49_reg_1880_pp0_iter12_reg <= icmp_ln49_reg_1880_pp0_iter11_reg;
        icmp_ln49_reg_1880_pp0_iter13_reg <= icmp_ln49_reg_1880_pp0_iter12_reg;
        icmp_ln49_reg_1880_pp0_iter14_reg <= icmp_ln49_reg_1880_pp0_iter13_reg;
        icmp_ln49_reg_1880_pp0_iter15_reg <= icmp_ln49_reg_1880_pp0_iter14_reg;
        icmp_ln49_reg_1880_pp0_iter16_reg <= icmp_ln49_reg_1880_pp0_iter15_reg;
        icmp_ln49_reg_1880_pp0_iter17_reg <= icmp_ln49_reg_1880_pp0_iter16_reg;
        icmp_ln49_reg_1880_pp0_iter18_reg <= icmp_ln49_reg_1880_pp0_iter17_reg;
        icmp_ln49_reg_1880_pp0_iter19_reg <= icmp_ln49_reg_1880_pp0_iter18_reg;
        icmp_ln49_reg_1880_pp0_iter1_reg <= icmp_ln49_reg_1880;
        icmp_ln49_reg_1880_pp0_iter20_reg <= icmp_ln49_reg_1880_pp0_iter19_reg;
        icmp_ln49_reg_1880_pp0_iter21_reg <= icmp_ln49_reg_1880_pp0_iter20_reg;
        icmp_ln49_reg_1880_pp0_iter22_reg <= icmp_ln49_reg_1880_pp0_iter21_reg;
        icmp_ln49_reg_1880_pp0_iter23_reg <= icmp_ln49_reg_1880_pp0_iter22_reg;
        icmp_ln49_reg_1880_pp0_iter24_reg <= icmp_ln49_reg_1880_pp0_iter23_reg;
        icmp_ln49_reg_1880_pp0_iter25_reg <= icmp_ln49_reg_1880_pp0_iter24_reg;
        icmp_ln49_reg_1880_pp0_iter2_reg <= icmp_ln49_reg_1880_pp0_iter1_reg;
        icmp_ln49_reg_1880_pp0_iter3_reg <= icmp_ln49_reg_1880_pp0_iter2_reg;
        icmp_ln49_reg_1880_pp0_iter4_reg <= icmp_ln49_reg_1880_pp0_iter3_reg;
        icmp_ln49_reg_1880_pp0_iter5_reg <= icmp_ln49_reg_1880_pp0_iter4_reg;
        icmp_ln49_reg_1880_pp0_iter6_reg <= icmp_ln49_reg_1880_pp0_iter5_reg;
        icmp_ln49_reg_1880_pp0_iter7_reg <= icmp_ln49_reg_1880_pp0_iter6_reg;
        icmp_ln49_reg_1880_pp0_iter8_reg <= icmp_ln49_reg_1880_pp0_iter7_reg;
        icmp_ln49_reg_1880_pp0_iter9_reg <= icmp_ln49_reg_1880_pp0_iter8_reg;
        mul27_i_0_2_reg_2339_pp0_iter2_reg <= mul27_i_0_2_reg_2339;
        mul27_i_0_3_reg_2344_pp0_iter2_reg <= mul27_i_0_3_reg_2344;
        mul27_i_0_3_reg_2344_pp0_iter3_reg <= mul27_i_0_3_reg_2344_pp0_iter2_reg;
        mul27_i_0_4_reg_2349_pp0_iter2_reg <= mul27_i_0_4_reg_2349;
        mul27_i_0_4_reg_2349_pp0_iter3_reg <= mul27_i_0_4_reg_2349_pp0_iter2_reg;
        mul27_i_0_4_reg_2349_pp0_iter4_reg <= mul27_i_0_4_reg_2349_pp0_iter3_reg;
        mul27_i_1_1_reg_2359_pp0_iter2_reg <= mul27_i_1_1_reg_2359;
        mul27_i_1_1_reg_2359_pp0_iter3_reg <= mul27_i_1_1_reg_2359_pp0_iter2_reg;
        mul27_i_1_1_reg_2359_pp0_iter4_reg <= mul27_i_1_1_reg_2359_pp0_iter3_reg;
        mul27_i_1_1_reg_2359_pp0_iter5_reg <= mul27_i_1_1_reg_2359_pp0_iter4_reg;
        mul27_i_1_1_reg_2359_pp0_iter6_reg <= mul27_i_1_1_reg_2359_pp0_iter5_reg;
        mul27_i_1_2_reg_2364_pp0_iter2_reg <= mul27_i_1_2_reg_2364;
        mul27_i_1_2_reg_2364_pp0_iter3_reg <= mul27_i_1_2_reg_2364_pp0_iter2_reg;
        mul27_i_1_2_reg_2364_pp0_iter4_reg <= mul27_i_1_2_reg_2364_pp0_iter3_reg;
        mul27_i_1_2_reg_2364_pp0_iter5_reg <= mul27_i_1_2_reg_2364_pp0_iter4_reg;
        mul27_i_1_2_reg_2364_pp0_iter6_reg <= mul27_i_1_2_reg_2364_pp0_iter5_reg;
        mul27_i_1_2_reg_2364_pp0_iter7_reg <= mul27_i_1_2_reg_2364_pp0_iter6_reg;
        mul27_i_1_3_reg_2369_pp0_iter2_reg <= mul27_i_1_3_reg_2369;
        mul27_i_1_3_reg_2369_pp0_iter3_reg <= mul27_i_1_3_reg_2369_pp0_iter2_reg;
        mul27_i_1_3_reg_2369_pp0_iter4_reg <= mul27_i_1_3_reg_2369_pp0_iter3_reg;
        mul27_i_1_3_reg_2369_pp0_iter5_reg <= mul27_i_1_3_reg_2369_pp0_iter4_reg;
        mul27_i_1_3_reg_2369_pp0_iter6_reg <= mul27_i_1_3_reg_2369_pp0_iter5_reg;
        mul27_i_1_3_reg_2369_pp0_iter7_reg <= mul27_i_1_3_reg_2369_pp0_iter6_reg;
        mul27_i_1_3_reg_2369_pp0_iter8_reg <= mul27_i_1_3_reg_2369_pp0_iter7_reg;
        mul27_i_1_4_reg_2374_pp0_iter2_reg <= mul27_i_1_4_reg_2374;
        mul27_i_1_4_reg_2374_pp0_iter3_reg <= mul27_i_1_4_reg_2374_pp0_iter2_reg;
        mul27_i_1_4_reg_2374_pp0_iter4_reg <= mul27_i_1_4_reg_2374_pp0_iter3_reg;
        mul27_i_1_4_reg_2374_pp0_iter5_reg <= mul27_i_1_4_reg_2374_pp0_iter4_reg;
        mul27_i_1_4_reg_2374_pp0_iter6_reg <= mul27_i_1_4_reg_2374_pp0_iter5_reg;
        mul27_i_1_4_reg_2374_pp0_iter7_reg <= mul27_i_1_4_reg_2374_pp0_iter6_reg;
        mul27_i_1_4_reg_2374_pp0_iter8_reg <= mul27_i_1_4_reg_2374_pp0_iter7_reg;
        mul27_i_1_4_reg_2374_pp0_iter9_reg <= mul27_i_1_4_reg_2374_pp0_iter8_reg;
        mul27_i_1_reg_2354_pp0_iter2_reg <= mul27_i_1_reg_2354;
        mul27_i_1_reg_2354_pp0_iter3_reg <= mul27_i_1_reg_2354_pp0_iter2_reg;
        mul27_i_1_reg_2354_pp0_iter4_reg <= mul27_i_1_reg_2354_pp0_iter3_reg;
        mul27_i_1_reg_2354_pp0_iter5_reg <= mul27_i_1_reg_2354_pp0_iter4_reg;
        mul27_i_2_1_reg_2384_pp0_iter10_reg <= mul27_i_2_1_reg_2384_pp0_iter9_reg;
        mul27_i_2_1_reg_2384_pp0_iter11_reg <= mul27_i_2_1_reg_2384_pp0_iter10_reg;
        mul27_i_2_1_reg_2384_pp0_iter2_reg <= mul27_i_2_1_reg_2384;
        mul27_i_2_1_reg_2384_pp0_iter3_reg <= mul27_i_2_1_reg_2384_pp0_iter2_reg;
        mul27_i_2_1_reg_2384_pp0_iter4_reg <= mul27_i_2_1_reg_2384_pp0_iter3_reg;
        mul27_i_2_1_reg_2384_pp0_iter5_reg <= mul27_i_2_1_reg_2384_pp0_iter4_reg;
        mul27_i_2_1_reg_2384_pp0_iter6_reg <= mul27_i_2_1_reg_2384_pp0_iter5_reg;
        mul27_i_2_1_reg_2384_pp0_iter7_reg <= mul27_i_2_1_reg_2384_pp0_iter6_reg;
        mul27_i_2_1_reg_2384_pp0_iter8_reg <= mul27_i_2_1_reg_2384_pp0_iter7_reg;
        mul27_i_2_1_reg_2384_pp0_iter9_reg <= mul27_i_2_1_reg_2384_pp0_iter8_reg;
        mul27_i_2_2_reg_2389 <= grp_fu_887_p2;
        mul27_i_2_2_reg_2389_pp0_iter10_reg <= mul27_i_2_2_reg_2389_pp0_iter9_reg;
        mul27_i_2_2_reg_2389_pp0_iter11_reg <= mul27_i_2_2_reg_2389_pp0_iter10_reg;
        mul27_i_2_2_reg_2389_pp0_iter12_reg <= mul27_i_2_2_reg_2389_pp0_iter11_reg;
        mul27_i_2_2_reg_2389_pp0_iter2_reg <= mul27_i_2_2_reg_2389;
        mul27_i_2_2_reg_2389_pp0_iter3_reg <= mul27_i_2_2_reg_2389_pp0_iter2_reg;
        mul27_i_2_2_reg_2389_pp0_iter4_reg <= mul27_i_2_2_reg_2389_pp0_iter3_reg;
        mul27_i_2_2_reg_2389_pp0_iter5_reg <= mul27_i_2_2_reg_2389_pp0_iter4_reg;
        mul27_i_2_2_reg_2389_pp0_iter6_reg <= mul27_i_2_2_reg_2389_pp0_iter5_reg;
        mul27_i_2_2_reg_2389_pp0_iter7_reg <= mul27_i_2_2_reg_2389_pp0_iter6_reg;
        mul27_i_2_2_reg_2389_pp0_iter8_reg <= mul27_i_2_2_reg_2389_pp0_iter7_reg;
        mul27_i_2_2_reg_2389_pp0_iter9_reg <= mul27_i_2_2_reg_2389_pp0_iter8_reg;
        mul27_i_2_reg_2379_pp0_iter10_reg <= mul27_i_2_reg_2379_pp0_iter9_reg;
        mul27_i_2_reg_2379_pp0_iter2_reg <= mul27_i_2_reg_2379;
        mul27_i_2_reg_2379_pp0_iter3_reg <= mul27_i_2_reg_2379_pp0_iter2_reg;
        mul27_i_2_reg_2379_pp0_iter4_reg <= mul27_i_2_reg_2379_pp0_iter3_reg;
        mul27_i_2_reg_2379_pp0_iter5_reg <= mul27_i_2_reg_2379_pp0_iter4_reg;
        mul27_i_2_reg_2379_pp0_iter6_reg <= mul27_i_2_reg_2379_pp0_iter5_reg;
        mul27_i_2_reg_2379_pp0_iter7_reg <= mul27_i_2_reg_2379_pp0_iter6_reg;
        mul27_i_2_reg_2379_pp0_iter8_reg <= mul27_i_2_reg_2379_pp0_iter7_reg;
        mul27_i_2_reg_2379_pp0_iter9_reg <= mul27_i_2_reg_2379_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln49_reg_1880 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv1_biases_load_reg_2134 <= conv1_biases_q0;
        conv1_kernel_2_3_0_load_reg_2204 <= conv1_kernel_2_3_0_q0;
        conv1_kernel_2_4_0_load_reg_2209 <= conv1_kernel_2_4_0_q0;
        conv1_kernel_3_0_0_load_reg_2214 <= conv1_kernel_3_0_0_q0;
        conv1_kernel_3_1_0_load_reg_2219 <= conv1_kernel_3_1_0_q0;
        conv1_kernel_3_2_0_load_reg_2224 <= conv1_kernel_3_2_0_q0;
        conv1_kernel_3_3_0_load_reg_2229 <= conv1_kernel_3_3_0_q0;
        conv1_kernel_3_4_0_load_reg_2234 <= conv1_kernel_3_4_0_q0;
        conv1_kernel_4_0_0_load_reg_2239 <= conv1_kernel_4_0_0_q0;
        conv1_kernel_4_1_0_load_reg_2244 <= conv1_kernel_4_1_0_q0;
        conv1_kernel_4_2_0_load_reg_2249 <= conv1_kernel_4_2_0_q0;
        conv1_kernel_4_3_0_load_reg_2254 <= conv1_kernel_4_3_0_q0;
        conv1_kernel_4_4_0_load_reg_2259 <= conv1_kernel_4_4_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul27_i_0_1_reg_2334 <= grp_fu_821_p2;
        mul27_i_0_2_reg_2339 <= grp_fu_827_p2;
        mul27_i_0_3_reg_2344 <= grp_fu_833_p2;
        mul27_i_0_4_reg_2349 <= grp_fu_839_p2;
        mul27_i_1_1_reg_2359 <= grp_fu_851_p2;
        mul27_i_1_2_reg_2364 <= grp_fu_857_p2;
        mul27_i_1_3_reg_2369 <= grp_fu_863_p2;
        mul27_i_1_4_reg_2374 <= grp_fu_869_p2;
        mul27_i_1_reg_2354 <= grp_fu_845_p2;
        mul27_i_2_1_reg_2384 <= grp_fu_881_p2;
        mul27_i_2_reg_2379 <= grp_fu_875_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul27_i_2_3_reg_2399 <= grp_fu_1076_p_dout0;
        mul27_i_2_4_reg_2404 <= grp_fu_821_p2;
        mul27_i_3_1_reg_2414 <= grp_fu_833_p2;
        mul27_i_3_2_reg_2419 <= grp_fu_839_p2;
        mul27_i_3_3_reg_2424 <= grp_fu_845_p2;
        mul27_i_3_4_reg_2429 <= grp_fu_851_p2;
        mul27_i_3_reg_2409 <= grp_fu_827_p2;
        mul27_i_4_1_reg_2439 <= grp_fu_863_p2;
        mul27_i_4_2_reg_2444 <= grp_fu_869_p2;
        mul27_i_4_3_reg_2449 <= grp_fu_875_p2;
        mul27_i_4_4_reg_2454 <= grp_fu_881_p2;
        mul27_i_4_reg_2434 <= grp_fu_857_p2;
        sum_1_reg_2394 <= grp_fu_1072_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul27_i_2_3_reg_2399_pp0_iter10_reg <= mul27_i_2_3_reg_2399_pp0_iter9_reg;
        mul27_i_2_3_reg_2399_pp0_iter11_reg <= mul27_i_2_3_reg_2399_pp0_iter10_reg;
        mul27_i_2_3_reg_2399_pp0_iter12_reg <= mul27_i_2_3_reg_2399_pp0_iter11_reg;
        mul27_i_2_3_reg_2399_pp0_iter13_reg <= mul27_i_2_3_reg_2399_pp0_iter12_reg;
        mul27_i_2_3_reg_2399_pp0_iter14_reg <= mul27_i_2_3_reg_2399_pp0_iter13_reg;
        mul27_i_2_3_reg_2399_pp0_iter3_reg <= mul27_i_2_3_reg_2399;
        mul27_i_2_3_reg_2399_pp0_iter4_reg <= mul27_i_2_3_reg_2399_pp0_iter3_reg;
        mul27_i_2_3_reg_2399_pp0_iter5_reg <= mul27_i_2_3_reg_2399_pp0_iter4_reg;
        mul27_i_2_3_reg_2399_pp0_iter6_reg <= mul27_i_2_3_reg_2399_pp0_iter5_reg;
        mul27_i_2_3_reg_2399_pp0_iter7_reg <= mul27_i_2_3_reg_2399_pp0_iter6_reg;
        mul27_i_2_3_reg_2399_pp0_iter8_reg <= mul27_i_2_3_reg_2399_pp0_iter7_reg;
        mul27_i_2_3_reg_2399_pp0_iter9_reg <= mul27_i_2_3_reg_2399_pp0_iter8_reg;
        mul27_i_2_4_reg_2404_pp0_iter10_reg <= mul27_i_2_4_reg_2404_pp0_iter9_reg;
        mul27_i_2_4_reg_2404_pp0_iter11_reg <= mul27_i_2_4_reg_2404_pp0_iter10_reg;
        mul27_i_2_4_reg_2404_pp0_iter12_reg <= mul27_i_2_4_reg_2404_pp0_iter11_reg;
        mul27_i_2_4_reg_2404_pp0_iter13_reg <= mul27_i_2_4_reg_2404_pp0_iter12_reg;
        mul27_i_2_4_reg_2404_pp0_iter14_reg <= mul27_i_2_4_reg_2404_pp0_iter13_reg;
        mul27_i_2_4_reg_2404_pp0_iter15_reg <= mul27_i_2_4_reg_2404_pp0_iter14_reg;
        mul27_i_2_4_reg_2404_pp0_iter3_reg <= mul27_i_2_4_reg_2404;
        mul27_i_2_4_reg_2404_pp0_iter4_reg <= mul27_i_2_4_reg_2404_pp0_iter3_reg;
        mul27_i_2_4_reg_2404_pp0_iter5_reg <= mul27_i_2_4_reg_2404_pp0_iter4_reg;
        mul27_i_2_4_reg_2404_pp0_iter6_reg <= mul27_i_2_4_reg_2404_pp0_iter5_reg;
        mul27_i_2_4_reg_2404_pp0_iter7_reg <= mul27_i_2_4_reg_2404_pp0_iter6_reg;
        mul27_i_2_4_reg_2404_pp0_iter8_reg <= mul27_i_2_4_reg_2404_pp0_iter7_reg;
        mul27_i_2_4_reg_2404_pp0_iter9_reg <= mul27_i_2_4_reg_2404_pp0_iter8_reg;
        mul27_i_3_1_reg_2414_pp0_iter10_reg <= mul27_i_3_1_reg_2414_pp0_iter9_reg;
        mul27_i_3_1_reg_2414_pp0_iter11_reg <= mul27_i_3_1_reg_2414_pp0_iter10_reg;
        mul27_i_3_1_reg_2414_pp0_iter12_reg <= mul27_i_3_1_reg_2414_pp0_iter11_reg;
        mul27_i_3_1_reg_2414_pp0_iter13_reg <= mul27_i_3_1_reg_2414_pp0_iter12_reg;
        mul27_i_3_1_reg_2414_pp0_iter14_reg <= mul27_i_3_1_reg_2414_pp0_iter13_reg;
        mul27_i_3_1_reg_2414_pp0_iter15_reg <= mul27_i_3_1_reg_2414_pp0_iter14_reg;
        mul27_i_3_1_reg_2414_pp0_iter16_reg <= mul27_i_3_1_reg_2414_pp0_iter15_reg;
        mul27_i_3_1_reg_2414_pp0_iter17_reg <= mul27_i_3_1_reg_2414_pp0_iter16_reg;
        mul27_i_3_1_reg_2414_pp0_iter3_reg <= mul27_i_3_1_reg_2414;
        mul27_i_3_1_reg_2414_pp0_iter4_reg <= mul27_i_3_1_reg_2414_pp0_iter3_reg;
        mul27_i_3_1_reg_2414_pp0_iter5_reg <= mul27_i_3_1_reg_2414_pp0_iter4_reg;
        mul27_i_3_1_reg_2414_pp0_iter6_reg <= mul27_i_3_1_reg_2414_pp0_iter5_reg;
        mul27_i_3_1_reg_2414_pp0_iter7_reg <= mul27_i_3_1_reg_2414_pp0_iter6_reg;
        mul27_i_3_1_reg_2414_pp0_iter8_reg <= mul27_i_3_1_reg_2414_pp0_iter7_reg;
        mul27_i_3_1_reg_2414_pp0_iter9_reg <= mul27_i_3_1_reg_2414_pp0_iter8_reg;
        mul27_i_3_2_reg_2419_pp0_iter10_reg <= mul27_i_3_2_reg_2419_pp0_iter9_reg;
        mul27_i_3_2_reg_2419_pp0_iter11_reg <= mul27_i_3_2_reg_2419_pp0_iter10_reg;
        mul27_i_3_2_reg_2419_pp0_iter12_reg <= mul27_i_3_2_reg_2419_pp0_iter11_reg;
        mul27_i_3_2_reg_2419_pp0_iter13_reg <= mul27_i_3_2_reg_2419_pp0_iter12_reg;
        mul27_i_3_2_reg_2419_pp0_iter14_reg <= mul27_i_3_2_reg_2419_pp0_iter13_reg;
        mul27_i_3_2_reg_2419_pp0_iter15_reg <= mul27_i_3_2_reg_2419_pp0_iter14_reg;
        mul27_i_3_2_reg_2419_pp0_iter16_reg <= mul27_i_3_2_reg_2419_pp0_iter15_reg;
        mul27_i_3_2_reg_2419_pp0_iter17_reg <= mul27_i_3_2_reg_2419_pp0_iter16_reg;
        mul27_i_3_2_reg_2419_pp0_iter18_reg <= mul27_i_3_2_reg_2419_pp0_iter17_reg;
        mul27_i_3_2_reg_2419_pp0_iter3_reg <= mul27_i_3_2_reg_2419;
        mul27_i_3_2_reg_2419_pp0_iter4_reg <= mul27_i_3_2_reg_2419_pp0_iter3_reg;
        mul27_i_3_2_reg_2419_pp0_iter5_reg <= mul27_i_3_2_reg_2419_pp0_iter4_reg;
        mul27_i_3_2_reg_2419_pp0_iter6_reg <= mul27_i_3_2_reg_2419_pp0_iter5_reg;
        mul27_i_3_2_reg_2419_pp0_iter7_reg <= mul27_i_3_2_reg_2419_pp0_iter6_reg;
        mul27_i_3_2_reg_2419_pp0_iter8_reg <= mul27_i_3_2_reg_2419_pp0_iter7_reg;
        mul27_i_3_2_reg_2419_pp0_iter9_reg <= mul27_i_3_2_reg_2419_pp0_iter8_reg;
        mul27_i_3_3_reg_2424_pp0_iter10_reg <= mul27_i_3_3_reg_2424_pp0_iter9_reg;
        mul27_i_3_3_reg_2424_pp0_iter11_reg <= mul27_i_3_3_reg_2424_pp0_iter10_reg;
        mul27_i_3_3_reg_2424_pp0_iter12_reg <= mul27_i_3_3_reg_2424_pp0_iter11_reg;
        mul27_i_3_3_reg_2424_pp0_iter13_reg <= mul27_i_3_3_reg_2424_pp0_iter12_reg;
        mul27_i_3_3_reg_2424_pp0_iter14_reg <= mul27_i_3_3_reg_2424_pp0_iter13_reg;
        mul27_i_3_3_reg_2424_pp0_iter15_reg <= mul27_i_3_3_reg_2424_pp0_iter14_reg;
        mul27_i_3_3_reg_2424_pp0_iter16_reg <= mul27_i_3_3_reg_2424_pp0_iter15_reg;
        mul27_i_3_3_reg_2424_pp0_iter17_reg <= mul27_i_3_3_reg_2424_pp0_iter16_reg;
        mul27_i_3_3_reg_2424_pp0_iter18_reg <= mul27_i_3_3_reg_2424_pp0_iter17_reg;
        mul27_i_3_3_reg_2424_pp0_iter19_reg <= mul27_i_3_3_reg_2424_pp0_iter18_reg;
        mul27_i_3_3_reg_2424_pp0_iter3_reg <= mul27_i_3_3_reg_2424;
        mul27_i_3_3_reg_2424_pp0_iter4_reg <= mul27_i_3_3_reg_2424_pp0_iter3_reg;
        mul27_i_3_3_reg_2424_pp0_iter5_reg <= mul27_i_3_3_reg_2424_pp0_iter4_reg;
        mul27_i_3_3_reg_2424_pp0_iter6_reg <= mul27_i_3_3_reg_2424_pp0_iter5_reg;
        mul27_i_3_3_reg_2424_pp0_iter7_reg <= mul27_i_3_3_reg_2424_pp0_iter6_reg;
        mul27_i_3_3_reg_2424_pp0_iter8_reg <= mul27_i_3_3_reg_2424_pp0_iter7_reg;
        mul27_i_3_3_reg_2424_pp0_iter9_reg <= mul27_i_3_3_reg_2424_pp0_iter8_reg;
        mul27_i_3_4_reg_2429_pp0_iter10_reg <= mul27_i_3_4_reg_2429_pp0_iter9_reg;
        mul27_i_3_4_reg_2429_pp0_iter11_reg <= mul27_i_3_4_reg_2429_pp0_iter10_reg;
        mul27_i_3_4_reg_2429_pp0_iter12_reg <= mul27_i_3_4_reg_2429_pp0_iter11_reg;
        mul27_i_3_4_reg_2429_pp0_iter13_reg <= mul27_i_3_4_reg_2429_pp0_iter12_reg;
        mul27_i_3_4_reg_2429_pp0_iter14_reg <= mul27_i_3_4_reg_2429_pp0_iter13_reg;
        mul27_i_3_4_reg_2429_pp0_iter15_reg <= mul27_i_3_4_reg_2429_pp0_iter14_reg;
        mul27_i_3_4_reg_2429_pp0_iter16_reg <= mul27_i_3_4_reg_2429_pp0_iter15_reg;
        mul27_i_3_4_reg_2429_pp0_iter17_reg <= mul27_i_3_4_reg_2429_pp0_iter16_reg;
        mul27_i_3_4_reg_2429_pp0_iter18_reg <= mul27_i_3_4_reg_2429_pp0_iter17_reg;
        mul27_i_3_4_reg_2429_pp0_iter19_reg <= mul27_i_3_4_reg_2429_pp0_iter18_reg;
        mul27_i_3_4_reg_2429_pp0_iter20_reg <= mul27_i_3_4_reg_2429_pp0_iter19_reg;
        mul27_i_3_4_reg_2429_pp0_iter3_reg <= mul27_i_3_4_reg_2429;
        mul27_i_3_4_reg_2429_pp0_iter4_reg <= mul27_i_3_4_reg_2429_pp0_iter3_reg;
        mul27_i_3_4_reg_2429_pp0_iter5_reg <= mul27_i_3_4_reg_2429_pp0_iter4_reg;
        mul27_i_3_4_reg_2429_pp0_iter6_reg <= mul27_i_3_4_reg_2429_pp0_iter5_reg;
        mul27_i_3_4_reg_2429_pp0_iter7_reg <= mul27_i_3_4_reg_2429_pp0_iter6_reg;
        mul27_i_3_4_reg_2429_pp0_iter8_reg <= mul27_i_3_4_reg_2429_pp0_iter7_reg;
        mul27_i_3_4_reg_2429_pp0_iter9_reg <= mul27_i_3_4_reg_2429_pp0_iter8_reg;
        mul27_i_3_reg_2409_pp0_iter10_reg <= mul27_i_3_reg_2409_pp0_iter9_reg;
        mul27_i_3_reg_2409_pp0_iter11_reg <= mul27_i_3_reg_2409_pp0_iter10_reg;
        mul27_i_3_reg_2409_pp0_iter12_reg <= mul27_i_3_reg_2409_pp0_iter11_reg;
        mul27_i_3_reg_2409_pp0_iter13_reg <= mul27_i_3_reg_2409_pp0_iter12_reg;
        mul27_i_3_reg_2409_pp0_iter14_reg <= mul27_i_3_reg_2409_pp0_iter13_reg;
        mul27_i_3_reg_2409_pp0_iter15_reg <= mul27_i_3_reg_2409_pp0_iter14_reg;
        mul27_i_3_reg_2409_pp0_iter16_reg <= mul27_i_3_reg_2409_pp0_iter15_reg;
        mul27_i_3_reg_2409_pp0_iter3_reg <= mul27_i_3_reg_2409;
        mul27_i_3_reg_2409_pp0_iter4_reg <= mul27_i_3_reg_2409_pp0_iter3_reg;
        mul27_i_3_reg_2409_pp0_iter5_reg <= mul27_i_3_reg_2409_pp0_iter4_reg;
        mul27_i_3_reg_2409_pp0_iter6_reg <= mul27_i_3_reg_2409_pp0_iter5_reg;
        mul27_i_3_reg_2409_pp0_iter7_reg <= mul27_i_3_reg_2409_pp0_iter6_reg;
        mul27_i_3_reg_2409_pp0_iter8_reg <= mul27_i_3_reg_2409_pp0_iter7_reg;
        mul27_i_3_reg_2409_pp0_iter9_reg <= mul27_i_3_reg_2409_pp0_iter8_reg;
        mul27_i_4_1_reg_2439_pp0_iter10_reg <= mul27_i_4_1_reg_2439_pp0_iter9_reg;
        mul27_i_4_1_reg_2439_pp0_iter11_reg <= mul27_i_4_1_reg_2439_pp0_iter10_reg;
        mul27_i_4_1_reg_2439_pp0_iter12_reg <= mul27_i_4_1_reg_2439_pp0_iter11_reg;
        mul27_i_4_1_reg_2439_pp0_iter13_reg <= mul27_i_4_1_reg_2439_pp0_iter12_reg;
        mul27_i_4_1_reg_2439_pp0_iter14_reg <= mul27_i_4_1_reg_2439_pp0_iter13_reg;
        mul27_i_4_1_reg_2439_pp0_iter15_reg <= mul27_i_4_1_reg_2439_pp0_iter14_reg;
        mul27_i_4_1_reg_2439_pp0_iter16_reg <= mul27_i_4_1_reg_2439_pp0_iter15_reg;
        mul27_i_4_1_reg_2439_pp0_iter17_reg <= mul27_i_4_1_reg_2439_pp0_iter16_reg;
        mul27_i_4_1_reg_2439_pp0_iter18_reg <= mul27_i_4_1_reg_2439_pp0_iter17_reg;
        mul27_i_4_1_reg_2439_pp0_iter19_reg <= mul27_i_4_1_reg_2439_pp0_iter18_reg;
        mul27_i_4_1_reg_2439_pp0_iter20_reg <= mul27_i_4_1_reg_2439_pp0_iter19_reg;
        mul27_i_4_1_reg_2439_pp0_iter21_reg <= mul27_i_4_1_reg_2439_pp0_iter20_reg;
        mul27_i_4_1_reg_2439_pp0_iter22_reg <= mul27_i_4_1_reg_2439_pp0_iter21_reg;
        mul27_i_4_1_reg_2439_pp0_iter3_reg <= mul27_i_4_1_reg_2439;
        mul27_i_4_1_reg_2439_pp0_iter4_reg <= mul27_i_4_1_reg_2439_pp0_iter3_reg;
        mul27_i_4_1_reg_2439_pp0_iter5_reg <= mul27_i_4_1_reg_2439_pp0_iter4_reg;
        mul27_i_4_1_reg_2439_pp0_iter6_reg <= mul27_i_4_1_reg_2439_pp0_iter5_reg;
        mul27_i_4_1_reg_2439_pp0_iter7_reg <= mul27_i_4_1_reg_2439_pp0_iter6_reg;
        mul27_i_4_1_reg_2439_pp0_iter8_reg <= mul27_i_4_1_reg_2439_pp0_iter7_reg;
        mul27_i_4_1_reg_2439_pp0_iter9_reg <= mul27_i_4_1_reg_2439_pp0_iter8_reg;
        mul27_i_4_2_reg_2444_pp0_iter10_reg <= mul27_i_4_2_reg_2444_pp0_iter9_reg;
        mul27_i_4_2_reg_2444_pp0_iter11_reg <= mul27_i_4_2_reg_2444_pp0_iter10_reg;
        mul27_i_4_2_reg_2444_pp0_iter12_reg <= mul27_i_4_2_reg_2444_pp0_iter11_reg;
        mul27_i_4_2_reg_2444_pp0_iter13_reg <= mul27_i_4_2_reg_2444_pp0_iter12_reg;
        mul27_i_4_2_reg_2444_pp0_iter14_reg <= mul27_i_4_2_reg_2444_pp0_iter13_reg;
        mul27_i_4_2_reg_2444_pp0_iter15_reg <= mul27_i_4_2_reg_2444_pp0_iter14_reg;
        mul27_i_4_2_reg_2444_pp0_iter16_reg <= mul27_i_4_2_reg_2444_pp0_iter15_reg;
        mul27_i_4_2_reg_2444_pp0_iter17_reg <= mul27_i_4_2_reg_2444_pp0_iter16_reg;
        mul27_i_4_2_reg_2444_pp0_iter18_reg <= mul27_i_4_2_reg_2444_pp0_iter17_reg;
        mul27_i_4_2_reg_2444_pp0_iter19_reg <= mul27_i_4_2_reg_2444_pp0_iter18_reg;
        mul27_i_4_2_reg_2444_pp0_iter20_reg <= mul27_i_4_2_reg_2444_pp0_iter19_reg;
        mul27_i_4_2_reg_2444_pp0_iter21_reg <= mul27_i_4_2_reg_2444_pp0_iter20_reg;
        mul27_i_4_2_reg_2444_pp0_iter22_reg <= mul27_i_4_2_reg_2444_pp0_iter21_reg;
        mul27_i_4_2_reg_2444_pp0_iter23_reg <= mul27_i_4_2_reg_2444_pp0_iter22_reg;
        mul27_i_4_2_reg_2444_pp0_iter3_reg <= mul27_i_4_2_reg_2444;
        mul27_i_4_2_reg_2444_pp0_iter4_reg <= mul27_i_4_2_reg_2444_pp0_iter3_reg;
        mul27_i_4_2_reg_2444_pp0_iter5_reg <= mul27_i_4_2_reg_2444_pp0_iter4_reg;
        mul27_i_4_2_reg_2444_pp0_iter6_reg <= mul27_i_4_2_reg_2444_pp0_iter5_reg;
        mul27_i_4_2_reg_2444_pp0_iter7_reg <= mul27_i_4_2_reg_2444_pp0_iter6_reg;
        mul27_i_4_2_reg_2444_pp0_iter8_reg <= mul27_i_4_2_reg_2444_pp0_iter7_reg;
        mul27_i_4_2_reg_2444_pp0_iter9_reg <= mul27_i_4_2_reg_2444_pp0_iter8_reg;
        mul27_i_4_3_reg_2449_pp0_iter10_reg <= mul27_i_4_3_reg_2449_pp0_iter9_reg;
        mul27_i_4_3_reg_2449_pp0_iter11_reg <= mul27_i_4_3_reg_2449_pp0_iter10_reg;
        mul27_i_4_3_reg_2449_pp0_iter12_reg <= mul27_i_4_3_reg_2449_pp0_iter11_reg;
        mul27_i_4_3_reg_2449_pp0_iter13_reg <= mul27_i_4_3_reg_2449_pp0_iter12_reg;
        mul27_i_4_3_reg_2449_pp0_iter14_reg <= mul27_i_4_3_reg_2449_pp0_iter13_reg;
        mul27_i_4_3_reg_2449_pp0_iter15_reg <= mul27_i_4_3_reg_2449_pp0_iter14_reg;
        mul27_i_4_3_reg_2449_pp0_iter16_reg <= mul27_i_4_3_reg_2449_pp0_iter15_reg;
        mul27_i_4_3_reg_2449_pp0_iter17_reg <= mul27_i_4_3_reg_2449_pp0_iter16_reg;
        mul27_i_4_3_reg_2449_pp0_iter18_reg <= mul27_i_4_3_reg_2449_pp0_iter17_reg;
        mul27_i_4_3_reg_2449_pp0_iter19_reg <= mul27_i_4_3_reg_2449_pp0_iter18_reg;
        mul27_i_4_3_reg_2449_pp0_iter20_reg <= mul27_i_4_3_reg_2449_pp0_iter19_reg;
        mul27_i_4_3_reg_2449_pp0_iter21_reg <= mul27_i_4_3_reg_2449_pp0_iter20_reg;
        mul27_i_4_3_reg_2449_pp0_iter22_reg <= mul27_i_4_3_reg_2449_pp0_iter21_reg;
        mul27_i_4_3_reg_2449_pp0_iter23_reg <= mul27_i_4_3_reg_2449_pp0_iter22_reg;
        mul27_i_4_3_reg_2449_pp0_iter24_reg <= mul27_i_4_3_reg_2449_pp0_iter23_reg;
        mul27_i_4_3_reg_2449_pp0_iter3_reg <= mul27_i_4_3_reg_2449;
        mul27_i_4_3_reg_2449_pp0_iter4_reg <= mul27_i_4_3_reg_2449_pp0_iter3_reg;
        mul27_i_4_3_reg_2449_pp0_iter5_reg <= mul27_i_4_3_reg_2449_pp0_iter4_reg;
        mul27_i_4_3_reg_2449_pp0_iter6_reg <= mul27_i_4_3_reg_2449_pp0_iter5_reg;
        mul27_i_4_3_reg_2449_pp0_iter7_reg <= mul27_i_4_3_reg_2449_pp0_iter6_reg;
        mul27_i_4_3_reg_2449_pp0_iter8_reg <= mul27_i_4_3_reg_2449_pp0_iter7_reg;
        mul27_i_4_3_reg_2449_pp0_iter9_reg <= mul27_i_4_3_reg_2449_pp0_iter8_reg;
        mul27_i_4_4_reg_2454_pp0_iter10_reg <= mul27_i_4_4_reg_2454_pp0_iter9_reg;
        mul27_i_4_4_reg_2454_pp0_iter11_reg <= mul27_i_4_4_reg_2454_pp0_iter10_reg;
        mul27_i_4_4_reg_2454_pp0_iter12_reg <= mul27_i_4_4_reg_2454_pp0_iter11_reg;
        mul27_i_4_4_reg_2454_pp0_iter13_reg <= mul27_i_4_4_reg_2454_pp0_iter12_reg;
        mul27_i_4_4_reg_2454_pp0_iter14_reg <= mul27_i_4_4_reg_2454_pp0_iter13_reg;
        mul27_i_4_4_reg_2454_pp0_iter15_reg <= mul27_i_4_4_reg_2454_pp0_iter14_reg;
        mul27_i_4_4_reg_2454_pp0_iter16_reg <= mul27_i_4_4_reg_2454_pp0_iter15_reg;
        mul27_i_4_4_reg_2454_pp0_iter17_reg <= mul27_i_4_4_reg_2454_pp0_iter16_reg;
        mul27_i_4_4_reg_2454_pp0_iter18_reg <= mul27_i_4_4_reg_2454_pp0_iter17_reg;
        mul27_i_4_4_reg_2454_pp0_iter19_reg <= mul27_i_4_4_reg_2454_pp0_iter18_reg;
        mul27_i_4_4_reg_2454_pp0_iter20_reg <= mul27_i_4_4_reg_2454_pp0_iter19_reg;
        mul27_i_4_4_reg_2454_pp0_iter21_reg <= mul27_i_4_4_reg_2454_pp0_iter20_reg;
        mul27_i_4_4_reg_2454_pp0_iter22_reg <= mul27_i_4_4_reg_2454_pp0_iter21_reg;
        mul27_i_4_4_reg_2454_pp0_iter23_reg <= mul27_i_4_4_reg_2454_pp0_iter22_reg;
        mul27_i_4_4_reg_2454_pp0_iter24_reg <= mul27_i_4_4_reg_2454_pp0_iter23_reg;
        mul27_i_4_4_reg_2454_pp0_iter25_reg <= mul27_i_4_4_reg_2454_pp0_iter24_reg;
        mul27_i_4_4_reg_2454_pp0_iter3_reg <= mul27_i_4_4_reg_2454;
        mul27_i_4_4_reg_2454_pp0_iter4_reg <= mul27_i_4_4_reg_2454_pp0_iter3_reg;
        mul27_i_4_4_reg_2454_pp0_iter5_reg <= mul27_i_4_4_reg_2454_pp0_iter4_reg;
        mul27_i_4_4_reg_2454_pp0_iter6_reg <= mul27_i_4_4_reg_2454_pp0_iter5_reg;
        mul27_i_4_4_reg_2454_pp0_iter7_reg <= mul27_i_4_4_reg_2454_pp0_iter6_reg;
        mul27_i_4_4_reg_2454_pp0_iter8_reg <= mul27_i_4_4_reg_2454_pp0_iter7_reg;
        mul27_i_4_4_reg_2454_pp0_iter9_reg <= mul27_i_4_4_reg_2454_pp0_iter8_reg;
        mul27_i_4_reg_2434_pp0_iter10_reg <= mul27_i_4_reg_2434_pp0_iter9_reg;
        mul27_i_4_reg_2434_pp0_iter11_reg <= mul27_i_4_reg_2434_pp0_iter10_reg;
        mul27_i_4_reg_2434_pp0_iter12_reg <= mul27_i_4_reg_2434_pp0_iter11_reg;
        mul27_i_4_reg_2434_pp0_iter13_reg <= mul27_i_4_reg_2434_pp0_iter12_reg;
        mul27_i_4_reg_2434_pp0_iter14_reg <= mul27_i_4_reg_2434_pp0_iter13_reg;
        mul27_i_4_reg_2434_pp0_iter15_reg <= mul27_i_4_reg_2434_pp0_iter14_reg;
        mul27_i_4_reg_2434_pp0_iter16_reg <= mul27_i_4_reg_2434_pp0_iter15_reg;
        mul27_i_4_reg_2434_pp0_iter17_reg <= mul27_i_4_reg_2434_pp0_iter16_reg;
        mul27_i_4_reg_2434_pp0_iter18_reg <= mul27_i_4_reg_2434_pp0_iter17_reg;
        mul27_i_4_reg_2434_pp0_iter19_reg <= mul27_i_4_reg_2434_pp0_iter18_reg;
        mul27_i_4_reg_2434_pp0_iter20_reg <= mul27_i_4_reg_2434_pp0_iter19_reg;
        mul27_i_4_reg_2434_pp0_iter21_reg <= mul27_i_4_reg_2434_pp0_iter20_reg;
        mul27_i_4_reg_2434_pp0_iter3_reg <= mul27_i_4_reg_2434;
        mul27_i_4_reg_2434_pp0_iter4_reg <= mul27_i_4_reg_2434_pp0_iter3_reg;
        mul27_i_4_reg_2434_pp0_iter5_reg <= mul27_i_4_reg_2434_pp0_iter4_reg;
        mul27_i_4_reg_2434_pp0_iter6_reg <= mul27_i_4_reg_2434_pp0_iter5_reg;
        mul27_i_4_reg_2434_pp0_iter7_reg <= mul27_i_4_reg_2434_pp0_iter6_reg;
        mul27_i_4_reg_2434_pp0_iter8_reg <= mul27_i_4_reg_2434_pp0_iter7_reg;
        mul27_i_4_reg_2434_pp0_iter9_reg <= mul27_i_4_reg_2434_pp0_iter8_reg;
        sum_3_2_2_reg_2514 <= grp_fu_810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_0_1_reg_2459 <= grp_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_0_2_reg_2464 <= grp_fu_770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_0_3_reg_2469 <= grp_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_0_4_reg_2474 <= grp_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_1_1_reg_2484 <= grp_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_1_2_reg_2489 <= grp_fu_790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_1_3_reg_2494 <= grp_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_1_4_reg_2499 <= grp_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_1_reg_2479 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_2_1_reg_2509 <= grp_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_2_3_reg_2519 <= grp_fu_1072_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_2_4_reg_2524 <= grp_fu_766_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sum_3_2_reg_2504 <= grp_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_3_1_reg_2534 <= grp_fu_774_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_3_2_reg_2539 <= grp_fu_778_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_3_3_reg_2544 <= grp_fu_782_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_3_4_reg_2549 <= grp_fu_786_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_3_reg_2529 <= grp_fu_770_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_4_1_reg_2559 <= grp_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_4_2_reg_2564 <= grp_fu_798_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_4_3_reg_2569 <= grp_fu_802_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_4_4_reg_2574 <= grp_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        sum_3_4_reg_2554 <= grp_fu_790_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln49_fu_1037_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (icmp_ln49_reg_1880_pp0_iter25_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter26_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter26_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to25 = 1'b1;
    end else begin
        ap_idle_pp0_0to25 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_1to27 = 1'b1;
    end else begin
        ap_idle_pp0_1to27 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_0_0_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_0_1_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_0_2_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_0_3_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_0_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_0_4_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_0_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_1_0_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_1_1_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_1_2_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_1_3_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_1_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_1_4_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_1_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_2_0_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_2_1_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_2_2_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_2_3_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_2_4_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_3_0_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_3_1_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_3_2_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_3_3_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_3_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_3_4_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_3_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_4_0_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_4_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_4_1_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_4_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_4_2_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_4_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_4_3_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_4_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv1_kernel_4_4_0_ce0 = 1'b1;
    end else begin
        conv1_kernel_4_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        conv1_output_ce0 = 1'b1;
    end else begin
        conv1_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        conv1_output_we0 = 1'b1;
    end else begin
        conv1_output_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_762_p0 = sum_3_2_2_reg_2514;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_762_p0 = conv1_biases_load_reg_2134;
    end else begin
        grp_fu_762_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_762_p1 = mul27_i_2_3_reg_2399_pp0_iter14_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_762_p1 = grp_fu_1076_p_dout0;
    end else begin
        grp_fu_762_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_766_p0 = sum_3_2_3_reg_2519;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_766_p0 = sum_1_reg_2394;
    end else begin
        grp_fu_766_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_766_p1 = mul27_i_2_4_reg_2404_pp0_iter15_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_766_p1 = mul27_i_0_1_reg_2334;
    end else begin
        grp_fu_766_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_770_p0 = sum_3_2_4_reg_2524;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_770_p0 = sum_3_0_1_reg_2459;
    end else begin
        grp_fu_770_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_770_p1 = mul27_i_3_reg_2409_pp0_iter16_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_770_p1 = mul27_i_0_2_reg_2339_pp0_iter2_reg;
    end else begin
        grp_fu_770_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_774_p0 = sum_3_3_reg_2529;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_774_p0 = sum_3_0_2_reg_2464;
    end else begin
        grp_fu_774_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_774_p1 = mul27_i_3_1_reg_2414_pp0_iter17_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_774_p1 = mul27_i_0_3_reg_2344_pp0_iter3_reg;
    end else begin
        grp_fu_774_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_778_p0 = sum_3_3_1_reg_2534;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_778_p0 = sum_3_0_3_reg_2469;
    end else begin
        grp_fu_778_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_778_p1 = mul27_i_3_2_reg_2419_pp0_iter18_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_778_p1 = mul27_i_0_4_reg_2349_pp0_iter4_reg;
    end else begin
        grp_fu_778_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_782_p0 = sum_3_3_2_reg_2539;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_782_p0 = sum_3_0_4_reg_2474;
    end else begin
        grp_fu_782_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_782_p1 = mul27_i_3_3_reg_2424_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_782_p1 = mul27_i_1_reg_2354_pp0_iter5_reg;
    end else begin
        grp_fu_782_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_786_p0 = sum_3_3_3_reg_2544;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_786_p0 = sum_3_1_reg_2479;
    end else begin
        grp_fu_786_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_786_p1 = mul27_i_3_4_reg_2429_pp0_iter20_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_786_p1 = mul27_i_1_1_reg_2359_pp0_iter6_reg;
    end else begin
        grp_fu_786_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_790_p0 = sum_3_3_4_reg_2549;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_790_p0 = sum_3_1_1_reg_2484;
    end else begin
        grp_fu_790_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_790_p1 = mul27_i_4_reg_2434_pp0_iter21_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_790_p1 = mul27_i_1_2_reg_2364_pp0_iter7_reg;
    end else begin
        grp_fu_790_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_794_p0 = sum_3_4_reg_2554;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_794_p0 = sum_3_1_2_reg_2489;
    end else begin
        grp_fu_794_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_794_p1 = mul27_i_4_1_reg_2439_pp0_iter22_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_794_p1 = mul27_i_1_3_reg_2369_pp0_iter8_reg;
    end else begin
        grp_fu_794_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_798_p0 = sum_3_4_1_reg_2559;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_798_p0 = sum_3_1_3_reg_2494;
    end else begin
        grp_fu_798_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_798_p1 = mul27_i_4_2_reg_2444_pp0_iter23_reg;
    end else if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_798_p1 = mul27_i_1_4_reg_2374_pp0_iter9_reg;
    end else begin
        grp_fu_798_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_802_p0 = sum_3_4_2_reg_2564;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_802_p0 = sum_3_1_4_reg_2499;
    end else begin
        grp_fu_802_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_802_p1 = mul27_i_4_3_reg_2449_pp0_iter24_reg;
    end else if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_802_p1 = mul27_i_2_reg_2379_pp0_iter10_reg;
    end else begin
        grp_fu_802_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_806_p0 = sum_3_4_3_reg_2569;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_806_p0 = sum_3_2_reg_2504;
    end else begin
        grp_fu_806_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_806_p1 = mul27_i_4_4_reg_2454_pp0_iter25_reg;
    end else if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_806_p1 = mul27_i_2_1_reg_2384_pp0_iter11_reg;
    end else begin
        grp_fu_806_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_814_p0 = input_r_q11;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_814_p0 = input_r_q12;
        end else begin
            grp_fu_814_p0 = 'bx;
        end
    end else begin
        grp_fu_814_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_814_p1 = conv1_kernel_2_3_0_load_reg_2204;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_814_p1 = conv1_kernel_0_0_0_q0;
        end else begin
            grp_fu_814_p1 = 'bx;
        end
    end else begin
        grp_fu_814_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_821_p0 = input_r_q10;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_821_p0 = input_r_q11;
        end else begin
            grp_fu_821_p0 = 'bx;
        end
    end else begin
        grp_fu_821_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_821_p1 = conv1_kernel_2_4_0_load_reg_2209;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_821_p1 = conv1_kernel_0_1_0_q0;
        end else begin
            grp_fu_821_p1 = 'bx;
        end
    end else begin
        grp_fu_821_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_827_p0 = input_r_q9;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_827_p0 = input_r_q10;
        end else begin
            grp_fu_827_p0 = 'bx;
        end
    end else begin
        grp_fu_827_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_827_p1 = conv1_kernel_3_0_0_load_reg_2214;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_827_p1 = conv1_kernel_0_2_0_q0;
        end else begin
            grp_fu_827_p1 = 'bx;
        end
    end else begin
        grp_fu_827_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_833_p0 = input_r_q8;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_833_p0 = input_r_q9;
        end else begin
            grp_fu_833_p0 = 'bx;
        end
    end else begin
        grp_fu_833_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_833_p1 = conv1_kernel_3_1_0_load_reg_2219;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_833_p1 = conv1_kernel_0_3_0_q0;
        end else begin
            grp_fu_833_p1 = 'bx;
        end
    end else begin
        grp_fu_833_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_839_p0 = input_r_q7;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_839_p0 = input_r_q8;
        end else begin
            grp_fu_839_p0 = 'bx;
        end
    end else begin
        grp_fu_839_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_839_p1 = conv1_kernel_3_2_0_load_reg_2224;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_839_p1 = conv1_kernel_0_4_0_q0;
        end else begin
            grp_fu_839_p1 = 'bx;
        end
    end else begin
        grp_fu_839_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_845_p0 = input_r_q6;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_845_p0 = input_r_q7;
        end else begin
            grp_fu_845_p0 = 'bx;
        end
    end else begin
        grp_fu_845_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_845_p1 = conv1_kernel_3_3_0_load_reg_2229;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_845_p1 = conv1_kernel_1_0_0_q0;
        end else begin
            grp_fu_845_p1 = 'bx;
        end
    end else begin
        grp_fu_845_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_851_p0 = input_r_q5;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_851_p0 = input_r_q6;
        end else begin
            grp_fu_851_p0 = 'bx;
        end
    end else begin
        grp_fu_851_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_851_p1 = conv1_kernel_3_4_0_load_reg_2234;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_851_p1 = conv1_kernel_1_1_0_q0;
        end else begin
            grp_fu_851_p1 = 'bx;
        end
    end else begin
        grp_fu_851_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_857_p0 = input_r_q4;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_857_p0 = input_r_q5;
        end else begin
            grp_fu_857_p0 = 'bx;
        end
    end else begin
        grp_fu_857_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_857_p1 = conv1_kernel_4_0_0_load_reg_2239;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_857_p1 = conv1_kernel_1_2_0_q0;
        end else begin
            grp_fu_857_p1 = 'bx;
        end
    end else begin
        grp_fu_857_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_863_p0 = input_r_q3;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_863_p0 = input_r_q4;
        end else begin
            grp_fu_863_p0 = 'bx;
        end
    end else begin
        grp_fu_863_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_863_p1 = conv1_kernel_4_1_0_load_reg_2244;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_863_p1 = conv1_kernel_1_3_0_q0;
        end else begin
            grp_fu_863_p1 = 'bx;
        end
    end else begin
        grp_fu_863_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_869_p0 = input_r_q2;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_869_p0 = input_r_q3;
        end else begin
            grp_fu_869_p0 = 'bx;
        end
    end else begin
        grp_fu_869_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_869_p1 = conv1_kernel_4_2_0_load_reg_2249;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_869_p1 = conv1_kernel_1_4_0_q0;
        end else begin
            grp_fu_869_p1 = 'bx;
        end
    end else begin
        grp_fu_869_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_875_p0 = input_r_q1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_875_p0 = input_r_q2;
        end else begin
            grp_fu_875_p0 = 'bx;
        end
    end else begin
        grp_fu_875_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_875_p1 = conv1_kernel_4_3_0_load_reg_2254;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_875_p1 = conv1_kernel_2_0_0_q0;
        end else begin
            grp_fu_875_p1 = 'bx;
        end
    end else begin
        grp_fu_875_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_881_p0 = input_r_q0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_881_p0 = input_r_q1;
        end else begin
            grp_fu_881_p0 = 'bx;
        end
    end else begin
        grp_fu_881_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            grp_fu_881_p1 = conv1_kernel_4_4_0_load_reg_2259;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
            grp_fu_881_p1 = conv1_kernel_2_1_0_q0;
        end else begin
            grp_fu_881_p1 = 'bx;
        end
    end else begin
        grp_fu_881_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address0 = zext_ln59_36_fu_1787_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address0 = zext_ln59_22_fu_1518_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address1 = zext_ln59_30_fu_1758_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address1 = zext_ln59_16_fu_1475_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address10 = zext_ln59_34_fu_1767_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address10 = zext_ln59_20_fu_1496_p1;
    end else begin
        input_r_address10 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address11 = zext_ln59_28_fu_1738_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address11 = zext_ln59_14_fu_1453_p1;
    end else begin
        input_r_address11 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address2 = zext_ln59_24_fu_1729_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address2 = zext_ln59_10_fu_1390_p1;
    end else begin
        input_r_address2 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address3 = zext_ln59_18_fu_1709_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address3 = zext_ln59_33_fu_1582_p1;
    end else begin
        input_r_address3 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address4 = zext_ln59_12_fu_1689_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address4 = zext_ln59_27_fu_1550_p1;
    end else begin
        input_r_address4 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address5 = zext_ln59_35_fu_1777_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address5 = zext_ln59_21_fu_1507_p1;
    end else begin
        input_r_address5 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address6 = zext_ln59_29_fu_1748_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address6 = zext_ln59_15_fu_1464_p1;
    end else begin
        input_r_address6 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address7 = zext_ln59_23_fu_1719_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address7 = zext_ln59_9_fu_1379_p1;
    end else begin
        input_r_address7 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address8 = zext_ln59_17_fu_1699_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address8 = zext_ln59_32_fu_1571_p1;
    end else begin
        input_r_address8 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_r_address9 = zext_ln59_11_fu_1679_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        input_r_address9 = zext_ln59_26_fu_1539_p1;
    end else begin
        input_r_address9 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce10 = 1'b1;
    end else begin
        input_r_ce10 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce11 = 1'b1;
    end else begin
        input_r_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        input_r_ce12 = 1'b1;
    end else begin
        input_r_ce12 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce2 = 1'b1;
    end else begin
        input_r_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce3 = 1'b1;
    end else begin
        input_r_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce4 = 1'b1;
    end else begin
        input_r_ce4 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce5 = 1'b1;
    end else begin
        input_r_ce5 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce6 = 1'b1;
    end else begin
        input_r_ce6 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce7 = 1'b1;
    end else begin
        input_r_ce7 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce8 = 1'b1;
    end else begin
        input_r_ce8 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        input_r_ce9 = 1'b1;
    end else begin
        input_r_ce9 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter26_stage0) & (ap_idle_pp0_0to25 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to27 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln49_1_fu_1043_p2 = (indvar_flatten75_fu_154 + 12'd1);

assign add_ln49_fu_1058_p2 = (m_fu_150 + 3'd1);

assign add_ln50_fu_1587_p2 = (indvar_flatten19_fu_146 + 10'd1);

assign add_ln59_10_fu_1490_p2 = (sub_ln59_fu_1222_p2 + zext_ln59_19_fu_1486_p1);

assign add_ln59_11_fu_1501_p2 = (sub_ln59_1_fu_1280_p2 + zext_ln59_19_fu_1486_p1);

assign add_ln59_12_fu_1512_p2 = (sub_ln59_2_fu_1320_p2 + zext_ln59_19_fu_1486_p1);

assign add_ln59_13_fu_1714_p2 = (sub_ln59_3_fu_1644_p2 + zext_ln59_19_reg_2079);

assign add_ln59_14_fu_1724_p2 = (sub_ln59_4_fu_1668_p2 + zext_ln59_19_reg_2079);

assign add_ln59_15_fu_1533_p2 = (sub_ln59_fu_1222_p2 + zext_ln59_25_fu_1529_p1);

assign add_ln59_16_fu_1544_p2 = (sub_ln59_1_fu_1280_p2 + zext_ln59_25_fu_1529_p1);

assign add_ln59_17_fu_1734_p2 = (sub_ln59_2_reg_2014 + zext_ln59_25_reg_2100);

assign add_ln59_18_fu_1743_p2 = (sub_ln59_3_fu_1644_p2 + zext_ln59_25_reg_2100);

assign add_ln59_19_fu_1753_p2 = (sub_ln59_4_fu_1668_p2 + zext_ln59_25_reg_2100);

assign add_ln59_1_fu_1373_p2 = (sub_ln59_1_fu_1280_p2 + zext_ln59_7_fu_1358_p1);

assign add_ln59_20_fu_1565_p2 = (sub_ln59_fu_1222_p2 + zext_ln59_31_fu_1561_p1);

assign add_ln59_21_fu_1576_p2 = (sub_ln59_1_fu_1280_p2 + zext_ln59_31_fu_1561_p1);

assign add_ln59_22_fu_1763_p2 = (sub_ln59_2_reg_2014 + zext_ln59_31_reg_2117);

assign add_ln59_23_fu_1772_p2 = (sub_ln59_3_fu_1644_p2 + zext_ln59_31_reg_2117);

assign add_ln59_24_fu_1782_p2 = (sub_ln59_4_fu_1668_p2 + zext_ln59_31_reg_2117);

assign add_ln59_2_fu_1384_p2 = (sub_ln59_2_fu_1320_p2 + zext_ln59_7_fu_1358_p1);

assign add_ln59_3_fu_1674_p2 = (sub_ln59_3_fu_1644_p2 + zext_ln59_7_reg_2032);

assign add_ln59_4_fu_1684_p2 = (sub_ln59_4_fu_1668_p2 + zext_ln59_7_reg_2032);

assign add_ln59_5_fu_1447_p2 = (sub_ln59_fu_1222_p2 + zext_ln59_13_fu_1443_p1);

assign add_ln59_6_fu_1458_p2 = (sub_ln59_1_fu_1280_p2 + zext_ln59_13_fu_1443_p1);

assign add_ln59_7_fu_1469_p2 = (sub_ln59_2_fu_1320_p2 + zext_ln59_13_fu_1443_p1);

assign add_ln59_8_fu_1694_p2 = (sub_ln59_3_fu_1644_p2 + zext_ln59_13_reg_2058);

assign add_ln59_9_fu_1704_p2 = (sub_ln59_4_fu_1668_p2 + zext_ln59_13_reg_2058);

assign add_ln59_fu_1362_p2 = (sub_ln59_fu_1222_p2 + zext_ln59_7_fu_1358_p1);

assign add_ln64_1_fu_1431_p2 = (sub_ln64_1_fu_1425_p2 + select_ln49_1_v_cast_fu_1116_p1);

assign add_ln64_fu_1395_p2 = (sub_ln64_fu_1240_p2 + zext_ln59_6_fu_1354_p1);

assign and_ln32_fu_1831_p2 = (tmp_3_fu_905_p2 & or_ln32_fu_1825_p2);

assign and_ln49_fu_1164_p2 = (xor_ln49_fu_1152_p2 & icmp_ln51_fu_1158_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln32_fu_1796_p1 = sum_3_4_4_reg_2574;

assign conv1_biases_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_0_0_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_0_1_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_0_2_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_0_3_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_0_4_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_1_0_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_1_1_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_1_2_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_1_3_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_1_4_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_2_0_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_2_1_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_2_2_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_2_3_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_2_4_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_3_0_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_3_1_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_3_2_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_3_3_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_3_4_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_4_0_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_4_1_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_4_2_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_4_3_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_kernel_4_4_0_address0 = zext_ln49_fu_1086_p1;

assign conv1_output_address0 = zext_ln64_1_fu_1792_p1;

assign conv1_output_d0 = ((and_ln32_fu_1831_p2[0:0] == 1'b1) ? sum_3_4_4_reg_2574 : 32'd0);

assign empty_23_fu_1019_p2 = (i_fu_142 + 5'd2);

assign empty_24_fu_1025_p2 = (i_fu_142 + 5'd3);

assign empty_25_fu_1031_p2 = (i_fu_142 + 5'd4);

assign empty_27_fu_1437_p2 = (select_ln50_fu_1182_p3 + 5'd1);

assign empty_28_fu_1480_p2 = (select_ln50_fu_1182_p3 + 5'd2);

assign empty_29_fu_1523_p2 = (select_ln50_fu_1182_p3 + 5'd3);

assign empty_30_fu_1555_p2 = (select_ln50_fu_1182_p3 + 5'd4);

assign empty_fu_1013_p2 = (i_fu_142 + 5'd1);

assign grp_fu_1072_p_ce = 1'b1;

assign grp_fu_1072_p_din0 = grp_fu_762_p0;

assign grp_fu_1072_p_din1 = grp_fu_762_p1;

assign grp_fu_1072_p_opcode = 2'd0;

assign grp_fu_1076_p_ce = 1'b1;

assign grp_fu_1076_p_din0 = grp_fu_814_p0;

assign grp_fu_1076_p_din1 = grp_fu_814_p1;

assign icmp_ln32_1_fu_1819_p2 = ((trunc_ln32_fu_1809_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_1813_p2 = ((tmp_2_fu_1799_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_1037_p2 = ((indvar_flatten75_fu_154 == 12'd3456) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1064_p2 = ((indvar_flatten19_fu_146 == 10'd576) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1158_p2 = ((j_fu_138 == 5'd24) ? 1'b1 : 1'b0);

assign input_r_address12 = zext_ln59_8_fu_1368_p1;

assign or_ln32_fu_1825_p2 = (icmp_ln32_fu_1813_p2 | icmp_ln32_1_fu_1819_p2);

assign or_ln50_fu_1176_p2 = (icmp_ln50_fu_1064_p2 | and_ln49_fu_1164_p2);

assign p_dup5_fu_1170_p2 = (select_ln49_fu_1070_p3 + 5'd1);

assign p_mid111_fu_1246_p2 = (select_ln49_fu_1070_p3 + 5'd2);

assign p_mid113_fu_1286_p2 = (select_ln49_fu_1070_p3 + 5'd3);

assign p_mid115_fu_1326_p2 = (select_ln49_fu_1070_p3 + 5'd4);

assign p_mid117_fu_1340_p2 = (select_ln49_fu_1070_p3 + 5'd5);

assign p_shl10_cast_fu_1626_p3 = {{select_ln50_4_reg_2020}, {5'd0}};

assign p_shl12_cast_fu_1650_p3 = {{select_ln50_5_reg_2026}, {5'd0}};

assign p_shl14_cast_fu_1405_p3 = {{trunc_ln64_fu_1401_p1}, {3'd0}};

assign p_shl15_cast_fu_1417_p3 = {{trunc_ln64_1_fu_1413_p1}, {1'd0}};

assign p_shl6_cast_fu_1260_p3 = {{select_ln50_2_fu_1252_p3}, {5'd0}};

assign p_shl8_cast_fu_1300_p3 = {{select_ln50_3_fu_1292_p3}, {5'd0}};

assign select_ln49_1_v_cast_fu_1116_p1 = select_ln49_2_fu_1078_p3;

assign select_ln49_2_fu_1078_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? add_ln49_fu_1058_p2 : m_fu_150);

assign select_ln49_3_fu_1120_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 5'd1 : empty_fu_1013_p2);

assign select_ln49_4_fu_1128_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 5'd2 : empty_23_fu_1019_p2);

assign select_ln49_5_fu_1136_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 5'd3 : empty_24_fu_1025_p2);

assign select_ln49_6_fu_1144_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 5'd4 : empty_25_fu_1031_p2);

assign select_ln49_fu_1070_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 5'd0 : i_fu_142);

assign select_ln50_1_fu_1190_p3 = ((and_ln49_fu_1164_p2[0:0] == 1'b1) ? p_dup5_fu_1170_p2 : select_ln49_fu_1070_p3);

assign select_ln50_2_fu_1252_p3 = ((and_ln49_fu_1164_p2[0:0] == 1'b1) ? p_mid111_fu_1246_p2 : select_ln49_3_fu_1120_p3);

assign select_ln50_3_fu_1292_p3 = ((and_ln49_fu_1164_p2[0:0] == 1'b1) ? p_mid113_fu_1286_p2 : select_ln49_4_fu_1128_p3);

assign select_ln50_4_fu_1332_p3 = ((and_ln49_fu_1164_p2[0:0] == 1'b1) ? p_mid115_fu_1326_p2 : select_ln49_5_fu_1136_p3);

assign select_ln50_5_fu_1346_p3 = ((and_ln49_fu_1164_p2[0:0] == 1'b1) ? p_mid117_fu_1340_p2 : select_ln49_6_fu_1144_p3);

assign select_ln50_6_fu_1593_p3 = ((icmp_ln50_fu_1064_p2[0:0] == 1'b1) ? 10'd1 : add_ln50_fu_1587_p2);

assign select_ln50_fu_1182_p3 = ((or_ln50_fu_1176_p2[0:0] == 1'b1) ? 5'd0 : j_fu_138);

assign sub_ln59_1_fu_1280_p2 = (p_shl6_cast_fu_1260_p3 - zext_ln59_2_fu_1276_p1);

assign sub_ln59_2_fu_1320_p2 = (p_shl8_cast_fu_1300_p3 - zext_ln59_3_fu_1316_p1);

assign sub_ln59_3_fu_1644_p2 = (p_shl10_cast_fu_1626_p3 - zext_ln59_4_fu_1640_p1);

assign sub_ln59_4_fu_1668_p2 = (p_shl12_cast_fu_1650_p3 - zext_ln59_5_fu_1664_p1);

assign sub_ln59_fu_1222_p2 = (tmp_fu_1198_p3 - zext_ln59_1_fu_1218_p1);

assign sub_ln64_1_fu_1425_p2 = (p_shl14_cast_fu_1405_p3 - p_shl15_cast_fu_1417_p3);

assign sub_ln64_fu_1240_p2 = (zext_ln59_fu_1206_p1 - zext_ln64_fu_1236_p1);

assign tmp_1_fu_1210_p3 = {{select_ln50_1_fu_1190_p3}, {2'd0}};

assign tmp_2_fu_1799_p4 = {{bitcast_ln32_fu_1796_p1[30:23]}};

assign tmp_4_fu_1228_p3 = {{select_ln50_1_fu_1190_p3}, {3'd0}};

assign tmp_5_fu_1268_p3 = {{select_ln50_2_fu_1252_p3}, {2'd0}};

assign tmp_6_fu_1308_p3 = {{select_ln50_3_fu_1292_p3}, {2'd0}};

assign tmp_7_fu_1633_p3 = {{select_ln50_4_reg_2020}, {2'd0}};

assign tmp_8_fu_1657_p3 = {{select_ln50_5_reg_2026}, {2'd0}};

assign tmp_fu_1198_p3 = {{select_ln50_1_fu_1190_p3}, {5'd0}};

assign trunc_ln32_fu_1809_p1 = bitcast_ln32_fu_1796_p1[22:0];

assign trunc_ln64_1_fu_1413_p1 = add_ln64_fu_1395_p2[10:0];

assign trunc_ln64_fu_1401_p1 = add_ln64_fu_1395_p2[8:0];

assign xor_ln49_fu_1152_p2 = (icmp_ln50_fu_1064_p2 ^ 1'd1);

assign zext_ln49_fu_1086_p1 = select_ln49_2_fu_1078_p3;

assign zext_ln59_10_fu_1390_p1 = add_ln59_2_fu_1384_p2;

assign zext_ln59_11_fu_1679_p1 = add_ln59_3_fu_1674_p2;

assign zext_ln59_12_fu_1689_p1 = add_ln59_4_fu_1684_p2;

assign zext_ln59_13_fu_1443_p1 = empty_27_fu_1437_p2;

assign zext_ln59_14_fu_1453_p1 = add_ln59_5_fu_1447_p2;

assign zext_ln59_15_fu_1464_p1 = add_ln59_6_fu_1458_p2;

assign zext_ln59_16_fu_1475_p1 = add_ln59_7_fu_1469_p2;

assign zext_ln59_17_fu_1699_p1 = add_ln59_8_fu_1694_p2;

assign zext_ln59_18_fu_1709_p1 = add_ln59_9_fu_1704_p2;

assign zext_ln59_19_fu_1486_p1 = empty_28_fu_1480_p2;

assign zext_ln59_1_fu_1218_p1 = tmp_1_fu_1210_p3;

assign zext_ln59_20_fu_1496_p1 = add_ln59_10_fu_1490_p2;

assign zext_ln59_21_fu_1507_p1 = add_ln59_11_fu_1501_p2;

assign zext_ln59_22_fu_1518_p1 = add_ln59_12_fu_1512_p2;

assign zext_ln59_23_fu_1719_p1 = add_ln59_13_fu_1714_p2;

assign zext_ln59_24_fu_1729_p1 = add_ln59_14_fu_1724_p2;

assign zext_ln59_25_fu_1529_p1 = empty_29_fu_1523_p2;

assign zext_ln59_26_fu_1539_p1 = add_ln59_15_fu_1533_p2;

assign zext_ln59_27_fu_1550_p1 = add_ln59_16_fu_1544_p2;

assign zext_ln59_28_fu_1738_p1 = add_ln59_17_fu_1734_p2;

assign zext_ln59_29_fu_1748_p1 = add_ln59_18_fu_1743_p2;

assign zext_ln59_2_fu_1276_p1 = tmp_5_fu_1268_p3;

assign zext_ln59_30_fu_1758_p1 = add_ln59_19_fu_1753_p2;

assign zext_ln59_31_fu_1561_p1 = empty_30_fu_1555_p2;

assign zext_ln59_32_fu_1571_p1 = add_ln59_20_fu_1565_p2;

assign zext_ln59_33_fu_1582_p1 = add_ln59_21_fu_1576_p2;

assign zext_ln59_34_fu_1767_p1 = add_ln59_22_fu_1763_p2;

assign zext_ln59_35_fu_1777_p1 = add_ln59_23_fu_1772_p2;

assign zext_ln59_36_fu_1787_p1 = add_ln59_24_fu_1782_p2;

assign zext_ln59_3_fu_1316_p1 = tmp_6_fu_1308_p3;

assign zext_ln59_4_fu_1640_p1 = tmp_7_fu_1633_p3;

assign zext_ln59_5_fu_1664_p1 = tmp_8_fu_1657_p3;

assign zext_ln59_6_fu_1354_p1 = select_ln50_fu_1182_p3;

assign zext_ln59_7_fu_1358_p1 = select_ln50_fu_1182_p3;

assign zext_ln59_8_fu_1368_p1 = add_ln59_fu_1362_p2;

assign zext_ln59_9_fu_1379_p1 = add_ln59_1_fu_1373_p2;

assign zext_ln59_fu_1206_p1 = tmp_fu_1198_p3;

assign zext_ln64_1_fu_1792_p1 = add_ln64_1_reg_2053_pp0_iter26_reg;

assign zext_ln64_fu_1236_p1 = tmp_4_fu_1228_p3;

always @ (posedge ap_clk) begin
    sub_ln59_2_reg_2014[1:0] <= 2'b00;
    zext_ln59_7_reg_2032[9:5] <= 5'b00000;
    zext_ln59_13_reg_2058[9:5] <= 5'b00000;
    zext_ln59_19_reg_2079[9:5] <= 5'b00000;
    zext_ln59_25_reg_2100[9:5] <= 5'b00000;
    zext_ln59_31_reg_2117[9:5] <= 5'b00000;
end

endmodule //lenet_lenet_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3
