v 20110115 2
C 40000 40000 0 0 0 title-bordered-A3-svn.sym
{
T 49400 40600 15 10 1 1 0 0 1
svnurl=$URL$
T 53300 40600 15 10 1 1 0 0 1
svnrevision=$Rev$
T 53300 40300 15 10 1 1 0 0 1
svnauthor=$Author$
}
C 42700 46300 1 0 0 atmega1284pPA.sym
{
T 44500 48800 5 10 0 0 0 0 1
device=ATmega1284P
T 43600 46400 5 10 1 1 0 3 1
refdes=U400
}
C 42400 40500 1 0 0 atmega1284pPB.sym
{
T 44200 43600 5 10 0 0 0 0 1
device=ATmega1284P
T 43300 40600 5 10 1 1 0 3 1
refdes=U400
}
C 46900 46100 1 0 0 atmega1284pPC.sym
{
T 48700 48800 5 10 0 0 0 0 1
device=ATmega1284P
T 47800 46200 5 10 1 1 0 3 1
refdes=U400
}
C 53500 45700 1 0 0 atmega1284pPD.sym
{
T 55300 48800 5 10 0 0 0 0 1
device=ATmega1284P
T 54400 45800 5 10 1 1 0 3 1
refdes=U400
}
C 41800 49000 1 0 0 in-1.sym
{
T 41800 49300 5 10 0 0 0 0 1
device=INPUT
T 40300 49000 5 10 1 1 0 0 1
refdes=VTEMPERATURE
}
C 41800 49300 1 0 0 in-1.sym
{
T 41800 49600 5 10 0 0 0 0 1
device=INPUT
T 40800 49300 5 10 1 1 0 0 1
refdes=VHUMIDITY
}
C 41800 49600 1 0 0 in-1.sym
{
T 41800 49900 5 10 0 0 0 0 1
device=INPUT
T 40900 49600 5 10 1 1 0 0 1
refdes=DCAPB
}
N 42400 49100 42900 49100 4
N 42900 49100 42900 48800 4
N 42400 49400 43100 49400 4
N 43100 49400 43100 48800 4
N 42400 49700 44300 49700 4
N 44300 49700 44300 48800 4
C 41500 44700 1 0 0 in-1.sym
{
T 41500 45000 5 10 0 0 0 0 1
device=INPUT
T 40600 44700 5 10 1 1 0 0 1
refdes=SPISDI
}
C 41500 44400 1 0 0 in-1.sym
{
T 41500 44700 5 10 0 0 0 0 1
device=INPUT
T 40600 44400 5 10 1 1 0 0 1
refdes=EXTINT2
}
C 46700 45300 1 0 0 out-1.sym
{
T 46700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 47400 45300 5 10 1 1 0 0 1
refdes=ETHRST
}
C 44400 45000 1 0 0 out-1.sym
{
T 45100 45000 5 10 1 1 0 0 1
refdes=ETHCS
T 44400 45300 5 10 0 0 0 0 1
device=OUTPUT
}
C 44400 43800 1 0 0 out-1.sym
{
T 44400 44100 5 10 0 0 0 0 1
device=OUTPUT
T 45100 43800 5 10 1 1 0 0 1
refdes=SPISCK
}
C 44400 44400 1 0 0 out-1.sym
{
T 44400 44700 5 10 0 0 0 0 1
device=OUTPUT
T 45100 44400 5 10 1 1 0 0 1
refdes=SPISDO
}
N 44400 43900 44000 43900 4
N 44000 43900 44000 43600 4
N 44400 44500 43600 44500 4
N 43600 44500 43600 43600 4
N 44400 45100 42800 45100 4
N 42800 45100 42800 43600 4
N 46700 45400 42600 45400 4
N 42600 45400 42600 43600 4
N 42100 44500 43000 44500 4
N 43000 44500 43000 43600 4
N 42100 44800 43800 44800 4
N 43800 44800 43800 43600 4
C 52700 50300 1 0 0 in-1.sym
{
T 52700 50600 5 10 0 0 0 0 1
device=INPUT
T 51800 50300 5 10 1 1 0 0 1
refdes=EXTINT0
}
C 52700 50600 1 0 0 in-1.sym
{
T 52700 50900 5 10 0 0 0 0 1
device=INPUT
T 51800 50600 5 10 1 1 0 0 1
refdes=EXTINT1
}
N 53300 50700 54300 50700 4
N 54300 50700 54300 48800 4
N 53300 50400 54100 50400 4
N 54100 50400 54100 48800 4
C 46100 50500 1 0 0 in-1.sym
{
T 46100 50800 5 10 0 0 0 0 1
device=INPUT
T 45200 50500 5 10 1 1 0 0 1
refdes=JTAGTMS
}
C 46100 50200 1 0 0 in-1.sym
{
T 46100 50500 5 10 0 0 0 0 1
device=INPUT
T 45200 50200 5 10 1 1 0 0 1
refdes=JTAGTC
}
C 46100 50800 1 0 0 in-1.sym
{
T 45200 50800 5 10 1 1 0 0 1
refdes=JTAGTDI
T 46100 51100 5 10 0 0 0 0 1
device=INPUT
}
C 49800 50200 1 0 0 out-1.sym
{
T 49800 50500 5 10 0 0 0 0 1
device=OUTPUT
T 50500 50200 5 10 1 1 0 0 1
refdes=JTAGTDO
}
N 46700 50300 47500 50300 4
N 47500 50300 47500 48800 4
N 46700 50600 47700 50600 4
N 47700 50600 47700 48800 4
N 46700 50900 48100 50900 4
N 48100 50900 48100 48800 4
N 49800 50300 47900 50300 4
N 47900 50300 47900 48800 4
C 48300 43400 1 0 0 in-1.sym
{
T 48300 43700 5 10 0 0 0 0 1
device=INPUT
T 47400 43400 5 10 1 1 0 0 1
refdes=RESET
}
C 48300 44400 1 0 0 in-1.sym
{
T 48300 44700 5 10 0 0 0 0 1
device=INPUT
T 47400 44400 5 10 1 1 0 0 1
refdes=VDD3.3
}
C 48300 42400 1 0 0 in-1.sym
{
T 48300 42700 5 10 0 0 0 0 1
device=INPUT
T 47600 42400 5 10 1 1 0 0 1
refdes=GND
}
N 48900 44500 52100 44500 4
N 48900 42500 52100 42500 4
C 50300 42800 1 0 0 cpu-pwrclk.sym
{
T 53700 43900 5 10 0 0 0 0 1
device=none
T 52200 43400 5 10 1 1 0 3 1
refdes=S400
T 52200 42900 5 10 1 1 0 0 1
source=roomunit-cpu-pwrclk.sch
}
N 52100 42500 52100 42800 4
N 52100 44500 52100 44300 4
N 48900 43500 50300 43500 4
N 53900 50100 53900 48800 4
N 53700 48800 53700 49300 4
N 47300 48800 47300 49700 4
N 47100 48800 47100 50000 4
C 52700 49200 1 0 0 in-1.sym
{
T 52700 49500 5 10 0 0 0 0 1
device=INPUT
T 51600 49200 5 10 1 1 0 0 1
refdes=USARTRXD
}
C 54500 50000 1 0 0 out-1.sym
{
T 54500 50300 5 10 0 0 0 0 1
device=OUTPUT
T 55200 50000 5 10 1 1 0 0 1
refdes=USARTTXD
}
N 53700 49300 53300 49300 4
N 53900 50100 54500 50100 4
C 49800 49900 1 0 0 out-1.sym
{
T 49800 50200 5 10 0 0 0 0 1
device=OUTPUT
T 50500 49900 5 10 1 1 0 0 1
refdes=TWISCL
}
C 49800 49600 1 0 0 out-1.sym
{
T 49800 49900 5 10 0 0 0 0 1
device=OUTPUT
T 50500 49600 5 10 1 1 0 0 1
refdes=TWISDA
}
N 47300 49700 49800 49700 4
N 49800 50000 47100 50000 4
C 46600 44600 1 90 0 resistor-small-1.sym
{
T 46200 44850 5 10 0 0 90 0 1
device=RESISTOR
T 46350 44750 5 10 1 1 90 0 1
refdes=R400
T 46800 44600 5 10 1 1 90 0 1
value=100k
}
N 46500 45200 46500 45400 4
N 46500 44600 46500 42800 4
N 46500 42800 49400 42800 4
N 49400 42800 49400 42500 4
C 49200 47800 1 90 0 resistor-small-1.sym
{
T 48800 48050 5 10 0 0 90 0 1
device=RESISTOR
T 48950 47950 5 10 1 1 90 0 1
refdes=R401
T 49300 48300 5 10 1 1 90 0 1
value=100k
}
C 49700 47800 1 90 0 resistor-small-1.sym
{
T 49300 48050 5 10 0 0 90 0 1
device=RESISTOR
T 49450 47950 5 10 1 1 90 0 1
refdes=R402
T 49800 48300 5 10 1 1 90 0 1
value=100k
}
N 49600 48400 49600 49700 4
N 49100 48400 49100 50000 4
N 49100 47800 49100 44500 4
N 49600 47800 49600 47600 4
N 49600 47600 49100 47600 4
C 41500 44100 1 0 0 in-1.sym
{
T 41500 44400 5 10 0 0 0 0 1
device=INPUT
T 40600 44100 5 10 1 1 0 0 1
refdes=EXTINT3
}
N 42100 44200 43200 44200 4
N 43200 44200 43200 43600 4
C 43100 48900 1 0 0 nc-top-1.sym
{
T 43500 49400 5 10 0 0 0 0 1
value=NoConnection
T 43500 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43300 49200 1 0 0 nc-top-1.sym
{
T 43700 49700 5 10 0 0 0 0 1
value=NoConnection
T 43700 49900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43500 48900 1 0 0 nc-top-1.sym
{
T 43900 49400 5 10 0 0 0 0 1
value=NoConnection
T 43900 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43700 49200 1 0 0 nc-top-1.sym
{
T 44100 49700 5 10 0 0 0 0 1
value=NoConnection
T 44100 49900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43900 48900 1 0 0 nc-top-1.sym
{
T 44300 49400 5 10 0 0 0 0 1
value=NoConnection
T 44300 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43200 43700 1 0 0 nc-top-1.sym
{
T 43600 44200 5 10 0 0 0 0 1
value=NoConnection
T 43600 44400 5 10 0 0 0 0 1
device=DRC_Directive
}
C 48100 48900 1 0 0 nc-top-1.sym
{
T 48500 49400 5 10 0 0 0 0 1
value=NoConnection
T 48500 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 48300 49200 1 0 0 nc-top-1.sym
{
T 48700 49700 5 10 0 0 0 0 1
value=NoConnection
T 48700 49900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54300 48900 1 0 0 nc-top-1.sym
{
T 54700 49400 5 10 0 0 0 0 1
value=NoConnection
T 54700 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54500 49200 1 0 0 nc-top-1.sym
{
T 54900 49700 5 10 0 0 0 0 1
value=NoConnection
T 54900 49900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54700 48900 1 0 0 nc-top-1.sym
{
T 55100 49400 5 10 0 0 0 0 1
value=NoConnection
T 55100 49600 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54900 49200 1 0 0 nc-top-1.sym
{
T 55300 49700 5 10 0 0 0 0 1
value=NoConnection
T 55300 49900 5 10 0 0 0 0 1
device=DRC_Directive
}
N 55100 49200 55100 48800 4
N 54900 48900 54900 48800 4
N 54700 49200 54700 48800 4
N 54500 48900 54500 48800 4
N 48500 49200 48500 48800 4
N 48300 48900 48300 48800 4
N 44100 48900 44100 48800 4
N 43900 49200 43900 48800 4
N 43700 48900 43700 48800 4
N 43500 49200 43500 48800 4
N 43300 48900 43300 48800 4
N 43400 43700 43400 43600 4
