// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1427\sampleModel1427_5_sub\Mysubsystem_22.v
// Created: 2024-08-12 04:14:14
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_22
// Source Path: sampleModel1427_5_sub/Subsystem/Mysubsystem_22
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_22
          (In1,
           In2,
           In3,
           In4,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  input   [7:0] In4;  // uint8
  output  [7:0] Out1;  // uint8


  reg [7:0] cfblk81_out1;  // uint8
  wire [7:0] cfblk97_out1;  // uint8
  wire cfblk6_out1;
  wire signed [31:0] cfblk78_sub_temp;  // sfix32
  wire signed [31:0] cfblk78_1;  // sfix32
  wire signed [31:0] cfblk78_2;  // sfix32
  wire [7:0] cfblk78_out1;  // uint8
  reg [8:0] cfblk81_div_temp;  // ufix9
  reg [8:0] cfblk81_t_0_0;  // ufix9


  always @(In1, In3) begin
    cfblk81_div_temp = 9'b000000000;
    cfblk81_t_0_0 = 9'b000000000;
    if (In3 == 8'b00000000) begin
      cfblk81_out1 = 8'b11111111;
    end
    else begin
      cfblk81_t_0_0 = {1'b0, In1};
      cfblk81_div_temp = cfblk81_t_0_0 / In3;
      if (cfblk81_div_temp[8] != 1'b0) begin
        cfblk81_out1 = 8'b11111111;
      end
      else begin
        cfblk81_out1 = cfblk81_div_temp[7:0];
      end
    end
  end



  assign cfblk97_out1 = In4 + cfblk81_out1;



  cfblk6 u_cfblk6 (.u(cfblk97_out1),  // uint8
                   .y(cfblk6_out1)
                   );

  assign cfblk78_1 = {24'b0, In2};
  assign cfblk78_2 = {31'b0, cfblk6_out1};
  assign cfblk78_sub_temp = cfblk78_1 - cfblk78_2;
  assign cfblk78_out1 = cfblk78_sub_temp[7:0];



  assign Out1 = cfblk78_out1;

endmodule  // Mysubsystem_22

