# Parameterized-Verilog-Generator
A Perl-based generator for creating parameterized structural Verilog code for hybrid adders, $N \times N$ multipliers, and N-tap FIR filters.
