
5. Printing statistics.

=== $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            123
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               1
   Number of memory bits:          168
   Number of processes:              0
   Number of cells:                  6
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

=== spram21x4 ===

   Number of wires:                  5
   Number of wire bits:             52
   Number of public wires:           5
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dff                            1
     $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram      1

=== design hierarchy ===

   spram21x4                         1
     $paramod$69ef3ba125364ac04d6727c81f3bd598500042c7\single_port_ram      1

   Number of wires:                 14
   Number of wire bits:            175
   Number of public wires:          10
   Number of public wire bits:     104
   Number of memories:               1
   Number of memory bits:          168
   Number of processes:              0
   Number of cells:                  7
     $dff                            1
     $dffe                           1
     $memrd                          1
     $memwr_v2                       1
     $mux                            3

