DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
libraryRefs [
"ieee"
]
)
version "27.1"
appVersion "2019.2 (Build 5)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 36,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 26
suid 19,0
)
)
uid 503,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "DCOA"
t "std_ulogic"
o 7
suid 20,0
)
)
uid 505,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "DCOB"
t "std_ulogic"
o 9
suid 21,0
)
)
uid 507,0
)
*17 (LogPort
port (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 16
suid 22,0
)
)
uid 509,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 13
suid 23,0
)
)
uid 511,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 17
suid 24,0
)
)
uid 513,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 18
suid 25,0
)
)
uid 515,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "nCSB"
t "std_ulogic"
o 12
suid 26,0
)
)
uid 517,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "nOEB"
t "std_ulogic"
o 11
suid 27,0
)
)
uid 519,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "ORA"
t "std_ulogic"
o 8
suid 28,0
)
)
uid 521,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "ORB"
t "std_ulogic"
o 10
suid 29,0
)
)
uid 523,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "PDWN"
t "std_ulogic"
o 15
suid 30,0
)
)
uid 525,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_ulogic"
o 14
suid 31,0
)
)
uid 527,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 32,0
)
)
uid 529,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 33,0
)
)
uid 531,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 34,0
)
)
uid 533,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 35,0
)
)
uid 535,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "VREF"
t "real"
o 25
suid 36,0
)
)
uid 537,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*32 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *33 (MRCItem
litem &1
pos 18
dimension 20
)
uid 68,0
optionalChildren [
*34 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*35 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*36 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*37 (MRCItem
litem &14
pos 0
dimension 20
uid 504,0
)
*38 (MRCItem
litem &15
pos 1
dimension 20
uid 506,0
)
*39 (MRCItem
litem &16
pos 2
dimension 20
uid 508,0
)
*40 (MRCItem
litem &17
pos 3
dimension 20
uid 510,0
)
*41 (MRCItem
litem &18
pos 4
dimension 20
uid 512,0
)
*42 (MRCItem
litem &19
pos 5
dimension 20
uid 514,0
)
*43 (MRCItem
litem &20
pos 6
dimension 20
uid 516,0
)
*44 (MRCItem
litem &21
pos 7
dimension 20
uid 518,0
)
*45 (MRCItem
litem &22
pos 8
dimension 20
uid 520,0
)
*46 (MRCItem
litem &23
pos 9
dimension 20
uid 522,0
)
*47 (MRCItem
litem &24
pos 10
dimension 20
uid 524,0
)
*48 (MRCItem
litem &25
pos 11
dimension 20
uid 526,0
)
*49 (MRCItem
litem &26
pos 12
dimension 20
uid 528,0
)
*50 (MRCItem
litem &27
pos 13
dimension 20
uid 530,0
)
*51 (MRCItem
litem &28
pos 14
dimension 20
uid 532,0
)
*52 (MRCItem
litem &29
pos 15
dimension 20
uid 534,0
)
*53 (MRCItem
litem &30
pos 16
dimension 20
uid 536,0
)
*54 (MRCItem
litem &31
pos 17
dimension 20
uid 538,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*55 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*56 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*57 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*58 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*59 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*60 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*61 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*62 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *63 (LEmptyRow
)
uid 82,0
optionalChildren [
*64 (RefLabelRowHdr
)
*65 (TitleRowHdr
)
*66 (FilterRowHdr
)
*67 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*68 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*69 (GroupColHdr
tm "GroupColHdrMgr"
)
*70 (NameColHdr
tm "GenericNameColHdrMgr"
)
*71 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*72 (InitColHdr
tm "GenericValueColHdrMgr"
)
*73 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*74 (EolColHdr
tm "GenericEolColHdrMgr"
)
*75 (LogGeneric
generic (GiElement
name "clockFrequency"
type "real"
value "456.0e6"
)
uid 131,0
)
*76 (LogGeneric
generic (GiElement
name "adcBitNb"
type "positive"
value "2"
)
uid 135,0
)
*77 (LogGeneric
generic (GiElement
name "amplitudeA"
type "real"
value "2.0"
)
uid 137,0
)
*78 (LogGeneric
generic (GiElement
name "amplitudeB"
type "real"
value "2.0"
)
uid 139,0
)
*79 (LogGeneric
generic (GiElement
name "frequencyA"
type "real"
value "2.0"
)
uid 141,0
)
*80 (LogGeneric
generic (GiElement
name "frequencyB"
type "real"
value "2.0"
)
uid 143,0
)
*81 (LogGeneric
generic (GiElement
name "regClkDiv"
type "positive"
value "2"
)
uid 193,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*82 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *83 (MRCItem
litem &63
pos 7
dimension 20
)
uid 96,0
optionalChildren [
*84 (MRCItem
litem &64
pos 0
dimension 20
uid 97,0
)
*85 (MRCItem
litem &65
pos 1
dimension 23
uid 98,0
)
*86 (MRCItem
litem &66
pos 2
hidden 1
dimension 20
uid 99,0
)
*87 (MRCItem
litem &75
pos 0
dimension 20
uid 132,0
)
*88 (MRCItem
litem &76
pos 1
dimension 20
uid 136,0
)
*89 (MRCItem
litem &77
pos 2
dimension 20
uid 138,0
)
*90 (MRCItem
litem &78
pos 3
dimension 20
uid 140,0
)
*91 (MRCItem
litem &79
pos 4
dimension 20
uid 142,0
)
*92 (MRCItem
litem &80
pos 5
dimension 20
uid 144,0
)
*93 (MRCItem
litem &81
pos 6
dimension 20
uid 194,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*94 (MRCItem
litem &67
pos 0
dimension 20
uid 101,0
)
*95 (MRCItem
litem &69
pos 1
dimension 50
uid 102,0
)
*96 (MRCItem
litem &70
pos 2
dimension 100
uid 103,0
)
*97 (MRCItem
litem &71
pos 3
dimension 100
uid 104,0
)
*98 (MRCItem
litem &72
pos 4
dimension 50
uid 105,0
)
*99 (MRCItem
litem &73
pos 5
dimension 50
uid 106,0
)
*100 (MRCItem
litem &74
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester\\interface.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester\\interface.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "interface"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester"
)
(vvPair
variable "d_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester"
)
(vvPair
variable "date"
value "27.10.2021"
)
(vvPair
variable "day"
value "mer."
)
(vvPair
variable "day_long"
value "mercredi"
)
(vvPair
variable "dd"
value "27"
)
(vvPair
variable "entity_name"
value "adc9231_tester"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "interface"
)
(vvPair
variable "f_logical"
value "interface"
)
(vvPair
variable "f_noext"
value "interface"
)
(vvPair
variable "graphical_source_author"
value "fabien.matter"
)
(vvPair
variable "graphical_source_date"
value "27.10.2021"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7551"
)
(vvPair
variable "graphical_source_time"
value "17:23:54"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7551"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "AD_DA_test"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/Libraries/AD_DA_test"
)
(vvPair
variable "mm"
value "10"
)
(vvPair
variable "module_name"
value "adc9231_tester"
)
(vvPair
variable "month"
value "oct."
)
(vvPair
variable "month_long"
value "octobre"
)
(vvPair
variable "p"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester\\interface"
)
(vvPair
variable "p_logical"
value "C:\\Users\\fabien.matter\\Documents\\Projects\\radhard\\radhard_git\\nanoxplore\\FPGA-master\\Libs\\AD_DA_test\\hds\\adc9231_tester\\interface"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\eda\\MentorGraphics\\ModelSim\\win32"
)
(vvPair
variable "this_ext"
value "<TBD>"
)
(vvPair
variable "this_file"
value "interface"
)
(vvPair
variable "this_file_logical"
value "interface"
)
(vvPair
variable "time"
value "17:23:54"
)
(vvPair
variable "unit"
value "adc9231_tester"
)
(vvPair
variable "user"
value "fabien.matter"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "interface"
)
(vvPair
variable "year"
value "2021"
)
(vvPair
variable "yy"
value "21"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 51,0
optionalChildren [
*101 (SymbolBody
uid 8,0
optionalChildren [
*102 (CptPort
uid 413,0
ps "OnEdgeStrategy"
shape (Triangle
uid 414,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "63625,5250,64375,6000"
)
tg (CPTG
uid 415,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 416,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "63300,7000,64700,10800"
st "clock"
ju 2
blo "64500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 417,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,13600,61000,14400"
st "clock    : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "clock"
t "std_ulogic"
o 26
suid 19,0
)
)
)
*103 (CptPort
uid 418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 419,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "17625,5250,18375,6000"
)
tg (CPTG
uid 420,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 421,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "17300,7000,18700,11400"
st "DCOA"
ju 2
blo "18500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 422,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,2400,61000,3200"
st "DCOA     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "DCOA"
t "std_ulogic"
o 7
suid 20,0
)
)
)
*104 (CptPort
uid 423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 424,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "23625,5250,24375,6000"
)
tg (CPTG
uid 425,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 426,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "23300,7000,24700,11400"
st "DCOB"
ju 2
blo "24500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 427,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,3200,61000,4000"
st "DCOB     : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "DCOB"
t "std_ulogic"
o 9
suid 21,0
)
)
)
*105 (CptPort
uid 428,0
ps "OnEdgeStrategy"
shape (Diamond
uid 429,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39625,5250,40375,6000"
)
tg (CPTG
uid 430,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 431,0
va (VaSet
font "Verdana,12,0"
)
xt "41000,6000,48400,7400"
st "DCS_SDIO"
blo "41000,7200"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 432,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,16000,59500,16800"
st "DCS_SDIO : INOUT  std_logic 
"
)
thePort (LogicalPort
m 2
decl (Decl
n "DCS_SDIO"
t "std_logic"
o 16
suid 22,0
)
)
)
*106 (CptPort
uid 433,0
ps "OnEdgeStrategy"
shape (Triangle
uid 434,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33625,5250,34375,6000"
)
tg (CPTG
uid 435,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 436,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "33300,7000,34700,14200"
st "DFS_SCLK"
ju 2
blo "34500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,7200,61000,8000"
st "DFS_SCLK : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "DFS_SCLK"
t "std_ulogic"
o 13
suid 23,0
)
)
)
*107 (CptPort
uid 438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 439,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "19625,5250,20375,6000"
)
tg (CPTG
uid 440,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 441,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "19300,7000,20700,12900"
st "DOUT_A"
ju 2
blo "20500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 442,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4000,71500,4800"
st "DOUT_A   : IN     std_ulogic_vector (11 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "DOUT_A"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 17
suid 24,0
)
)
)
*108 (CptPort
uid 443,0
ps "OnEdgeStrategy"
shape (Triangle
uid 444,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25625,5250,26375,6000"
)
tg (CPTG
uid 445,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 446,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "25300,7000,26700,12900"
st "DOUT_B"
ju 2
blo "26500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 447,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,4800,71500,5600"
st "DOUT_B   : IN     std_ulogic_vector (11 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "DOUT_B"
t "std_ulogic_vector"
b "(11 DOWNTO 0)"
o 18
suid 25,0
)
)
)
*109 (CptPort
uid 448,0
ps "OnEdgeStrategy"
shape (Triangle
uid 449,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "31625,5250,32375,6000"
)
tg (CPTG
uid 450,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 451,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "31300,7000,32700,11100"
st "nCSB"
ju 2
blo "32500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 452,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,14400,61000,15200"
st "nCSB     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "nCSB"
t "std_ulogic"
o 12
suid 26,0
)
)
)
*110 (CptPort
uid 453,0
ps "OnEdgeStrategy"
shape (Triangle
uid 454,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "29625,5250,30375,6000"
)
tg (CPTG
uid 455,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 456,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "29300,7000,30700,11200"
st "nOEB"
ju 2
blo "30500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 457,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,15200,61000,16000"
st "nOEB     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "nOEB"
t "std_ulogic"
o 11
suid 27,0
)
)
)
*111 (CptPort
uid 458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 459,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "21625,5250,22375,6000"
)
tg (CPTG
uid 460,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 461,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "21300,7000,22700,10400"
st "ORA"
ju 2
blo "22500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 462,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,5600,61000,6400"
st "ORA      : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "ORA"
t "std_ulogic"
o 8
suid 28,0
)
)
)
*112 (CptPort
uid 463,0
ps "OnEdgeStrategy"
shape (Triangle
uid 464,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "27625,5250,28375,6000"
)
tg (CPTG
uid 465,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 466,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "27300,7000,28700,10400"
st "ORB"
ju 2
blo "28500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 467,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,6400,61000,7200"
st "ORB      : IN     std_ulogic  ;
"
)
thePort (LogicalPort
decl (Decl
n "ORB"
t "std_ulogic"
o 10
suid 29,0
)
)
)
*113 (CptPort
uid 468,0
ps "OnEdgeStrategy"
shape (Triangle
uid 469,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37625,5250,38375,6000"
)
tg (CPTG
uid 470,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 471,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "37300,7000,38700,11700"
st "PDWN"
ju 2
blo "38500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8000,61000,8800"
st "PDWN     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "PDWN"
t "std_ulogic"
o 15
suid 30,0
)
)
)
*114 (CptPort
uid 473,0
ps "OnEdgeStrategy"
shape (Triangle
uid 474,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "35625,5250,36375,6000"
)
tg (CPTG
uid 475,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 476,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "35300,7000,36700,11100"
st "SYNC"
ju 2
blo "36500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 477,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,8800,61000,9600"
st "SYNC     : OUT    std_ulogic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "SYNC"
t "std_ulogic"
o 14
suid 31,0
)
)
)
*115 (CptPort
uid 478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 479,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "71625,5250,72375,6000"
)
tg (CPTG
uid 480,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 481,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "71300,7000,72700,13700"
st "VinA_neg"
ju 2
blo "72500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 482,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,10400,58000,11200"
st "VinA_neg : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinA_neg"
t "real"
o 22
suid 32,0
)
)
)
*116 (CptPort
uid 483,0
ps "OnEdgeStrategy"
shape (Triangle
uid 484,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73625,5250,74375,6000"
)
tg (CPTG
uid 485,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 486,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "73300,7000,74700,13600"
st "VinA_pos"
ju 2
blo "74500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 487,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,11200,58000,12000"
st "VinA_pos : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinA_pos"
t "real"
o 21
suid 33,0
)
)
)
*117 (CptPort
uid 488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 489,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "67625,5250,68375,6000"
)
tg (CPTG
uid 490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 491,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "67300,7000,68700,13700"
st "VinB_neg"
ju 2
blo "68500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 492,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12000,58000,12800"
st "VinB_neg : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinB_neg"
t "real"
o 24
suid 34,0
)
)
)
*118 (CptPort
uid 493,0
ps "OnEdgeStrategy"
shape (Triangle
uid 494,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,5250,70375,6000"
)
tg (CPTG
uid 495,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 496,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "69300,7000,70700,13600"
st "VinB_pos"
ju 2
blo "70500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 497,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,12800,58000,13600"
st "VinB_pos : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VinB_pos"
t "real"
o 23
suid 35,0
)
)
)
*119 (CptPort
uid 498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 499,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65625,5250,66375,6000"
)
tg (CPTG
uid 500,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 501,0
ro 270
va (VaSet
font "Verdana,12,0"
)
xt "65300,7000,66700,10900"
st "VREF"
ju 2
blo "66500,7000"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 502,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,9600,58000,10400"
st "VREF     : OUT    real  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "VREF"
t "real"
o 25
suid 36,0
)
)
)
]
shape (Rectangle
uid 9,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,79000,16000"
)
oxt "15000,6000,26000,16000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "Verdana,9,1"
)
xt "42500,9800,50000,11000"
st "AD_DA_test"
blo "42500,10800"
)
second (Text
uid 12,0
va (VaSet
font "Verdana,9,1"
)
xt "42500,11000,51500,12200"
st "adc9231_tester"
blo "42500,12000"
)
)
gi *120 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
font "Courier New,8,0"
)
xt "17500,7000,35500,14200"
st "Generic Declarations

clockFrequency real     456.0e6  
adcBitNb       positive 2        
amplitudeA     real     2.0      
amplitudeB     real     2.0      
frequencyA     real     2.0      
frequencyB     real     2.0      
regClkDiv      positive 2        "
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
(GiElement
name "clockFrequency"
type "real"
value "456.0e6"
)
(GiElement
name "adcBitNb"
type "positive"
value "2"
)
(GiElement
name "amplitudeA"
type "real"
value "2.0"
)
(GiElement
name "amplitudeB"
type "real"
value "2.0"
)
(GiElement
name "frequencyA"
type "real"
value "2.0"
)
(GiElement
name "frequencyB"
type "real"
value "2.0"
)
(GiElement
name "regClkDiv"
type "positive"
value "2"
)
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sTC 0
sF 0
)
portVis (PortSigDisplay
sTC 0
sF 0
)
)
*121 (Grouping
uid 16,0
optionalChildren [
*122 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,48000,48000,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*123 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*124 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*125 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*126 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "53200,45200,62600,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*127 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "57200,44000,58800,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*128 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "37350,44400,47650,45600"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*129 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*130 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*131 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "Arial,8,0"
)
xt "36200,47000,50000,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *132 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
uid 49,0
va (VaSet
font "Verdana,9,1"
)
xt "0,0,7600,1200"
st "Package List"
blo "0,1000"
)
*134 (MLText
uid 50,0
va (VaSet
)
xt "0,1200,17500,4800"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
windowSize "485,143,1504,833"
viewArea "-500,-500,70690,47560"
cachedDiagramExtent "0,0,79000,49000"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,9,1"
)
xt "1000,1000,5000,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName "AD_DA_test"
entityName "adc9231_tb"
viewName "struct.bd"
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,44000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,14800,32200,16000"
st "<library>"
blo "26800,15800"
)
second (Text
va (VaSet
font "Verdana,9,1"
)
xt "26800,16000,30700,17200"
st "<cell>"
blo "26800,17000"
)
)
gi *135 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "0,12000,11500,12800"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,2900,2150"
st "In0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,750,5300,2150"
st "Buffer0"
blo "0,1950"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
font "Courier New,8,0"
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "unsigned"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *136 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,0,49400,1200"
st "Declarations"
blo "42000,1000"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,1200,45700,2400"
st "Ports:"
blo "42000,2200"
)
externalLabel (Text
uid 4,0
va (VaSet
font "Verdana,9,1"
)
xt "42000,16800,45200,18000"
st "User:"
blo "42000,17800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Verdana,9,1"
)
xt "42000,0,50200,1200"
st "Internal User:"
blo "42000,1000"
)
externalText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "44000,18000,44000,18000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 538,0
activeModelName "Symbol:GEN"
)
