{
  "module_name": "imx8.c",
  "hash_id": "7525ede2d284b2e56f2accbad3394507348e7a1024407f8d0e7158c29aeffc2a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/sof/imx/imx8.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/firmware.h>\n#include <linux/of_platform.h>\n#include <linux/of_address.h>\n#include <linux/of_irq.h>\n#include <linux/pm_domain.h>\n\n#include <linux/module.h>\n#include <sound/sof.h>\n#include <sound/sof/xtensa.h>\n#include <linux/firmware/imx/ipc.h>\n#include <linux/firmware/imx/dsp.h>\n\n#include <linux/firmware/imx/svc/misc.h>\n#include <dt-bindings/firmware/imx/rsrc.h>\n#include \"../ops.h\"\n#include \"../sof-of-dev.h\"\n#include \"imx-common.h\"\n\n \n#define IRAM_OFFSET\t\t0x10000\n#define IRAM_SIZE\t\t(2 * 1024)\n#define DRAM0_OFFSET\t\t0x0\n#define DRAM0_SIZE\t\t(32 * 1024)\n#define DRAM1_OFFSET\t\t0x8000\n#define DRAM1_SIZE\t\t(32 * 1024)\n#define SYSRAM_OFFSET\t\t0x18000\n#define SYSRAM_SIZE\t\t(256 * 1024)\n#define SYSROM_OFFSET\t\t0x58000\n#define SYSROM_SIZE\t\t(192 * 1024)\n\n#define RESET_VECTOR_VADDR\t0x596f8000\n\n#define MBOX_OFFSET\t0x800000\n#define MBOX_SIZE\t0x1000\n\n \nstatic struct clk_bulk_data imx8_dsp_clks[] = {\n\t{ .id = \"ipg\" },\n\t{ .id = \"ocram\" },\n\t{ .id = \"core\" },\n};\n\nstruct imx8_priv {\n\tstruct device *dev;\n\tstruct snd_sof_dev *sdev;\n\n\t \n\tstruct imx_dsp_ipc *dsp_ipc;\n\tstruct platform_device *ipc_dev;\n\n\t \n\tstruct imx_sc_ipc *sc_ipc;\n\n\t \n\tint num_domains;\n\tstruct device **pd_dev;\n\tstruct device_link **link;\n\n\tstruct imx_clocks *clks;\n};\n\nstatic int imx8_get_mailbox_offset(struct snd_sof_dev *sdev)\n{\n\treturn MBOX_OFFSET;\n}\n\nstatic int imx8_get_window_offset(struct snd_sof_dev *sdev, u32 id)\n{\n\treturn MBOX_OFFSET;\n}\n\nstatic void imx8_dsp_handle_reply(struct imx_dsp_ipc *ipc)\n{\n\tstruct imx8_priv *priv = imx_dsp_get_data(ipc);\n\tunsigned long flags;\n\n\tspin_lock_irqsave(&priv->sdev->ipc_lock, flags);\n\tsnd_sof_ipc_process_reply(priv->sdev, 0);\n\tspin_unlock_irqrestore(&priv->sdev->ipc_lock, flags);\n}\n\nstatic void imx8_dsp_handle_request(struct imx_dsp_ipc *ipc)\n{\n\tstruct imx8_priv *priv = imx_dsp_get_data(ipc);\n\tu32 p;  \n\n\t \n\tsof_mailbox_read(priv->sdev, priv->sdev->debug_box.offset + 4, &p, sizeof(p));\n\n\t \n\tif ((p & SOF_IPC_PANIC_MAGIC_MASK) == SOF_IPC_PANIC_MAGIC)\n\t\tsnd_sof_dsp_panic(priv->sdev, p, true);\n\telse\n\t\tsnd_sof_ipc_msgs_rx(priv->sdev);\n}\n\nstatic struct imx_dsp_ops dsp_ops = {\n\t.handle_reply\t\t= imx8_dsp_handle_reply,\n\t.handle_request\t\t= imx8_dsp_handle_request,\n};\n\nstatic int imx8_send_msg(struct snd_sof_dev *sdev, struct snd_sof_ipc_msg *msg)\n{\n\tstruct imx8_priv *priv = sdev->pdata->hw_pdata;\n\n\tsof_mailbox_write(sdev, sdev->host_box.offset, msg->msg_data,\n\t\t\t  msg->msg_size);\n\timx_dsp_ring_doorbell(priv->dsp_ipc, 0);\n\n\treturn 0;\n}\n\n \nstatic int imx8x_run(struct snd_sof_dev *sdev)\n{\n\tstruct imx8_priv *dsp_priv = sdev->pdata->hw_pdata;\n\tint ret;\n\n\tret = imx_sc_misc_set_control(dsp_priv->sc_ipc, IMX_SC_R_DSP,\n\t\t\t\t      IMX_SC_C_OFS_SEL, 1);\n\tif (ret < 0) {\n\t\tdev_err(sdev->dev, \"Error system address offset source select\\n\");\n\t\treturn ret;\n\t}\n\n\tret = imx_sc_misc_set_control(dsp_priv->sc_ipc, IMX_SC_R_DSP,\n\t\t\t\t      IMX_SC_C_OFS_AUDIO, 0x80);\n\tif (ret < 0) {\n\t\tdev_err(sdev->dev, \"Error system address offset of AUDIO\\n\");\n\t\treturn ret;\n\t}\n\n\tret = imx_sc_misc_set_control(dsp_priv->sc_ipc, IMX_SC_R_DSP,\n\t\t\t\t      IMX_SC_C_OFS_PERIPH, 0x5A);\n\tif (ret < 0) {\n\t\tdev_err(sdev->dev, \"Error system address offset of PERIPH %d\\n\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tret = imx_sc_misc_set_control(dsp_priv->sc_ipc, IMX_SC_R_DSP,\n\t\t\t\t      IMX_SC_C_OFS_IRQ, 0x51);\n\tif (ret < 0) {\n\t\tdev_err(sdev->dev, \"Error system address offset of IRQ\\n\");\n\t\treturn ret;\n\t}\n\n\timx_sc_pm_cpu_start(dsp_priv->sc_ipc, IMX_SC_R_DSP, true,\n\t\t\t    RESET_VECTOR_VADDR);\n\n\treturn 0;\n}\n\nstatic int imx8_run(struct snd_sof_dev *sdev)\n{\n\tstruct imx8_priv *dsp_priv = sdev->pdata->hw_pdata;\n\tint ret;\n\n\tret = imx_sc_misc_set_control(dsp_priv->sc_ipc, IMX_SC_R_DSP,\n\t\t\t\t      IMX_SC_C_OFS_SEL, 0);\n\tif (ret < 0) {\n\t\tdev_err(sdev->dev, \"Error system address offset source select\\n\");\n\t\treturn ret;\n\t}\n\n\timx_sc_pm_cpu_start(dsp_priv->sc_ipc, IMX_SC_R_DSP, true,\n\t\t\t    RESET_VECTOR_VADDR);\n\n\treturn 0;\n}\n\nstatic int imx8_probe(struct snd_sof_dev *sdev)\n{\n\tstruct platform_device *pdev =\n\t\tcontainer_of(sdev->dev, struct platform_device, dev);\n\tstruct device_node *np = pdev->dev.of_node;\n\tstruct device_node *res_node;\n\tstruct resource *mmio;\n\tstruct imx8_priv *priv;\n\tstruct resource res;\n\tu32 base, size;\n\tint ret = 0;\n\tint i;\n\n\tpriv = devm_kzalloc(&pdev->dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\n\tpriv->clks = devm_kzalloc(&pdev->dev, sizeof(*priv->clks), GFP_KERNEL);\n\tif (!priv->clks)\n\t\treturn -ENOMEM;\n\n\tsdev->num_cores = 1;\n\tsdev->pdata->hw_pdata = priv;\n\tpriv->dev = sdev->dev;\n\tpriv->sdev = sdev;\n\n\t \n\tpriv->num_domains = of_count_phandle_with_args(np, \"power-domains\",\n\t\t\t\t\t\t       \"#power-domain-cells\");\n\tif (priv->num_domains < 0) {\n\t\tdev_err(sdev->dev, \"no power-domains property in %pOF\\n\", np);\n\t\treturn priv->num_domains;\n\t}\n\n\tpriv->pd_dev = devm_kmalloc_array(&pdev->dev, priv->num_domains,\n\t\t\t\t\t  sizeof(*priv->pd_dev), GFP_KERNEL);\n\tif (!priv->pd_dev)\n\t\treturn -ENOMEM;\n\n\tpriv->link = devm_kmalloc_array(&pdev->dev, priv->num_domains,\n\t\t\t\t\tsizeof(*priv->link), GFP_KERNEL);\n\tif (!priv->link)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < priv->num_domains; i++) {\n\t\tpriv->pd_dev[i] = dev_pm_domain_attach_by_id(&pdev->dev, i);\n\t\tif (IS_ERR(priv->pd_dev[i])) {\n\t\t\tret = PTR_ERR(priv->pd_dev[i]);\n\t\t\tgoto exit_unroll_pm;\n\t\t}\n\t\tpriv->link[i] = device_link_add(&pdev->dev, priv->pd_dev[i],\n\t\t\t\t\t\tDL_FLAG_STATELESS |\n\t\t\t\t\t\tDL_FLAG_PM_RUNTIME |\n\t\t\t\t\t\tDL_FLAG_RPM_ACTIVE);\n\t\tif (!priv->link[i]) {\n\t\t\tret = -ENOMEM;\n\t\t\tdev_pm_domain_detach(priv->pd_dev[i], false);\n\t\t\tgoto exit_unroll_pm;\n\t\t}\n\t}\n\n\tret = imx_scu_get_handle(&priv->sc_ipc);\n\tif (ret) {\n\t\tdev_err(sdev->dev, \"Cannot obtain SCU handle (err = %d)\\n\",\n\t\t\tret);\n\t\tgoto exit_unroll_pm;\n\t}\n\n\tpriv->ipc_dev = platform_device_register_data(sdev->dev, \"imx-dsp\",\n\t\t\t\t\t\t      PLATFORM_DEVID_NONE,\n\t\t\t\t\t\t      pdev, sizeof(*pdev));\n\tif (IS_ERR(priv->ipc_dev)) {\n\t\tret = PTR_ERR(priv->ipc_dev);\n\t\tgoto exit_unroll_pm;\n\t}\n\n\tpriv->dsp_ipc = dev_get_drvdata(&priv->ipc_dev->dev);\n\tif (!priv->dsp_ipc) {\n\t\t \n\t\tret = -EPROBE_DEFER;\n\t\tdev_err(sdev->dev, \"Failed to get drvdata\\n\");\n\t\tgoto exit_pdev_unregister;\n\t}\n\n\timx_dsp_set_data(priv->dsp_ipc, priv);\n\tpriv->dsp_ipc->ops = &dsp_ops;\n\n\t \n\tmmio = platform_get_resource(pdev, IORESOURCE_MEM, 0);\n\tif (mmio) {\n\t\tbase = mmio->start;\n\t\tsize = resource_size(mmio);\n\t} else {\n\t\tdev_err(sdev->dev, \"error: failed to get DSP base at idx 0\\n\");\n\t\tret = -EINVAL;\n\t\tgoto exit_pdev_unregister;\n\t}\n\n\tsdev->bar[SOF_FW_BLK_TYPE_IRAM] = devm_ioremap(sdev->dev, base, size);\n\tif (!sdev->bar[SOF_FW_BLK_TYPE_IRAM]) {\n\t\tdev_err(sdev->dev, \"failed to ioremap base 0x%x size 0x%x\\n\",\n\t\t\tbase, size);\n\t\tret = -ENODEV;\n\t\tgoto exit_pdev_unregister;\n\t}\n\tsdev->mmio_bar = SOF_FW_BLK_TYPE_IRAM;\n\n\tres_node = of_parse_phandle(np, \"memory-region\", 0);\n\tif (!res_node) {\n\t\tdev_err(&pdev->dev, \"failed to get memory region node\\n\");\n\t\tret = -ENODEV;\n\t\tgoto exit_pdev_unregister;\n\t}\n\n\tret = of_address_to_resource(res_node, 0, &res);\n\tof_node_put(res_node);\n\tif (ret) {\n\t\tdev_err(&pdev->dev, \"failed to get reserved region address\\n\");\n\t\tgoto exit_pdev_unregister;\n\t}\n\n\tsdev->bar[SOF_FW_BLK_TYPE_SRAM] = devm_ioremap_wc(sdev->dev, res.start,\n\t\t\t\t\t\t\t  resource_size(&res));\n\tif (!sdev->bar[SOF_FW_BLK_TYPE_SRAM]) {\n\t\tdev_err(sdev->dev, \"failed to ioremap mem 0x%x size 0x%x\\n\",\n\t\t\tbase, size);\n\t\tret = -ENOMEM;\n\t\tgoto exit_pdev_unregister;\n\t}\n\tsdev->mailbox_bar = SOF_FW_BLK_TYPE_SRAM;\n\n\t \n\tsdev->dsp_box.offset = MBOX_OFFSET;\n\n\t \n\tpriv->clks->dsp_clks = imx8_dsp_clks;\n\tpriv->clks->num_dsp_clks = ARRAY_SIZE(imx8_dsp_clks);\n\n\tret = imx8_parse_clocks(sdev, priv->clks);\n\tif (ret < 0)\n\t\tgoto exit_pdev_unregister;\n\n\tret = imx8_enable_clocks(sdev, priv->clks);\n\tif (ret < 0)\n\t\tgoto exit_pdev_unregister;\n\n\treturn 0;\n\nexit_pdev_unregister:\n\tplatform_device_unregister(priv->ipc_dev);\nexit_unroll_pm:\n\twhile (--i >= 0) {\n\t\tdevice_link_del(priv->link[i]);\n\t\tdev_pm_domain_detach(priv->pd_dev[i], false);\n\t}\n\n\treturn ret;\n}\n\nstatic int imx8_remove(struct snd_sof_dev *sdev)\n{\n\tstruct imx8_priv *priv = sdev->pdata->hw_pdata;\n\tint i;\n\n\timx8_disable_clocks(sdev, priv->clks);\n\tplatform_device_unregister(priv->ipc_dev);\n\n\tfor (i = 0; i < priv->num_domains; i++) {\n\t\tdevice_link_del(priv->link[i]);\n\t\tdev_pm_domain_detach(priv->pd_dev[i], false);\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx8_get_bar_index(struct snd_sof_dev *sdev, u32 type)\n{\n\t \n\tswitch (type) {\n\tcase SOF_FW_BLK_TYPE_IRAM:\n\tcase SOF_FW_BLK_TYPE_SRAM:\n\t\treturn type;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n}\n\nstatic void imx8_suspend(struct snd_sof_dev *sdev)\n{\n\tint i;\n\tstruct imx8_priv *priv = (struct imx8_priv *)sdev->pdata->hw_pdata;\n\n\tfor (i = 0; i < DSP_MU_CHAN_NUM; i++)\n\t\timx_dsp_free_channel(priv->dsp_ipc, i);\n\n\timx8_disable_clocks(sdev, priv->clks);\n}\n\nstatic int imx8_resume(struct snd_sof_dev *sdev)\n{\n\tstruct imx8_priv *priv = (struct imx8_priv *)sdev->pdata->hw_pdata;\n\tint ret;\n\tint i;\n\n\tret = imx8_enable_clocks(sdev, priv->clks);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tfor (i = 0; i < DSP_MU_CHAN_NUM; i++)\n\t\timx_dsp_request_channel(priv->dsp_ipc, i);\n\n\treturn 0;\n}\n\nstatic int imx8_dsp_runtime_resume(struct snd_sof_dev *sdev)\n{\n\tint ret;\n\tconst struct sof_dsp_power_state target_dsp_state = {\n\t\t.state = SOF_DSP_PM_D0,\n\t};\n\n\tret = imx8_resume(sdev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn snd_sof_dsp_set_power_state(sdev, &target_dsp_state);\n}\n\nstatic int imx8_dsp_runtime_suspend(struct snd_sof_dev *sdev)\n{\n\tconst struct sof_dsp_power_state target_dsp_state = {\n\t\t.state = SOF_DSP_PM_D3,\n\t};\n\n\timx8_suspend(sdev);\n\n\treturn snd_sof_dsp_set_power_state(sdev, &target_dsp_state);\n}\n\nstatic int imx8_dsp_suspend(struct snd_sof_dev *sdev, unsigned int target_state)\n{\n\tconst struct sof_dsp_power_state target_dsp_state = {\n\t\t.state = target_state,\n\t};\n\n\tif (!pm_runtime_suspended(sdev->dev))\n\t\timx8_suspend(sdev);\n\n\treturn snd_sof_dsp_set_power_state(sdev, &target_dsp_state);\n}\n\nstatic int imx8_dsp_resume(struct snd_sof_dev *sdev)\n{\n\tint ret;\n\tconst struct sof_dsp_power_state target_dsp_state = {\n\t\t.state = SOF_DSP_PM_D0,\n\t};\n\n\tret = imx8_resume(sdev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (pm_runtime_suspended(sdev->dev)) {\n\t\tpm_runtime_disable(sdev->dev);\n\t\tpm_runtime_set_active(sdev->dev);\n\t\tpm_runtime_mark_last_busy(sdev->dev);\n\t\tpm_runtime_enable(sdev->dev);\n\t\tpm_runtime_idle(sdev->dev);\n\t}\n\n\treturn snd_sof_dsp_set_power_state(sdev, &target_dsp_state);\n}\n\nstatic struct snd_soc_dai_driver imx8_dai[] = {\n{\n\t.name = \"esai0\",\n\t.playback = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 8,\n\t},\n\t.capture = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 8,\n\t},\n},\n{\n\t.name = \"sai1\",\n\t.playback = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 32,\n\t},\n\t.capture = {\n\t\t.channels_min = 1,\n\t\t.channels_max = 32,\n\t},\n},\n};\n\nstatic int imx8_dsp_set_power_state(struct snd_sof_dev *sdev,\n\t\t\t\t    const struct sof_dsp_power_state *target_state)\n{\n\tsdev->dsp_power_state = *target_state;\n\n\treturn 0;\n}\n\n \nstatic struct snd_sof_dsp_ops sof_imx8_ops = {\n\t \n\t.probe\t\t= imx8_probe,\n\t.remove\t\t= imx8_remove,\n\t \n\t.run\t\t= imx8_run,\n\n\t \n\t.block_read\t= sof_block_read,\n\t.block_write\t= sof_block_write,\n\n\t \n\t.mailbox_read\t= sof_mailbox_read,\n\t.mailbox_write\t= sof_mailbox_write,\n\n\t \n\t.send_msg\t= imx8_send_msg,\n\t.get_mailbox_offset\t= imx8_get_mailbox_offset,\n\t.get_window_offset\t= imx8_get_window_offset,\n\n\t.ipc_msg_data\t= sof_ipc_msg_data,\n\t.set_stream_data_offset = sof_set_stream_data_offset,\n\n\t.get_bar_index\t= imx8_get_bar_index,\n\n\t \n\t.load_firmware\t= snd_sof_load_firmware_memcpy,\n\n\t \n\t.dbg_dump = imx8_dump,\n\t.debugfs_add_region_item = snd_sof_debugfs_add_region_item_iomem,\n\n\t \n\t.pcm_open = sof_stream_pcm_open,\n\t.pcm_close = sof_stream_pcm_close,\n\n\t \n\t.dsp_arch_ops = &sof_xtensa_arch_ops,\n\n\t \n\t.drv = imx8_dai,\n\t.num_drv = ARRAY_SIZE(imx8_dai),\n\n\t \n\t.hw_info =\tSNDRV_PCM_INFO_MMAP |\n\t\t\tSNDRV_PCM_INFO_MMAP_VALID |\n\t\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\t\tSNDRV_PCM_INFO_PAUSE |\n\t\t\tSNDRV_PCM_INFO_NO_PERIOD_WAKEUP,\n\n\t \n\t.runtime_suspend\t= imx8_dsp_runtime_suspend,\n\t.runtime_resume\t\t= imx8_dsp_runtime_resume,\n\n\t.suspend\t= imx8_dsp_suspend,\n\t.resume\t\t= imx8_dsp_resume,\n\n\t.set_power_state\t= imx8_dsp_set_power_state,\n};\n\n \nstatic struct snd_sof_dsp_ops sof_imx8x_ops = {\n\t \n\t.probe\t\t= imx8_probe,\n\t.remove\t\t= imx8_remove,\n\t \n\t.run\t\t= imx8x_run,\n\n\t \n\t.block_read\t= sof_block_read,\n\t.block_write\t= sof_block_write,\n\n\t \n\t.mailbox_read\t= sof_mailbox_read,\n\t.mailbox_write\t= sof_mailbox_write,\n\n\t \n\t.send_msg\t= imx8_send_msg,\n\t.get_mailbox_offset\t= imx8_get_mailbox_offset,\n\t.get_window_offset\t= imx8_get_window_offset,\n\n\t.ipc_msg_data\t= sof_ipc_msg_data,\n\t.set_stream_data_offset = sof_set_stream_data_offset,\n\n\t.get_bar_index\t= imx8_get_bar_index,\n\n\t \n\t.load_firmware\t= snd_sof_load_firmware_memcpy,\n\n\t \n\t.dbg_dump = imx8_dump,\n\t.debugfs_add_region_item = snd_sof_debugfs_add_region_item_iomem,\n\n\t \n\t.pcm_open = sof_stream_pcm_open,\n\t.pcm_close = sof_stream_pcm_close,\n\n\t \n\t.dsp_arch_ops = &sof_xtensa_arch_ops,\n\n\t \n\t.drv = imx8_dai,\n\t.num_drv = ARRAY_SIZE(imx8_dai),\n\n\t \n\t.runtime_suspend\t= imx8_dsp_runtime_suspend,\n\t.runtime_resume\t\t= imx8_dsp_runtime_resume,\n\n\t.suspend\t= imx8_dsp_suspend,\n\t.resume\t\t= imx8_dsp_resume,\n\n\t.set_power_state\t= imx8_dsp_set_power_state,\n\n\t \n\t.hw_info =\tSNDRV_PCM_INFO_MMAP |\n\t\t\tSNDRV_PCM_INFO_MMAP_VALID |\n\t\t\tSNDRV_PCM_INFO_INTERLEAVED |\n\t\t\tSNDRV_PCM_INFO_PAUSE |\n\t\t\tSNDRV_PCM_INFO_NO_PERIOD_WAKEUP\n};\n\nstatic struct sof_dev_desc sof_of_imx8qxp_desc = {\n\t.ipc_supported_mask\t= BIT(SOF_IPC),\n\t.ipc_default\t\t= SOF_IPC,\n\t.default_fw_path = {\n\t\t[SOF_IPC] = \"imx/sof\",\n\t},\n\t.default_tplg_path = {\n\t\t[SOF_IPC] = \"imx/sof-tplg\",\n\t},\n\t.default_fw_filename = {\n\t\t[SOF_IPC] = \"sof-imx8x.ri\",\n\t},\n\t.nocodec_tplg_filename = \"sof-imx8-nocodec.tplg\",\n\t.ops = &sof_imx8x_ops,\n};\n\nstatic struct sof_dev_desc sof_of_imx8qm_desc = {\n\t.ipc_supported_mask\t= BIT(SOF_IPC),\n\t.ipc_default\t\t= SOF_IPC,\n\t.default_fw_path = {\n\t\t[SOF_IPC] = \"imx/sof\",\n\t},\n\t.default_tplg_path = {\n\t\t[SOF_IPC] = \"imx/sof-tplg\",\n\t},\n\t.default_fw_filename = {\n\t\t[SOF_IPC] = \"sof-imx8.ri\",\n\t},\n\t.nocodec_tplg_filename = \"sof-imx8-nocodec.tplg\",\n\t.ops = &sof_imx8_ops,\n};\n\nstatic const struct of_device_id sof_of_imx8_ids[] = {\n\t{ .compatible = \"fsl,imx8qxp-dsp\", .data = &sof_of_imx8qxp_desc},\n\t{ .compatible = \"fsl,imx8qm-dsp\", .data = &sof_of_imx8qm_desc},\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sof_of_imx8_ids);\n\n \nstatic struct platform_driver snd_sof_of_imx8_driver = {\n\t.probe = sof_of_probe,\n\t.remove = sof_of_remove,\n\t.driver = {\n\t\t.name = \"sof-audio-of-imx8\",\n\t\t.pm = &sof_of_pm,\n\t\t.of_match_table = sof_of_imx8_ids,\n\t},\n};\nmodule_platform_driver(snd_sof_of_imx8_driver);\n\nMODULE_IMPORT_NS(SND_SOC_SOF_XTENSA);\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}