{
    "eth_sgmii_rxp_v": {
	"sfp1": "rxp"
    },
    "eth_sgmii_rxn_v": {
	"sfp1": "rxn"
    },
    "eth_sgmii_txp": {
	"sfp1": "txp"
    },
    "eth_sgmii_txn": {
	"sfp1": "txn"
    },
    "eth_sfp_rxp_v": {
	"sfp1": "rxp"
    },
    "eth_sfp_rxn_v": {
	"sfp1": "rxn"
    },
    "eth_sfp_txp": {
	"sfp1": "txp"
    },
    "eth_sfp_txn": {
	"sfp1": "txn"
    },
    "eth_rx_los_v": {
	"sfp1": "rx_los"
    },
    "eth_tx_disable": {
	"sfp1": "tx_disable"
    },
    "uart_tx": {
	"uart": "d_out"
    },
    "uart_rx_x": {
	"uart": "d_in"
    },
    "uart_rts": {
	"uart": "rts"
    },
    "uart_cts_x": {
	"uart": "cts"
    },
    "iic_sda": {
	"i2c_main": "sda"
    },
    "iic_scl": {
	"i2c_main": "scl"
    },
    "iic_mux_reset": {
	"i2c_main": "mux_reset"
    },
    "spi_sck": {
	"sdio": "clk"
    },
    "spi_ss": {
	"sdio": "d3"
    },
    "spi_mosi": {
	"sdio": "cmd"
    },
    "spi_miso": {
	"sdio": "d0"
    },
    "eth_mgt_clk_clk_p_v": {
	"pins": "si5324_clk_p",
	"DIFF_TERM": "TRUE",
	"PIO_DIRECTION": "INPUT"
    },
    "eth_mgt_clk_clk_n_v": {
	"pins": "si5324_clk_n",
	"DIFF_TERM": "TRUE",
	"PIO_DIRECTION": "INPUT"
    },
    "CLK_sfp_rec_clk_p": {
	"pins": "sfp_rec_clk_p",
        "IOSTANDARD": "DIFF_HSTL_II_18",
        "DIFF_TERM": "TRUE",
        "PIO_DIRECTION": "OUTPUT"
    },
    "CLK_sfp_rec_clk_n": {
	"pins": "sfp_rec_clk_n",
        "IOSTANDARD": "DIFF_HSTL_II_18",
        "DIFF_TERM": "TRUE",
        "PIO_DIRECTION": "OUTPUT"
    }
}
