<!--   *  Copyright (c) 2005, Xilinx, Inc.  All Rights Reserved.           -->
<!--   *  Reproduction or reuse, in any form, without the explicit written -->
<!--   *  consent of Xilinx, Inc., is strictly prohibited.                 -->
<sysgenblock simulinkname="Convolutional Encoder v3_0 " block_type="convencoder">
  <icon width="75" height="59" wmark_color="white" bg_color="blue"/>
  <dll name="sysgen_blockset" entry_point="ConvEncoder_config"/>
  <handlers enablement="xlmagicenablement"/>
  <libraries>
    <library name="xbsIndex"/>
    <library name="xbsComm"/>
  </libraries>
  <blockgui label="Xilinx Convolutional Encoder">
    <tabpane>
      <tab name="basictab" label="Basic">
        <editbox name="clength" default="3" evaluate="true" label="Constraint length" ctype="Int"/>
        <editbox name="conv_codes" default="[7 5 6]" evaluate="true" label="Convolution code array (octal)" ctype="IntVector"/>
        <etch name="oportetch" label="Optional Ports">
          <checkbox name="rst" default="off" evaluate="true" label="Provide synchronous reset port" ctype="Int"/>
          <checkbox name="en" default="off" evaluate="true" label="Provide enable port" ctype="Int"/>
        </etch>
      </tab>
      <tab name="advancedtab" label="Advanced">
        <etch label="Simulation">
          <checkbox name="dbl_ovrd" default="off" evaluate="true" label="Override with doubles"/>
        </etch>
      </tab>
      <tab name="impltab" label="Implementation">
        <etch name="coreparams" label="Core Parameters">
          <checkbox name="use_rpm" default="off" evaluate="true" label="Use core placement information" ctype="Int"/>
        </etch>
        <etch label="FPGA Area Estimation">
          <checkbox name="xl_use_area" default="off" label="Define FPGA area for resource estimation"/>
          <editbox name="xl_area" default="[0,0,0,0,0,0,0]" top_label="true" label="FPGA area [slices, FFs, BRAMs, LUTs, IOBs, emb. mults, TBUFs]"/>
        </etch>
      </tab>
    </tabpane>
    <hiddenvar name="version" default="3" evaluate="true" ctype="Int"/>
    <hiddenvar name="useCore"/>
  </blockgui>
</sysgenblock>
