<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libarmcortex API: embed::cortex_m::interrupt::nvic_register_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libarmcortex API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><b>embed</b></li><li class="navelem"><b>cortex_m</b></li><li class="navelem"><a class="el" href="classembed_1_1cortex__m_1_1interrupt.html">interrupt</a></li><li class="navelem"><a class="el" href="structembed_1_1cortex__m_1_1interrupt_1_1nvic__register__t.html">nvic_register_t</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structembed_1_1cortex__m_1_1interrupt_1_1nvic__register__t-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">embed::cortex_m::interrupt::nvic_register_t Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Nested Vectored Interrupt Controller (NVIC)  
 <a href="structembed_1_1cortex__m_1_1interrupt_1_1nvic__register__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="interrupt_8hpp_source.html">interrupt.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aee289569bf71d845ac677b8fd531b7eb"><td class="memItemLeft" align="right" valign="top"><a id="aee289569bf71d845ac677b8fd531b7eb" name="aee289569bf71d845ac677b8fd531b7eb"></a>
std::array&lt; volatile uint32_t, 8U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>iser</b></td></tr>
<tr class="memdesc:aee289569bf71d845ac677b8fd531b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x000 (R/W) Interrupt Set Enable Register. <br /></td></tr>
<tr class="separator:aee289569bf71d845ac677b8fd531b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833140ef514a471a404a8d9d9daa0e91"><td class="memItemLeft" align="right" valign="top"><a id="a833140ef514a471a404a8d9d9daa0e91" name="a833140ef514a471a404a8d9d9daa0e91"></a>
std::array&lt; uint32_t, 24U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved0</b></td></tr>
<tr class="memdesc:a833140ef514a471a404a8d9d9daa0e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 0. <br /></td></tr>
<tr class="separator:a833140ef514a471a404a8d9d9daa0e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a5f8e248040065cec04189ce455ed9"><td class="memItemLeft" align="right" valign="top"><a id="aa5a5f8e248040065cec04189ce455ed9" name="aa5a5f8e248040065cec04189ce455ed9"></a>
std::array&lt; volatile uint32_t, 8U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>icer</b></td></tr>
<tr class="memdesc:aa5a5f8e248040065cec04189ce455ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x080 (R/W) Interrupt Clear Enable Register. <br /></td></tr>
<tr class="separator:aa5a5f8e248040065cec04189ce455ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9128b9073a97a7dc7be43fdb1b2978fd"><td class="memItemLeft" align="right" valign="top"><a id="a9128b9073a97a7dc7be43fdb1b2978fd" name="a9128b9073a97a7dc7be43fdb1b2978fd"></a>
std::array&lt; uint32_t, 24U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved1</b></td></tr>
<tr class="memdesc:a9128b9073a97a7dc7be43fdb1b2978fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 1. <br /></td></tr>
<tr class="separator:a9128b9073a97a7dc7be43fdb1b2978fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ee422b5f7e41eeeb7a1ff8a3cecc29"><td class="memItemLeft" align="right" valign="top"><a id="a06ee422b5f7e41eeeb7a1ff8a3cecc29" name="a06ee422b5f7e41eeeb7a1ff8a3cecc29"></a>
std::array&lt; volatile uint32_t, 8U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>ispr</b></td></tr>
<tr class="memdesc:a06ee422b5f7e41eeeb7a1ff8a3cecc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x100 (R/W) Interrupt Set Pending Register. <br /></td></tr>
<tr class="separator:a06ee422b5f7e41eeeb7a1ff8a3cecc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4684852d23b22aafa23a75693872237f"><td class="memItemLeft" align="right" valign="top"><a id="a4684852d23b22aafa23a75693872237f" name="a4684852d23b22aafa23a75693872237f"></a>
std::array&lt; uint32_t, 24U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved2</b></td></tr>
<tr class="memdesc:a4684852d23b22aafa23a75693872237f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 2. <br /></td></tr>
<tr class="separator:a4684852d23b22aafa23a75693872237f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fff278bd8b29d4f570dd7c22d3c3fd7"><td class="memItemLeft" align="right" valign="top"><a id="a6fff278bd8b29d4f570dd7c22d3c3fd7" name="a6fff278bd8b29d4f570dd7c22d3c3fd7"></a>
std::array&lt; volatile uint32_t, 8U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>icpr</b></td></tr>
<tr class="memdesc:a6fff278bd8b29d4f570dd7c22d3c3fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x180 (R/W) Interrupt Clear Pending Register. <br /></td></tr>
<tr class="separator:a6fff278bd8b29d4f570dd7c22d3c3fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb460b8f957f6673eff570c762e245ef"><td class="memItemLeft" align="right" valign="top"><a id="adb460b8f957f6673eff570c762e245ef" name="adb460b8f957f6673eff570c762e245ef"></a>
std::array&lt; uint32_t, 24U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved3</b></td></tr>
<tr class="memdesc:adb460b8f957f6673eff570c762e245ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 3. <br /></td></tr>
<tr class="separator:adb460b8f957f6673eff570c762e245ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620b3034752af6778cdac02dc5b82af8"><td class="memItemLeft" align="right" valign="top"><a id="a620b3034752af6778cdac02dc5b82af8" name="a620b3034752af6778cdac02dc5b82af8"></a>
std::array&lt; volatile uint32_t, 8U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>iabr</b></td></tr>
<tr class="memdesc:a620b3034752af6778cdac02dc5b82af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x200 (R/W) Interrupt Active bit Register. <br /></td></tr>
<tr class="separator:a620b3034752af6778cdac02dc5b82af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3101beed3b6e9310363c1e5de8c38287"><td class="memItemLeft" align="right" valign="top"><a id="a3101beed3b6e9310363c1e5de8c38287" name="a3101beed3b6e9310363c1e5de8c38287"></a>
std::array&lt; uint32_t, 56U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved4</b></td></tr>
<tr class="memdesc:a3101beed3b6e9310363c1e5de8c38287"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 4. <br /></td></tr>
<tr class="separator:a3101beed3b6e9310363c1e5de8c38287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac106786641f02e945eb9f981811f0444"><td class="memItemLeft" align="right" valign="top"><a id="ac106786641f02e945eb9f981811f0444" name="ac106786641f02e945eb9f981811f0444"></a>
std::array&lt; volatile uint8_t, 240U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>ip</b></td></tr>
<tr class="memdesc:ac106786641f02e945eb9f981811f0444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) <br /></td></tr>
<tr class="separator:ac106786641f02e945eb9f981811f0444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43bcd6665a16a576a3af233762287890"><td class="memItemLeft" align="right" valign="top"><a id="a43bcd6665a16a576a3af233762287890" name="a43bcd6665a16a576a3af233762287890"></a>
std::array&lt; uint32_t, 644U &gt;&#160;</td><td class="memItemRight" valign="bottom"><b>reserved5</b></td></tr>
<tr class="memdesc:a43bcd6665a16a576a3af233762287890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved 5. <br /></td></tr>
<tr class="separator:a43bcd6665a16a576a3af233762287890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d3eed848e74aaa1664b382ec2244c9"><td class="memItemLeft" align="right" valign="top"><a id="a69d3eed848e74aaa1664b382ec2244c9" name="a69d3eed848e74aaa1664b382ec2244c9"></a>
volatile uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>stir</b></td></tr>
<tr class="memdesc:a69d3eed848e74aaa1664b382ec2244c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0xE00 ( /W) Software Trigger Interrupt Register. <br /></td></tr>
<tr class="separator:a69d3eed848e74aaa1664b382ec2244c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Structure type to access the Nested Vectored Interrupt Controller (NVIC) </p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>/github/workspace/include/libarmcortex/<a class="el" href="interrupt_8hpp_source.html">interrupt.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
