
map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "lcdram_lcdram.ngd" -o "lcdram_lcdram_map.ncd" -pr "lcdram_lcdram.prf" -mp "lcdram_lcdram.mrp" -lpf "C:/Users/Sergi/Desktop/lcdram/lcdram/lcdram/lcdram_lcdram_synplify.lpf" -lpf "C:/Users/Sergi/Desktop/lcdram/lcdram/lcdram.lpf" -c 0            
map:  version Diamond (64-bit) 3.10.0.111.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: lcdram_lcdram.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

Loading device for application map from file 'xo2c7000.nph' in environment: D:/LatticeDiamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    372 out of  7209 (5%)
      PFU registers:          369 out of  6864 (5%)
      PIO registers:            3 out of   345 (1%)
   Number of SLICEs:       535 out of  3432 (16%)
      SLICEs as Logic/ROM:    535 out of  3432 (16%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         23 out of  3432 (1%)
   Number of LUT4s:        1066 out of  6864 (16%)
      Number used as logic LUTs:        1020
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 47 + 4(JTAG) out of 115 (44%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net sclkdiv_0: 208 loads, 208 rising, 0 falling (Driver: O00/OSCInst0 )
   Number of Clock Enables:  45
     Net un1_outosc_0_sqmuxa_1_1_RNISE6F: 34 loads, 31 LSLICEs
     Net un1_desactivacontadorconfiguracionram22_RNIV27V: 5 loads, 5 LSLICEs
     Net un1_dataword_0_0_a3_RNIJ6O42: 4 loads, 4 LSLICEs
     Net ENR_RNO_0: 1 loads, 1 LSLICEs
     Net datosEsVacioRam_RNIR8MC1: 6 loads, 6 LSLICEs
     Net reset_pad_RNIGP143: 5 loads, 5 LSLICEs
     Net seLeenDatos_RNI2KGA1: 3 loads, 3 LSLICEs
     Net seLeenDatosRam_RNO: 1 loads, 1 LSLICEs
     Net seLeenDatos_RNO_0: 1 loads, 1 LSLICEs
     Net un1_desactivacontadorconfiguracion3_14_RNIQC0G1: 5 loads, 5 LSLICEs
     Net salidaAPantallaConfiguracion_RNO[7]: 1 loads, 1 LSLICEs
     Net salidaAPantallaConfiguracionRam_RNO[7]: 1 loads, 1 LSLICEs
     Net datosEsVacioRam_RNO: 1 loads, 1 LSLICEs
     Net un1_reset_81_i_o2_0_RNIATNR1: 4 loads, 4 LSLICEs
     Net un1_dataword_8_0_a3_RNI9OD12: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNIQ9VC2: 4 loads, 4 LSLICEs
     Net un1_dataword_6_0_a3_RNIP4L22: 4 loads, 4 LSLICEs
     Net un1_reset_106_i_a2_0_RNIE2UT1: 4 loads, 4 LSLICEs
     Net un1_dataword_4_0_a3_RNI54582: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNITINL2: 4 loads, 4 LSLICEs
     Net un1_dataword_3_0_a3_RNI2L2F4: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNIF9JR2_0: 4 loads, 4 LSLICEs
     Net un1_dataword_2_0_a3_RNI3QG32: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNISIKV1: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNIT8GI2_0: 4 loads, 4 LSLICEs
     Net un1_dataword_27_0_a3_RNICVR02: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNIF9JR2: 4 loads, 4 LSLICEs
     Net un1_dataword_23_0_a3_RNI8BJ72: 4 loads, 4 LSLICEs
     Net un1_dataword_25_0_a3_RNIOUB62: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNIT8GI2_1: 4 loads, 4 LSLICEs
     Net un1_reset_87_i_a2_0_RNI6Q322: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNIFVBO2: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNIFVBO2_0: 4 loads, 4 LSLICEs
     Net un1_dataword_19_0_a3_RNID3112: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_RNIJ6DG2: 4 loads, 4 LSLICEs
     Net un1_dataword_1_0_a3_RNIKB2F2: 4 loads, 4 LSLICEs
     Net un1_dataword_17_0_a3_RNIBPCC2: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNIT8GI2: 4 loads, 4 LSLICEs
     Net un1_reset_90_i_a2_0_RNI4M542: 4 loads, 4 LSLICEs
     Net un1_dataword_15_0_a2_RNIMOS12: 4 loads, 4 LSLICEs
     Net un1_dataword_14_0_a3_RNI8AED2: 4 loads, 4 LSLICEs
     Net un1_dataword_13_0_a3_RNI75432: 4 loads, 4 LSLICEs
     Net un1_reset_81_i_o2_0_RNIK9U22: 4 loads, 4 LSLICEs
     Net un1_dataword_11_0_a3_RNI5RFE2: 4 loads, 4 LSLICEs
     Net reset_pad_RNIJOLS: 3 loads, 3 LSLICEs
   Number of LSRs:  6
     Net salidaAPantallaRam_1_sqmuxa_RNIOL0O2: 3 loads, 3 LSLICEs
     Net salidaAPantallaRam_5_.fb: 1 loads, 1 LSLICEs
     Net reset_pad_RNIJOLS_0: 42 loads, 39 LSLICEs
     Net O01/un1_sdiv61_RNIATKT: 11 loads, 11 LSLICEs
     Net salidaAPantallaConfiguracion_RNO_0[7]: 1 loads, 1 LSLICEs
     Net salidaAPantallaConfiguracionRam_RNO_0[7]: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net un45_contadordata: 168 loads
     Net contadorRam[4]: 131 loads
     Net entradaTeclado_c[0]: 95 loads
     Net N_4141: 88 loads
     Net un1_outosc_0_sqmuxa_1_1_RNISE6F: 82 loads
     Net contadorRam[3]: 67 loads
     Net anillo_c[2]: 54 loads
     Net anillo_c[1]: 53 loads
     Net entradaTeclado_c[1]: 53 loads
     Net seqalAnillo[3]: 49 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 65 MB

Dumping design to file lcdram_lcdram_map.ncd.

mpartrce -p "lcdram_lcdram.p2t" -f "lcdram_lcdram.p3t" -tf "lcdram_lcdram.pt" "lcdram_lcdram_map.ncd" "lcdram_lcdram.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "lcdram_lcdram_map.ncd"
Thu Jun 14 01:23:49 2018

PAR: Place And Route Diamond (64-bit) 3.10.0.111.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Sergi/Desktop/lcdram/lcdram/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF lcdram_lcdram_map.ncd lcdram_lcdram.dir/5_1.ncd lcdram_lcdram.prf
Preference file: lcdram_lcdram.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file lcdram_lcdram_map.ncd.
Design name: toposc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: D:/LatticeDiamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   47+4(JTAG)/336     15% used
                  47+4(JTAG)/115     44% bonded
   IOLOGIC            3/336          <1% used

   SLICE            535/3432         15% used

   OSC                1/1           100% used


Number of Signals: 1411
Number of Connections: 4793

Pin Constraint Summary:
   47 out of 47 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sclkdiv_0 (driver: O00/OSCInst0, clk load #: 208)


The following 3 signals are selected to use the secondary clock routing resources:
    reset_pad_RNIJOLS_0 (driver: SLICE_497, clk load #: 0, sr load #: 42, ce load #: 0)
    un1_outosc_0_sqmuxa_1_1_RNISE6F (driver: SLICE_324, clk load #: 0, sr load #: 0, ce load #: 34)
    O01/un1_sdiv61_RNIATKT (driver: O01/SLICE_287, clk load #: 0, sr load #: 11, ce load #: 0)

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
.......................
Placer score = 300658.
Finished Placer Phase 1.  REAL time: 12 secs 

Starting Placer Phase 2.
.
Placer score =  300113
Finished Placer Phase 2.  REAL time: 12 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "sclkdiv_0" from OSC on comp "O00/OSCInst0" on site "OSC", clk load = 208
  SECONDARY "reset_pad_RNIJOLS_0" from F0 on comp "SLICE_497" on site "R21C20B", clk load = 0, ce load = 0, sr load = 42
  SECONDARY "un1_outosc_0_sqmuxa_1_1_RNISE6F" from F0 on comp "SLICE_324" on site "R21C18B", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "O01/un1_sdiv61_RNIATKT" from F0 on comp "O01/SLICE_287" on site "R21C18C", clk load = 0, ce load = 0, sr load = 11

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   47 + 4(JTAG) out of 336 (15.2%) PIO sites used.
   47 + 4(JTAG) out of 115 (44.3%) bonded PIO sites used.
   Number of PIO comps: 47; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 28 ( 39%) | 2.5V       | -         |
| 1        | 19 / 29 ( 65%) | 2.5V       | -         |
| 2        | 6 / 29 ( 20%)  | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 1 / 10 ( 10%)  | 2.5V       | -         |
| 5        | 10 / 10 (100%) | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 12 secs 

Dumping design to file lcdram_lcdram.dir/5_1.ncd.

0 connections routed; 4793 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 16 secs 

Start NBR router at 01:24:05 06/14/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 01:24:06 06/14/18

Start NBR section for initial routing at 01:24:06 06/14/18
Level 4, iteration 1
179(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 460.750ns/0.000ns; real time: 18 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 01:24:07 06/14/18
Level 4, iteration 1
70(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 460.178ns/0.000ns; real time: 18 secs 
Level 4, iteration 2
25(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 459.799ns/0.000ns; real time: 18 secs 
Level 4, iteration 3
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 459.799ns/0.000ns; real time: 18 secs 
Level 4, iteration 4
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 459.799ns/0.000ns; real time: 18 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 459.799ns/0.000ns; real time: 19 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 01:24:08 06/14/18

Start NBR section for re-routing at 01:24:08 06/14/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 459.799ns/0.000ns; real time: 19 secs 

Start NBR section for post-routing at 01:24:08 06/14/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 459.799ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 20 secs 
Total REAL time: 20 secs 
Completely routed.
End of route.  4793 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file lcdram_lcdram.dir/5_1.ncd.


PAR_SUMMARY::Run status = Success
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 459.799
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.307
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 20 secs 
Total REAL time to completion: 21 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "lcdram_lcdram.t2b" -w "lcdram_lcdram.ncd" -jedec "lcdram_lcdram.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.10.0.111.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file lcdram_lcdram.ncd.
Design name: toposc00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: D:/LatticeDiamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from lcdram_lcdram.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.94.
 
Saving bit stream in "lcdram_lcdram.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
