-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hyperspectral_hw_wrapped is
generic (
    C_S_AXI_CONTROL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0);
    s_axi_CONTROL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CONTROL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CONTROL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CONTROL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of hyperspectral_hw_wrapped is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hyperspectral_hw_wrapped_hyperspectral_hw_wrapped,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.166250,HLS_SYN_LAT=184617,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=15961,HLS_SYN_LUT=15231,HLS_VERSION=2022_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (101 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (101 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (101 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (101 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (101 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (101 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (101 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (101 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (101 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (101 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (101 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (101 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (101 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv64_20 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000";
    constant ap_const_lv64_21 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100001";
    constant ap_const_lv64_22 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100010";
    constant ap_const_lv64_23 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100011";
    constant ap_const_lv64_24 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100100";
    constant ap_const_lv64_25 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100101";
    constant ap_const_lv64_26 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100110";
    constant ap_const_lv64_27 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000100111";
    constant ap_const_lv64_28 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101000";
    constant ap_const_lv64_29 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101001";
    constant ap_const_lv64_2A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101010";
    constant ap_const_lv64_2B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101011";
    constant ap_const_lv64_2C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101100";
    constant ap_const_lv64_2D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101101";
    constant ap_const_lv64_2E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101110";
    constant ap_const_lv64_2F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101111";
    constant ap_const_lv64_30 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110000";
    constant ap_const_lv64_31 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110001";
    constant ap_const_lv64_32 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110010";
    constant ap_const_lv64_33 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110011";
    constant ap_const_lv64_34 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110100";
    constant ap_const_lv64_35 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110101";
    constant ap_const_lv64_36 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110110";
    constant ap_const_lv64_37 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000110111";
    constant ap_const_lv64_38 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111000";
    constant ap_const_lv64_39 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111001";
    constant ap_const_lv64_3A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111010";
    constant ap_const_lv64_3B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111011";
    constant ap_const_lv64_3C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111100";
    constant ap_const_lv64_3D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111101";
    constant ap_const_lv64_3E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111110";
    constant ap_const_lv64_3F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111111";
    constant ap_const_lv64_40 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000";
    constant ap_const_lv64_41 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000001";
    constant ap_const_lv64_42 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000010";
    constant ap_const_lv64_43 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000011";
    constant ap_const_lv64_44 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000100";
    constant ap_const_lv64_45 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000101";
    constant ap_const_lv64_46 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000110";
    constant ap_const_lv64_47 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001000111";
    constant ap_const_lv64_48 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001000";
    constant ap_const_lv64_49 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001001";
    constant ap_const_lv64_4A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001010";
    constant ap_const_lv64_4B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001011";
    constant ap_const_lv64_4C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001100";
    constant ap_const_lv64_4D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001101";
    constant ap_const_lv64_4E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001110";
    constant ap_const_lv64_4F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001001111";
    constant ap_const_lv64_50 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010000";
    constant ap_const_lv64_51 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010001";
    constant ap_const_lv64_52 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010010";
    constant ap_const_lv64_53 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010011";
    constant ap_const_lv64_54 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010100";
    constant ap_const_lv64_55 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010101";
    constant ap_const_lv64_56 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010110";
    constant ap_const_lv64_57 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001010111";
    constant ap_const_lv64_58 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011000";
    constant ap_const_lv64_59 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011001";
    constant ap_const_lv64_5A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011010";
    constant ap_const_lv64_5B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011011";
    constant ap_const_lv64_5C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011100";
    constant ap_const_lv64_5D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011101";
    constant ap_const_lv64_5E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011110";
    constant ap_const_lv64_5F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001011111";
    constant ap_const_lv64_60 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100000";
    constant ap_const_lv64_61 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100001";
    constant ap_const_lv64_62 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100010";
    constant ap_const_lv64_63 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100011";
    constant ap_const_lv64_64 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100100";
    constant ap_const_lv64_65 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100101";
    constant ap_const_lv64_66 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100110";
    constant ap_const_lv64_67 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100111";
    constant ap_const_lv64_68 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101000";
    constant ap_const_lv64_69 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101001";
    constant ap_const_lv64_6A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101010";
    constant ap_const_lv64_6B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101011";
    constant ap_const_lv64_6C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101100";
    constant ap_const_lv64_6D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101101";
    constant ap_const_lv64_6E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101110";
    constant ap_const_lv64_6F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001101111";
    constant ap_const_lv64_70 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110000";
    constant ap_const_lv64_71 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110001";
    constant ap_const_lv64_72 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110010";
    constant ap_const_lv64_73 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110011";
    constant ap_const_lv64_74 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110100";
    constant ap_const_lv64_75 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110101";
    constant ap_const_lv64_76 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110110";
    constant ap_const_lv64_77 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001110111";
    constant ap_const_lv64_78 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111000";
    constant ap_const_lv64_79 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111001";
    constant ap_const_lv64_7A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111010";
    constant ap_const_lv64_7B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111011";
    constant ap_const_lv64_7C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111100";
    constant ap_const_lv64_7D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111101";
    constant ap_const_lv64_7E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111110";
    constant ap_const_lv64_7F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001111111";
    constant ap_const_lv64_80 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000";
    constant ap_const_lv64_81 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000001";
    constant ap_const_lv64_82 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000010";
    constant ap_const_lv64_83 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000011";
    constant ap_const_lv64_84 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000100";
    constant ap_const_lv64_85 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000101";
    constant ap_const_lv64_86 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000110";
    constant ap_const_lv64_87 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010000111";
    constant ap_const_lv64_88 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001000";
    constant ap_const_lv64_89 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001001";
    constant ap_const_lv64_8A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001010";
    constant ap_const_lv64_8B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001011";
    constant ap_const_lv64_8C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001100";
    constant ap_const_lv64_8D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001101";
    constant ap_const_lv64_8E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001110";
    constant ap_const_lv64_8F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010001111";
    constant ap_const_lv64_90 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010000";
    constant ap_const_lv64_91 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010001";
    constant ap_const_lv64_92 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010010";
    constant ap_const_lv64_93 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010011";
    constant ap_const_lv64_94 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010100";
    constant ap_const_lv64_95 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010101";
    constant ap_const_lv64_96 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010110";
    constant ap_const_lv64_97 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010010111";
    constant ap_const_lv64_98 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011000";
    constant ap_const_lv64_99 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011001";
    constant ap_const_lv64_9A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011010";
    constant ap_const_lv64_9B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011011";
    constant ap_const_lv64_9C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011100";
    constant ap_const_lv64_9D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011101";
    constant ap_const_lv64_9E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011110";
    constant ap_const_lv64_9F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010011111";
    constant ap_const_lv64_A0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100000";
    constant ap_const_lv64_A1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100001";
    constant ap_const_lv64_A2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100010";
    constant ap_const_lv64_A3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100011";
    constant ap_const_lv64_A4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100100";
    constant ap_const_lv64_A5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100101";
    constant ap_const_lv64_A6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100110";
    constant ap_const_lv64_A7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100111";
    constant ap_const_lv64_A8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101000";
    constant ap_const_lv64_A9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101001";
    constant ap_const_lv64_AA : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101010";
    constant ap_const_lv64_AB : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101011";
    constant ap_const_lv64_AC : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101100";
    constant ap_const_lv64_AD : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101101";
    constant ap_const_lv64_AE : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101110";
    constant ap_const_lv64_AF : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101111";
    constant ap_const_lv64_B0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110000";
    constant ap_const_lv64_B1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110001";
    constant ap_const_lv64_B2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110010";
    constant ap_const_lv64_B3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010110011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (101 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state99 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state99 : signal is "none";
    signal ap_CS_fsm_state100 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state100 : signal is "none";
    signal ap_CS_fsm_state101 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state101 : signal is "none";
    signal ap_CS_fsm_state102 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state102 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ref_pixel_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_reg_5108 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ref_pixel_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_1_reg_5113 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_2_reg_5128 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ref_pixel_V_load_3_reg_5133 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_4_reg_5148 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ref_pixel_V_load_5_reg_5153 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_6_reg_5168 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ref_pixel_V_load_7_reg_5173 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_8_reg_5188 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ref_pixel_V_load_9_reg_5193 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_10_reg_5208 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ref_pixel_V_load_11_reg_5213 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_12_reg_5228 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ref_pixel_V_load_13_reg_5233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_14_reg_5248 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ref_pixel_V_load_15_reg_5253 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_16_reg_5268 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ref_pixel_V_load_17_reg_5273 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_18_reg_5288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ref_pixel_V_load_19_reg_5293 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_20_reg_5308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ref_pixel_V_load_21_reg_5313 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_22_reg_5328 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ref_pixel_V_load_23_reg_5333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_24_reg_5348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ref_pixel_V_load_25_reg_5353 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_26_reg_5368 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ref_pixel_V_load_27_reg_5373 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_28_reg_5388 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ref_pixel_V_load_29_reg_5393 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_30_reg_5408 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ref_pixel_V_load_31_reg_5413 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_32_reg_5428 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ref_pixel_V_load_33_reg_5433 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_34_reg_5448 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ref_pixel_V_load_35_reg_5453 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_36_reg_5468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ref_pixel_V_load_37_reg_5473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_38_reg_5488 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ref_pixel_V_load_39_reg_5493 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_40_reg_5508 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ref_pixel_V_load_41_reg_5513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_42_reg_5528 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ref_pixel_V_load_43_reg_5533 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_44_reg_5548 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ref_pixel_V_load_45_reg_5553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_46_reg_5568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ref_pixel_V_load_47_reg_5573 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_48_reg_5588 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ref_pixel_V_load_49_reg_5593 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_50_reg_5608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ref_pixel_V_load_51_reg_5613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_52_reg_5628 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ref_pixel_V_load_53_reg_5633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_54_reg_5648 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ref_pixel_V_load_55_reg_5653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_56_reg_5668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ref_pixel_V_load_57_reg_5673 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_58_reg_5688 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ref_pixel_V_load_59_reg_5693 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_60_reg_5708 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ref_pixel_V_load_61_reg_5713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_62_reg_5728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ref_pixel_V_load_63_reg_5733 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_64_reg_5748 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal ref_pixel_V_load_65_reg_5753 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_66_reg_5768 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ref_pixel_V_load_67_reg_5773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_68_reg_5788 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ref_pixel_V_load_69_reg_5793 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_70_reg_5808 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ref_pixel_V_load_71_reg_5813 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_72_reg_5828 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ref_pixel_V_load_73_reg_5833 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_74_reg_5848 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ref_pixel_V_load_75_reg_5853 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_76_reg_5868 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ref_pixel_V_load_77_reg_5873 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_78_reg_5888 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ref_pixel_V_load_79_reg_5893 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_80_reg_5908 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ref_pixel_V_load_81_reg_5913 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_82_reg_5928 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ref_pixel_V_load_83_reg_5933 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_84_reg_5948 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ref_pixel_V_load_85_reg_5953 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_86_reg_5968 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal ref_pixel_V_load_87_reg_5973 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_88_reg_5988 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ref_pixel_V_load_89_reg_5993 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_90_reg_6008 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ref_pixel_V_load_91_reg_6013 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_92_reg_6028 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ref_pixel_V_load_93_reg_6033 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_94_reg_6048 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ref_pixel_V_load_95_reg_6053 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_96_reg_6068 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal ref_pixel_V_load_97_reg_6073 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_98_reg_6088 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ref_pixel_V_load_99_reg_6093 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_100_reg_6108 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ref_pixel_V_load_101_reg_6113 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_102_reg_6128 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ref_pixel_V_load_103_reg_6133 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_104_reg_6148 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal ref_pixel_V_load_105_reg_6153 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_106_reg_6168 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ref_pixel_V_load_107_reg_6173 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_108_reg_6188 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ref_pixel_V_load_109_reg_6193 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_110_reg_6208 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ref_pixel_V_load_111_reg_6213 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_112_reg_6228 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal ref_pixel_V_load_113_reg_6233 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_114_reg_6248 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ref_pixel_V_load_115_reg_6253 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_116_reg_6268 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal ref_pixel_V_load_117_reg_6273 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_118_reg_6288 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ref_pixel_V_load_119_reg_6293 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_120_reg_6308 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal ref_pixel_V_load_121_reg_6313 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_122_reg_6328 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal ref_pixel_V_load_123_reg_6333 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_124_reg_6348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ref_pixel_V_load_125_reg_6353 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_126_reg_6368 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal ref_pixel_V_load_127_reg_6373 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_128_reg_6388 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ref_pixel_V_load_129_reg_6393 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_130_reg_6408 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ref_pixel_V_load_131_reg_6413 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_132_reg_6428 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ref_pixel_V_load_133_reg_6433 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_134_reg_6448 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ref_pixel_V_load_135_reg_6453 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_136_reg_6468 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal ref_pixel_V_load_137_reg_6473 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_138_reg_6488 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal ref_pixel_V_load_139_reg_6493 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_140_reg_6508 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal ref_pixel_V_load_141_reg_6513 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_142_reg_6528 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal ref_pixel_V_load_143_reg_6533 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_144_reg_6548 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal ref_pixel_V_load_145_reg_6553 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_146_reg_6568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal ref_pixel_V_load_147_reg_6573 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_148_reg_6588 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal ref_pixel_V_load_149_reg_6593 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_150_reg_6608 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal ref_pixel_V_load_151_reg_6613 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_152_reg_6628 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal ref_pixel_V_load_153_reg_6633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_154_reg_6648 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ref_pixel_V_load_155_reg_6653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_156_reg_6668 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ref_pixel_V_load_157_reg_6673 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_158_reg_6688 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ref_pixel_V_load_159_reg_6693 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_160_reg_6708 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ref_pixel_V_load_161_reg_6713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_162_reg_6728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ref_pixel_V_load_163_reg_6733 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_164_reg_6748 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal ref_pixel_V_load_165_reg_6753 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_166_reg_6768 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ref_pixel_V_load_167_reg_6773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_168_reg_6788 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ref_pixel_V_load_169_reg_6793 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_170_reg_6808 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ref_pixel_V_load_171_reg_6813 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_172_reg_6828 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ref_pixel_V_load_173_reg_6833 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_174_reg_6848 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ref_pixel_V_load_175_reg_6853 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_176_reg_6868 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state93 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state93 : signal is "none";
    signal ref_pixel_V_load_177_reg_6873 : STD_LOGIC_VECTOR (15 downto 0);
    signal ref_pixel_V_load_178_reg_6888 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal ref_pixel_V_load_179_reg_6893 : STD_LOGIC_VECTOR (15 downto 0);
    signal e_data_V_fu_3995_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ref_pixel_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_pixel_V_ce0 : STD_LOGIC;
    signal ref_pixel_V_we0 : STD_LOGIC;
    signal ref_pixel_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_pixel_V_ce1 : STD_LOGIC;
    signal ref_pixel_V_we1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we0 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we1 : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_in_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_538_0183_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_538_0183_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_448_0182_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_448_0182_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_537_0181_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_537_0181_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_447_0180_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_447_0180_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_536_0179_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_536_0179_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_446_0178_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_446_0178_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_535_0177_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_535_0177_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_445_0176_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_445_0176_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_534_0175_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_534_0175_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_444_0174_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_444_0174_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_533_0173_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_533_0173_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_443_0172_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_443_0172_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_532_0171_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_532_0171_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_442_0170_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_442_0170_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_531_0169_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_531_0169_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_441_0168_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_441_0168_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_530_0167_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_530_0167_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_440_0166_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_440_0166_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_529_0165_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_529_0165_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_439_0164_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_439_0164_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_528_0163_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_528_0163_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_438_0162_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_438_0162_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_527_0161_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_527_0161_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_437_0160_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_437_0160_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_526_0159_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_526_0159_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_436_0158_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_436_0158_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_525_0157_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_525_0157_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_435_0156_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_435_0156_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_524_0155_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_524_0155_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_434_0154_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_434_0154_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_523_0153_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_523_0153_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_433_0152_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_433_0152_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_522_0151_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_522_0151_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_432_0150_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_432_0150_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_521_0149_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_521_0149_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_431_0148_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_431_0148_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_520_0147_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_520_0147_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_430_0146_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_430_0146_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_519_0145_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_519_0145_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_429_0144_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_429_0144_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_518_0143_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_518_0143_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_428_0142_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_428_0142_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_517_0141_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_517_0141_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_427_0140_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_427_0140_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_516_0139_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_516_0139_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_426_0138_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_426_0138_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_515_0137_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_515_0137_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_425_0136_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_425_0136_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_514_0135_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_514_0135_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_424_0134_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_424_0134_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_513_0133_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_513_0133_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_423_0132_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_423_0132_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_512_0131_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_512_0131_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_422_0130_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_422_0130_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_511_0129_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_511_0129_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_421_0128_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_421_0128_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_510_0127_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_510_0127_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_420_0126_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_420_0126_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_509_0125_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_509_0125_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_419_0124_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_419_0124_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_508_0123_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_508_0123_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_418_0122_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_418_0122_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_507_0121_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_507_0121_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_417_0120_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_417_0120_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_506_0119_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_506_0119_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_416_0118_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_416_0118_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_505_0117_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_505_0117_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_415_0116_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_415_0116_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_504_0115_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_504_0115_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_414_0114_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_414_0114_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_503_0113_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_503_0113_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_413_0112_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_413_0112_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_502_0111_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_502_0111_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_412_0110_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_412_0110_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_501_0109_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_501_0109_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_411_0108_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_411_0108_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_500_0107_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_500_0107_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_410_0106_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_410_0106_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_499_0105_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_499_0105_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_409_0104_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_409_0104_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_498_0103_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_498_0103_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_408_0102_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_408_0102_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_497_0101_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_497_0101_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_407_0100_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_407_0100_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_496_099_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_496_099_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_406_098_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_406_098_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_495_097_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_495_097_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_405_096_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_405_096_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_494_095_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_494_095_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_404_094_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_404_094_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_493_093_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_493_093_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_403_092_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_403_092_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_492_091_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_492_091_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_402_090_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_402_090_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_491_089_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_491_089_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_401_088_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_401_088_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_490_087_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_490_087_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_400_086_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_400_086_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_489_085_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_489_085_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_399_084_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_399_084_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_488_083_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_488_083_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_398_082_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_398_082_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_487_081_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_487_081_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_397_080_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_397_080_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_486_079_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_486_079_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_396_078_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_396_078_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_485_077_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_485_077_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_395_076_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_395_076_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_484_075_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_484_075_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_394_074_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_394_074_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_483_073_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_483_073_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_393_072_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_393_072_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_482_071_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_482_071_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_392_070_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_392_070_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_481_069_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_481_069_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_391_068_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_391_068_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_480_067_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_480_067_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_390_066_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_390_066_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_479_065_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_479_065_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_389_064_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_389_064_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_478_063_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_478_063_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_388_062_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_388_062_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_477_061_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_477_061_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_387_060_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_387_060_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_476_059_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_476_059_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_386_058_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_386_058_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_475_057_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_475_057_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_385_056_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_385_056_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_474_055_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_474_055_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_384_054_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_384_054_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_473_053_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_473_053_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_383_052_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_383_052_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_472_051_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_472_051_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_382_050_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_382_050_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_471_049_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_471_049_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_381_048_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_381_048_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_470_047_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_470_047_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_380_046_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_380_046_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_469_045_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_469_045_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_379_044_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_379_044_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_468_043_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_468_043_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_378_042_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_378_042_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_467_041_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_467_041_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_377_040_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_377_040_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_466_039_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_466_039_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_376_038_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_376_038_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_465_037_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_465_037_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_375_036_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_375_036_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_464_035_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_464_035_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_374_034_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_374_034_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_463_033_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_463_033_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_373_032_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_373_032_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_462_031_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_462_031_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_372_030_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_372_030_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_461_029_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_461_029_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_371_028_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_371_028_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_460_027_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_460_027_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_370_026_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_370_026_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_459_025_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_459_025_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_369_024_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_369_024_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_458_023_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_458_023_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_368_022_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_368_022_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_457_021_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_457_021_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_367_020_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_367_020_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_456_019_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_456_019_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_366_018_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_366_018_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_455_017_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_455_017_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_365_016_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_365_016_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_454_015_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_454_015_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_364_014_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_364_014_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_453_013_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_453_013_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_363_012_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_363_012_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_452_011_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_452_011_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_362_010_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_362_010_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_451_09_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_451_09_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_361_08_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_361_08_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_450_07_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_450_07_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_360_06_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_360_06_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_449_05_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_449_05_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_359_04_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_359_04_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_distance_V_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_distance_V_out_ap_vld : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_idle : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_ready : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TREADY : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID : STD_LOGIC;
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TKEEP : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TUSER : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TID : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDEST : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal grp_fu_3260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3260_ce : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state102 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (101 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (31 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (3 downto 0);
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TID_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal out_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (4 downto 0);
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        ref_pixel_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ref_pixel_V_ce0 : OUT STD_LOGIC;
        ref_pixel_V_we0 : OUT STD_LOGIC;
        ref_pixel_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ref_pixel_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ref_pixel_V_ce1 : OUT STD_LOGIC;
        ref_pixel_V_we1 : OUT STD_LOGIC;
        ref_pixel_V_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_TVALID : IN STD_LOGIC;
        in_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_TREADY : OUT STD_LOGIC;
        in_stream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TUSER : IN STD_LOGIC_VECTOR (3 downto 0);
        in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        in_stream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
        in_stream_TDEST : IN STD_LOGIC_VECTOR (4 downto 0);
        lhs : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_1 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_2 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_3 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_6 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_7 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_8 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_9 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_10 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_11 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_12 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_13 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_14 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_15 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_16 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_17 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_18 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_19 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_20 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_21 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_22 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_23 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_24 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_25 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_26 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_27 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_28 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_29 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_30 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_31 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_32 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_33 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_34 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_35 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_36 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_37 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_38 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_39 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_40 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_41 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_42 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_43 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_44 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_45 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_46 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_47 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_48 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_49 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_50 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_51 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_52 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_53 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_54 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_55 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_56 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_57 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_58 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_59 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_60 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_61 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_62 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_63 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_64 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_65 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_66 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_67 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_68 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_69 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_70 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_71 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_72 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_73 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_74 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_75 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_76 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_77 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_78 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_79 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_80 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_81 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_82 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_83 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_84 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_85 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_86 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_87 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_88 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_89 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_90 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_91 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_92 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_93 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_94 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_95 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_96 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_97 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_98 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_99 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_100 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_101 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_102 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_103 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_104 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_105 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_106 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_107 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_108 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_109 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_110 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_111 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_112 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_113 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_114 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_115 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_116 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_117 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_118 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_119 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_120 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_121 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_122 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_123 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_124 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_125 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_126 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_127 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_128 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_129 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_130 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_131 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_132 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_133 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_134 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_135 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_136 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_137 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_138 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_139 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_140 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_141 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_142 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_143 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_144 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_145 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_146 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_147 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_148 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_149 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_150 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_151 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_152 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_153 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_154 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_155 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_156 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_157 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_158 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_159 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_160 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_161 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_162 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_163 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_164 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_165 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_166 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_167 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_168 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_169 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_170 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_171 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_172 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_173 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_174 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_175 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_176 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_177 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_178 : IN STD_LOGIC_VECTOR (15 downto 0);
        lhs_179 : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_538_0183_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_538_0183_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_448_0182_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_448_0182_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_537_0181_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_537_0181_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_447_0180_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_447_0180_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_536_0179_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_536_0179_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_446_0178_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_446_0178_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_535_0177_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_535_0177_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_445_0176_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_445_0176_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_534_0175_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_534_0175_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_444_0174_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_444_0174_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_533_0173_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_533_0173_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_443_0172_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_443_0172_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_532_0171_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_532_0171_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_442_0170_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_442_0170_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_531_0169_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_531_0169_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_441_0168_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_441_0168_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_530_0167_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_530_0167_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_440_0166_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_440_0166_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_529_0165_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_529_0165_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_439_0164_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_439_0164_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_528_0163_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_528_0163_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_438_0162_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_438_0162_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_527_0161_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_527_0161_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_437_0160_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_437_0160_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_526_0159_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_526_0159_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_436_0158_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_436_0158_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_525_0157_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_525_0157_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_435_0156_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_435_0156_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_524_0155_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_524_0155_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_434_0154_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_434_0154_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_523_0153_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_523_0153_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_433_0152_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_433_0152_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_522_0151_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_522_0151_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_432_0150_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_432_0150_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_521_0149_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_521_0149_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_431_0148_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_431_0148_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_520_0147_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_520_0147_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_430_0146_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_430_0146_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_519_0145_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_519_0145_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_429_0144_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_429_0144_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_518_0143_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_518_0143_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_428_0142_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_428_0142_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_517_0141_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_517_0141_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_427_0140_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_427_0140_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_516_0139_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_516_0139_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_426_0138_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_426_0138_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_515_0137_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_515_0137_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_425_0136_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_425_0136_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_514_0135_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_514_0135_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_424_0134_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_424_0134_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_513_0133_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_513_0133_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_423_0132_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_423_0132_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_512_0131_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_512_0131_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_422_0130_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_422_0130_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_511_0129_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_511_0129_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_421_0128_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_421_0128_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_510_0127_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_510_0127_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_420_0126_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_420_0126_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_509_0125_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_509_0125_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_419_0124_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_419_0124_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_508_0123_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_508_0123_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_418_0122_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_418_0122_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_507_0121_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_507_0121_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_417_0120_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_417_0120_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_506_0119_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_506_0119_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_416_0118_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_416_0118_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_505_0117_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_505_0117_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_415_0116_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_415_0116_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_504_0115_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_504_0115_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_414_0114_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_414_0114_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_503_0113_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_503_0113_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_413_0112_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_413_0112_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_502_0111_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_502_0111_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_412_0110_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_412_0110_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_501_0109_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_501_0109_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_411_0108_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_411_0108_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_500_0107_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_500_0107_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_410_0106_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_410_0106_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_499_0105_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_499_0105_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_409_0104_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_409_0104_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_498_0103_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_498_0103_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_408_0102_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_408_0102_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_497_0101_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_497_0101_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_407_0100_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_407_0100_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_496_099_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_496_099_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_406_098_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_406_098_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_495_097_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_495_097_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_405_096_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_405_096_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_494_095_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_494_095_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_404_094_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_404_094_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_493_093_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_493_093_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_403_092_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_403_092_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_492_091_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_492_091_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_402_090_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_402_090_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_491_089_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_491_089_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_401_088_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_401_088_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_490_087_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_490_087_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_400_086_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_400_086_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_489_085_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_489_085_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_399_084_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_399_084_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_488_083_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_488_083_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_398_082_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_398_082_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_487_081_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_487_081_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_397_080_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_397_080_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_486_079_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_486_079_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_396_078_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_396_078_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_485_077_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_485_077_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_395_076_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_395_076_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_484_075_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_484_075_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_394_074_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_394_074_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_483_073_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_483_073_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_393_072_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_393_072_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_482_071_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_482_071_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_392_070_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_392_070_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_481_069_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_481_069_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_391_068_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_391_068_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_480_067_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_480_067_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_390_066_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_390_066_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_479_065_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_479_065_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_389_064_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_389_064_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_478_063_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_478_063_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_388_062_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_388_062_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_477_061_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_477_061_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_387_060_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_387_060_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_476_059_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_476_059_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_386_058_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_386_058_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_475_057_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_475_057_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_385_056_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_385_056_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_474_055_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_474_055_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_384_054_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_384_054_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_473_053_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_473_053_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_383_052_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_383_052_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_472_051_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_472_051_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_382_050_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_382_050_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_471_049_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_471_049_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_381_048_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_381_048_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_470_047_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_470_047_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_380_046_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_380_046_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_469_045_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_469_045_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_379_044_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_379_044_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_468_043_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_468_043_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_378_042_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_378_042_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_467_041_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_467_041_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_377_040_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_377_040_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_466_039_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_466_039_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_376_038_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_376_038_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_465_037_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_465_037_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_375_036_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_375_036_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_464_035_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_464_035_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_374_034_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_374_034_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_463_033_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_463_033_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_373_032_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_373_032_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_462_031_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_462_031_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_372_030_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_372_030_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_461_029_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_461_029_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_371_028_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_371_028_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_460_027_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_460_027_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_370_026_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_370_026_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_459_025_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_459_025_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_369_024_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_369_024_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_458_023_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_458_023_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_368_022_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_368_022_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_457_021_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_457_021_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_367_020_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_367_020_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_456_019_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_456_019_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_366_018_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_366_018_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_455_017_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_455_017_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_365_016_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_365_016_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_454_015_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_454_015_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_364_014_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_364_014_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_453_013_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_453_013_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_363_012_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_363_012_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_452_011_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_452_011_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_362_010_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_362_010_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_451_09_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_451_09_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_361_08_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_361_08_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_450_07_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_450_07_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_360_06_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_360_06_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_449_05_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_449_05_out_ap_vld : OUT STD_LOGIC;
        closest_pixel_V_359_04_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_359_04_out_ap_vld : OUT STD_LOGIC;
        min_pixel_index_i_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_pixel_index_i_out_ap_vld : OUT STD_LOGIC;
        min_pixel_index_j_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_pixel_index_j_out_ap_vld : OUT STD_LOGIC;
        min_distance_V_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_distance_V_out_ap_vld : OUT STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        closest_pixel_V_359_04_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_360_06_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_361_08_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_362_010_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_363_012_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_364_014_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_365_016_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_366_018_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_367_020_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_368_022_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_369_024_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_370_026_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_371_028_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_372_030_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_373_032_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_374_034_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_375_036_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_376_038_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_377_040_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_378_042_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_379_044_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_380_046_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_381_048_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_382_050_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_383_052_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_384_054_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_385_056_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_386_058_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_387_060_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_388_062_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_389_064_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_390_066_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_391_068_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_392_070_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_393_072_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_394_074_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_395_076_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_396_078_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_397_080_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_398_082_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_399_084_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_400_086_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_401_088_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_402_090_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_403_092_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_404_094_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_405_096_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_406_098_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_407_0100_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_408_0102_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_409_0104_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_410_0106_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_411_0108_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_412_0110_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_413_0112_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_414_0114_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_415_0116_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_416_0118_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_417_0120_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_418_0122_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_419_0124_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_420_0126_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_421_0128_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_422_0130_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_423_0132_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_424_0134_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_425_0136_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_426_0138_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_427_0140_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_428_0142_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_429_0144_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_430_0146_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_431_0148_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_432_0150_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_433_0152_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_434_0154_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_435_0156_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_436_0158_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_437_0160_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_438_0162_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_439_0164_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_440_0166_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_441_0168_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_442_0170_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_443_0172_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_444_0174_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_445_0176_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_446_0178_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_447_0180_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_448_0182_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_449_05_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_450_07_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_451_09_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_452_011_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_453_013_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_454_015_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_455_017_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_456_019_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_457_021_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_458_023_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_459_025_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_460_027_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_461_029_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_462_031_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_463_033_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_464_035_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_465_037_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_466_039_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_467_041_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_468_043_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_469_045_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_470_047_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_471_049_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_472_051_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_473_053_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_474_055_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_475_057_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_476_059_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_477_061_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_478_063_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_479_065_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_480_067_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_481_069_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_482_071_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_483_073_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_484_075_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_485_077_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_486_079_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_487_081_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_488_083_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_489_085_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_490_087_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_491_089_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_492_091_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_493_093_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_494_095_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_495_097_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_496_099_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_497_0101_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_498_0103_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_499_0105_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_500_0107_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_501_0109_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_502_0111_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_503_0113_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_504_0115_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_505_0117_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_506_0119_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_507_0121_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_508_0123_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_509_0125_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_510_0127_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_511_0129_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_512_0131_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_513_0133_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_514_0135_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_515_0137_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_516_0139_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_517_0141_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_518_0143_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_519_0145_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_520_0147_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_521_0149_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_522_0151_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_523_0153_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_524_0155_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_525_0157_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_526_0159_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_527_0161_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_528_0163_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_529_0165_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_530_0167_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_531_0169_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_532_0171_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_533_0173_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_534_0175_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_535_0177_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_536_0179_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_537_0181_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        closest_pixel_V_538_0183_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (3 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component hyperspectral_hw_wrapped_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    ref_pixel_V_U : component hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 180,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => ref_pixel_V_address0,
        ce0 => ref_pixel_V_ce0,
        we0 => ref_pixel_V_we0,
        d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d0,
        q0 => ref_pixel_V_q0,
        address1 => ref_pixel_V_address1,
        ce1 => ref_pixel_V_ce1,
        we1 => ref_pixel_V_we1,
        d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d1,
        q1 => ref_pixel_V_q1);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        ref_pixel_V_address0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address0,
        ref_pixel_V_ce0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce0,
        ref_pixel_V_we0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we0,
        ref_pixel_V_d0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d0,
        ref_pixel_V_address1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address1,
        ref_pixel_V_ce1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce1,
        ref_pixel_V_we1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we1,
        ref_pixel_V_d1 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_d1);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_ready,
        in_stream_TVALID => in_stream_TVALID_int_regslice,
        in_stream_TDATA => in_stream_TDATA_int_regslice,
        in_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_in_stream_TREADY,
        in_stream_TKEEP => in_stream_TKEEP_int_regslice,
        in_stream_TSTRB => in_stream_TSTRB_int_regslice,
        in_stream_TUSER => in_stream_TUSER_int_regslice,
        in_stream_TLAST => in_stream_TLAST_int_regslice,
        in_stream_TID => in_stream_TID_int_regslice,
        in_stream_TDEST => in_stream_TDEST_int_regslice,
        lhs => ref_pixel_V_load_reg_5108,
        lhs_1 => ref_pixel_V_load_1_reg_5113,
        lhs_2 => ref_pixel_V_load_2_reg_5128,
        lhs_3 => ref_pixel_V_load_3_reg_5133,
        lhs_4 => ref_pixel_V_load_4_reg_5148,
        lhs_5 => ref_pixel_V_load_5_reg_5153,
        lhs_6 => ref_pixel_V_load_6_reg_5168,
        lhs_7 => ref_pixel_V_load_7_reg_5173,
        lhs_8 => ref_pixel_V_load_8_reg_5188,
        lhs_9 => ref_pixel_V_load_9_reg_5193,
        lhs_10 => ref_pixel_V_load_10_reg_5208,
        lhs_11 => ref_pixel_V_load_11_reg_5213,
        lhs_12 => ref_pixel_V_load_12_reg_5228,
        lhs_13 => ref_pixel_V_load_13_reg_5233,
        lhs_14 => ref_pixel_V_load_14_reg_5248,
        lhs_15 => ref_pixel_V_load_15_reg_5253,
        lhs_16 => ref_pixel_V_load_16_reg_5268,
        lhs_17 => ref_pixel_V_load_17_reg_5273,
        lhs_18 => ref_pixel_V_load_18_reg_5288,
        lhs_19 => ref_pixel_V_load_19_reg_5293,
        lhs_20 => ref_pixel_V_load_20_reg_5308,
        lhs_21 => ref_pixel_V_load_21_reg_5313,
        lhs_22 => ref_pixel_V_load_22_reg_5328,
        lhs_23 => ref_pixel_V_load_23_reg_5333,
        lhs_24 => ref_pixel_V_load_24_reg_5348,
        lhs_25 => ref_pixel_V_load_25_reg_5353,
        lhs_26 => ref_pixel_V_load_26_reg_5368,
        lhs_27 => ref_pixel_V_load_27_reg_5373,
        lhs_28 => ref_pixel_V_load_28_reg_5388,
        lhs_29 => ref_pixel_V_load_29_reg_5393,
        lhs_30 => ref_pixel_V_load_30_reg_5408,
        lhs_31 => ref_pixel_V_load_31_reg_5413,
        lhs_32 => ref_pixel_V_load_32_reg_5428,
        lhs_33 => ref_pixel_V_load_33_reg_5433,
        lhs_34 => ref_pixel_V_load_34_reg_5448,
        lhs_35 => ref_pixel_V_load_35_reg_5453,
        lhs_36 => ref_pixel_V_load_36_reg_5468,
        lhs_37 => ref_pixel_V_load_37_reg_5473,
        lhs_38 => ref_pixel_V_load_38_reg_5488,
        lhs_39 => ref_pixel_V_load_39_reg_5493,
        lhs_40 => ref_pixel_V_load_40_reg_5508,
        lhs_41 => ref_pixel_V_load_41_reg_5513,
        lhs_42 => ref_pixel_V_load_42_reg_5528,
        lhs_43 => ref_pixel_V_load_43_reg_5533,
        lhs_44 => ref_pixel_V_load_44_reg_5548,
        lhs_45 => ref_pixel_V_load_45_reg_5553,
        lhs_46 => ref_pixel_V_load_46_reg_5568,
        lhs_47 => ref_pixel_V_load_47_reg_5573,
        lhs_48 => ref_pixel_V_load_48_reg_5588,
        lhs_49 => ref_pixel_V_load_49_reg_5593,
        lhs_50 => ref_pixel_V_load_50_reg_5608,
        lhs_51 => ref_pixel_V_load_51_reg_5613,
        lhs_52 => ref_pixel_V_load_52_reg_5628,
        lhs_53 => ref_pixel_V_load_53_reg_5633,
        lhs_54 => ref_pixel_V_load_54_reg_5648,
        lhs_55 => ref_pixel_V_load_55_reg_5653,
        lhs_56 => ref_pixel_V_load_56_reg_5668,
        lhs_57 => ref_pixel_V_load_57_reg_5673,
        lhs_58 => ref_pixel_V_load_58_reg_5688,
        lhs_59 => ref_pixel_V_load_59_reg_5693,
        lhs_60 => ref_pixel_V_load_60_reg_5708,
        lhs_61 => ref_pixel_V_load_61_reg_5713,
        lhs_62 => ref_pixel_V_load_62_reg_5728,
        lhs_63 => ref_pixel_V_load_63_reg_5733,
        lhs_64 => ref_pixel_V_load_64_reg_5748,
        lhs_65 => ref_pixel_V_load_65_reg_5753,
        lhs_66 => ref_pixel_V_load_66_reg_5768,
        lhs_67 => ref_pixel_V_load_67_reg_5773,
        lhs_68 => ref_pixel_V_load_68_reg_5788,
        lhs_69 => ref_pixel_V_load_69_reg_5793,
        lhs_70 => ref_pixel_V_load_70_reg_5808,
        lhs_71 => ref_pixel_V_load_71_reg_5813,
        lhs_72 => ref_pixel_V_load_72_reg_5828,
        lhs_73 => ref_pixel_V_load_73_reg_5833,
        lhs_74 => ref_pixel_V_load_74_reg_5848,
        lhs_75 => ref_pixel_V_load_75_reg_5853,
        lhs_76 => ref_pixel_V_load_76_reg_5868,
        lhs_77 => ref_pixel_V_load_77_reg_5873,
        lhs_78 => ref_pixel_V_load_78_reg_5888,
        lhs_79 => ref_pixel_V_load_79_reg_5893,
        lhs_80 => ref_pixel_V_load_80_reg_5908,
        lhs_81 => ref_pixel_V_load_81_reg_5913,
        lhs_82 => ref_pixel_V_load_82_reg_5928,
        lhs_83 => ref_pixel_V_load_83_reg_5933,
        lhs_84 => ref_pixel_V_load_84_reg_5948,
        lhs_85 => ref_pixel_V_load_85_reg_5953,
        lhs_86 => ref_pixel_V_load_86_reg_5968,
        lhs_87 => ref_pixel_V_load_87_reg_5973,
        lhs_88 => ref_pixel_V_load_88_reg_5988,
        lhs_89 => ref_pixel_V_load_89_reg_5993,
        lhs_90 => ref_pixel_V_load_90_reg_6008,
        lhs_91 => ref_pixel_V_load_91_reg_6013,
        lhs_92 => ref_pixel_V_load_92_reg_6028,
        lhs_93 => ref_pixel_V_load_93_reg_6033,
        lhs_94 => ref_pixel_V_load_94_reg_6048,
        lhs_95 => ref_pixel_V_load_95_reg_6053,
        lhs_96 => ref_pixel_V_load_96_reg_6068,
        lhs_97 => ref_pixel_V_load_97_reg_6073,
        lhs_98 => ref_pixel_V_load_98_reg_6088,
        lhs_99 => ref_pixel_V_load_99_reg_6093,
        lhs_100 => ref_pixel_V_load_100_reg_6108,
        lhs_101 => ref_pixel_V_load_101_reg_6113,
        lhs_102 => ref_pixel_V_load_102_reg_6128,
        lhs_103 => ref_pixel_V_load_103_reg_6133,
        lhs_104 => ref_pixel_V_load_104_reg_6148,
        lhs_105 => ref_pixel_V_load_105_reg_6153,
        lhs_106 => ref_pixel_V_load_106_reg_6168,
        lhs_107 => ref_pixel_V_load_107_reg_6173,
        lhs_108 => ref_pixel_V_load_108_reg_6188,
        lhs_109 => ref_pixel_V_load_109_reg_6193,
        lhs_110 => ref_pixel_V_load_110_reg_6208,
        lhs_111 => ref_pixel_V_load_111_reg_6213,
        lhs_112 => ref_pixel_V_load_112_reg_6228,
        lhs_113 => ref_pixel_V_load_113_reg_6233,
        lhs_114 => ref_pixel_V_load_114_reg_6248,
        lhs_115 => ref_pixel_V_load_115_reg_6253,
        lhs_116 => ref_pixel_V_load_116_reg_6268,
        lhs_117 => ref_pixel_V_load_117_reg_6273,
        lhs_118 => ref_pixel_V_load_118_reg_6288,
        lhs_119 => ref_pixel_V_load_119_reg_6293,
        lhs_120 => ref_pixel_V_load_120_reg_6308,
        lhs_121 => ref_pixel_V_load_121_reg_6313,
        lhs_122 => ref_pixel_V_load_122_reg_6328,
        lhs_123 => ref_pixel_V_load_123_reg_6333,
        lhs_124 => ref_pixel_V_load_124_reg_6348,
        lhs_125 => ref_pixel_V_load_125_reg_6353,
        lhs_126 => ref_pixel_V_load_126_reg_6368,
        lhs_127 => ref_pixel_V_load_127_reg_6373,
        lhs_128 => ref_pixel_V_load_128_reg_6388,
        lhs_129 => ref_pixel_V_load_129_reg_6393,
        lhs_130 => ref_pixel_V_load_130_reg_6408,
        lhs_131 => ref_pixel_V_load_131_reg_6413,
        lhs_132 => ref_pixel_V_load_132_reg_6428,
        lhs_133 => ref_pixel_V_load_133_reg_6433,
        lhs_134 => ref_pixel_V_load_134_reg_6448,
        lhs_135 => ref_pixel_V_load_135_reg_6453,
        lhs_136 => ref_pixel_V_load_136_reg_6468,
        lhs_137 => ref_pixel_V_load_137_reg_6473,
        lhs_138 => ref_pixel_V_load_138_reg_6488,
        lhs_139 => ref_pixel_V_load_139_reg_6493,
        lhs_140 => ref_pixel_V_load_140_reg_6508,
        lhs_141 => ref_pixel_V_load_141_reg_6513,
        lhs_142 => ref_pixel_V_load_142_reg_6528,
        lhs_143 => ref_pixel_V_load_143_reg_6533,
        lhs_144 => ref_pixel_V_load_144_reg_6548,
        lhs_145 => ref_pixel_V_load_145_reg_6553,
        lhs_146 => ref_pixel_V_load_146_reg_6568,
        lhs_147 => ref_pixel_V_load_147_reg_6573,
        lhs_148 => ref_pixel_V_load_148_reg_6588,
        lhs_149 => ref_pixel_V_load_149_reg_6593,
        lhs_150 => ref_pixel_V_load_150_reg_6608,
        lhs_151 => ref_pixel_V_load_151_reg_6613,
        lhs_152 => ref_pixel_V_load_152_reg_6628,
        lhs_153 => ref_pixel_V_load_153_reg_6633,
        lhs_154 => ref_pixel_V_load_154_reg_6648,
        lhs_155 => ref_pixel_V_load_155_reg_6653,
        lhs_156 => ref_pixel_V_load_156_reg_6668,
        lhs_157 => ref_pixel_V_load_157_reg_6673,
        lhs_158 => ref_pixel_V_load_158_reg_6688,
        lhs_159 => ref_pixel_V_load_159_reg_6693,
        lhs_160 => ref_pixel_V_load_160_reg_6708,
        lhs_161 => ref_pixel_V_load_161_reg_6713,
        lhs_162 => ref_pixel_V_load_162_reg_6728,
        lhs_163 => ref_pixel_V_load_163_reg_6733,
        lhs_164 => ref_pixel_V_load_164_reg_6748,
        lhs_165 => ref_pixel_V_load_165_reg_6753,
        lhs_166 => ref_pixel_V_load_166_reg_6768,
        lhs_167 => ref_pixel_V_load_167_reg_6773,
        lhs_168 => ref_pixel_V_load_168_reg_6788,
        lhs_169 => ref_pixel_V_load_169_reg_6793,
        lhs_170 => ref_pixel_V_load_170_reg_6808,
        lhs_171 => ref_pixel_V_load_171_reg_6813,
        lhs_172 => ref_pixel_V_load_172_reg_6828,
        lhs_173 => ref_pixel_V_load_173_reg_6833,
        lhs_174 => ref_pixel_V_load_174_reg_6848,
        lhs_175 => ref_pixel_V_load_175_reg_6853,
        lhs_176 => ref_pixel_V_load_176_reg_6868,
        lhs_177 => ref_pixel_V_load_177_reg_6873,
        lhs_178 => ref_pixel_V_load_178_reg_6888,
        lhs_179 => ref_pixel_V_load_179_reg_6893,
        closest_pixel_V_538_0183_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_538_0183_out,
        closest_pixel_V_538_0183_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_538_0183_out_ap_vld,
        closest_pixel_V_448_0182_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_448_0182_out,
        closest_pixel_V_448_0182_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_448_0182_out_ap_vld,
        closest_pixel_V_537_0181_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_537_0181_out,
        closest_pixel_V_537_0181_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_537_0181_out_ap_vld,
        closest_pixel_V_447_0180_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_447_0180_out,
        closest_pixel_V_447_0180_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_447_0180_out_ap_vld,
        closest_pixel_V_536_0179_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_536_0179_out,
        closest_pixel_V_536_0179_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_536_0179_out_ap_vld,
        closest_pixel_V_446_0178_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_446_0178_out,
        closest_pixel_V_446_0178_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_446_0178_out_ap_vld,
        closest_pixel_V_535_0177_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_535_0177_out,
        closest_pixel_V_535_0177_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_535_0177_out_ap_vld,
        closest_pixel_V_445_0176_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_445_0176_out,
        closest_pixel_V_445_0176_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_445_0176_out_ap_vld,
        closest_pixel_V_534_0175_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_534_0175_out,
        closest_pixel_V_534_0175_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_534_0175_out_ap_vld,
        closest_pixel_V_444_0174_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_444_0174_out,
        closest_pixel_V_444_0174_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_444_0174_out_ap_vld,
        closest_pixel_V_533_0173_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_533_0173_out,
        closest_pixel_V_533_0173_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_533_0173_out_ap_vld,
        closest_pixel_V_443_0172_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_443_0172_out,
        closest_pixel_V_443_0172_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_443_0172_out_ap_vld,
        closest_pixel_V_532_0171_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_532_0171_out,
        closest_pixel_V_532_0171_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_532_0171_out_ap_vld,
        closest_pixel_V_442_0170_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_442_0170_out,
        closest_pixel_V_442_0170_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_442_0170_out_ap_vld,
        closest_pixel_V_531_0169_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_531_0169_out,
        closest_pixel_V_531_0169_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_531_0169_out_ap_vld,
        closest_pixel_V_441_0168_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_441_0168_out,
        closest_pixel_V_441_0168_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_441_0168_out_ap_vld,
        closest_pixel_V_530_0167_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_530_0167_out,
        closest_pixel_V_530_0167_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_530_0167_out_ap_vld,
        closest_pixel_V_440_0166_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_440_0166_out,
        closest_pixel_V_440_0166_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_440_0166_out_ap_vld,
        closest_pixel_V_529_0165_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_529_0165_out,
        closest_pixel_V_529_0165_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_529_0165_out_ap_vld,
        closest_pixel_V_439_0164_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_439_0164_out,
        closest_pixel_V_439_0164_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_439_0164_out_ap_vld,
        closest_pixel_V_528_0163_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_528_0163_out,
        closest_pixel_V_528_0163_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_528_0163_out_ap_vld,
        closest_pixel_V_438_0162_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_438_0162_out,
        closest_pixel_V_438_0162_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_438_0162_out_ap_vld,
        closest_pixel_V_527_0161_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_527_0161_out,
        closest_pixel_V_527_0161_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_527_0161_out_ap_vld,
        closest_pixel_V_437_0160_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_437_0160_out,
        closest_pixel_V_437_0160_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_437_0160_out_ap_vld,
        closest_pixel_V_526_0159_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_526_0159_out,
        closest_pixel_V_526_0159_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_526_0159_out_ap_vld,
        closest_pixel_V_436_0158_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_436_0158_out,
        closest_pixel_V_436_0158_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_436_0158_out_ap_vld,
        closest_pixel_V_525_0157_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_525_0157_out,
        closest_pixel_V_525_0157_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_525_0157_out_ap_vld,
        closest_pixel_V_435_0156_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_435_0156_out,
        closest_pixel_V_435_0156_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_435_0156_out_ap_vld,
        closest_pixel_V_524_0155_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_524_0155_out,
        closest_pixel_V_524_0155_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_524_0155_out_ap_vld,
        closest_pixel_V_434_0154_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_434_0154_out,
        closest_pixel_V_434_0154_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_434_0154_out_ap_vld,
        closest_pixel_V_523_0153_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_523_0153_out,
        closest_pixel_V_523_0153_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_523_0153_out_ap_vld,
        closest_pixel_V_433_0152_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_433_0152_out,
        closest_pixel_V_433_0152_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_433_0152_out_ap_vld,
        closest_pixel_V_522_0151_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_522_0151_out,
        closest_pixel_V_522_0151_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_522_0151_out_ap_vld,
        closest_pixel_V_432_0150_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_432_0150_out,
        closest_pixel_V_432_0150_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_432_0150_out_ap_vld,
        closest_pixel_V_521_0149_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_521_0149_out,
        closest_pixel_V_521_0149_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_521_0149_out_ap_vld,
        closest_pixel_V_431_0148_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_431_0148_out,
        closest_pixel_V_431_0148_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_431_0148_out_ap_vld,
        closest_pixel_V_520_0147_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_520_0147_out,
        closest_pixel_V_520_0147_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_520_0147_out_ap_vld,
        closest_pixel_V_430_0146_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_430_0146_out,
        closest_pixel_V_430_0146_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_430_0146_out_ap_vld,
        closest_pixel_V_519_0145_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_519_0145_out,
        closest_pixel_V_519_0145_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_519_0145_out_ap_vld,
        closest_pixel_V_429_0144_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_429_0144_out,
        closest_pixel_V_429_0144_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_429_0144_out_ap_vld,
        closest_pixel_V_518_0143_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_518_0143_out,
        closest_pixel_V_518_0143_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_518_0143_out_ap_vld,
        closest_pixel_V_428_0142_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_428_0142_out,
        closest_pixel_V_428_0142_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_428_0142_out_ap_vld,
        closest_pixel_V_517_0141_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_517_0141_out,
        closest_pixel_V_517_0141_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_517_0141_out_ap_vld,
        closest_pixel_V_427_0140_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_427_0140_out,
        closest_pixel_V_427_0140_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_427_0140_out_ap_vld,
        closest_pixel_V_516_0139_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_516_0139_out,
        closest_pixel_V_516_0139_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_516_0139_out_ap_vld,
        closest_pixel_V_426_0138_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_426_0138_out,
        closest_pixel_V_426_0138_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_426_0138_out_ap_vld,
        closest_pixel_V_515_0137_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_515_0137_out,
        closest_pixel_V_515_0137_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_515_0137_out_ap_vld,
        closest_pixel_V_425_0136_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_425_0136_out,
        closest_pixel_V_425_0136_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_425_0136_out_ap_vld,
        closest_pixel_V_514_0135_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_514_0135_out,
        closest_pixel_V_514_0135_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_514_0135_out_ap_vld,
        closest_pixel_V_424_0134_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_424_0134_out,
        closest_pixel_V_424_0134_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_424_0134_out_ap_vld,
        closest_pixel_V_513_0133_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_513_0133_out,
        closest_pixel_V_513_0133_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_513_0133_out_ap_vld,
        closest_pixel_V_423_0132_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_423_0132_out,
        closest_pixel_V_423_0132_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_423_0132_out_ap_vld,
        closest_pixel_V_512_0131_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_512_0131_out,
        closest_pixel_V_512_0131_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_512_0131_out_ap_vld,
        closest_pixel_V_422_0130_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_422_0130_out,
        closest_pixel_V_422_0130_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_422_0130_out_ap_vld,
        closest_pixel_V_511_0129_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_511_0129_out,
        closest_pixel_V_511_0129_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_511_0129_out_ap_vld,
        closest_pixel_V_421_0128_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_421_0128_out,
        closest_pixel_V_421_0128_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_421_0128_out_ap_vld,
        closest_pixel_V_510_0127_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_510_0127_out,
        closest_pixel_V_510_0127_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_510_0127_out_ap_vld,
        closest_pixel_V_420_0126_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_420_0126_out,
        closest_pixel_V_420_0126_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_420_0126_out_ap_vld,
        closest_pixel_V_509_0125_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_509_0125_out,
        closest_pixel_V_509_0125_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_509_0125_out_ap_vld,
        closest_pixel_V_419_0124_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_419_0124_out,
        closest_pixel_V_419_0124_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_419_0124_out_ap_vld,
        closest_pixel_V_508_0123_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_508_0123_out,
        closest_pixel_V_508_0123_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_508_0123_out_ap_vld,
        closest_pixel_V_418_0122_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_418_0122_out,
        closest_pixel_V_418_0122_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_418_0122_out_ap_vld,
        closest_pixel_V_507_0121_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_507_0121_out,
        closest_pixel_V_507_0121_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_507_0121_out_ap_vld,
        closest_pixel_V_417_0120_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_417_0120_out,
        closest_pixel_V_417_0120_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_417_0120_out_ap_vld,
        closest_pixel_V_506_0119_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_506_0119_out,
        closest_pixel_V_506_0119_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_506_0119_out_ap_vld,
        closest_pixel_V_416_0118_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_416_0118_out,
        closest_pixel_V_416_0118_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_416_0118_out_ap_vld,
        closest_pixel_V_505_0117_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_505_0117_out,
        closest_pixel_V_505_0117_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_505_0117_out_ap_vld,
        closest_pixel_V_415_0116_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_415_0116_out,
        closest_pixel_V_415_0116_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_415_0116_out_ap_vld,
        closest_pixel_V_504_0115_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_504_0115_out,
        closest_pixel_V_504_0115_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_504_0115_out_ap_vld,
        closest_pixel_V_414_0114_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_414_0114_out,
        closest_pixel_V_414_0114_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_414_0114_out_ap_vld,
        closest_pixel_V_503_0113_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_503_0113_out,
        closest_pixel_V_503_0113_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_503_0113_out_ap_vld,
        closest_pixel_V_413_0112_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_413_0112_out,
        closest_pixel_V_413_0112_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_413_0112_out_ap_vld,
        closest_pixel_V_502_0111_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_502_0111_out,
        closest_pixel_V_502_0111_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_502_0111_out_ap_vld,
        closest_pixel_V_412_0110_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_412_0110_out,
        closest_pixel_V_412_0110_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_412_0110_out_ap_vld,
        closest_pixel_V_501_0109_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_501_0109_out,
        closest_pixel_V_501_0109_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_501_0109_out_ap_vld,
        closest_pixel_V_411_0108_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_411_0108_out,
        closest_pixel_V_411_0108_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_411_0108_out_ap_vld,
        closest_pixel_V_500_0107_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_500_0107_out,
        closest_pixel_V_500_0107_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_500_0107_out_ap_vld,
        closest_pixel_V_410_0106_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_410_0106_out,
        closest_pixel_V_410_0106_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_410_0106_out_ap_vld,
        closest_pixel_V_499_0105_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_499_0105_out,
        closest_pixel_V_499_0105_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_499_0105_out_ap_vld,
        closest_pixel_V_409_0104_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_409_0104_out,
        closest_pixel_V_409_0104_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_409_0104_out_ap_vld,
        closest_pixel_V_498_0103_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_498_0103_out,
        closest_pixel_V_498_0103_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_498_0103_out_ap_vld,
        closest_pixel_V_408_0102_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_408_0102_out,
        closest_pixel_V_408_0102_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_408_0102_out_ap_vld,
        closest_pixel_V_497_0101_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_497_0101_out,
        closest_pixel_V_497_0101_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_497_0101_out_ap_vld,
        closest_pixel_V_407_0100_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_407_0100_out,
        closest_pixel_V_407_0100_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_407_0100_out_ap_vld,
        closest_pixel_V_496_099_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_496_099_out,
        closest_pixel_V_496_099_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_496_099_out_ap_vld,
        closest_pixel_V_406_098_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_406_098_out,
        closest_pixel_V_406_098_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_406_098_out_ap_vld,
        closest_pixel_V_495_097_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_495_097_out,
        closest_pixel_V_495_097_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_495_097_out_ap_vld,
        closest_pixel_V_405_096_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_405_096_out,
        closest_pixel_V_405_096_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_405_096_out_ap_vld,
        closest_pixel_V_494_095_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_494_095_out,
        closest_pixel_V_494_095_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_494_095_out_ap_vld,
        closest_pixel_V_404_094_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_404_094_out,
        closest_pixel_V_404_094_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_404_094_out_ap_vld,
        closest_pixel_V_493_093_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_493_093_out,
        closest_pixel_V_493_093_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_493_093_out_ap_vld,
        closest_pixel_V_403_092_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_403_092_out,
        closest_pixel_V_403_092_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_403_092_out_ap_vld,
        closest_pixel_V_492_091_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_492_091_out,
        closest_pixel_V_492_091_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_492_091_out_ap_vld,
        closest_pixel_V_402_090_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_402_090_out,
        closest_pixel_V_402_090_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_402_090_out_ap_vld,
        closest_pixel_V_491_089_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_491_089_out,
        closest_pixel_V_491_089_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_491_089_out_ap_vld,
        closest_pixel_V_401_088_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_401_088_out,
        closest_pixel_V_401_088_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_401_088_out_ap_vld,
        closest_pixel_V_490_087_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_490_087_out,
        closest_pixel_V_490_087_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_490_087_out_ap_vld,
        closest_pixel_V_400_086_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_400_086_out,
        closest_pixel_V_400_086_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_400_086_out_ap_vld,
        closest_pixel_V_489_085_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_489_085_out,
        closest_pixel_V_489_085_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_489_085_out_ap_vld,
        closest_pixel_V_399_084_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_399_084_out,
        closest_pixel_V_399_084_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_399_084_out_ap_vld,
        closest_pixel_V_488_083_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_488_083_out,
        closest_pixel_V_488_083_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_488_083_out_ap_vld,
        closest_pixel_V_398_082_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_398_082_out,
        closest_pixel_V_398_082_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_398_082_out_ap_vld,
        closest_pixel_V_487_081_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_487_081_out,
        closest_pixel_V_487_081_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_487_081_out_ap_vld,
        closest_pixel_V_397_080_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_397_080_out,
        closest_pixel_V_397_080_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_397_080_out_ap_vld,
        closest_pixel_V_486_079_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_486_079_out,
        closest_pixel_V_486_079_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_486_079_out_ap_vld,
        closest_pixel_V_396_078_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_396_078_out,
        closest_pixel_V_396_078_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_396_078_out_ap_vld,
        closest_pixel_V_485_077_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_485_077_out,
        closest_pixel_V_485_077_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_485_077_out_ap_vld,
        closest_pixel_V_395_076_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_395_076_out,
        closest_pixel_V_395_076_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_395_076_out_ap_vld,
        closest_pixel_V_484_075_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_484_075_out,
        closest_pixel_V_484_075_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_484_075_out_ap_vld,
        closest_pixel_V_394_074_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_394_074_out,
        closest_pixel_V_394_074_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_394_074_out_ap_vld,
        closest_pixel_V_483_073_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_483_073_out,
        closest_pixel_V_483_073_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_483_073_out_ap_vld,
        closest_pixel_V_393_072_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_393_072_out,
        closest_pixel_V_393_072_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_393_072_out_ap_vld,
        closest_pixel_V_482_071_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_482_071_out,
        closest_pixel_V_482_071_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_482_071_out_ap_vld,
        closest_pixel_V_392_070_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_392_070_out,
        closest_pixel_V_392_070_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_392_070_out_ap_vld,
        closest_pixel_V_481_069_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_481_069_out,
        closest_pixel_V_481_069_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_481_069_out_ap_vld,
        closest_pixel_V_391_068_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_391_068_out,
        closest_pixel_V_391_068_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_391_068_out_ap_vld,
        closest_pixel_V_480_067_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_480_067_out,
        closest_pixel_V_480_067_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_480_067_out_ap_vld,
        closest_pixel_V_390_066_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_390_066_out,
        closest_pixel_V_390_066_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_390_066_out_ap_vld,
        closest_pixel_V_479_065_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_479_065_out,
        closest_pixel_V_479_065_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_479_065_out_ap_vld,
        closest_pixel_V_389_064_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_389_064_out,
        closest_pixel_V_389_064_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_389_064_out_ap_vld,
        closest_pixel_V_478_063_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_478_063_out,
        closest_pixel_V_478_063_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_478_063_out_ap_vld,
        closest_pixel_V_388_062_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_388_062_out,
        closest_pixel_V_388_062_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_388_062_out_ap_vld,
        closest_pixel_V_477_061_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_477_061_out,
        closest_pixel_V_477_061_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_477_061_out_ap_vld,
        closest_pixel_V_387_060_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_387_060_out,
        closest_pixel_V_387_060_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_387_060_out_ap_vld,
        closest_pixel_V_476_059_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_476_059_out,
        closest_pixel_V_476_059_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_476_059_out_ap_vld,
        closest_pixel_V_386_058_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_386_058_out,
        closest_pixel_V_386_058_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_386_058_out_ap_vld,
        closest_pixel_V_475_057_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_475_057_out,
        closest_pixel_V_475_057_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_475_057_out_ap_vld,
        closest_pixel_V_385_056_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_385_056_out,
        closest_pixel_V_385_056_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_385_056_out_ap_vld,
        closest_pixel_V_474_055_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_474_055_out,
        closest_pixel_V_474_055_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_474_055_out_ap_vld,
        closest_pixel_V_384_054_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_384_054_out,
        closest_pixel_V_384_054_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_384_054_out_ap_vld,
        closest_pixel_V_473_053_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_473_053_out,
        closest_pixel_V_473_053_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_473_053_out_ap_vld,
        closest_pixel_V_383_052_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_383_052_out,
        closest_pixel_V_383_052_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_383_052_out_ap_vld,
        closest_pixel_V_472_051_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_472_051_out,
        closest_pixel_V_472_051_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_472_051_out_ap_vld,
        closest_pixel_V_382_050_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_382_050_out,
        closest_pixel_V_382_050_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_382_050_out_ap_vld,
        closest_pixel_V_471_049_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_471_049_out,
        closest_pixel_V_471_049_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_471_049_out_ap_vld,
        closest_pixel_V_381_048_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_381_048_out,
        closest_pixel_V_381_048_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_381_048_out_ap_vld,
        closest_pixel_V_470_047_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_470_047_out,
        closest_pixel_V_470_047_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_470_047_out_ap_vld,
        closest_pixel_V_380_046_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_380_046_out,
        closest_pixel_V_380_046_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_380_046_out_ap_vld,
        closest_pixel_V_469_045_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_469_045_out,
        closest_pixel_V_469_045_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_469_045_out_ap_vld,
        closest_pixel_V_379_044_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_379_044_out,
        closest_pixel_V_379_044_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_379_044_out_ap_vld,
        closest_pixel_V_468_043_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_468_043_out,
        closest_pixel_V_468_043_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_468_043_out_ap_vld,
        closest_pixel_V_378_042_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_378_042_out,
        closest_pixel_V_378_042_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_378_042_out_ap_vld,
        closest_pixel_V_467_041_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_467_041_out,
        closest_pixel_V_467_041_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_467_041_out_ap_vld,
        closest_pixel_V_377_040_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_377_040_out,
        closest_pixel_V_377_040_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_377_040_out_ap_vld,
        closest_pixel_V_466_039_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_466_039_out,
        closest_pixel_V_466_039_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_466_039_out_ap_vld,
        closest_pixel_V_376_038_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_376_038_out,
        closest_pixel_V_376_038_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_376_038_out_ap_vld,
        closest_pixel_V_465_037_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_465_037_out,
        closest_pixel_V_465_037_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_465_037_out_ap_vld,
        closest_pixel_V_375_036_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_375_036_out,
        closest_pixel_V_375_036_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_375_036_out_ap_vld,
        closest_pixel_V_464_035_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_464_035_out,
        closest_pixel_V_464_035_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_464_035_out_ap_vld,
        closest_pixel_V_374_034_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_374_034_out,
        closest_pixel_V_374_034_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_374_034_out_ap_vld,
        closest_pixel_V_463_033_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_463_033_out,
        closest_pixel_V_463_033_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_463_033_out_ap_vld,
        closest_pixel_V_373_032_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_373_032_out,
        closest_pixel_V_373_032_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_373_032_out_ap_vld,
        closest_pixel_V_462_031_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_462_031_out,
        closest_pixel_V_462_031_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_462_031_out_ap_vld,
        closest_pixel_V_372_030_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_372_030_out,
        closest_pixel_V_372_030_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_372_030_out_ap_vld,
        closest_pixel_V_461_029_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_461_029_out,
        closest_pixel_V_461_029_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_461_029_out_ap_vld,
        closest_pixel_V_371_028_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_371_028_out,
        closest_pixel_V_371_028_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_371_028_out_ap_vld,
        closest_pixel_V_460_027_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_460_027_out,
        closest_pixel_V_460_027_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_460_027_out_ap_vld,
        closest_pixel_V_370_026_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_370_026_out,
        closest_pixel_V_370_026_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_370_026_out_ap_vld,
        closest_pixel_V_459_025_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_459_025_out,
        closest_pixel_V_459_025_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_459_025_out_ap_vld,
        closest_pixel_V_369_024_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_369_024_out,
        closest_pixel_V_369_024_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_369_024_out_ap_vld,
        closest_pixel_V_458_023_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_458_023_out,
        closest_pixel_V_458_023_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_458_023_out_ap_vld,
        closest_pixel_V_368_022_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_368_022_out,
        closest_pixel_V_368_022_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_368_022_out_ap_vld,
        closest_pixel_V_457_021_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_457_021_out,
        closest_pixel_V_457_021_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_457_021_out_ap_vld,
        closest_pixel_V_367_020_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_367_020_out,
        closest_pixel_V_367_020_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_367_020_out_ap_vld,
        closest_pixel_V_456_019_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_456_019_out,
        closest_pixel_V_456_019_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_456_019_out_ap_vld,
        closest_pixel_V_366_018_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_366_018_out,
        closest_pixel_V_366_018_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_366_018_out_ap_vld,
        closest_pixel_V_455_017_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_455_017_out,
        closest_pixel_V_455_017_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_455_017_out_ap_vld,
        closest_pixel_V_365_016_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_365_016_out,
        closest_pixel_V_365_016_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_365_016_out_ap_vld,
        closest_pixel_V_454_015_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_454_015_out,
        closest_pixel_V_454_015_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_454_015_out_ap_vld,
        closest_pixel_V_364_014_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_364_014_out,
        closest_pixel_V_364_014_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_364_014_out_ap_vld,
        closest_pixel_V_453_013_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_453_013_out,
        closest_pixel_V_453_013_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_453_013_out_ap_vld,
        closest_pixel_V_363_012_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_363_012_out,
        closest_pixel_V_363_012_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_363_012_out_ap_vld,
        closest_pixel_V_452_011_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_452_011_out,
        closest_pixel_V_452_011_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_452_011_out_ap_vld,
        closest_pixel_V_362_010_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_362_010_out,
        closest_pixel_V_362_010_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_362_010_out_ap_vld,
        closest_pixel_V_451_09_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_451_09_out,
        closest_pixel_V_451_09_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_451_09_out_ap_vld,
        closest_pixel_V_361_08_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_361_08_out,
        closest_pixel_V_361_08_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_361_08_out_ap_vld,
        closest_pixel_V_450_07_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_450_07_out,
        closest_pixel_V_450_07_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_450_07_out_ap_vld,
        closest_pixel_V_360_06_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_360_06_out,
        closest_pixel_V_360_06_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_360_06_out_ap_vld,
        closest_pixel_V_449_05_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_449_05_out,
        closest_pixel_V_449_05_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_449_05_out_ap_vld,
        closest_pixel_V_359_04_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_359_04_out,
        closest_pixel_V_359_04_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_359_04_out_ap_vld,
        min_pixel_index_i_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out,
        min_pixel_index_i_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out_ap_vld,
        min_pixel_index_j_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out,
        min_pixel_index_j_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out_ap_vld,
        min_distance_V_out => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_distance_V_out,
        min_distance_V_out_ap_vld => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_distance_V_out_ap_vld);

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062 : component hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start,
        ap_done => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done,
        ap_idle => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_idle,
        ap_ready => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_ready,
        out_stream_TREADY => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TREADY,
        closest_pixel_V_359_04_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_359_04_out,
        closest_pixel_V_360_06_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_360_06_out,
        closest_pixel_V_361_08_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_361_08_out,
        closest_pixel_V_362_010_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_362_010_out,
        closest_pixel_V_363_012_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_363_012_out,
        closest_pixel_V_364_014_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_364_014_out,
        closest_pixel_V_365_016_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_365_016_out,
        closest_pixel_V_366_018_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_366_018_out,
        closest_pixel_V_367_020_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_367_020_out,
        closest_pixel_V_368_022_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_368_022_out,
        closest_pixel_V_369_024_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_369_024_out,
        closest_pixel_V_370_026_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_370_026_out,
        closest_pixel_V_371_028_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_371_028_out,
        closest_pixel_V_372_030_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_372_030_out,
        closest_pixel_V_373_032_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_373_032_out,
        closest_pixel_V_374_034_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_374_034_out,
        closest_pixel_V_375_036_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_375_036_out,
        closest_pixel_V_376_038_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_376_038_out,
        closest_pixel_V_377_040_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_377_040_out,
        closest_pixel_V_378_042_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_378_042_out,
        closest_pixel_V_379_044_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_379_044_out,
        closest_pixel_V_380_046_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_380_046_out,
        closest_pixel_V_381_048_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_381_048_out,
        closest_pixel_V_382_050_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_382_050_out,
        closest_pixel_V_383_052_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_383_052_out,
        closest_pixel_V_384_054_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_384_054_out,
        closest_pixel_V_385_056_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_385_056_out,
        closest_pixel_V_386_058_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_386_058_out,
        closest_pixel_V_387_060_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_387_060_out,
        closest_pixel_V_388_062_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_388_062_out,
        closest_pixel_V_389_064_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_389_064_out,
        closest_pixel_V_390_066_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_390_066_out,
        closest_pixel_V_391_068_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_391_068_out,
        closest_pixel_V_392_070_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_392_070_out,
        closest_pixel_V_393_072_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_393_072_out,
        closest_pixel_V_394_074_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_394_074_out,
        closest_pixel_V_395_076_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_395_076_out,
        closest_pixel_V_396_078_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_396_078_out,
        closest_pixel_V_397_080_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_397_080_out,
        closest_pixel_V_398_082_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_398_082_out,
        closest_pixel_V_399_084_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_399_084_out,
        closest_pixel_V_400_086_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_400_086_out,
        closest_pixel_V_401_088_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_401_088_out,
        closest_pixel_V_402_090_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_402_090_out,
        closest_pixel_V_403_092_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_403_092_out,
        closest_pixel_V_404_094_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_404_094_out,
        closest_pixel_V_405_096_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_405_096_out,
        closest_pixel_V_406_098_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_406_098_out,
        closest_pixel_V_407_0100_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_407_0100_out,
        closest_pixel_V_408_0102_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_408_0102_out,
        closest_pixel_V_409_0104_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_409_0104_out,
        closest_pixel_V_410_0106_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_410_0106_out,
        closest_pixel_V_411_0108_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_411_0108_out,
        closest_pixel_V_412_0110_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_412_0110_out,
        closest_pixel_V_413_0112_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_413_0112_out,
        closest_pixel_V_414_0114_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_414_0114_out,
        closest_pixel_V_415_0116_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_415_0116_out,
        closest_pixel_V_416_0118_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_416_0118_out,
        closest_pixel_V_417_0120_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_417_0120_out,
        closest_pixel_V_418_0122_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_418_0122_out,
        closest_pixel_V_419_0124_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_419_0124_out,
        closest_pixel_V_420_0126_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_420_0126_out,
        closest_pixel_V_421_0128_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_421_0128_out,
        closest_pixel_V_422_0130_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_422_0130_out,
        closest_pixel_V_423_0132_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_423_0132_out,
        closest_pixel_V_424_0134_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_424_0134_out,
        closest_pixel_V_425_0136_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_425_0136_out,
        closest_pixel_V_426_0138_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_426_0138_out,
        closest_pixel_V_427_0140_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_427_0140_out,
        closest_pixel_V_428_0142_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_428_0142_out,
        closest_pixel_V_429_0144_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_429_0144_out,
        closest_pixel_V_430_0146_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_430_0146_out,
        closest_pixel_V_431_0148_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_431_0148_out,
        closest_pixel_V_432_0150_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_432_0150_out,
        closest_pixel_V_433_0152_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_433_0152_out,
        closest_pixel_V_434_0154_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_434_0154_out,
        closest_pixel_V_435_0156_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_435_0156_out,
        closest_pixel_V_436_0158_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_436_0158_out,
        closest_pixel_V_437_0160_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_437_0160_out,
        closest_pixel_V_438_0162_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_438_0162_out,
        closest_pixel_V_439_0164_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_439_0164_out,
        closest_pixel_V_440_0166_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_440_0166_out,
        closest_pixel_V_441_0168_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_441_0168_out,
        closest_pixel_V_442_0170_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_442_0170_out,
        closest_pixel_V_443_0172_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_443_0172_out,
        closest_pixel_V_444_0174_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_444_0174_out,
        closest_pixel_V_445_0176_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_445_0176_out,
        closest_pixel_V_446_0178_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_446_0178_out,
        closest_pixel_V_447_0180_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_447_0180_out,
        closest_pixel_V_448_0182_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_448_0182_out,
        closest_pixel_V_449_05_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_449_05_out,
        closest_pixel_V_450_07_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_450_07_out,
        closest_pixel_V_451_09_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_451_09_out,
        closest_pixel_V_452_011_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_452_011_out,
        closest_pixel_V_453_013_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_453_013_out,
        closest_pixel_V_454_015_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_454_015_out,
        closest_pixel_V_455_017_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_455_017_out,
        closest_pixel_V_456_019_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_456_019_out,
        closest_pixel_V_457_021_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_457_021_out,
        closest_pixel_V_458_023_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_458_023_out,
        closest_pixel_V_459_025_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_459_025_out,
        closest_pixel_V_460_027_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_460_027_out,
        closest_pixel_V_461_029_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_461_029_out,
        closest_pixel_V_462_031_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_462_031_out,
        closest_pixel_V_463_033_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_463_033_out,
        closest_pixel_V_464_035_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_464_035_out,
        closest_pixel_V_465_037_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_465_037_out,
        closest_pixel_V_466_039_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_466_039_out,
        closest_pixel_V_467_041_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_467_041_out,
        closest_pixel_V_468_043_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_468_043_out,
        closest_pixel_V_469_045_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_469_045_out,
        closest_pixel_V_470_047_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_470_047_out,
        closest_pixel_V_471_049_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_471_049_out,
        closest_pixel_V_472_051_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_472_051_out,
        closest_pixel_V_473_053_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_473_053_out,
        closest_pixel_V_474_055_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_474_055_out,
        closest_pixel_V_475_057_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_475_057_out,
        closest_pixel_V_476_059_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_476_059_out,
        closest_pixel_V_477_061_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_477_061_out,
        closest_pixel_V_478_063_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_478_063_out,
        closest_pixel_V_479_065_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_479_065_out,
        closest_pixel_V_480_067_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_480_067_out,
        closest_pixel_V_481_069_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_481_069_out,
        closest_pixel_V_482_071_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_482_071_out,
        closest_pixel_V_483_073_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_483_073_out,
        closest_pixel_V_484_075_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_484_075_out,
        closest_pixel_V_485_077_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_485_077_out,
        closest_pixel_V_486_079_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_486_079_out,
        closest_pixel_V_487_081_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_487_081_out,
        closest_pixel_V_488_083_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_488_083_out,
        closest_pixel_V_489_085_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_489_085_out,
        closest_pixel_V_490_087_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_490_087_out,
        closest_pixel_V_491_089_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_491_089_out,
        closest_pixel_V_492_091_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_492_091_out,
        closest_pixel_V_493_093_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_493_093_out,
        closest_pixel_V_494_095_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_494_095_out,
        closest_pixel_V_495_097_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_495_097_out,
        closest_pixel_V_496_099_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_496_099_out,
        closest_pixel_V_497_0101_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_497_0101_out,
        closest_pixel_V_498_0103_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_498_0103_out,
        closest_pixel_V_499_0105_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_499_0105_out,
        closest_pixel_V_500_0107_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_500_0107_out,
        closest_pixel_V_501_0109_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_501_0109_out,
        closest_pixel_V_502_0111_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_502_0111_out,
        closest_pixel_V_503_0113_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_503_0113_out,
        closest_pixel_V_504_0115_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_504_0115_out,
        closest_pixel_V_505_0117_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_505_0117_out,
        closest_pixel_V_506_0119_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_506_0119_out,
        closest_pixel_V_507_0121_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_507_0121_out,
        closest_pixel_V_508_0123_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_508_0123_out,
        closest_pixel_V_509_0125_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_509_0125_out,
        closest_pixel_V_510_0127_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_510_0127_out,
        closest_pixel_V_511_0129_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_511_0129_out,
        closest_pixel_V_512_0131_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_512_0131_out,
        closest_pixel_V_513_0133_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_513_0133_out,
        closest_pixel_V_514_0135_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_514_0135_out,
        closest_pixel_V_515_0137_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_515_0137_out,
        closest_pixel_V_516_0139_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_516_0139_out,
        closest_pixel_V_517_0141_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_517_0141_out,
        closest_pixel_V_518_0143_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_518_0143_out,
        closest_pixel_V_519_0145_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_519_0145_out,
        closest_pixel_V_520_0147_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_520_0147_out,
        closest_pixel_V_521_0149_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_521_0149_out,
        closest_pixel_V_522_0151_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_522_0151_out,
        closest_pixel_V_523_0153_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_523_0153_out,
        closest_pixel_V_524_0155_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_524_0155_out,
        closest_pixel_V_525_0157_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_525_0157_out,
        closest_pixel_V_526_0159_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_526_0159_out,
        closest_pixel_V_527_0161_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_527_0161_out,
        closest_pixel_V_528_0163_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_528_0163_out,
        closest_pixel_V_529_0165_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_529_0165_out,
        closest_pixel_V_530_0167_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_530_0167_out,
        closest_pixel_V_531_0169_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_531_0169_out,
        closest_pixel_V_532_0171_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_532_0171_out,
        closest_pixel_V_533_0173_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_533_0173_out,
        closest_pixel_V_534_0175_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_534_0175_out,
        closest_pixel_V_535_0177_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_535_0177_out,
        closest_pixel_V_536_0179_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_536_0179_out,
        closest_pixel_V_537_0181_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_537_0181_out,
        closest_pixel_V_538_0183_reload => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_closest_pixel_V_538_0183_out,
        out_stream_TDATA => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDATA,
        out_stream_TVALID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID,
        out_stream_TKEEP => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TKEEP,
        out_stream_TSTRB => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TSTRB,
        out_stream_TUSER => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TUSER,
        out_stream_TLAST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TLAST,
        out_stream_TID => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TID,
        out_stream_TDEST => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDEST);

    CONTROL_BUS_s_axi_U : component hyperspectral_hw_wrapped_CONTROL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CONTROL_BUS_AWVALID,
        AWREADY => s_axi_CONTROL_BUS_AWREADY,
        AWADDR => s_axi_CONTROL_BUS_AWADDR,
        WVALID => s_axi_CONTROL_BUS_WVALID,
        WREADY => s_axi_CONTROL_BUS_WREADY,
        WDATA => s_axi_CONTROL_BUS_WDATA,
        WSTRB => s_axi_CONTROL_BUS_WSTRB,
        ARVALID => s_axi_CONTROL_BUS_ARVALID,
        ARREADY => s_axi_CONTROL_BUS_ARREADY,
        ARADDR => s_axi_CONTROL_BUS_ARADDR,
        RVALID => s_axi_CONTROL_BUS_RVALID,
        RREADY => s_axi_CONTROL_BUS_RREADY,
        RDATA => s_axi_CONTROL_BUS_RDATA,
        RRESP => s_axi_CONTROL_BUS_RRESP,
        BVALID => s_axi_CONTROL_BUS_BVALID,
        BREADY => s_axi_CONTROL_BUS_BREADY,
        BRESP => s_axi_CONTROL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    uitofp_32ns_32_4_no_dsp_1_U753 : component hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_distance_V_out,
        ce => grp_fu_3260_ce,
        dout => grp_fu_3260_p1);

    regslice_both_in_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 32)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TKEEP_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TSTRB_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 4)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TUSER_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TLAST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TID_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component hyperspectral_hw_wrapped_regslice_both
    generic map (
        DataWidth => 5)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDEST_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state97)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_ready = ap_const_logic_1)) then 
                    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then
                ref_pixel_V_load_100_reg_6108 <= ref_pixel_V_q1;
                ref_pixel_V_load_101_reg_6113 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                ref_pixel_V_load_102_reg_6128 <= ref_pixel_V_q1;
                ref_pixel_V_load_103_reg_6133 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state57)) then
                ref_pixel_V_load_104_reg_6148 <= ref_pixel_V_q1;
                ref_pixel_V_load_105_reg_6153 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                ref_pixel_V_load_106_reg_6168 <= ref_pixel_V_q1;
                ref_pixel_V_load_107_reg_6173 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                ref_pixel_V_load_108_reg_6188 <= ref_pixel_V_q1;
                ref_pixel_V_load_109_reg_6193 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ref_pixel_V_load_10_reg_5208 <= ref_pixel_V_q1;
                ref_pixel_V_load_11_reg_5213 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                ref_pixel_V_load_110_reg_6208 <= ref_pixel_V_q1;
                ref_pixel_V_load_111_reg_6213 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state61)) then
                ref_pixel_V_load_112_reg_6228 <= ref_pixel_V_q1;
                ref_pixel_V_load_113_reg_6233 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                ref_pixel_V_load_114_reg_6248 <= ref_pixel_V_q1;
                ref_pixel_V_load_115_reg_6253 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state63)) then
                ref_pixel_V_load_116_reg_6268 <= ref_pixel_V_q1;
                ref_pixel_V_load_117_reg_6273 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state64)) then
                ref_pixel_V_load_118_reg_6288 <= ref_pixel_V_q1;
                ref_pixel_V_load_119_reg_6293 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                ref_pixel_V_load_120_reg_6308 <= ref_pixel_V_q1;
                ref_pixel_V_load_121_reg_6313 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                ref_pixel_V_load_122_reg_6328 <= ref_pixel_V_q1;
                ref_pixel_V_load_123_reg_6333 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                ref_pixel_V_load_124_reg_6348 <= ref_pixel_V_q1;
                ref_pixel_V_load_125_reg_6353 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                ref_pixel_V_load_126_reg_6368 <= ref_pixel_V_q1;
                ref_pixel_V_load_127_reg_6373 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                ref_pixel_V_load_128_reg_6388 <= ref_pixel_V_q1;
                ref_pixel_V_load_129_reg_6393 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                ref_pixel_V_load_12_reg_5228 <= ref_pixel_V_q1;
                ref_pixel_V_load_13_reg_5233 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                ref_pixel_V_load_130_reg_6408 <= ref_pixel_V_q1;
                ref_pixel_V_load_131_reg_6413 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                ref_pixel_V_load_132_reg_6428 <= ref_pixel_V_q1;
                ref_pixel_V_load_133_reg_6433 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                ref_pixel_V_load_134_reg_6448 <= ref_pixel_V_q1;
                ref_pixel_V_load_135_reg_6453 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                ref_pixel_V_load_136_reg_6468 <= ref_pixel_V_q1;
                ref_pixel_V_load_137_reg_6473 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                ref_pixel_V_load_138_reg_6488 <= ref_pixel_V_q1;
                ref_pixel_V_load_139_reg_6493 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state75)) then
                ref_pixel_V_load_140_reg_6508 <= ref_pixel_V_q1;
                ref_pixel_V_load_141_reg_6513 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                ref_pixel_V_load_142_reg_6528 <= ref_pixel_V_q1;
                ref_pixel_V_load_143_reg_6533 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state77)) then
                ref_pixel_V_load_144_reg_6548 <= ref_pixel_V_q1;
                ref_pixel_V_load_145_reg_6553 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                ref_pixel_V_load_146_reg_6568 <= ref_pixel_V_q1;
                ref_pixel_V_load_147_reg_6573 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state79)) then
                ref_pixel_V_load_148_reg_6588 <= ref_pixel_V_q1;
                ref_pixel_V_load_149_reg_6593 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                ref_pixel_V_load_14_reg_5248 <= ref_pixel_V_q1;
                ref_pixel_V_load_15_reg_5253 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                ref_pixel_V_load_150_reg_6608 <= ref_pixel_V_q1;
                ref_pixel_V_load_151_reg_6613 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                ref_pixel_V_load_152_reg_6628 <= ref_pixel_V_q1;
                ref_pixel_V_load_153_reg_6633 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state82)) then
                ref_pixel_V_load_154_reg_6648 <= ref_pixel_V_q1;
                ref_pixel_V_load_155_reg_6653 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                ref_pixel_V_load_156_reg_6668 <= ref_pixel_V_q1;
                ref_pixel_V_load_157_reg_6673 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state84)) then
                ref_pixel_V_load_158_reg_6688 <= ref_pixel_V_q1;
                ref_pixel_V_load_159_reg_6693 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state85)) then
                ref_pixel_V_load_160_reg_6708 <= ref_pixel_V_q1;
                ref_pixel_V_load_161_reg_6713 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then
                ref_pixel_V_load_162_reg_6728 <= ref_pixel_V_q1;
                ref_pixel_V_load_163_reg_6733 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state87)) then
                ref_pixel_V_load_164_reg_6748 <= ref_pixel_V_q1;
                ref_pixel_V_load_165_reg_6753 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state88)) then
                ref_pixel_V_load_166_reg_6768 <= ref_pixel_V_q1;
                ref_pixel_V_load_167_reg_6773 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state89)) then
                ref_pixel_V_load_168_reg_6788 <= ref_pixel_V_q1;
                ref_pixel_V_load_169_reg_6793 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                ref_pixel_V_load_16_reg_5268 <= ref_pixel_V_q1;
                ref_pixel_V_load_17_reg_5273 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state90)) then
                ref_pixel_V_load_170_reg_6808 <= ref_pixel_V_q1;
                ref_pixel_V_load_171_reg_6813 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state91)) then
                ref_pixel_V_load_172_reg_6828 <= ref_pixel_V_q1;
                ref_pixel_V_load_173_reg_6833 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state92)) then
                ref_pixel_V_load_174_reg_6848 <= ref_pixel_V_q1;
                ref_pixel_V_load_175_reg_6853 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state93)) then
                ref_pixel_V_load_176_reg_6868 <= ref_pixel_V_q1;
                ref_pixel_V_load_177_reg_6873 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state94)) then
                ref_pixel_V_load_178_reg_6888 <= ref_pixel_V_q1;
                ref_pixel_V_load_179_reg_6893 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                ref_pixel_V_load_18_reg_5288 <= ref_pixel_V_q1;
                ref_pixel_V_load_19_reg_5293 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                ref_pixel_V_load_1_reg_5113 <= ref_pixel_V_q0;
                ref_pixel_V_load_reg_5108 <= ref_pixel_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                ref_pixel_V_load_20_reg_5308 <= ref_pixel_V_q1;
                ref_pixel_V_load_21_reg_5313 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                ref_pixel_V_load_22_reg_5328 <= ref_pixel_V_q1;
                ref_pixel_V_load_23_reg_5333 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                ref_pixel_V_load_24_reg_5348 <= ref_pixel_V_q1;
                ref_pixel_V_load_25_reg_5353 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                ref_pixel_V_load_26_reg_5368 <= ref_pixel_V_q1;
                ref_pixel_V_load_27_reg_5373 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                ref_pixel_V_load_28_reg_5388 <= ref_pixel_V_q1;
                ref_pixel_V_load_29_reg_5393 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                ref_pixel_V_load_2_reg_5128 <= ref_pixel_V_q1;
                ref_pixel_V_load_3_reg_5133 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                ref_pixel_V_load_30_reg_5408 <= ref_pixel_V_q1;
                ref_pixel_V_load_31_reg_5413 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                ref_pixel_V_load_32_reg_5428 <= ref_pixel_V_q1;
                ref_pixel_V_load_33_reg_5433 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                ref_pixel_V_load_34_reg_5448 <= ref_pixel_V_q1;
                ref_pixel_V_load_35_reg_5453 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                ref_pixel_V_load_36_reg_5468 <= ref_pixel_V_q1;
                ref_pixel_V_load_37_reg_5473 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                ref_pixel_V_load_38_reg_5488 <= ref_pixel_V_q1;
                ref_pixel_V_load_39_reg_5493 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                ref_pixel_V_load_40_reg_5508 <= ref_pixel_V_q1;
                ref_pixel_V_load_41_reg_5513 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                ref_pixel_V_load_42_reg_5528 <= ref_pixel_V_q1;
                ref_pixel_V_load_43_reg_5533 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then
                ref_pixel_V_load_44_reg_5548 <= ref_pixel_V_q1;
                ref_pixel_V_load_45_reg_5553 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state28)) then
                ref_pixel_V_load_46_reg_5568 <= ref_pixel_V_q1;
                ref_pixel_V_load_47_reg_5573 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                ref_pixel_V_load_48_reg_5588 <= ref_pixel_V_q1;
                ref_pixel_V_load_49_reg_5593 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                ref_pixel_V_load_4_reg_5148 <= ref_pixel_V_q1;
                ref_pixel_V_load_5_reg_5153 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                ref_pixel_V_load_50_reg_5608 <= ref_pixel_V_q1;
                ref_pixel_V_load_51_reg_5613 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                ref_pixel_V_load_52_reg_5628 <= ref_pixel_V_q1;
                ref_pixel_V_load_53_reg_5633 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                ref_pixel_V_load_54_reg_5648 <= ref_pixel_V_q1;
                ref_pixel_V_load_55_reg_5653 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                ref_pixel_V_load_56_reg_5668 <= ref_pixel_V_q1;
                ref_pixel_V_load_57_reg_5673 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                ref_pixel_V_load_58_reg_5688 <= ref_pixel_V_q1;
                ref_pixel_V_load_59_reg_5693 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                ref_pixel_V_load_60_reg_5708 <= ref_pixel_V_q1;
                ref_pixel_V_load_61_reg_5713 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                ref_pixel_V_load_62_reg_5728 <= ref_pixel_V_q1;
                ref_pixel_V_load_63_reg_5733 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                ref_pixel_V_load_64_reg_5748 <= ref_pixel_V_q1;
                ref_pixel_V_load_65_reg_5753 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                ref_pixel_V_load_66_reg_5768 <= ref_pixel_V_q1;
                ref_pixel_V_load_67_reg_5773 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                ref_pixel_V_load_68_reg_5788 <= ref_pixel_V_q1;
                ref_pixel_V_load_69_reg_5793 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ref_pixel_V_load_6_reg_5168 <= ref_pixel_V_q1;
                ref_pixel_V_load_7_reg_5173 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                ref_pixel_V_load_70_reg_5808 <= ref_pixel_V_q1;
                ref_pixel_V_load_71_reg_5813 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                ref_pixel_V_load_72_reg_5828 <= ref_pixel_V_q1;
                ref_pixel_V_load_73_reg_5833 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state42)) then
                ref_pixel_V_load_74_reg_5848 <= ref_pixel_V_q1;
                ref_pixel_V_load_75_reg_5853 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                ref_pixel_V_load_76_reg_5868 <= ref_pixel_V_q1;
                ref_pixel_V_load_77_reg_5873 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state44)) then
                ref_pixel_V_load_78_reg_5888 <= ref_pixel_V_q1;
                ref_pixel_V_load_79_reg_5893 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state45)) then
                ref_pixel_V_load_80_reg_5908 <= ref_pixel_V_q1;
                ref_pixel_V_load_81_reg_5913 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                ref_pixel_V_load_82_reg_5928 <= ref_pixel_V_q1;
                ref_pixel_V_load_83_reg_5933 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                ref_pixel_V_load_84_reg_5948 <= ref_pixel_V_q1;
                ref_pixel_V_load_85_reg_5953 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state48)) then
                ref_pixel_V_load_86_reg_5968 <= ref_pixel_V_q1;
                ref_pixel_V_load_87_reg_5973 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                ref_pixel_V_load_88_reg_5988 <= ref_pixel_V_q1;
                ref_pixel_V_load_89_reg_5993 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                ref_pixel_V_load_8_reg_5188 <= ref_pixel_V_q1;
                ref_pixel_V_load_9_reg_5193 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state50)) then
                ref_pixel_V_load_90_reg_6008 <= ref_pixel_V_q1;
                ref_pixel_V_load_91_reg_6013 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state51)) then
                ref_pixel_V_load_92_reg_6028 <= ref_pixel_V_q1;
                ref_pixel_V_load_93_reg_6033 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                ref_pixel_V_load_94_reg_6048 <= ref_pixel_V_q1;
                ref_pixel_V_load_95_reg_6053 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                ref_pixel_V_load_96_reg_6068 <= ref_pixel_V_q1;
                ref_pixel_V_load_97_reg_6073 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                ref_pixel_V_load_98_reg_6088 <= ref_pixel_V_q1;
                ref_pixel_V_load_99_reg_6093 <= ref_pixel_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state95, ap_CS_fsm_state98, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state95) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state96;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state99;
                else
                    ap_NS_fsm <= ap_ST_fsm_state98;
                end if;
            when ap_ST_fsm_state99 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then
                    ap_NS_fsm <= ap_ST_fsm_state100;
                else
                    ap_NS_fsm <= ap_ST_fsm_state99;
                end if;
            when ap_ST_fsm_state100 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then
                    ap_NS_fsm <= ap_ST_fsm_state101;
                else
                    ap_NS_fsm <= ap_ST_fsm_state100;
                end if;
            when ap_ST_fsm_state101 => 
                if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then
                    ap_NS_fsm <= ap_ST_fsm_state102;
                else
                    ap_NS_fsm <= ap_ST_fsm_state101;
                end if;
            when ap_ST_fsm_state102 => 
                if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state102;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state100 <= ap_CS_fsm(99);
    ap_CS_fsm_state101 <= ap_CS_fsm(100);
    ap_CS_fsm_state102 <= ap_CS_fsm(101);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state63 <= ap_CS_fsm(62);
    ap_CS_fsm_state64 <= ap_CS_fsm(63);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state93 <= ap_CS_fsm(92);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_CS_fsm_state97 <= ap_CS_fsm(96);
    ap_CS_fsm_state98 <= ap_CS_fsm(97);
    ap_CS_fsm_state99 <= ap_CS_fsm(98);

    ap_ST_fsm_state100_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state100_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state100_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state101_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state101_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state101_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state102_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) then 
            ap_ST_fsm_state102_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state102_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;

    ap_ST_fsm_state95_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state95_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state95_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;

    ap_ST_fsm_state98_blk_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done)
    begin
        if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state98_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state98_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state99_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state99_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state99_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state102_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
                ap_block_state102 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state102, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state102, regslice_both_out_stream_V_data_V_U_apdone_blk, out_stream_TREADY_int_regslice)
    begin
        if ((not(((out_stream_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state102))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    e_data_V_fu_3995_p1 <= grp_fu_3260_p1;

    grp_fu_3260_ce_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)) or ((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_done = ap_const_logic_1)))) then 
            grp_fu_3260_ce <= ap_const_logic_1;
        else 
            grp_fu_3260_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_ap_start_reg;
    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state98);
    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_in_stream_TREADY, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_in_stream_TREADY, ap_CS_fsm_state3, ap_CS_fsm_state95)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_in_stream_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            in_stream_TREADY_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_in_stream_TREADY;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, ap_CS_fsm_state102, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state102) or (ap_const_logic_1 = ap_CS_fsm_state101) or (ap_const_logic_1 = ap_CS_fsm_state100) or (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, e_data_V_fu_3995_p1, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDATA, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then 
            out_stream_TDATA_int_regslice <= e_data_V_fu_3995_p1;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_j_out;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679_min_pixel_index_i_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TDATA_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_stream_TDEST_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDEST, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then 
            out_stream_TDEST_int_regslice <= ap_const_lv5_C;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            out_stream_TDEST_int_regslice <= ap_const_lv5_A;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TDEST_int_regslice <= ap_const_lv5_8;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TDEST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TDEST;
        else 
            out_stream_TDEST_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TID_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101))) then 
            out_stream_TID_int_regslice <= ap_const_lv5_B;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100))) then 
            out_stream_TID_int_regslice <= ap_const_lv5_9;
        elsif (((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99))) then 
            out_stream_TID_int_regslice <= ap_const_lv5_7;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TID;
        else 
            out_stream_TID_int_regslice <= "XXXXX";
        end if; 
    end process;


    out_stream_TKEEP_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TKEEP, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TKEEP_int_regslice <= ap_const_lv4_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TKEEP_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TKEEP;
        else 
            out_stream_TKEEP_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TLAST_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TLAST, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TLAST_int_regslice <= ap_const_lv1_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TLAST_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TLAST;
        else 
            out_stream_TLAST_int_regslice <= "X";
        end if; 
    end process;


    out_stream_TSTRB_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TSTRB, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TSTRB_int_regslice <= ap_const_lv4_F;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TSTRB_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TSTRB;
        else 
            out_stream_TSTRB_int_regslice <= "XXXX";
        end if; 
    end process;


    out_stream_TUSER_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TUSER, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TUSER_int_regslice <= ap_const_lv4_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TUSER_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TUSER;
        else 
            out_stream_TUSER_int_regslice <= "XXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state99, ap_CS_fsm_state100, ap_CS_fsm_state101, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID, ap_CS_fsm_state98, out_stream_TREADY_int_regslice)
    begin
        if ((((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state101)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state100)) or ((out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state99)))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            out_stream_TVALID_int_regslice <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062_out_stream_TVALID;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AF(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AD(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            ref_pixel_V_address0 <= ap_const_lv64_AB(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A9(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A7(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A5(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            ref_pixel_V_address0 <= ap_const_lv64_A1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            ref_pixel_V_address0 <= ap_const_lv64_99(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            ref_pixel_V_address0 <= ap_const_lv64_97(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            ref_pixel_V_address0 <= ap_const_lv64_95(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ref_pixel_V_address0 <= ap_const_lv64_93(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            ref_pixel_V_address0 <= ap_const_lv64_91(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            ref_pixel_V_address0 <= ap_const_lv64_8B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            ref_pixel_V_address0 <= ap_const_lv64_89(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            ref_pixel_V_address0 <= ap_const_lv64_87(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            ref_pixel_V_address0 <= ap_const_lv64_85(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            ref_pixel_V_address0 <= ap_const_lv64_83(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ref_pixel_V_address0 <= ap_const_lv64_81(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ref_pixel_V_address0 <= ap_const_lv64_79(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            ref_pixel_V_address0 <= ap_const_lv64_77(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ref_pixel_V_address0 <= ap_const_lv64_75(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            ref_pixel_V_address0 <= ap_const_lv64_73(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            ref_pixel_V_address0 <= ap_const_lv64_71(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ref_pixel_V_address0 <= ap_const_lv64_6B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ref_pixel_V_address0 <= ap_const_lv64_69(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            ref_pixel_V_address0 <= ap_const_lv64_67(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            ref_pixel_V_address0 <= ap_const_lv64_65(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ref_pixel_V_address0 <= ap_const_lv64_63(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            ref_pixel_V_address0 <= ap_const_lv64_61(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ref_pixel_V_address0 <= ap_const_lv64_59(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ref_pixel_V_address0 <= ap_const_lv64_57(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ref_pixel_V_address0 <= ap_const_lv64_55(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ref_pixel_V_address0 <= ap_const_lv64_53(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            ref_pixel_V_address0 <= ap_const_lv64_51(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ref_pixel_V_address0 <= ap_const_lv64_4B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ref_pixel_V_address0 <= ap_const_lv64_49(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ref_pixel_V_address0 <= ap_const_lv64_47(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            ref_pixel_V_address0 <= ap_const_lv64_45(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            ref_pixel_V_address0 <= ap_const_lv64_43(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            ref_pixel_V_address0 <= ap_const_lv64_41(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ref_pixel_V_address0 <= ap_const_lv64_39(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ref_pixel_V_address0 <= ap_const_lv64_37(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ref_pixel_V_address0 <= ap_const_lv64_35(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ref_pixel_V_address0 <= ap_const_lv64_33(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ref_pixel_V_address0 <= ap_const_lv64_31(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ref_pixel_V_address0 <= ap_const_lv64_2B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ref_pixel_V_address0 <= ap_const_lv64_29(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ref_pixel_V_address0 <= ap_const_lv64_27(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ref_pixel_V_address0 <= ap_const_lv64_25(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ref_pixel_V_address0 <= ap_const_lv64_23(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ref_pixel_V_address0 <= ap_const_lv64_21(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_pixel_V_address0 <= ap_const_lv64_19(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_pixel_V_address0 <= ap_const_lv64_17(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_pixel_V_address0 <= ap_const_lv64_15(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_pixel_V_address0 <= ap_const_lv64_13(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_pixel_V_address0 <= ap_const_lv64_11(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_pixel_V_address0 <= ap_const_lv64_F(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ref_pixel_V_address0 <= ap_const_lv64_D(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ref_pixel_V_address0 <= ap_const_lv64_B(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ref_pixel_V_address0 <= ap_const_lv64_9(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ref_pixel_V_address0 <= ap_const_lv64_7(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ref_pixel_V_address0 <= ap_const_lv64_5(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ref_pixel_V_address0 <= ap_const_lv64_3(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ref_pixel_V_address0 <= ap_const_lv64_1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_address0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address0;
        else 
            ref_pixel_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    ref_pixel_V_address1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state93)) then 
            ref_pixel_V_address1 <= ap_const_lv64_B2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            ref_pixel_V_address1 <= ap_const_lv64_B0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AE(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AC(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            ref_pixel_V_address1 <= ap_const_lv64_AA(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A8(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A6(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A4(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            ref_pixel_V_address1 <= ap_const_lv64_9A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            ref_pixel_V_address1 <= ap_const_lv64_98(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state79)) then 
            ref_pixel_V_address1 <= ap_const_lv64_96(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            ref_pixel_V_address1 <= ap_const_lv64_94(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            ref_pixel_V_address1 <= ap_const_lv64_92(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state76)) then 
            ref_pixel_V_address1 <= ap_const_lv64_90(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            ref_pixel_V_address1 <= ap_const_lv64_88(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            ref_pixel_V_address1 <= ap_const_lv64_86(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            ref_pixel_V_address1 <= ap_const_lv64_84(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
            ref_pixel_V_address1 <= ap_const_lv64_82(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state68)) then 
            ref_pixel_V_address1 <= ap_const_lv64_80(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state66)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state65)) then 
            ref_pixel_V_address1 <= ap_const_lv64_7A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            ref_pixel_V_address1 <= ap_const_lv64_78(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            ref_pixel_V_address1 <= ap_const_lv64_76(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            ref_pixel_V_address1 <= ap_const_lv64_74(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            ref_pixel_V_address1 <= ap_const_lv64_72(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            ref_pixel_V_address1 <= ap_const_lv64_70(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            ref_pixel_V_address1 <= ap_const_lv64_68(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            ref_pixel_V_address1 <= ap_const_lv64_66(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
            ref_pixel_V_address1 <= ap_const_lv64_64(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            ref_pixel_V_address1 <= ap_const_lv64_62(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            ref_pixel_V_address1 <= ap_const_lv64_60(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            ref_pixel_V_address1 <= ap_const_lv64_5A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            ref_pixel_V_address1 <= ap_const_lv64_58(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            ref_pixel_V_address1 <= ap_const_lv64_56(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            ref_pixel_V_address1 <= ap_const_lv64_54(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            ref_pixel_V_address1 <= ap_const_lv64_52(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            ref_pixel_V_address1 <= ap_const_lv64_50(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            ref_pixel_V_address1 <= ap_const_lv64_48(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            ref_pixel_V_address1 <= ap_const_lv64_46(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
            ref_pixel_V_address1 <= ap_const_lv64_44(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            ref_pixel_V_address1 <= ap_const_lv64_42(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            ref_pixel_V_address1 <= ap_const_lv64_40(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ref_pixel_V_address1 <= ap_const_lv64_3A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            ref_pixel_V_address1 <= ap_const_lv64_38(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            ref_pixel_V_address1 <= ap_const_lv64_36(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            ref_pixel_V_address1 <= ap_const_lv64_34(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            ref_pixel_V_address1 <= ap_const_lv64_32(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            ref_pixel_V_address1 <= ap_const_lv64_30(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            ref_pixel_V_address1 <= ap_const_lv64_28(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            ref_pixel_V_address1 <= ap_const_lv64_26(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            ref_pixel_V_address1 <= ap_const_lv64_24(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            ref_pixel_V_address1 <= ap_const_lv64_22(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            ref_pixel_V_address1 <= ap_const_lv64_20(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            ref_pixel_V_address1 <= ap_const_lv64_1A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            ref_pixel_V_address1 <= ap_const_lv64_18(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            ref_pixel_V_address1 <= ap_const_lv64_16(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            ref_pixel_V_address1 <= ap_const_lv64_14(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            ref_pixel_V_address1 <= ap_const_lv64_12(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ref_pixel_V_address1 <= ap_const_lv64_10(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ref_pixel_V_address1 <= ap_const_lv64_E(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            ref_pixel_V_address1 <= ap_const_lv64_C(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            ref_pixel_V_address1 <= ap_const_lv64_A(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            ref_pixel_V_address1 <= ap_const_lv64_8(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ref_pixel_V_address1 <= ap_const_lv64_6(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ref_pixel_V_address1 <= ap_const_lv64_4(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ref_pixel_V_address1 <= ap_const_lv64_2(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            ref_pixel_V_address1 <= ap_const_lv64_0(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_address1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_address1;
        else 
            ref_pixel_V_address1 <= "XXXXXXXX";
        end if; 
    end process;


    ref_pixel_V_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce0, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ref_pixel_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_ce0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce0;
        else 
            ref_pixel_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_ce1_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40, ap_CS_fsm_state41, ap_CS_fsm_state42, ap_CS_fsm_state43, ap_CS_fsm_state44, ap_CS_fsm_state45, ap_CS_fsm_state46, ap_CS_fsm_state47, ap_CS_fsm_state48, ap_CS_fsm_state49, ap_CS_fsm_state50, ap_CS_fsm_state51, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state54, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state58, ap_CS_fsm_state59, ap_CS_fsm_state60, ap_CS_fsm_state61, ap_CS_fsm_state62, ap_CS_fsm_state63, ap_CS_fsm_state64, ap_CS_fsm_state65, ap_CS_fsm_state66, ap_CS_fsm_state67, ap_CS_fsm_state68, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_CS_fsm_state71, ap_CS_fsm_state72, ap_CS_fsm_state73, ap_CS_fsm_state74, ap_CS_fsm_state75, ap_CS_fsm_state76, ap_CS_fsm_state77, ap_CS_fsm_state78, ap_CS_fsm_state79, ap_CS_fsm_state80, ap_CS_fsm_state81, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86, ap_CS_fsm_state87, ap_CS_fsm_state88, ap_CS_fsm_state89, ap_CS_fsm_state90, ap_CS_fsm_state91, ap_CS_fsm_state92, ap_CS_fsm_state93, grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce1, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state79) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state75) or (ap_const_logic_1 = ap_CS_fsm_state74) or (ap_const_logic_1 = ap_CS_fsm_state73) or (ap_const_logic_1 = ap_CS_fsm_state72) or (ap_const_logic_1 = ap_CS_fsm_state71) or (ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69) or (ap_const_logic_1 = ap_CS_fsm_state68) or (ap_const_logic_1 = ap_CS_fsm_state67) or (ap_const_logic_1 = ap_CS_fsm_state66) or (ap_const_logic_1 = ap_CS_fsm_state65) or (ap_const_logic_1 = ap_CS_fsm_state64) or (ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state61) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state57) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state50) or (ap_const_logic_1 = ap_CS_fsm_state49) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state47) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state93) or (ap_const_logic_1 = ap_CS_fsm_state92) or (ap_const_logic_1 = ap_CS_fsm_state91) or (ap_const_logic_1 = ap_CS_fsm_state90) or (ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state88) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ref_pixel_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_ce1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_ce1;
        else 
            ref_pixel_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_we0_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_we0 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we0;
        else 
            ref_pixel_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    ref_pixel_V_we1_assign_proc : process(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            ref_pixel_V_we1 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660_ref_pixel_V_we1;
        else 
            ref_pixel_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
