// Auto generated by IPDOC
  #include "common.h"
  #ifdef USE_BANKING
  #pragma codeseg BANK1
  #pragma constseg BANK1
  #endif
  void trx_ivref_vddr_rx_1st(void) BANKING_CTRL {
    reg_TRX_VDDR_CLKTOP_DLL_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_PI_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_A90_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_DIV2_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_SKEW_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_ADC_THCLK_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_ADC_DRV_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_VDDL_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_TXDATA_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_TXCLK_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_TXPRE_CAL_VAL_MAX_LANE_4_0 = 31;
    reg_TRX_VDDR_CLKTOP_DLL_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_PI_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_A90_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_DIV2_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_SKEW_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_ADC_THCLK_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_ADC_DRV_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_VDDL_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_TXDATA_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_TXCLK_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_TXPRE_CAL_RESULT_EXT_LANE_4_0 = 16;
    reg_TRX_VDDR_CLKTOP_DLL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_PI_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_A90_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_DIV2_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_SKEW_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_ADC_THCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_ADC_DRV_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_VDDL_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_TXDATA_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_TXCLK_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_TXPRE_CAL_SAMPLE_PULSE_DIV_LANE_7_0 = 8;
    reg_TRX_VDDR_CLKTOP_DLL_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_PI_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_PI_EOM_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_A90_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_DIV2_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_SKEW_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_ADC_THCLK_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_ADC_DRV_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CTLE_LCL_VDDL_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_CLKTOP_VDDL_CAL_BYPASS_EN_LANE = 0;
    reg_TRX_VDDR_TXDATA_CAL_BYPASS_EN_LANE = 1;
    reg_TRX_VDDR_TXCLK_CAL_BYPASS_EN_LANE = 1;
    reg_TRX_VDDR_TXPRE_CAL_BYPASS_EN_LANE = 1;
    reg_TRX_IVREF_VDDR_TOP_START_LANE = 0;
    reg_TRX_IVREF_VDDR_TOP_START_LANE = 1;
    delay(Tus);
    while(reg_TRX_IVREF_VDDR_TOP_DONE_LANE == 0){
    }
    reg_TRX_IVREF_VDDR_TOP_START_LANE = 0;
  }
