// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/Stream_Synchronizer.v
// Created: 2026-02-04 22:38:43
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Stream_Synchronizer
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Coarse Time Sync/Stream 
// Synchronize
// Hierarchy Level: 2
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Stream_Synchronizer
          (clk,
           reset,
           enb_1_8_1,
           enb_1_8_0,
           enb,
           corrValid,
           dataIn_re,
           dataIn_im,
           dataValid,
           dataOut_re,
           dataOut_im,
           validOut);


  input   clk;
  input   reset;
  input   enb_1_8_1;
  input   enb_1_8_0;
  input   enb;
  input   corrValid;
  input   signed [15:0] dataIn_re;  // sfix16_En12
  input   signed [15:0] dataIn_im;  // sfix16_En12
  input   dataValid;
  output  signed [15:0] dataOut_re;  // sfix16_En12
  output  signed [15:0] dataOut_im;  // sfix16_En12
  output  validOut;


  reg  [14:0] Delay5_reg;  // ufix1 [15]
  wire Delay5_out1;
  wire Delay5_out1_1;
  reg  Delay5_out1_2;
  wire corrValid_1;
  reg  corrValid_2;
  wire Logical_Operator8_out1;
  reg  Logical_Operator8_out1_1;
  reg  Delay1_bypass_reg;  // ufix1
  wire Delay1_out1;
  reg signed [15:0] Delay4_out1_re;  // sfix16_En12
  reg signed [15:0] Delay4_out1_im;  // sfix16_En12
  wire signed [15:0] Delay4_out1_re_1;  // sfix16_En12
  wire signed [15:0] Delay4_out1_im_1;  // sfix16_En12
  reg signed [15:0] StreamSyncronizer1_bypass_reg_re;  // sfix16_En12
  reg signed [15:0] StreamSyncronizer1_bypass_reg_im;  // sfix16_En12
  wire signed [15:0] Delay4_out1_re_2;  // sfix16_En12
  wire signed [15:0] Delay4_out1_im_2;  // sfix16_En12
  reg  Delay6_out1;
  wire Delay6_out1_1;
  reg  StreamSyncronizer2_bypass_reg;  // ufix1
  wire Delay6_out1_2;
  wire signed [15:0] dataOut_re_1;  // sfix16_En12
  wire signed [15:0] dataOut_im_1;  // sfix16_En12
  wire validOut_1;
  reg signed [15:0] Delay2_out1_re;  // sfix16_En12
  reg signed [15:0] Delay2_out1_im;  // sfix16_En12
  reg  Delay3_out1;


  always @(posedge clk or posedge reset)
    begin : Delay5_process
      if (reset == 1'b1) begin
        Delay5_reg <= {15{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          Delay5_reg[0] <= corrValid;
          Delay5_reg[32'sd14:32'sd1] <= Delay5_reg[32'sd13:32'sd0];
        end
      end
    end

  assign Delay5_out1 = Delay5_reg[14];

  assign Delay5_out1_1 = Delay5_out1;

  always @(posedge clk or posedge reset)
    begin : rd_0_process
      if (reset == 1'b1) begin
        Delay5_out1_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          Delay5_out1_2 <= Delay5_out1_1;
        end
      end
    end

  assign corrValid_1 = corrValid;

  always @(posedge clk or posedge reset)
    begin : rd_1_process
      if (reset == 1'b1) begin
        corrValid_2 <= 1'b0;
      end
      else begin
        if (enb) begin
          corrValid_2 <= corrValid_1;
        end
      end
    end

  assign Logical_Operator8_out1 = Delay5_out1_2 | corrValid_2;

  always @(posedge clk or posedge reset)
    begin : crp_out_delay_process
      if (reset == 1'b1) begin
        Logical_Operator8_out1_1 <= 1'b0;
      end
      else begin
        if (enb) begin
          Logical_Operator8_out1_1 <= Logical_Operator8_out1;
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : Delay1_bypass_process
      if (reset == 1'b1) begin
        Delay1_bypass_reg <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          Delay1_bypass_reg <= Logical_Operator8_out1_1;
        end
      end
    end

  assign Delay1_out1 = (enb_1_8_1 == 1'b1 ? Logical_Operator8_out1_1 :
              Delay1_bypass_reg);

  always @(posedge clk or posedge reset)
    begin : Delay4_process
      if (reset == 1'b1) begin
        Delay4_out1_re <= 16'sb0000000000000000;
        Delay4_out1_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          Delay4_out1_re <= dataIn_re;
          Delay4_out1_im <= dataIn_im;
        end
      end
    end

  assign Delay4_out1_re_1 = Delay4_out1_re;

  assign Delay4_out1_im_1 = Delay4_out1_im;

  always @(posedge clk or posedge reset)
    begin : StreamSyncronizer1_bypass_process
      if (reset == 1'b1) begin
        StreamSyncronizer1_bypass_reg_re <= 16'sb0000000000000000;
        StreamSyncronizer1_bypass_reg_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_1) begin
          StreamSyncronizer1_bypass_reg_im <= Delay4_out1_im_1;
          StreamSyncronizer1_bypass_reg_re <= Delay4_out1_re_1;
        end
      end
    end

  assign Delay4_out1_re_2 = (enb_1_8_1 == 1'b1 ? Delay4_out1_re_1 :
              StreamSyncronizer1_bypass_reg_re);
  assign Delay4_out1_im_2 = (enb_1_8_1 == 1'b1 ? Delay4_out1_im_1 :
              StreamSyncronizer1_bypass_reg_im);

  always @(posedge clk or posedge reset)
    begin : Delay6_process
      if (reset == 1'b1) begin
        Delay6_out1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay6_out1 <= dataValid;
        end
      end
    end

  assign Delay6_out1_1 = Delay6_out1;

  always @(posedge clk or posedge reset)
    begin : StreamSyncronizer2_bypass_process
      if (reset == 1'b1) begin
        StreamSyncronizer2_bypass_reg <= 1'b0;
      end
      else begin
        if (enb_1_8_1) begin
          StreamSyncronizer2_bypass_reg <= Delay6_out1_1;
        end
      end
    end

  assign Delay6_out1_2 = (enb_1_8_1 == 1'b1 ? Delay6_out1_1 :
              StreamSyncronizer2_bypass_reg);

  StreamSyncronizer_block u_StreamSyncronizer (.clk(clk),
                                               .reset(reset),
                                               .enb_1_8_0(enb_1_8_0),
                                               .pop(Delay1_out1),
                                               .dataIn_re(Delay4_out1_re_2),  // sfix16_En12
                                               .dataIn_im(Delay4_out1_im_2),  // sfix16_En12
                                               .push(Delay6_out1_2),
                                               .dataOut_re(dataOut_re_1),  // sfix16_En12
                                               .dataOut_im(dataOut_im_1),  // sfix16_En12
                                               .validOut(validOut_1)
                                               );

  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_out1_re <= 16'sb0000000000000000;
        Delay2_out1_im <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          Delay2_out1_re <= dataOut_re_1;
          Delay2_out1_im <= dataOut_im_1;
        end
      end
    end

  assign dataOut_re = Delay2_out1_re;

  assign dataOut_im = Delay2_out1_im;

  always @(posedge clk or posedge reset)
    begin : Delay3_process
      if (reset == 1'b1) begin
        Delay3_out1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          Delay3_out1 <= validOut_1;
        end
      end
    end

  assign validOut = Delay3_out1;

endmodule  // Stream_Synchronizer

