<html><body><samp><pre>
<!@TC:1557799208>
#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: C:\lscc\diamond\3.10_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-EL0197T

# Mon May 13 21:00:08 2019

#Implementation: ram0

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557799210> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557799210> | Running in 64-bit mode 
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.10_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1557799210> | Setting time resolution to ps
@N: : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N::@XP_MSG">topram00.vhd(9)</a><!@TM:1557799210> | Top entity is set to topram00.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N:CD630:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799210> | Synthesizing work.topram00.topram0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\contRead00.vhd:9:7:9:17:@N:CD630:@XP_MSG">contRead00.vhd(9)</a><!@TM:1557799210> | Synthesizing work.contread00.contread0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\contRead00.vhd:37:5:37:14:@N:CD364:@XP_MSG">contRead00.vhd(37)</a><!@TM:1557799210> | Removing redundant assignment.
Post processing for work.contread00.contread0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\mux00.vhd:8:7:8:12:@N:CD630:@XP_MSG">mux00.vhd(8)</a><!@TM:1557799210> | Synthesizing work.mux00.mux0.
Post processing for work.mux00.mux0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\ram00.vhd:10:7:10:12:@N:CD630:@XP_MSG">ram00.vhd(10)</a><!@TM:1557799210> | Synthesizing work.ram00.ram0.
Post processing for work.ram00.ram0
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\ram00.vhd:26:7:26:15:@N:CL134:@XP_MSG">ram00.vhd(26)</a><!@TM:1557799210> | Found RAM swordram, depth=64, width=7
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:10:7:10:14:@N:CD630:@XP_MSG">coder00.vhd(10)</a><!@TM:1557799210> | Synthesizing work.coder00.coder0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:48:7:48:15:@N:CD364:@XP_MSG">coder00.vhd(48)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:87:7:87:15:@N:CD364:@XP_MSG">coder00.vhd(87)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:126:7:126:15:@N:CD364:@XP_MSG">coder00.vhd(126)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:165:7:165:15:@N:CD364:@XP_MSG">coder00.vhd(165)</a><!@TM:1557799210> | Removing redundant assignment.
Post processing for work.coder00.coder0
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\coder00.vhd:31:2:31:4:@N:CL189:@XP_MSG">coder00.vhd(31)</a><!@TM:1557799210> | Register bit outflagc is always 1.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\contring00.vhd:6:7:6:17:@N:CD630:@XP_MSG">contring00.vhd(6)</a><!@TM:1557799210> | Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\contring00.vhd:18:2:18:4:@W:CL279:@XP_MSG">contring00.vhd(18)</a><!@TM:1557799210> | Pruning register bits 2 to 0 of soutr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topdiv00.vhdl:7:7:7:15:@N:CD630:@XP_MSG">topdiv00.vhdl(7)</a><!@TM:1557799210> | Synthesizing work.topdiv00.topdiv0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">div00.vhdl(8)</a><!@TM:1557799210> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:25:6:25:12:@N:CD364:@XP_MSG">div00.vhdl(25)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:34:6:34:12:@N:CD364:@XP_MSG">div00.vhdl(34)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:43:6:43:12:@N:CD364:@XP_MSG">div00.vhdl(43)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:52:6:52:12:@N:CD364:@XP_MSG">div00.vhdl(52)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:61:6:61:12:@N:CD364:@XP_MSG">div00.vhdl(61)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:70:6:70:12:@N:CD364:@XP_MSG">div00.vhdl(70)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:79:6:79:12:@N:CD364:@XP_MSG">div00.vhdl(79)</a><!@TM:1557799210> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\div00.vhdl:88:6:88:12:@N:CD364:@XP_MSG">div00.vhdl(88)</a><!@TM:1557799210> | Removing redundant assignment.
Post processing for work.div00.div0
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\osc00.vhdl:6:7:6:12:@N:CD630:@XP_MSG">osc00.vhdl(6)</a><!@TM:1557799210> | Synthesizing work.osc00.osc0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1557799210> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1557799210> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.osc00.osc0
Post processing for work.topdiv00.topdiv0
Post processing for work.topram00.topram0

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 21:00:09 2019

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557799210> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N:NF107:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799210> | Selected library: work cell: topram00 view topram0 as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N:NF107:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799210> | Selected library: work cell: topram00 view topram0 as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 21:00:10 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 21:00:10 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557799208>
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017</a>
@N: : <!@TM:1557799212> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N:NF107:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799212> | Selected library: work cell: topram00 view topram0 as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\topram00.vhd:9:7:9:15:@N:NF107:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799212> | Selected library: work cell: topram00 view topram0 as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 13 21:00:11 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557799208>
Pre-mapping Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557799208>
# Mon May 13 21:00:12 2019

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1557799213> | No constraint file specified. 
Linked File: <a href="C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\ram0\ram0_scck.rpt:@XP_FILE">ram0_scck.rpt</a>
Printing clock  summary report in "C:\Users\Yair\Desktop\Arquitectura\Practicas\RAM00\Dynamic\Stack\ramVF\02\00\ram0\ram0_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1557799213> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1557799213> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 115MB)

<font color=#A52A2A>@W:<a href="@W:FX474:@XP_HELP">FX474</a> : <!@TM:1557799213> | User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </font> 
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=26  set on top level netlist topram00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                            Requested     Requested     Clock                                           Clock                     Clock
Level     Clock                            Frequency     Period        Type                                            Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                        Autoconstr_clkgroup_0     22   
1 .         div00|outdiv_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Autoconstr_clkgroup_0     42   
======================================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\yair\desktop\arquitectura\practicas\ram00\dynamic\stack\ramvf\02\00\div00.vhdl:20:2:20:4:@W:MT529:@XP_MSG">div00.vhdl(20)</a><!@TM:1557799213> | Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including RA00.DI01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 13 21:00:13 2019

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557799208>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1557799208>
# Mon May 13 21:00:14 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1557799215> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1557799215> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1557799215> | Auto Constrain mode is enabled 
@A:<a href="@A:BN321:@XP_HELP">BN321</a> : <!@TM:1557799215> | Found multiple drivers on net outcontW0[0] (in view: work.topram00(topram0)); if one driver is a constant (true or false), use Resolve Mixed Drivers option to connect the net to VCC or GND. 
<a name=error8></a><font color=red>@E: : <!@TM:1557799215> | Net outcontW0[0] (in view: work.topram00(topram0)) has conflicting drivers, the connections are</font> 
Connection 1: Direction is (Output ) pin:Q[0] inst:RA05.indirWrd[4:0] of PrimLib.dff(prim)
Connection 2: Direction is (Output ) pin:outcontc[0] inst:RA02 of work.coder00(coder0)
<a name=error9></a><font color=red>@E:<a href="@E:BN314:@XP_HELP">BN314</a> : <a href="c:\users\yair\desktop\arquitectura\practicas\ram00\dynamic\stack\ramvf\02\00\topram00.vhd:9:7:9:15:@E:BN314:@XP_MSG">topram00.vhd(9)</a><!@TM:1557799215> | Net outcontW0[0] (in view: work.topram00(topram0)) has multiple drivers </font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon May 13 21:00:15 2019

###########################################################]

</pre></samp></body></html>
