# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/xietianle/ysyx-workbench/nvboard/example/vsrc/seg.v /home/xietianle/ysyx-workbench/nvboard/example/vsrc/led.v /home/xietianle/ysyx-workbench/nvboard/example/vsrc/uart.v /home/xietianle/ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v /home/xietianle/ysyx-workbench/nvboard/example/vsrc/top.v /home/xietianle/ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v /home/xietianle/ysyx-workbench/nvboard/example/csrc/main.cpp /home/xietianle/ysyx-workbench/nvboard/example/build/auto_bind.cpp /home/xietianle/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/xietianle/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/xietianle/ysyx-workbench/nvboard/example/build/top"
T      3710 25980227  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop.cpp"
T      3244 25980226  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop.h"
T      2463 25980235  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop.mk"
T       738 25980224  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop__Syms.cpp"
T       921 25980225  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop__Syms.h"
T      2228 25980228  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root.h"
T      1553 25980232  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 25980230  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     16364 25980233  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T     11989 25980231  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 25980229  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       979 25980236  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop__ver.d"
T         0        0  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop__verFiles.dat"
T      1621 25980234  1724071238   927612865  1724071238   927612865 "./build/obj_dir/Vtop_classes.mk"
S       403 25979882  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/led.v"
S      1045 25979883  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/ps2_keyboard.v"
S      1074 25979884  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/seg.v"
S      1663 25979885  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/top.v"
S        69 25979886  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/uart.v"
S      1355 25979887  1724067803   512548165  1724067803   512548165 "/home/xietianle/ysyx-workbench/nvboard/example/vsrc/vga_ctrl.v"
S  20938328 43140749  1723864740   162802785  1723864740   162802785 "/usr/local/bin/verilator_bin"
S      3275 43258928  1723864740   310795382  1723864740   310795382 "/usr/local/share/verilator/include/verilated_std.sv"
