|RISC_V_Multi_Cycle_Processor
clk => clk.IN2
reset => reset.IN2
rx => rx.IN1
tx << UART_Tx_Rx:UART.tx
heard_bit_out << UART_Tx_Rx:UART.heard_bit_out


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V
clk => clk.IN2
reset => reset.IN2
GPIO_In[0] => GPIO_In[0].IN1
GPIO_In[1] => GPIO_In[1].IN1
GPIO_In[2] => GPIO_In[2].IN1
GPIO_In[3] => GPIO_In[3].IN1
GPIO_In[4] => GPIO_In[4].IN1
GPIO_In[5] => GPIO_In[5].IN1
GPIO_In[6] => GPIO_In[6].IN1
GPIO_In[7] => GPIO_In[7].IN1
GPIO_In[8] => GPIO_In[8].IN1
GPIO_In[9] => GPIO_In[9].IN1
GPIO_In[10] => GPIO_In[10].IN1
GPIO_In[11] => GPIO_In[11].IN1
GPIO_In[12] => GPIO_In[12].IN1
GPIO_In[13] => GPIO_In[13].IN1
GPIO_In[14] => GPIO_In[14].IN1
GPIO_In[15] => GPIO_In[15].IN1
GPIO_In[16] => GPIO_In[16].IN1
GPIO_In[17] => GPIO_In[17].IN1
GPIO_In[18] => GPIO_In[18].IN1
GPIO_In[19] => GPIO_In[19].IN1
GPIO_In[20] => GPIO_In[20].IN1
GPIO_In[21] => GPIO_In[21].IN1
GPIO_In[22] => GPIO_In[22].IN1
GPIO_In[23] => GPIO_In[23].IN1
GPIO_In[24] => GPIO_In[24].IN1
GPIO_In[25] => GPIO_In[25].IN1
GPIO_In[26] => GPIO_In[26].IN1
GPIO_In[27] => GPIO_In[27].IN1
GPIO_In[28] => GPIO_In[28].IN1
GPIO_In[29] => GPIO_In[29].IN1
GPIO_In[30] => GPIO_In[30].IN1
GPIO_In[31] => GPIO_In[31].IN1
GPIO_Out[0] <= Data_Path:DataPath.GPIO_o
GPIO_Out[1] <= Data_Path:DataPath.GPIO_o
GPIO_Out[2] <= Data_Path:DataPath.GPIO_o
GPIO_Out[3] <= Data_Path:DataPath.GPIO_o
GPIO_Out[4] <= Data_Path:DataPath.GPIO_o
GPIO_Out[5] <= Data_Path:DataPath.GPIO_o
GPIO_Out[6] <= Data_Path:DataPath.GPIO_o
GPIO_Out[7] <= Data_Path:DataPath.GPIO_o
GPIO_Out[8] <= Data_Path:DataPath.GPIO_o
GPIO_Out[9] <= Data_Path:DataPath.GPIO_o
GPIO_Out[10] <= Data_Path:DataPath.GPIO_o
GPIO_Out[11] <= Data_Path:DataPath.GPIO_o
GPIO_Out[12] <= Data_Path:DataPath.GPIO_o
GPIO_Out[13] <= Data_Path:DataPath.GPIO_o
GPIO_Out[14] <= Data_Path:DataPath.GPIO_o
GPIO_Out[15] <= Data_Path:DataPath.GPIO_o
GPIO_Out[16] <= Data_Path:DataPath.GPIO_o
GPIO_Out[17] <= Data_Path:DataPath.GPIO_o
GPIO_Out[18] <= Data_Path:DataPath.GPIO_o
GPIO_Out[19] <= Data_Path:DataPath.GPIO_o
GPIO_Out[20] <= Data_Path:DataPath.GPIO_o
GPIO_Out[21] <= Data_Path:DataPath.GPIO_o
GPIO_Out[22] <= Data_Path:DataPath.GPIO_o
GPIO_Out[23] <= Data_Path:DataPath.GPIO_o
GPIO_Out[24] <= Data_Path:DataPath.GPIO_o
GPIO_Out[25] <= Data_Path:DataPath.GPIO_o
GPIO_Out[26] <= Data_Path:DataPath.GPIO_o
GPIO_Out[27] <= Data_Path:DataPath.GPIO_o
GPIO_Out[28] <= Data_Path:DataPath.GPIO_o
GPIO_Out[29] <= Data_Path:DataPath.GPIO_o
GPIO_Out[30] <= Data_Path:DataPath.GPIO_o
GPIO_Out[31] <= Data_Path:DataPath.GPIO_o
UART_Reg_Sel[0] <= Data_Path:DataPath.Device_o
UART_Reg_Sel[1] <= Data_Path:DataPath.Device_o


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control
clk => clk.IN1
reset => reset.IN1
Op[0] => Op[0].IN2
Op[1] => Op[1].IN2
Op[2] => Op[2].IN2
Op[3] => Op[3].IN2
Op[4] => Op[4].IN2
Op[5] => Op[5].IN2
Op[6] => Op[6].IN2
Funct3[0] => Funct3[0].IN1
Funct3[1] => Funct3[1].IN1
Funct3[2] => Funct3[2].IN1
Funct7[0] => Funct7[0].IN1
Funct7[1] => Funct7[1].IN1
Funct7[2] => Funct7[2].IN1
Funct7[3] => Funct7[3].IN1
Funct7[4] => Funct7[4].IN1
Funct7[5] => Funct7[5].IN1
Funct7[6] => Funct7[6].IN1
Zero => PCWrite.IN1
PCWrite <= PCWrite.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= Control_Signals:State_and_Signals.Reg_Write
MemWrite <= Control_Signals:State_and_Signals.Mem_Write
IRWrite <= Control_Signals:State_and_Signals.IR_Write
ResultSrc[0] <= Control_Signals:State_and_Signals.Result_Src
ResultSrc[1] <= Control_Signals:State_and_Signals.Result_Src
ALUSrcB[0] <= Control_Signals:State_and_Signals.ALU_Src_B
ALUSrcB[1] <= Control_Signals:State_and_Signals.ALU_Src_B
ALUSrcA[0] <= Control_Signals:State_and_Signals.ALU_Src_A
ALUSrcA[1] <= Control_Signals:State_and_Signals.ALU_Src_A
ALUControl[0] <= ALU_Decoder:Operation.ALUControl
ALUControl[1] <= ALU_Decoder:Operation.ALUControl
ALUControl[2] <= ALU_Decoder:Operation.ALUControl
ADRSrc[0] <= Control_Signals:State_and_Signals.AdrSrc
ADRSrc[1] <= Control_Signals:State_and_Signals.AdrSrc
ImmSrc[0] <= Instr_Decoder:Instant_Dec.ImmSrc
ImmSrc[1] <= Instr_Decoder:Instant_Dec.ImmSrc
ImmSrc[2] <= Instr_Decoder:Instant_Dec.ImmSrc


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
Op[0] => Equal0.IN3
Op[0] => Equal1.IN2
Op[0] => Equal2.IN3
Op[0] => Equal3.IN5
Op[0] => Equal4.IN4
Op[0] => Equal5.IN1
Op[0] => Equal6.IN2
Op[0] => Equal7.IN3
Op[1] => Equal0.IN2
Op[1] => Equal1.IN1
Op[1] => Equal2.IN2
Op[1] => Equal3.IN4
Op[1] => Equal4.IN3
Op[1] => Equal5.IN0
Op[1] => Equal6.IN1
Op[1] => Equal7.IN2
Op[2] => Equal0.IN6
Op[2] => Equal1.IN6
Op[2] => Equal2.IN6
Op[2] => Equal3.IN3
Op[2] => Equal4.IN2
Op[2] => Equal5.IN6
Op[2] => Equal6.IN6
Op[2] => Equal7.IN1
Op[3] => Equal0.IN5
Op[3] => Equal1.IN5
Op[3] => Equal2.IN5
Op[3] => Equal3.IN2
Op[3] => Equal4.IN6
Op[3] => Equal5.IN5
Op[3] => Equal6.IN5
Op[3] => Equal7.IN6
Op[4] => Equal0.IN1
Op[4] => Equal1.IN0
Op[4] => Equal2.IN4
Op[4] => Equal3.IN6
Op[4] => Equal4.IN5
Op[4] => Equal5.IN4
Op[4] => Equal6.IN4
Op[4] => Equal7.IN0
Op[5] => Equal0.IN0
Op[5] => Equal1.IN4
Op[5] => Equal2.IN1
Op[5] => Equal3.IN1
Op[5] => Equal4.IN1
Op[5] => Equal5.IN3
Op[5] => Equal6.IN0
Op[5] => Equal7.IN5
Op[6] => Equal0.IN4
Op[6] => Equal1.IN3
Op[6] => Equal2.IN0
Op[6] => Equal3.IN0
Op[6] => Equal4.IN0
Op[6] => Equal5.IN2
Op[6] => Equal6.IN3
Op[6] => Equal7.IN4
Branch <= Branch.DB_MAX_OUTPUT_PORT_TYPE
PC_Update <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
Reg_Write <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Mem_Write <= Mem_Write.DB_MAX_OUTPUT_PORT_TYPE
IR_Write <= Result_Src[1].DB_MAX_OUTPUT_PORT_TYPE
Result_Src[0] <= Result_Src[0].DB_MAX_OUTPUT_PORT_TYPE
Result_Src[1] <= Result_Src[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_Src_B[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ALU_Src_B[1] <= control_bus.DB_MAX_OUTPUT_PORT_TYPE
ALU_Src_A[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
ALU_Src_A[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
AdrSrc <= control_bus.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation
ALU_Op[0] => Equal0.IN13
ALU_Op[0] => Equal1.IN13
ALU_Op[0] => Equal2.IN13
ALU_Op[0] => Equal3.IN13
ALU_Op[0] => WideNor2.IN0
ALU_Op[0] => WideNor3.IN0
ALU_Op[0] => WideNor1.IN0
ALU_Op[0] => WideNor0.IN0
ALU_Op[1] => WideNor0.IN1
ALU_Op[1] => Equal0.IN12
ALU_Op[1] => Equal1.IN12
ALU_Op[1] => Equal2.IN12
ALU_Op[1] => Equal3.IN12
ALU_Op[1] => WideNor2.IN1
ALU_Op[1] => WideNor3.IN1
ALU_Op[1] => WideNor1.IN1
Funct3[0] => Equal0.IN16
Funct3[0] => Equal1.IN16
Funct3[0] => Equal2.IN16
Funct3[0] => WideNor2.IN2
Funct3[0] => Equal3.IN16
Funct3[0] => WideNor3.IN2
Funct3[0] => WideNor1.IN2
Funct3[1] => Equal0.IN15
Funct3[1] => Equal1.IN15
Funct3[1] => Equal2.IN15
Funct3[1] => Equal3.IN15
Funct3[1] => WideNor2.IN3
Funct3[1] => WideNor3.IN3
Funct3[1] => WideNor1.IN3
Funct3[2] => Equal0.IN14
Funct3[2] => Equal1.IN14
Funct3[2] => Equal2.IN14
Funct3[2] => Equal3.IN14
Funct3[2] => WideNor3.IN4
Funct3[2] => WideNor2.IN4
Funct3[2] => WideNor1.IN4
Funct7[0] => Equal0.IN23
Funct7[0] => Equal1.IN23
Funct7[0] => Equal2.IN23
Funct7[0] => Equal3.IN23
Funct7[1] => Equal0.IN22
Funct7[1] => Equal1.IN22
Funct7[1] => Equal2.IN22
Funct7[1] => Equal3.IN22
Funct7[2] => Equal0.IN21
Funct7[2] => Equal1.IN21
Funct7[2] => Equal2.IN21
Funct7[2] => Equal3.IN21
Funct7[3] => Equal0.IN20
Funct7[3] => Equal1.IN20
Funct7[3] => Equal2.IN20
Funct7[3] => Equal3.IN20
Funct7[4] => Equal0.IN19
Funct7[4] => Equal1.IN19
Funct7[4] => Equal2.IN19
Funct7[4] => Equal3.IN19
Funct7[5] => Equal0.IN18
Funct7[5] => Equal1.IN18
Funct7[5] => Equal2.IN18
Funct7[5] => Equal3.IN18
Funct7[6] => Equal0.IN17
Funct7[6] => Equal1.IN17
Funct7[6] => Equal2.IN17
Funct7[6] => Equal3.IN17
ALUControl[0] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Instr_Decoder:Instant_Dec
Op[0] => Decoder0.IN6
Op[1] => Decoder0.IN5
Op[2] => Decoder0.IN4
Op[3] => Decoder0.IN3
Op[4] => Decoder0.IN2
Op[5] => Decoder0.IN1
Op[6] => Decoder0.IN0
ImmSrc[0] <= ImmSrc.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[1] <= ImmSrc.DB_MAX_OUTPUT_PORT_TYPE
ImmSrc[2] <= ImmSrc.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath
clk => clk.IN9
reset => reset.IN8
GPIO_i[0] => GPIO_i[0].IN1
GPIO_i[1] => GPIO_i[1].IN1
GPIO_i[2] => GPIO_i[2].IN1
GPIO_i[3] => GPIO_i[3].IN1
GPIO_i[4] => GPIO_i[4].IN1
GPIO_i[5] => GPIO_i[5].IN1
GPIO_i[6] => GPIO_i[6].IN1
GPIO_i[7] => GPIO_i[7].IN1
GPIO_i[8] => GPIO_i[8].IN1
GPIO_i[9] => GPIO_i[9].IN1
GPIO_i[10] => GPIO_i[10].IN1
GPIO_i[11] => GPIO_i[11].IN1
GPIO_i[12] => GPIO_i[12].IN1
GPIO_i[13] => GPIO_i[13].IN1
GPIO_i[14] => GPIO_i[14].IN1
GPIO_i[15] => GPIO_i[15].IN1
GPIO_i[16] => GPIO_i[16].IN1
GPIO_i[17] => GPIO_i[17].IN1
GPIO_i[18] => GPIO_i[18].IN1
GPIO_i[19] => GPIO_i[19].IN1
GPIO_i[20] => GPIO_i[20].IN1
GPIO_i[21] => GPIO_i[21].IN1
GPIO_i[22] => GPIO_i[22].IN1
GPIO_i[23] => GPIO_i[23].IN1
GPIO_i[24] => GPIO_i[24].IN1
GPIO_i[25] => GPIO_i[25].IN1
GPIO_i[26] => GPIO_i[26].IN1
GPIO_i[27] => GPIO_i[27].IN1
GPIO_i[28] => GPIO_i[28].IN1
GPIO_i[29] => GPIO_i[29].IN1
GPIO_i[30] => GPIO_i[30].IN1
GPIO_i[31] => GPIO_i[31].IN1
GPIO_o[0] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[1] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[2] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[3] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[4] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[5] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[6] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[7] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[8] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[9] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[10] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[11] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[12] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[13] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[14] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[15] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[16] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[17] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[18] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[19] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[20] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[21] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[22] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[23] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[24] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[25] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[26] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[27] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[28] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[29] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[30] <= Memory_System:ROM_RAM.GPIO_o
GPIO_o[31] <= Memory_System:ROM_RAM.GPIO_o
Device_o[0] <= Memory_System:ROM_RAM.Device_o
Device_o[1] <= Memory_System:ROM_RAM.Device_o
PCWrite => PCWrite.IN1
RegWrite => RegWrite.IN1
MemWrite => MemWrite.IN1
IRWrite => IRWrite.IN2
ResultSrc[0] => ResultSrc[0].IN1
ResultSrc[1] => ResultSrc[1].IN1
ALUSrcB[0] => ALUSrcB[0].IN1
ALUSrcB[1] => ALUSrcB[1].IN1
ALUSrcA[0] => ALUSrcA[0].IN1
ALUSrcA[1] => ALUSrcA[1].IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
ALUControl[2] => ALUControl[2].IN1
ADRSrc => ADRSrc.IN1
ImmSrc[0] => ImmSrc[0].IN1
ImmSrc[1] => ImmSrc[1].IN1
ImmSrc[2] => ImmSrc[2].IN1
Zero <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE
Op[0] <= Instr[0].DB_MAX_OUTPUT_PORT_TYPE
Op[1] <= Instr[1].DB_MAX_OUTPUT_PORT_TYPE
Op[2] <= Instr[2].DB_MAX_OUTPUT_PORT_TYPE
Op[3] <= Instr[3].DB_MAX_OUTPUT_PORT_TYPE
Op[4] <= Instr[4].DB_MAX_OUTPUT_PORT_TYPE
Op[5] <= Instr[5].DB_MAX_OUTPUT_PORT_TYPE
Op[6] <= Instr[6].DB_MAX_OUTPUT_PORT_TYPE
Funct3[0] <= Instr[12].DB_MAX_OUTPUT_PORT_TYPE
Funct3[1] <= Instr[13].DB_MAX_OUTPUT_PORT_TYPE
Funct3[2] <= Instr[14].DB_MAX_OUTPUT_PORT_TYPE
Funct7[0] <= Instr[25].DB_MAX_OUTPUT_PORT_TYPE
Funct7[1] <= Instr[26].DB_MAX_OUTPUT_PORT_TYPE
Funct7[2] <= Instr[27].DB_MAX_OUTPUT_PORT_TYPE
Funct7[3] <= Instr[28].DB_MAX_OUTPUT_PORT_TYPE
Funct7[4] <= Instr[29].DB_MAX_OUTPUT_PORT_TYPE
Funct7[5] <= Instr[30].DB_MAX_OUTPUT_PORT_TYPE
Funct7[6] <= Instr[31].DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.PRESET
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data
Selector => Decoder0.IN0
I_0[0] => Mux_Out.DATAA
I_0[1] => Mux_Out.DATAA
I_0[2] => Mux_Out.DATAA
I_0[3] => Mux_Out.DATAA
I_0[4] => Mux_Out.DATAA
I_0[5] => Mux_Out.DATAA
I_0[6] => Mux_Out.DATAA
I_0[7] => Mux_Out.DATAA
I_0[8] => Mux_Out.DATAA
I_0[9] => Mux_Out.DATAA
I_0[10] => Mux_Out.DATAA
I_0[11] => Mux_Out.DATAA
I_0[12] => Mux_Out.DATAA
I_0[13] => Mux_Out.DATAA
I_0[14] => Mux_Out.DATAA
I_0[15] => Mux_Out.DATAA
I_0[16] => Mux_Out.DATAA
I_0[17] => Mux_Out.DATAA
I_0[18] => Mux_Out.DATAA
I_0[19] => Mux_Out.DATAA
I_0[20] => Mux_Out.DATAA
I_0[21] => Mux_Out.DATAA
I_0[22] => Mux_Out.DATAA
I_0[23] => Mux_Out.DATAA
I_0[24] => Mux_Out.DATAA
I_0[25] => Mux_Out.DATAA
I_0[26] => Mux_Out.DATAA
I_0[27] => Mux_Out.DATAA
I_0[28] => Mux_Out.DATAA
I_0[29] => Mux_Out.DATAA
I_0[30] => Mux_Out.DATAA
I_0[31] => Mux_Out.DATAA
I_1[0] => Mux_Out.DATAB
I_1[1] => Mux_Out.DATAB
I_1[2] => Mux_Out.DATAB
I_1[3] => Mux_Out.DATAB
I_1[4] => Mux_Out.DATAB
I_1[5] => Mux_Out.DATAB
I_1[6] => Mux_Out.DATAB
I_1[7] => Mux_Out.DATAB
I_1[8] => Mux_Out.DATAB
I_1[9] => Mux_Out.DATAB
I_1[10] => Mux_Out.DATAB
I_1[11] => Mux_Out.DATAB
I_1[12] => Mux_Out.DATAB
I_1[13] => Mux_Out.DATAB
I_1[14] => Mux_Out.DATAB
I_1[15] => Mux_Out.DATAB
I_1[16] => Mux_Out.DATAB
I_1[17] => Mux_Out.DATAB
I_1[18] => Mux_Out.DATAB
I_1[19] => Mux_Out.DATAB
I_1[20] => Mux_Out.DATAB
I_1[21] => Mux_Out.DATAB
I_1[22] => Mux_Out.DATAB
I_1[23] => Mux_Out.DATAB
I_1[24] => Mux_Out.DATAB
I_1[25] => Mux_Out.DATAB
I_1[26] => Mux_Out.DATAB
I_1[27] => Mux_Out.DATAB
I_1[28] => Mux_Out.DATAB
I_1[29] => Mux_Out.DATAB
I_1[30] => Mux_Out.DATAB
I_1[31] => Mux_Out.DATAB
Mux_Out[0] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM
clk => clk.IN1
Write_Enable_i => Write_Enable_i.IN1
Write_Data_i[0] => Write_Data_i[0].IN2
Write_Data_i[1] => Write_Data_i[1].IN2
Write_Data_i[2] => Write_Data_i[2].IN2
Write_Data_i[3] => Write_Data_i[3].IN2
Write_Data_i[4] => Write_Data_i[4].IN2
Write_Data_i[5] => Write_Data_i[5].IN2
Write_Data_i[6] => Write_Data_i[6].IN2
Write_Data_i[7] => Write_Data_i[7].IN2
Write_Data_i[8] => Write_Data_i[8].IN2
Write_Data_i[9] => Write_Data_i[9].IN2
Write_Data_i[10] => Write_Data_i[10].IN2
Write_Data_i[11] => Write_Data_i[11].IN2
Write_Data_i[12] => Write_Data_i[12].IN2
Write_Data_i[13] => Write_Data_i[13].IN2
Write_Data_i[14] => Write_Data_i[14].IN2
Write_Data_i[15] => Write_Data_i[15].IN2
Write_Data_i[16] => Write_Data_i[16].IN2
Write_Data_i[17] => Write_Data_i[17].IN2
Write_Data_i[18] => Write_Data_i[18].IN2
Write_Data_i[19] => Write_Data_i[19].IN2
Write_Data_i[20] => Write_Data_i[20].IN2
Write_Data_i[21] => Write_Data_i[21].IN2
Write_Data_i[22] => Write_Data_i[22].IN2
Write_Data_i[23] => Write_Data_i[23].IN2
Write_Data_i[24] => Write_Data_i[24].IN2
Write_Data_i[25] => Write_Data_i[25].IN2
Write_Data_i[26] => Write_Data_i[26].IN2
Write_Data_i[27] => Write_Data_i[27].IN2
Write_Data_i[28] => Write_Data_i[28].IN2
Write_Data_i[29] => Write_Data_i[29].IN2
Write_Data_i[30] => Write_Data_i[30].IN2
Write_Data_i[31] => Write_Data_i[31].IN2
Address_i[0] => Address_i[0].IN1
Address_i[1] => Address_i[1].IN1
Address_i[2] => Address_i[2].IN3
Address_i[3] => Address_i[3].IN3
Address_i[4] => Address_i[4].IN3
Address_i[5] => Address_i[5].IN3
Address_i[6] => Address_i[6].IN3
Address_i[7] => Address_i[7].IN3
Address_i[8] => Address_i[8].IN3
Address_i[9] => Address_i[9].IN3
Address_i[10] => Address_i[10].IN3
Address_i[11] => Address_i[11].IN3
Address_i[12] => Address_i[12].IN3
Address_i[13] => Address_i[13].IN3
Address_i[14] => Address_i[14].IN3
Address_i[15] => Address_i[15].IN3
Address_i[16] => Address_i[16].IN2
Address_i[17] => Address_i[17].IN2
Address_i[18] => Address_i[18].IN2
Address_i[19] => Address_i[19].IN2
Address_i[20] => Address_i[20].IN2
Address_i[21] => Address_i[21].IN2
Address_i[22] => Address_i[22].IN1
Address_i[23] => Address_i[23].IN1
Address_i[24] => Address_i[24].IN1
Address_i[25] => Address_i[25].IN1
Address_i[26] => Address_i[26].IN1
Address_i[27] => Address_i[27].IN1
Address_i[28] => Address_i[28].IN1
Address_i[29] => Address_i[29].IN1
Address_i[30] => Address_i[30].IN1
Address_i[31] => Address_i[31].IN1
Register_i[0] => Register_i[0].IN1
Register_i[1] => Register_i[1].IN1
Register_i[2] => Register_i[2].IN1
Register_i[3] => Register_i[3].IN1
Register_i[4] => Register_i[4].IN1
Register_i[5] => Register_i[5].IN1
Register_i[6] => Register_i[6].IN1
Register_i[7] => Register_i[7].IN1
Register_i[8] => Register_i[8].IN1
Register_i[9] => Register_i[9].IN1
Register_i[10] => Register_i[10].IN1
Register_i[11] => Register_i[11].IN1
Register_i[12] => Register_i[12].IN1
Register_i[13] => Register_i[13].IN1
Register_i[14] => Register_i[14].IN1
Register_i[15] => Register_i[15].IN1
Register_i[16] => Register_i[16].IN1
Register_i[17] => Register_i[17].IN1
Register_i[18] => Register_i[18].IN1
Register_i[19] => Register_i[19].IN1
Register_i[20] => Register_i[20].IN1
Register_i[21] => Register_i[21].IN1
Register_i[22] => Register_i[22].IN1
Register_i[23] => Register_i[23].IN1
Register_i[24] => Register_i[24].IN1
Register_i[25] => Register_i[25].IN1
Register_i[26] => Register_i[26].IN1
Register_i[27] => Register_i[27].IN1
Register_i[28] => Register_i[28].IN1
Register_i[29] => Register_i[29].IN1
Register_i[30] => Register_i[30].IN1
Register_i[31] => Register_i[31].IN1
Instruction_o[0] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[1] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[2] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[3] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[4] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[5] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[6] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[7] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[8] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[9] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[10] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[11] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[12] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[13] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[14] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[15] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[16] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[17] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[18] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[19] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[20] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[21] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[22] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[23] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[24] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[25] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[26] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[27] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[28] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[29] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[30] <= Mux2x1:MEM_OUT.Mux_Out
Instruction_o[31] <= Mux2x1:MEM_OUT.Mux_Out
GPIO_o[0] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[1] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[2] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[3] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[4] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[5] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[6] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[7] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[8] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[9] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[10] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[11] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[12] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[13] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[14] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[15] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[16] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[17] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[18] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[19] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[20] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[21] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[22] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[23] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[24] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[25] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[26] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[27] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[28] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[29] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[30] <= Device_Select:DEV_SEL.Data_Out_Write
GPIO_o[31] <= Device_Select:DEV_SEL.Data_Out_Write
Device_o[0] <= Device_Select:DEV_SEL.Device_sel
Device_o[1] <= Device_Select:DEV_SEL.Device_sel


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT
Selector => Decoder0.IN0
I_0[0] => Mux_Out.DATAA
I_0[1] => Mux_Out.DATAA
I_0[2] => Mux_Out.DATAA
I_0[3] => Mux_Out.DATAA
I_0[4] => Mux_Out.DATAA
I_0[5] => Mux_Out.DATAA
I_0[6] => Mux_Out.DATAA
I_0[7] => Mux_Out.DATAA
I_0[8] => Mux_Out.DATAA
I_0[9] => Mux_Out.DATAA
I_0[10] => Mux_Out.DATAA
I_0[11] => Mux_Out.DATAA
I_0[12] => Mux_Out.DATAA
I_0[13] => Mux_Out.DATAA
I_0[14] => Mux_Out.DATAA
I_0[15] => Mux_Out.DATAA
I_0[16] => Mux_Out.DATAA
I_0[17] => Mux_Out.DATAA
I_0[18] => Mux_Out.DATAA
I_0[19] => Mux_Out.DATAA
I_0[20] => Mux_Out.DATAA
I_0[21] => Mux_Out.DATAA
I_0[22] => Mux_Out.DATAA
I_0[23] => Mux_Out.DATAA
I_0[24] => Mux_Out.DATAA
I_0[25] => Mux_Out.DATAA
I_0[26] => Mux_Out.DATAA
I_0[27] => Mux_Out.DATAA
I_0[28] => Mux_Out.DATAA
I_0[29] => Mux_Out.DATAA
I_0[30] => Mux_Out.DATAA
I_0[31] => Mux_Out.DATAA
I_1[0] => Mux_Out.DATAB
I_1[1] => Mux_Out.DATAB
I_1[2] => Mux_Out.DATAB
I_1[3] => Mux_Out.DATAB
I_1[4] => Mux_Out.DATAB
I_1[5] => Mux_Out.DATAB
I_1[6] => Mux_Out.DATAB
I_1[7] => Mux_Out.DATAB
I_1[8] => Mux_Out.DATAB
I_1[9] => Mux_Out.DATAB
I_1[10] => Mux_Out.DATAB
I_1[11] => Mux_Out.DATAB
I_1[12] => Mux_Out.DATAB
I_1[13] => Mux_Out.DATAB
I_1[14] => Mux_Out.DATAB
I_1[15] => Mux_Out.DATAB
I_1[16] => Mux_Out.DATAB
I_1[17] => Mux_Out.DATAB
I_1[18] => Mux_Out.DATAB
I_1[19] => Mux_Out.DATAB
I_1[20] => Mux_Out.DATAB
I_1[21] => Mux_Out.DATAB
I_1[22] => Mux_Out.DATAB
I_1[23] => Mux_Out.DATAB
I_1[24] => Mux_Out.DATAB
I_1[25] => Mux_Out.DATAB
I_1[26] => Mux_Out.DATAB
I_1[27] => Mux_Out.DATAB
I_1[28] => Mux_Out.DATAB
I_1[29] => Mux_Out.DATAB
I_1[30] => Mux_Out.DATAB
I_1[31] => Mux_Out.DATAB
Mux_Out[0] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM
Address[0] => rom.RADDR
Address[1] => rom.RADDR1
Address[2] => rom.RADDR2
Address[3] => rom.RADDR3
Address[4] => rom.RADDR4
Address[5] => rom.RADDR5
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
Instruction[0] <= rom.DATAOUT
Instruction[1] <= rom.DATAOUT1
Instruction[2] <= rom.DATAOUT2
Instruction[3] <= rom.DATAOUT3
Instruction[4] <= rom.DATAOUT4
Instruction[5] <= rom.DATAOUT5
Instruction[6] <= rom.DATAOUT6
Instruction[7] <= rom.DATAOUT7
Instruction[8] <= rom.DATAOUT8
Instruction[9] <= rom.DATAOUT9
Instruction[10] <= rom.DATAOUT10
Instruction[11] <= rom.DATAOUT11
Instruction[12] <= rom.DATAOUT12
Instruction[13] <= rom.DATAOUT13
Instruction[14] <= rom.DATAOUT14
Instruction[15] <= rom.DATAOUT15
Instruction[16] <= rom.DATAOUT16
Instruction[17] <= rom.DATAOUT17
Instruction[18] <= rom.DATAOUT18
Instruction[19] <= rom.DATAOUT19
Instruction[20] <= rom.DATAOUT20
Instruction[21] <= rom.DATAOUT21
Instruction[22] <= rom.DATAOUT22
Instruction[23] <= rom.DATAOUT23
Instruction[24] <= rom.DATAOUT24
Instruction[25] <= rom.DATAOUT25
Instruction[26] <= rom.DATAOUT26
Instruction[27] <= rom.DATAOUT27
Instruction[28] <= rom.DATAOUT28
Instruction[29] <= rom.DATAOUT29
Instruction[30] <= rom.DATAOUT30
Instruction[31] <= rom.DATAOUT31


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM
clk => ram.we_a.CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.CLK0
Write_Enable => ram.we_a.DATAIN
Write_Enable => ram.WE
Write_Data[0] => ram.data_a[0].DATAIN
Write_Data[0] => ram.DATAIN
Write_Data[1] => ram.data_a[1].DATAIN
Write_Data[1] => ram.DATAIN1
Write_Data[2] => ram.data_a[2].DATAIN
Write_Data[2] => ram.DATAIN2
Write_Data[3] => ram.data_a[3].DATAIN
Write_Data[3] => ram.DATAIN3
Write_Data[4] => ram.data_a[4].DATAIN
Write_Data[4] => ram.DATAIN4
Write_Data[5] => ram.data_a[5].DATAIN
Write_Data[5] => ram.DATAIN5
Write_Data[6] => ram.data_a[6].DATAIN
Write_Data[6] => ram.DATAIN6
Write_Data[7] => ram.data_a[7].DATAIN
Write_Data[7] => ram.DATAIN7
Write_Data[8] => ram.data_a[8].DATAIN
Write_Data[8] => ram.DATAIN8
Write_Data[9] => ram.data_a[9].DATAIN
Write_Data[9] => ram.DATAIN9
Write_Data[10] => ram.data_a[10].DATAIN
Write_Data[10] => ram.DATAIN10
Write_Data[11] => ram.data_a[11].DATAIN
Write_Data[11] => ram.DATAIN11
Write_Data[12] => ram.data_a[12].DATAIN
Write_Data[12] => ram.DATAIN12
Write_Data[13] => ram.data_a[13].DATAIN
Write_Data[13] => ram.DATAIN13
Write_Data[14] => ram.data_a[14].DATAIN
Write_Data[14] => ram.DATAIN14
Write_Data[15] => ram.data_a[15].DATAIN
Write_Data[15] => ram.DATAIN15
Write_Data[16] => ram.data_a[16].DATAIN
Write_Data[16] => ram.DATAIN16
Write_Data[17] => ram.data_a[17].DATAIN
Write_Data[17] => ram.DATAIN17
Write_Data[18] => ram.data_a[18].DATAIN
Write_Data[18] => ram.DATAIN18
Write_Data[19] => ram.data_a[19].DATAIN
Write_Data[19] => ram.DATAIN19
Write_Data[20] => ram.data_a[20].DATAIN
Write_Data[20] => ram.DATAIN20
Write_Data[21] => ram.data_a[21].DATAIN
Write_Data[21] => ram.DATAIN21
Write_Data[22] => ram.data_a[22].DATAIN
Write_Data[22] => ram.DATAIN22
Write_Data[23] => ram.data_a[23].DATAIN
Write_Data[23] => ram.DATAIN23
Write_Data[24] => ram.data_a[24].DATAIN
Write_Data[24] => ram.DATAIN24
Write_Data[25] => ram.data_a[25].DATAIN
Write_Data[25] => ram.DATAIN25
Write_Data[26] => ram.data_a[26].DATAIN
Write_Data[26] => ram.DATAIN26
Write_Data[27] => ram.data_a[27].DATAIN
Write_Data[27] => ram.DATAIN27
Write_Data[28] => ram.data_a[28].DATAIN
Write_Data[28] => ram.DATAIN28
Write_Data[29] => ram.data_a[29].DATAIN
Write_Data[29] => ram.DATAIN29
Write_Data[30] => ram.data_a[30].DATAIN
Write_Data[30] => ram.DATAIN30
Write_Data[31] => ram.data_a[31].DATAIN
Write_Data[31] => ram.DATAIN31
Address[0] => ram.waddr_a[0].DATAIN
Address[0] => ram.WADDR
Address[0] => ram.RADDR
Address[1] => ram.waddr_a[1].DATAIN
Address[1] => ram.WADDR1
Address[1] => ram.RADDR1
Address[2] => ram.waddr_a[2].DATAIN
Address[2] => ram.WADDR2
Address[2] => ram.RADDR2
Address[3] => ram.waddr_a[3].DATAIN
Address[3] => ram.WADDR3
Address[3] => ram.RADDR3
Address[4] => ram.waddr_a[4].DATAIN
Address[4] => ram.WADDR4
Address[4] => ram.RADDR4
Address[5] => ram.waddr_a[5].DATAIN
Address[5] => ram.WADDR5
Address[5] => ram.RADDR5
Address[6] => ~NO_FANOUT~
Address[7] => ~NO_FANOUT~
Address[8] => ~NO_FANOUT~
Address[9] => ~NO_FANOUT~
Address[10] => ~NO_FANOUT~
Address[11] => ~NO_FANOUT~
Address[12] => ~NO_FANOUT~
Address[13] => ~NO_FANOUT~
Address[14] => ~NO_FANOUT~
Address[15] => ~NO_FANOUT~
Address[16] => ~NO_FANOUT~
Address[17] => ~NO_FANOUT~
Address[18] => ~NO_FANOUT~
Address[19] => ~NO_FANOUT~
Address[20] => ~NO_FANOUT~
Address[21] => ~NO_FANOUT~
Address[22] => ~NO_FANOUT~
Address[23] => ~NO_FANOUT~
Address[24] => ~NO_FANOUT~
Address[25] => ~NO_FANOUT~
Address[26] => ~NO_FANOUT~
Address[27] => ~NO_FANOUT~
Address[28] => ~NO_FANOUT~
Address[29] => ~NO_FANOUT~
Address[30] => ~NO_FANOUT~
Address[31] => ~NO_FANOUT~
Read_Data[0] <= ram.DATAOUT
Read_Data[1] <= ram.DATAOUT1
Read_Data[2] <= ram.DATAOUT2
Read_Data[3] <= ram.DATAOUT3
Read_Data[4] <= ram.DATAOUT4
Read_Data[5] <= ram.DATAOUT5
Read_Data[6] <= ram.DATAOUT6
Read_Data[7] <= ram.DATAOUT7
Read_Data[8] <= ram.DATAOUT8
Read_Data[9] <= ram.DATAOUT9
Read_Data[10] <= ram.DATAOUT10
Read_Data[11] <= ram.DATAOUT11
Read_Data[12] <= ram.DATAOUT12
Read_Data[13] <= ram.DATAOUT13
Read_Data[14] <= ram.DATAOUT14
Read_Data[15] <= ram.DATAOUT15
Read_Data[16] <= ram.DATAOUT16
Read_Data[17] <= ram.DATAOUT17
Read_Data[18] <= ram.DATAOUT18
Read_Data[19] <= ram.DATAOUT19
Read_Data[20] <= ram.DATAOUT20
Read_Data[21] <= ram.DATAOUT21
Read_Data[22] <= ram.DATAOUT22
Read_Data[23] <= ram.DATAOUT23
Read_Data[24] <= ram.DATAOUT24
Read_Data[25] <= ram.DATAOUT25
Read_Data[26] <= ram.DATAOUT26
Read_Data[27] <= ram.DATAOUT27
Read_Data[28] <= ram.DATAOUT28
Read_Data[29] <= ram.DATAOUT29
Read_Data[30] <= ram.DATAOUT30
Read_Data[31] <= ram.DATAOUT31


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL
Address_i[0] => Equal0.IN63
Address_i[0] => Equal1.IN63
Address_i[0] => Equal2.IN63
Address_i[1] => Equal0.IN62
Address_i[1] => Equal1.IN62
Address_i[1] => Equal2.IN62
Address_i[2] => Equal0.IN61
Address_i[2] => Equal1.IN61
Address_i[2] => Equal2.IN61
Address_i[3] => Equal0.IN60
Address_i[3] => Equal1.IN60
Address_i[3] => Equal2.IN60
Address_i[4] => Equal0.IN59
Address_i[4] => Equal1.IN59
Address_i[4] => Equal2.IN59
Address_i[5] => Equal0.IN58
Address_i[5] => Equal1.IN58
Address_i[5] => Equal2.IN58
Address_i[6] => Equal0.IN57
Address_i[6] => Equal1.IN57
Address_i[6] => Equal2.IN57
Address_i[7] => Equal0.IN56
Address_i[7] => Equal1.IN56
Address_i[7] => Equal2.IN56
Address_i[8] => Equal0.IN55
Address_i[8] => Equal1.IN55
Address_i[8] => Equal2.IN55
Address_i[9] => Equal0.IN54
Address_i[9] => Equal1.IN54
Address_i[9] => Equal2.IN54
Address_i[10] => Equal0.IN53
Address_i[10] => Equal1.IN53
Address_i[10] => Equal2.IN53
Address_i[11] => Equal0.IN52
Address_i[11] => Equal1.IN52
Address_i[11] => Equal2.IN52
Address_i[12] => Equal0.IN51
Address_i[12] => Equal1.IN51
Address_i[12] => Equal2.IN51
Address_i[13] => Equal0.IN50
Address_i[13] => Equal1.IN50
Address_i[13] => Equal2.IN50
Address_i[14] => Equal0.IN49
Address_i[14] => Equal1.IN49
Address_i[14] => Equal2.IN49
Address_i[15] => Equal0.IN48
Address_i[15] => Equal1.IN48
Address_i[15] => Equal2.IN48
Address_i[16] => Equal0.IN47
Address_i[16] => Equal1.IN47
Address_i[16] => Equal2.IN47
Address_i[17] => Equal0.IN46
Address_i[17] => Equal1.IN46
Address_i[17] => Equal2.IN46
Address_i[18] => Equal0.IN45
Address_i[18] => Equal1.IN45
Address_i[18] => Equal2.IN45
Address_i[19] => Equal0.IN44
Address_i[19] => Equal1.IN44
Address_i[19] => Equal2.IN44
Address_i[20] => Equal0.IN43
Address_i[20] => Equal1.IN43
Address_i[20] => Equal2.IN43
Address_i[21] => Equal0.IN42
Address_i[21] => Equal1.IN42
Address_i[21] => Equal2.IN42
Address_i[22] => Equal0.IN41
Address_i[22] => Equal1.IN41
Address_i[22] => Equal2.IN41
Address_i[23] => Equal0.IN40
Address_i[23] => Equal1.IN40
Address_i[23] => Equal2.IN40
Address_i[24] => Equal0.IN39
Address_i[24] => Equal1.IN39
Address_i[24] => Equal2.IN39
Address_i[25] => Equal0.IN38
Address_i[25] => Equal1.IN38
Address_i[25] => Equal2.IN38
Address_i[26] => Equal0.IN37
Address_i[26] => Equal1.IN37
Address_i[26] => Equal2.IN37
Address_i[27] => Equal0.IN36
Address_i[27] => Equal1.IN36
Address_i[27] => Equal2.IN36
Address_i[28] => Equal0.IN35
Address_i[28] => Equal1.IN35
Address_i[28] => Equal2.IN35
Address_i[29] => Equal0.IN34
Address_i[29] => Equal1.IN34
Address_i[29] => Equal2.IN34
Address_i[30] => Equal0.IN33
Address_i[30] => Equal1.IN33
Address_i[30] => Equal2.IN33
Address_i[31] => Equal0.IN32
Address_i[31] => Equal1.IN32
Address_i[31] => Equal2.IN32
Write_Data_i[0] => Write_Data_w.DATAB
Write_Data_i[1] => Write_Data_w.DATAB
Write_Data_i[2] => Write_Data_w.DATAB
Write_Data_i[3] => Write_Data_w.DATAB
Write_Data_i[4] => Write_Data_w.DATAB
Write_Data_i[5] => Write_Data_w.DATAB
Write_Data_i[6] => Write_Data_w.DATAB
Write_Data_i[7] => Write_Data_w.DATAB
Write_Data_i[8] => Write_Data_w.DATAB
Write_Data_i[9] => Write_Data_w.DATAB
Write_Data_i[10] => Write_Data_w.DATAB
Write_Data_i[11] => Write_Data_w.DATAB
Write_Data_i[12] => Write_Data_w.DATAB
Write_Data_i[13] => Write_Data_w.DATAB
Write_Data_i[14] => Write_Data_w.DATAB
Write_Data_i[15] => Write_Data_w.DATAB
Write_Data_i[16] => Write_Data_w.DATAB
Write_Data_i[17] => Write_Data_w.DATAB
Write_Data_i[18] => Write_Data_w.DATAB
Write_Data_i[19] => Write_Data_w.DATAB
Write_Data_i[20] => Write_Data_w.DATAB
Write_Data_i[21] => Write_Data_w.DATAB
Write_Data_i[22] => Write_Data_w.DATAB
Write_Data_i[23] => Write_Data_w.DATAB
Write_Data_i[24] => Write_Data_w.DATAB
Write_Data_i[25] => Write_Data_w.DATAB
Write_Data_i[26] => Write_Data_w.DATAB
Write_Data_i[27] => Write_Data_w.DATAB
Write_Data_i[28] => Write_Data_w.DATAB
Write_Data_i[29] => Write_Data_w.DATAB
Write_Data_i[30] => Write_Data_w.DATAB
Write_Data_i[31] => Write_Data_w.DATAB
Register_i[0] => Register_i[0].IN1
Register_i[1] => Register_i[1].IN1
Register_i[2] => Register_i[2].IN1
Register_i[3] => Register_i[3].IN1
Register_i[4] => Register_i[4].IN1
Register_i[5] => Register_i[5].IN1
Register_i[6] => Register_i[6].IN1
Register_i[7] => Register_i[7].IN1
Register_i[8] => Register_i[8].IN1
Register_i[9] => Register_i[9].IN1
Register_i[10] => Register_i[10].IN1
Register_i[11] => Register_i[11].IN1
Register_i[12] => Register_i[12].IN1
Register_i[13] => Register_i[13].IN1
Register_i[14] => Register_i[14].IN1
Register_i[15] => Register_i[15].IN1
Register_i[16] => Register_i[16].IN1
Register_i[17] => Register_i[17].IN1
Register_i[18] => Register_i[18].IN1
Register_i[19] => Register_i[19].IN1
Register_i[20] => Register_i[20].IN1
Register_i[21] => Register_i[21].IN1
Register_i[22] => Register_i[22].IN1
Register_i[23] => Register_i[23].IN1
Register_i[24] => Register_i[24].IN1
Register_i[25] => Register_i[25].IN1
Register_i[26] => Register_i[26].IN1
Register_i[27] => Register_i[27].IN1
Register_i[28] => Register_i[28].IN1
Register_i[29] => Register_i[29].IN1
Register_i[30] => Register_i[30].IN1
Register_i[31] => Register_i[31].IN1
RAM_i[0] => RAM_i[0].IN1
RAM_i[1] => RAM_i[1].IN1
RAM_i[2] => RAM_i[2].IN1
RAM_i[3] => RAM_i[3].IN1
RAM_i[4] => RAM_i[4].IN1
RAM_i[5] => RAM_i[5].IN1
RAM_i[6] => RAM_i[6].IN1
RAM_i[7] => RAM_i[7].IN1
RAM_i[8] => RAM_i[8].IN1
RAM_i[9] => RAM_i[9].IN1
RAM_i[10] => RAM_i[10].IN1
RAM_i[11] => RAM_i[11].IN1
RAM_i[12] => RAM_i[12].IN1
RAM_i[13] => RAM_i[13].IN1
RAM_i[14] => RAM_i[14].IN1
RAM_i[15] => RAM_i[15].IN1
RAM_i[16] => RAM_i[16].IN1
RAM_i[17] => RAM_i[17].IN1
RAM_i[18] => RAM_i[18].IN1
RAM_i[19] => RAM_i[19].IN1
RAM_i[20] => RAM_i[20].IN1
RAM_i[21] => RAM_i[21].IN1
RAM_i[22] => RAM_i[22].IN1
RAM_i[23] => RAM_i[23].IN1
RAM_i[24] => RAM_i[24].IN1
RAM_i[25] => RAM_i[25].IN1
RAM_i[26] => RAM_i[26].IN1
RAM_i[27] => RAM_i[27].IN1
RAM_i[28] => RAM_i[28].IN1
RAM_i[29] => RAM_i[29].IN1
RAM_i[30] => RAM_i[30].IN1
RAM_i[31] => RAM_i[31].IN1
Device_sel[0] <= Device_sel_r[0].DB_MAX_OUTPUT_PORT_TYPE
Device_sel[1] <= Device_sel_r[1].DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[0] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[1] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[2] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[3] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[4] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[5] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[6] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[7] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[8] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[9] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[10] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[11] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[12] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[13] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[14] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[15] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[16] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[17] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[18] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[19] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[20] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[21] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[22] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[23] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[24] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[25] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[26] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[27] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[28] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[29] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[30] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Write[31] <= Write_Data_w.DB_MAX_OUTPUT_PORT_TYPE
Data_Out_Read[0] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[1] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[2] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[3] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[4] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[5] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[6] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[7] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[8] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[9] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[10] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[11] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[12] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[13] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[14] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[15] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[16] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[17] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[18] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[19] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[20] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[21] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[22] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[23] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[24] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[25] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[26] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[27] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[28] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[29] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[30] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out
Data_Out_Read[31] <= Register_Mux:Reg_Mux_Write_Read.Mux_Out


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Register_Mux:Reg_Mux_Write_Read
Select[0] => Decoder0.IN1
Select[1] => Decoder0.IN0
I_0[0] => Mux_Out.DATAB
I_0[1] => Mux_Out.DATAB
I_0[2] => Mux_Out.DATAB
I_0[3] => Mux_Out.DATAB
I_0[4] => Mux_Out.DATAB
I_0[5] => Mux_Out.DATAB
I_0[6] => Mux_Out.DATAB
I_0[7] => Mux_Out.DATAB
I_0[8] => Mux_Out.DATAB
I_0[9] => Mux_Out.DATAB
I_0[10] => Mux_Out.DATAB
I_0[11] => Mux_Out.DATAB
I_0[12] => Mux_Out.DATAB
I_0[13] => Mux_Out.DATAB
I_0[14] => Mux_Out.DATAB
I_0[15] => Mux_Out.DATAB
I_0[16] => Mux_Out.DATAB
I_0[17] => Mux_Out.DATAB
I_0[18] => Mux_Out.DATAB
I_0[19] => Mux_Out.DATAB
I_0[20] => Mux_Out.DATAB
I_0[21] => Mux_Out.DATAB
I_0[22] => Mux_Out.DATAB
I_0[23] => Mux_Out.DATAB
I_0[24] => Mux_Out.DATAB
I_0[25] => Mux_Out.DATAB
I_0[26] => Mux_Out.DATAB
I_0[27] => Mux_Out.DATAB
I_0[28] => Mux_Out.DATAB
I_0[29] => Mux_Out.DATAB
I_0[30] => Mux_Out.DATAB
I_0[31] => Mux_Out.DATAB
I_1[0] => Mux_Out.DATAA
I_1[1] => Mux_Out.DATAA
I_1[2] => Mux_Out.DATAA
I_1[3] => Mux_Out.DATAA
I_1[4] => Mux_Out.DATAA
I_1[5] => Mux_Out.DATAA
I_1[6] => Mux_Out.DATAA
I_1[7] => Mux_Out.DATAA
I_1[8] => Mux_Out.DATAA
I_1[9] => Mux_Out.DATAA
I_1[10] => Mux_Out.DATAA
I_1[11] => Mux_Out.DATAA
I_1[12] => Mux_Out.DATAA
I_1[13] => Mux_Out.DATAA
I_1[14] => Mux_Out.DATAA
I_1[15] => Mux_Out.DATAA
I_1[16] => Mux_Out.DATAA
I_1[17] => Mux_Out.DATAA
I_1[18] => Mux_Out.DATAA
I_1[19] => Mux_Out.DATAA
I_1[20] => Mux_Out.DATAA
I_1[21] => Mux_Out.DATAA
I_1[22] => Mux_Out.DATAA
I_1[23] => Mux_Out.DATAA
I_1[24] => Mux_Out.DATAA
I_1[25] => Mux_Out.DATAA
I_1[26] => Mux_Out.DATAA
I_1[27] => Mux_Out.DATAA
I_1[28] => Mux_Out.DATAA
I_1[29] => Mux_Out.DATAA
I_1[30] => Mux_Out.DATAA
I_1[31] => Mux_Out.DATAA
Mux_Out[0] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux_Out.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File
clk => clk.IN32
reset => reset.IN32
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Reg_Write_i => comb.IN1
Write_Register_i[0] => Write_Register_i[0].IN1
Write_Register_i[1] => Write_Register_i[1].IN1
Write_Register_i[2] => Write_Register_i[2].IN1
Write_Register_i[3] => Write_Register_i[3].IN1
Write_Register_i[4] => Write_Register_i[4].IN1
Read_Register_1_i[0] => Read_Register_1_i[0].IN1
Read_Register_1_i[1] => Read_Register_1_i[1].IN1
Read_Register_1_i[2] => Read_Register_1_i[2].IN1
Read_Register_1_i[3] => Read_Register_1_i[3].IN1
Read_Register_1_i[4] => Read_Register_1_i[4].IN1
Read_Register_2_i[0] => Read_Register_2_i[0].IN1
Read_Register_2_i[1] => Read_Register_2_i[1].IN1
Read_Register_2_i[2] => Read_Register_2_i[2].IN1
Read_Register_2_i[3] => Read_Register_2_i[3].IN1
Read_Register_2_i[4] => Read_Register_2_i[4].IN1
Write_Data_i[0] => Write_Data_i[0].IN31
Write_Data_i[1] => Write_Data_i[1].IN31
Write_Data_i[2] => Write_Data_i[2].IN31
Write_Data_i[3] => Write_Data_i[3].IN31
Write_Data_i[4] => Write_Data_i[4].IN31
Write_Data_i[5] => Write_Data_i[5].IN31
Write_Data_i[6] => Write_Data_i[6].IN31
Write_Data_i[7] => Write_Data_i[7].IN31
Write_Data_i[8] => Write_Data_i[8].IN31
Write_Data_i[9] => Write_Data_i[9].IN31
Write_Data_i[10] => Write_Data_i[10].IN31
Write_Data_i[11] => Write_Data_i[11].IN31
Write_Data_i[12] => Write_Data_i[12].IN31
Write_Data_i[13] => Write_Data_i[13].IN31
Write_Data_i[14] => Write_Data_i[14].IN31
Write_Data_i[15] => Write_Data_i[15].IN31
Write_Data_i[16] => Write_Data_i[16].IN31
Write_Data_i[17] => Write_Data_i[17].IN31
Write_Data_i[18] => Write_Data_i[18].IN31
Write_Data_i[19] => Write_Data_i[19].IN31
Write_Data_i[20] => Write_Data_i[20].IN31
Write_Data_i[21] => Write_Data_i[21].IN31
Write_Data_i[22] => Write_Data_i[22].IN31
Write_Data_i[23] => Write_Data_i[23].IN31
Write_Data_i[24] => Write_Data_i[24].IN31
Write_Data_i[25] => Write_Data_i[25].IN31
Write_Data_i[26] => Write_Data_i[26].IN31
Write_Data_i[27] => Write_Data_i[27].IN31
Write_Data_i[28] => Write_Data_i[28].IN31
Write_Data_i[29] => Write_Data_i[29].IN31
Write_Data_i[30] => Write_Data_i[30].IN31
Write_Data_i[31] => Write_Data_i[31].IN31
Read_Data_1_o[0] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[1] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[2] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[3] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[4] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[5] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[6] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[7] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[8] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[9] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[10] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[11] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[12] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[13] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[14] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[15] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[16] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[17] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[18] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[19] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[20] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[21] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[22] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[23] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[24] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[25] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[26] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[27] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[28] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[29] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[30] <= Mux32x1:Rrs.Mux_Out
Read_Data_1_o[31] <= Mux32x1:Rrs.Mux_Out
Read_Data_2_o[0] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[1] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[2] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[3] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[4] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[5] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[6] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[7] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[8] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[9] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[10] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[11] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[12] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[13] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[14] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[15] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[16] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[17] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[18] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[19] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[20] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[21] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[22] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[23] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[24] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[25] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[26] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[27] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[28] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[29] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[30] <= Mux32x1:Rrt.Mux_Out
Read_Data_2_o[31] <= Mux32x1:Rrt.Mux_Out


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Decoder:DEC
Write_Register[0] => Ram0.RADDR
Write_Register[1] => Ram0.RADDR1
Write_Register[2] => Ram0.RADDR2
Write_Register[3] => Ram0.RADDR3
Write_Register[4] => Ram0.RADDR4
one_hot[0] <= Ram0.DATAOUT
one_hot[1] <= Ram0.DATAOUT1
one_hot[2] <= Ram0.DATAOUT2
one_hot[3] <= Ram0.DATAOUT3
one_hot[4] <= Ram0.DATAOUT4
one_hot[5] <= Ram0.DATAOUT5
one_hot[6] <= Ram0.DATAOUT6
one_hot[7] <= Ram0.DATAOUT7
one_hot[8] <= Ram0.DATAOUT8
one_hot[9] <= Ram0.DATAOUT9
one_hot[10] <= Ram0.DATAOUT10
one_hot[11] <= Ram0.DATAOUT11
one_hot[12] <= Ram0.DATAOUT12
one_hot[13] <= Ram0.DATAOUT13
one_hot[14] <= Ram0.DATAOUT14
one_hot[15] <= Ram0.DATAOUT15
one_hot[16] <= Ram0.DATAOUT16
one_hot[17] <= Ram0.DATAOUT17
one_hot[18] <= Ram0.DATAOUT18
one_hot[19] <= Ram0.DATAOUT19
one_hot[20] <= Ram0.DATAOUT20
one_hot[21] <= Ram0.DATAOUT21
one_hot[22] <= Ram0.DATAOUT22
one_hot[23] <= Ram0.DATAOUT23
one_hot[24] <= Ram0.DATAOUT24
one_hot[25] <= Ram0.DATAOUT25
one_hot[26] <= Ram0.DATAOUT26
one_hot[27] <= Ram0.DATAOUT27
one_hot[28] <= Ram0.DATAOUT28
one_hot[29] <= Ram0.DATAOUT29
one_hot[30] <= Ram0.DATAOUT30
one_hot[31] <= Ram0.DATAOUT31


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.PRESET
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.PRESET
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.PRESET
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.PRESET
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs
Selector[0] => Mux0.IN4
Selector[0] => Mux1.IN4
Selector[0] => Mux2.IN4
Selector[0] => Mux3.IN4
Selector[0] => Mux4.IN4
Selector[0] => Mux5.IN4
Selector[0] => Mux6.IN4
Selector[0] => Mux7.IN4
Selector[0] => Mux8.IN4
Selector[0] => Mux9.IN4
Selector[0] => Mux10.IN4
Selector[0] => Mux11.IN4
Selector[0] => Mux12.IN4
Selector[0] => Mux13.IN4
Selector[0] => Mux14.IN4
Selector[0] => Mux15.IN4
Selector[0] => Mux16.IN4
Selector[0] => Mux17.IN4
Selector[0] => Mux18.IN4
Selector[0] => Mux19.IN4
Selector[0] => Mux20.IN4
Selector[0] => Mux21.IN4
Selector[0] => Mux22.IN4
Selector[0] => Mux23.IN4
Selector[0] => Mux24.IN4
Selector[0] => Mux25.IN4
Selector[0] => Mux26.IN4
Selector[0] => Mux27.IN4
Selector[0] => Mux28.IN4
Selector[0] => Mux29.IN4
Selector[0] => Mux30.IN4
Selector[0] => Mux31.IN4
Selector[1] => Mux0.IN3
Selector[1] => Mux1.IN3
Selector[1] => Mux2.IN3
Selector[1] => Mux3.IN3
Selector[1] => Mux4.IN3
Selector[1] => Mux5.IN3
Selector[1] => Mux6.IN3
Selector[1] => Mux7.IN3
Selector[1] => Mux8.IN3
Selector[1] => Mux9.IN3
Selector[1] => Mux10.IN3
Selector[1] => Mux11.IN3
Selector[1] => Mux12.IN3
Selector[1] => Mux13.IN3
Selector[1] => Mux14.IN3
Selector[1] => Mux15.IN3
Selector[1] => Mux16.IN3
Selector[1] => Mux17.IN3
Selector[1] => Mux18.IN3
Selector[1] => Mux19.IN3
Selector[1] => Mux20.IN3
Selector[1] => Mux21.IN3
Selector[1] => Mux22.IN3
Selector[1] => Mux23.IN3
Selector[1] => Mux24.IN3
Selector[1] => Mux25.IN3
Selector[1] => Mux26.IN3
Selector[1] => Mux27.IN3
Selector[1] => Mux28.IN3
Selector[1] => Mux29.IN3
Selector[1] => Mux30.IN3
Selector[1] => Mux31.IN3
Selector[2] => Mux0.IN2
Selector[2] => Mux1.IN2
Selector[2] => Mux2.IN2
Selector[2] => Mux3.IN2
Selector[2] => Mux4.IN2
Selector[2] => Mux5.IN2
Selector[2] => Mux6.IN2
Selector[2] => Mux7.IN2
Selector[2] => Mux8.IN2
Selector[2] => Mux9.IN2
Selector[2] => Mux10.IN2
Selector[2] => Mux11.IN2
Selector[2] => Mux12.IN2
Selector[2] => Mux13.IN2
Selector[2] => Mux14.IN2
Selector[2] => Mux15.IN2
Selector[2] => Mux16.IN2
Selector[2] => Mux17.IN2
Selector[2] => Mux18.IN2
Selector[2] => Mux19.IN2
Selector[2] => Mux20.IN2
Selector[2] => Mux21.IN2
Selector[2] => Mux22.IN2
Selector[2] => Mux23.IN2
Selector[2] => Mux24.IN2
Selector[2] => Mux25.IN2
Selector[2] => Mux26.IN2
Selector[2] => Mux27.IN2
Selector[2] => Mux28.IN2
Selector[2] => Mux29.IN2
Selector[2] => Mux30.IN2
Selector[2] => Mux31.IN2
Selector[3] => Mux0.IN1
Selector[3] => Mux1.IN1
Selector[3] => Mux2.IN1
Selector[3] => Mux3.IN1
Selector[3] => Mux4.IN1
Selector[3] => Mux5.IN1
Selector[3] => Mux6.IN1
Selector[3] => Mux7.IN1
Selector[3] => Mux8.IN1
Selector[3] => Mux9.IN1
Selector[3] => Mux10.IN1
Selector[3] => Mux11.IN1
Selector[3] => Mux12.IN1
Selector[3] => Mux13.IN1
Selector[3] => Mux14.IN1
Selector[3] => Mux15.IN1
Selector[3] => Mux16.IN1
Selector[3] => Mux17.IN1
Selector[3] => Mux18.IN1
Selector[3] => Mux19.IN1
Selector[3] => Mux20.IN1
Selector[3] => Mux21.IN1
Selector[3] => Mux22.IN1
Selector[3] => Mux23.IN1
Selector[3] => Mux24.IN1
Selector[3] => Mux25.IN1
Selector[3] => Mux26.IN1
Selector[3] => Mux27.IN1
Selector[3] => Mux28.IN1
Selector[3] => Mux29.IN1
Selector[3] => Mux30.IN1
Selector[3] => Mux31.IN1
Selector[4] => Mux0.IN0
Selector[4] => Mux1.IN0
Selector[4] => Mux2.IN0
Selector[4] => Mux3.IN0
Selector[4] => Mux4.IN0
Selector[4] => Mux5.IN0
Selector[4] => Mux6.IN0
Selector[4] => Mux7.IN0
Selector[4] => Mux8.IN0
Selector[4] => Mux9.IN0
Selector[4] => Mux10.IN0
Selector[4] => Mux11.IN0
Selector[4] => Mux12.IN0
Selector[4] => Mux13.IN0
Selector[4] => Mux14.IN0
Selector[4] => Mux15.IN0
Selector[4] => Mux16.IN0
Selector[4] => Mux17.IN0
Selector[4] => Mux18.IN0
Selector[4] => Mux19.IN0
Selector[4] => Mux20.IN0
Selector[4] => Mux21.IN0
Selector[4] => Mux22.IN0
Selector[4] => Mux23.IN0
Selector[4] => Mux24.IN0
Selector[4] => Mux25.IN0
Selector[4] => Mux26.IN0
Selector[4] => Mux27.IN0
Selector[4] => Mux28.IN0
Selector[4] => Mux29.IN0
Selector[4] => Mux30.IN0
Selector[4] => Mux31.IN0
I_0[0] => Mux31.IN5
I_0[1] => Mux30.IN5
I_0[2] => Mux29.IN5
I_0[3] => Mux28.IN5
I_0[4] => Mux27.IN5
I_0[5] => Mux26.IN5
I_0[6] => Mux25.IN5
I_0[7] => Mux24.IN5
I_0[8] => Mux23.IN5
I_0[9] => Mux22.IN5
I_0[10] => Mux21.IN5
I_0[11] => Mux20.IN5
I_0[12] => Mux19.IN5
I_0[13] => Mux18.IN5
I_0[14] => Mux17.IN5
I_0[15] => Mux16.IN5
I_0[16] => Mux15.IN5
I_0[17] => Mux14.IN5
I_0[18] => Mux13.IN5
I_0[19] => Mux12.IN5
I_0[20] => Mux11.IN5
I_0[21] => Mux10.IN5
I_0[22] => Mux9.IN5
I_0[23] => Mux8.IN5
I_0[24] => Mux7.IN5
I_0[25] => Mux6.IN5
I_0[26] => Mux5.IN5
I_0[27] => Mux4.IN5
I_0[28] => Mux3.IN5
I_0[29] => Mux2.IN5
I_0[30] => Mux1.IN5
I_0[31] => Mux0.IN5
I_1[0] => Mux31.IN6
I_1[1] => Mux30.IN6
I_1[2] => Mux29.IN6
I_1[3] => Mux28.IN6
I_1[4] => Mux27.IN6
I_1[5] => Mux26.IN6
I_1[6] => Mux25.IN6
I_1[7] => Mux24.IN6
I_1[8] => Mux23.IN6
I_1[9] => Mux22.IN6
I_1[10] => Mux21.IN6
I_1[11] => Mux20.IN6
I_1[12] => Mux19.IN6
I_1[13] => Mux18.IN6
I_1[14] => Mux17.IN6
I_1[15] => Mux16.IN6
I_1[16] => Mux15.IN6
I_1[17] => Mux14.IN6
I_1[18] => Mux13.IN6
I_1[19] => Mux12.IN6
I_1[20] => Mux11.IN6
I_1[21] => Mux10.IN6
I_1[22] => Mux9.IN6
I_1[23] => Mux8.IN6
I_1[24] => Mux7.IN6
I_1[25] => Mux6.IN6
I_1[26] => Mux5.IN6
I_1[27] => Mux4.IN6
I_1[28] => Mux3.IN6
I_1[29] => Mux2.IN6
I_1[30] => Mux1.IN6
I_1[31] => Mux0.IN6
I_2[0] => Mux31.IN7
I_2[1] => Mux30.IN7
I_2[2] => Mux29.IN7
I_2[3] => Mux28.IN7
I_2[4] => Mux27.IN7
I_2[5] => Mux26.IN7
I_2[6] => Mux25.IN7
I_2[7] => Mux24.IN7
I_2[8] => Mux23.IN7
I_2[9] => Mux22.IN7
I_2[10] => Mux21.IN7
I_2[11] => Mux20.IN7
I_2[12] => Mux19.IN7
I_2[13] => Mux18.IN7
I_2[14] => Mux17.IN7
I_2[15] => Mux16.IN7
I_2[16] => Mux15.IN7
I_2[17] => Mux14.IN7
I_2[18] => Mux13.IN7
I_2[19] => Mux12.IN7
I_2[20] => Mux11.IN7
I_2[21] => Mux10.IN7
I_2[22] => Mux9.IN7
I_2[23] => Mux8.IN7
I_2[24] => Mux7.IN7
I_2[25] => Mux6.IN7
I_2[26] => Mux5.IN7
I_2[27] => Mux4.IN7
I_2[28] => Mux3.IN7
I_2[29] => Mux2.IN7
I_2[30] => Mux1.IN7
I_2[31] => Mux0.IN7
I_3[0] => Mux31.IN8
I_3[1] => Mux30.IN8
I_3[2] => Mux29.IN8
I_3[3] => Mux28.IN8
I_3[4] => Mux27.IN8
I_3[5] => Mux26.IN8
I_3[6] => Mux25.IN8
I_3[7] => Mux24.IN8
I_3[8] => Mux23.IN8
I_3[9] => Mux22.IN8
I_3[10] => Mux21.IN8
I_3[11] => Mux20.IN8
I_3[12] => Mux19.IN8
I_3[13] => Mux18.IN8
I_3[14] => Mux17.IN8
I_3[15] => Mux16.IN8
I_3[16] => Mux15.IN8
I_3[17] => Mux14.IN8
I_3[18] => Mux13.IN8
I_3[19] => Mux12.IN8
I_3[20] => Mux11.IN8
I_3[21] => Mux10.IN8
I_3[22] => Mux9.IN8
I_3[23] => Mux8.IN8
I_3[24] => Mux7.IN8
I_3[25] => Mux6.IN8
I_3[26] => Mux5.IN8
I_3[27] => Mux4.IN8
I_3[28] => Mux3.IN8
I_3[29] => Mux2.IN8
I_3[30] => Mux1.IN8
I_3[31] => Mux0.IN8
I_4[0] => Mux31.IN9
I_4[1] => Mux30.IN9
I_4[2] => Mux29.IN9
I_4[3] => Mux28.IN9
I_4[4] => Mux27.IN9
I_4[5] => Mux26.IN9
I_4[6] => Mux25.IN9
I_4[7] => Mux24.IN9
I_4[8] => Mux23.IN9
I_4[9] => Mux22.IN9
I_4[10] => Mux21.IN9
I_4[11] => Mux20.IN9
I_4[12] => Mux19.IN9
I_4[13] => Mux18.IN9
I_4[14] => Mux17.IN9
I_4[15] => Mux16.IN9
I_4[16] => Mux15.IN9
I_4[17] => Mux14.IN9
I_4[18] => Mux13.IN9
I_4[19] => Mux12.IN9
I_4[20] => Mux11.IN9
I_4[21] => Mux10.IN9
I_4[22] => Mux9.IN9
I_4[23] => Mux8.IN9
I_4[24] => Mux7.IN9
I_4[25] => Mux6.IN9
I_4[26] => Mux5.IN9
I_4[27] => Mux4.IN9
I_4[28] => Mux3.IN9
I_4[29] => Mux2.IN9
I_4[30] => Mux1.IN9
I_4[31] => Mux0.IN9
I_5[0] => Mux31.IN10
I_5[1] => Mux30.IN10
I_5[2] => Mux29.IN10
I_5[3] => Mux28.IN10
I_5[4] => Mux27.IN10
I_5[5] => Mux26.IN10
I_5[6] => Mux25.IN10
I_5[7] => Mux24.IN10
I_5[8] => Mux23.IN10
I_5[9] => Mux22.IN10
I_5[10] => Mux21.IN10
I_5[11] => Mux20.IN10
I_5[12] => Mux19.IN10
I_5[13] => Mux18.IN10
I_5[14] => Mux17.IN10
I_5[15] => Mux16.IN10
I_5[16] => Mux15.IN10
I_5[17] => Mux14.IN10
I_5[18] => Mux13.IN10
I_5[19] => Mux12.IN10
I_5[20] => Mux11.IN10
I_5[21] => Mux10.IN10
I_5[22] => Mux9.IN10
I_5[23] => Mux8.IN10
I_5[24] => Mux7.IN10
I_5[25] => Mux6.IN10
I_5[26] => Mux5.IN10
I_5[27] => Mux4.IN10
I_5[28] => Mux3.IN10
I_5[29] => Mux2.IN10
I_5[30] => Mux1.IN10
I_5[31] => Mux0.IN10
I_6[0] => Mux31.IN11
I_6[1] => Mux30.IN11
I_6[2] => Mux29.IN11
I_6[3] => Mux28.IN11
I_6[4] => Mux27.IN11
I_6[5] => Mux26.IN11
I_6[6] => Mux25.IN11
I_6[7] => Mux24.IN11
I_6[8] => Mux23.IN11
I_6[9] => Mux22.IN11
I_6[10] => Mux21.IN11
I_6[11] => Mux20.IN11
I_6[12] => Mux19.IN11
I_6[13] => Mux18.IN11
I_6[14] => Mux17.IN11
I_6[15] => Mux16.IN11
I_6[16] => Mux15.IN11
I_6[17] => Mux14.IN11
I_6[18] => Mux13.IN11
I_6[19] => Mux12.IN11
I_6[20] => Mux11.IN11
I_6[21] => Mux10.IN11
I_6[22] => Mux9.IN11
I_6[23] => Mux8.IN11
I_6[24] => Mux7.IN11
I_6[25] => Mux6.IN11
I_6[26] => Mux5.IN11
I_6[27] => Mux4.IN11
I_6[28] => Mux3.IN11
I_6[29] => Mux2.IN11
I_6[30] => Mux1.IN11
I_6[31] => Mux0.IN11
I_7[0] => Mux31.IN12
I_7[1] => Mux30.IN12
I_7[2] => Mux29.IN12
I_7[3] => Mux28.IN12
I_7[4] => Mux27.IN12
I_7[5] => Mux26.IN12
I_7[6] => Mux25.IN12
I_7[7] => Mux24.IN12
I_7[8] => Mux23.IN12
I_7[9] => Mux22.IN12
I_7[10] => Mux21.IN12
I_7[11] => Mux20.IN12
I_7[12] => Mux19.IN12
I_7[13] => Mux18.IN12
I_7[14] => Mux17.IN12
I_7[15] => Mux16.IN12
I_7[16] => Mux15.IN12
I_7[17] => Mux14.IN12
I_7[18] => Mux13.IN12
I_7[19] => Mux12.IN12
I_7[20] => Mux11.IN12
I_7[21] => Mux10.IN12
I_7[22] => Mux9.IN12
I_7[23] => Mux8.IN12
I_7[24] => Mux7.IN12
I_7[25] => Mux6.IN12
I_7[26] => Mux5.IN12
I_7[27] => Mux4.IN12
I_7[28] => Mux3.IN12
I_7[29] => Mux2.IN12
I_7[30] => Mux1.IN12
I_7[31] => Mux0.IN12
I_8[0] => Mux31.IN13
I_8[1] => Mux30.IN13
I_8[2] => Mux29.IN13
I_8[3] => Mux28.IN13
I_8[4] => Mux27.IN13
I_8[5] => Mux26.IN13
I_8[6] => Mux25.IN13
I_8[7] => Mux24.IN13
I_8[8] => Mux23.IN13
I_8[9] => Mux22.IN13
I_8[10] => Mux21.IN13
I_8[11] => Mux20.IN13
I_8[12] => Mux19.IN13
I_8[13] => Mux18.IN13
I_8[14] => Mux17.IN13
I_8[15] => Mux16.IN13
I_8[16] => Mux15.IN13
I_8[17] => Mux14.IN13
I_8[18] => Mux13.IN13
I_8[19] => Mux12.IN13
I_8[20] => Mux11.IN13
I_8[21] => Mux10.IN13
I_8[22] => Mux9.IN13
I_8[23] => Mux8.IN13
I_8[24] => Mux7.IN13
I_8[25] => Mux6.IN13
I_8[26] => Mux5.IN13
I_8[27] => Mux4.IN13
I_8[28] => Mux3.IN13
I_8[29] => Mux2.IN13
I_8[30] => Mux1.IN13
I_8[31] => Mux0.IN13
I_9[0] => Mux31.IN14
I_9[1] => Mux30.IN14
I_9[2] => Mux29.IN14
I_9[3] => Mux28.IN14
I_9[4] => Mux27.IN14
I_9[5] => Mux26.IN14
I_9[6] => Mux25.IN14
I_9[7] => Mux24.IN14
I_9[8] => Mux23.IN14
I_9[9] => Mux22.IN14
I_9[10] => Mux21.IN14
I_9[11] => Mux20.IN14
I_9[12] => Mux19.IN14
I_9[13] => Mux18.IN14
I_9[14] => Mux17.IN14
I_9[15] => Mux16.IN14
I_9[16] => Mux15.IN14
I_9[17] => Mux14.IN14
I_9[18] => Mux13.IN14
I_9[19] => Mux12.IN14
I_9[20] => Mux11.IN14
I_9[21] => Mux10.IN14
I_9[22] => Mux9.IN14
I_9[23] => Mux8.IN14
I_9[24] => Mux7.IN14
I_9[25] => Mux6.IN14
I_9[26] => Mux5.IN14
I_9[27] => Mux4.IN14
I_9[28] => Mux3.IN14
I_9[29] => Mux2.IN14
I_9[30] => Mux1.IN14
I_9[31] => Mux0.IN14
I_10[0] => Mux31.IN15
I_10[1] => Mux30.IN15
I_10[2] => Mux29.IN15
I_10[3] => Mux28.IN15
I_10[4] => Mux27.IN15
I_10[5] => Mux26.IN15
I_10[6] => Mux25.IN15
I_10[7] => Mux24.IN15
I_10[8] => Mux23.IN15
I_10[9] => Mux22.IN15
I_10[10] => Mux21.IN15
I_10[11] => Mux20.IN15
I_10[12] => Mux19.IN15
I_10[13] => Mux18.IN15
I_10[14] => Mux17.IN15
I_10[15] => Mux16.IN15
I_10[16] => Mux15.IN15
I_10[17] => Mux14.IN15
I_10[18] => Mux13.IN15
I_10[19] => Mux12.IN15
I_10[20] => Mux11.IN15
I_10[21] => Mux10.IN15
I_10[22] => Mux9.IN15
I_10[23] => Mux8.IN15
I_10[24] => Mux7.IN15
I_10[25] => Mux6.IN15
I_10[26] => Mux5.IN15
I_10[27] => Mux4.IN15
I_10[28] => Mux3.IN15
I_10[29] => Mux2.IN15
I_10[30] => Mux1.IN15
I_10[31] => Mux0.IN15
I_11[0] => Mux31.IN16
I_11[1] => Mux30.IN16
I_11[2] => Mux29.IN16
I_11[3] => Mux28.IN16
I_11[4] => Mux27.IN16
I_11[5] => Mux26.IN16
I_11[6] => Mux25.IN16
I_11[7] => Mux24.IN16
I_11[8] => Mux23.IN16
I_11[9] => Mux22.IN16
I_11[10] => Mux21.IN16
I_11[11] => Mux20.IN16
I_11[12] => Mux19.IN16
I_11[13] => Mux18.IN16
I_11[14] => Mux17.IN16
I_11[15] => Mux16.IN16
I_11[16] => Mux15.IN16
I_11[17] => Mux14.IN16
I_11[18] => Mux13.IN16
I_11[19] => Mux12.IN16
I_11[20] => Mux11.IN16
I_11[21] => Mux10.IN16
I_11[22] => Mux9.IN16
I_11[23] => Mux8.IN16
I_11[24] => Mux7.IN16
I_11[25] => Mux6.IN16
I_11[26] => Mux5.IN16
I_11[27] => Mux4.IN16
I_11[28] => Mux3.IN16
I_11[29] => Mux2.IN16
I_11[30] => Mux1.IN16
I_11[31] => Mux0.IN16
I_12[0] => Mux31.IN17
I_12[1] => Mux30.IN17
I_12[2] => Mux29.IN17
I_12[3] => Mux28.IN17
I_12[4] => Mux27.IN17
I_12[5] => Mux26.IN17
I_12[6] => Mux25.IN17
I_12[7] => Mux24.IN17
I_12[8] => Mux23.IN17
I_12[9] => Mux22.IN17
I_12[10] => Mux21.IN17
I_12[11] => Mux20.IN17
I_12[12] => Mux19.IN17
I_12[13] => Mux18.IN17
I_12[14] => Mux17.IN17
I_12[15] => Mux16.IN17
I_12[16] => Mux15.IN17
I_12[17] => Mux14.IN17
I_12[18] => Mux13.IN17
I_12[19] => Mux12.IN17
I_12[20] => Mux11.IN17
I_12[21] => Mux10.IN17
I_12[22] => Mux9.IN17
I_12[23] => Mux8.IN17
I_12[24] => Mux7.IN17
I_12[25] => Mux6.IN17
I_12[26] => Mux5.IN17
I_12[27] => Mux4.IN17
I_12[28] => Mux3.IN17
I_12[29] => Mux2.IN17
I_12[30] => Mux1.IN17
I_12[31] => Mux0.IN17
I_13[0] => Mux31.IN18
I_13[1] => Mux30.IN18
I_13[2] => Mux29.IN18
I_13[3] => Mux28.IN18
I_13[4] => Mux27.IN18
I_13[5] => Mux26.IN18
I_13[6] => Mux25.IN18
I_13[7] => Mux24.IN18
I_13[8] => Mux23.IN18
I_13[9] => Mux22.IN18
I_13[10] => Mux21.IN18
I_13[11] => Mux20.IN18
I_13[12] => Mux19.IN18
I_13[13] => Mux18.IN18
I_13[14] => Mux17.IN18
I_13[15] => Mux16.IN18
I_13[16] => Mux15.IN18
I_13[17] => Mux14.IN18
I_13[18] => Mux13.IN18
I_13[19] => Mux12.IN18
I_13[20] => Mux11.IN18
I_13[21] => Mux10.IN18
I_13[22] => Mux9.IN18
I_13[23] => Mux8.IN18
I_13[24] => Mux7.IN18
I_13[25] => Mux6.IN18
I_13[26] => Mux5.IN18
I_13[27] => Mux4.IN18
I_13[28] => Mux3.IN18
I_13[29] => Mux2.IN18
I_13[30] => Mux1.IN18
I_13[31] => Mux0.IN18
I_14[0] => Mux31.IN19
I_14[1] => Mux30.IN19
I_14[2] => Mux29.IN19
I_14[3] => Mux28.IN19
I_14[4] => Mux27.IN19
I_14[5] => Mux26.IN19
I_14[6] => Mux25.IN19
I_14[7] => Mux24.IN19
I_14[8] => Mux23.IN19
I_14[9] => Mux22.IN19
I_14[10] => Mux21.IN19
I_14[11] => Mux20.IN19
I_14[12] => Mux19.IN19
I_14[13] => Mux18.IN19
I_14[14] => Mux17.IN19
I_14[15] => Mux16.IN19
I_14[16] => Mux15.IN19
I_14[17] => Mux14.IN19
I_14[18] => Mux13.IN19
I_14[19] => Mux12.IN19
I_14[20] => Mux11.IN19
I_14[21] => Mux10.IN19
I_14[22] => Mux9.IN19
I_14[23] => Mux8.IN19
I_14[24] => Mux7.IN19
I_14[25] => Mux6.IN19
I_14[26] => Mux5.IN19
I_14[27] => Mux4.IN19
I_14[28] => Mux3.IN19
I_14[29] => Mux2.IN19
I_14[30] => Mux1.IN19
I_14[31] => Mux0.IN19
I_15[0] => Mux31.IN20
I_15[1] => Mux30.IN20
I_15[2] => Mux29.IN20
I_15[3] => Mux28.IN20
I_15[4] => Mux27.IN20
I_15[5] => Mux26.IN20
I_15[6] => Mux25.IN20
I_15[7] => Mux24.IN20
I_15[8] => Mux23.IN20
I_15[9] => Mux22.IN20
I_15[10] => Mux21.IN20
I_15[11] => Mux20.IN20
I_15[12] => Mux19.IN20
I_15[13] => Mux18.IN20
I_15[14] => Mux17.IN20
I_15[15] => Mux16.IN20
I_15[16] => Mux15.IN20
I_15[17] => Mux14.IN20
I_15[18] => Mux13.IN20
I_15[19] => Mux12.IN20
I_15[20] => Mux11.IN20
I_15[21] => Mux10.IN20
I_15[22] => Mux9.IN20
I_15[23] => Mux8.IN20
I_15[24] => Mux7.IN20
I_15[25] => Mux6.IN20
I_15[26] => Mux5.IN20
I_15[27] => Mux4.IN20
I_15[28] => Mux3.IN20
I_15[29] => Mux2.IN20
I_15[30] => Mux1.IN20
I_15[31] => Mux0.IN20
I_16[0] => Mux31.IN21
I_16[1] => Mux30.IN21
I_16[2] => Mux29.IN21
I_16[3] => Mux28.IN21
I_16[4] => Mux27.IN21
I_16[5] => Mux26.IN21
I_16[6] => Mux25.IN21
I_16[7] => Mux24.IN21
I_16[8] => Mux23.IN21
I_16[9] => Mux22.IN21
I_16[10] => Mux21.IN21
I_16[11] => Mux20.IN21
I_16[12] => Mux19.IN21
I_16[13] => Mux18.IN21
I_16[14] => Mux17.IN21
I_16[15] => Mux16.IN21
I_16[16] => Mux15.IN21
I_16[17] => Mux14.IN21
I_16[18] => Mux13.IN21
I_16[19] => Mux12.IN21
I_16[20] => Mux11.IN21
I_16[21] => Mux10.IN21
I_16[22] => Mux9.IN21
I_16[23] => Mux8.IN21
I_16[24] => Mux7.IN21
I_16[25] => Mux6.IN21
I_16[26] => Mux5.IN21
I_16[27] => Mux4.IN21
I_16[28] => Mux3.IN21
I_16[29] => Mux2.IN21
I_16[30] => Mux1.IN21
I_16[31] => Mux0.IN21
I_17[0] => Mux31.IN22
I_17[1] => Mux30.IN22
I_17[2] => Mux29.IN22
I_17[3] => Mux28.IN22
I_17[4] => Mux27.IN22
I_17[5] => Mux26.IN22
I_17[6] => Mux25.IN22
I_17[7] => Mux24.IN22
I_17[8] => Mux23.IN22
I_17[9] => Mux22.IN22
I_17[10] => Mux21.IN22
I_17[11] => Mux20.IN22
I_17[12] => Mux19.IN22
I_17[13] => Mux18.IN22
I_17[14] => Mux17.IN22
I_17[15] => Mux16.IN22
I_17[16] => Mux15.IN22
I_17[17] => Mux14.IN22
I_17[18] => Mux13.IN22
I_17[19] => Mux12.IN22
I_17[20] => Mux11.IN22
I_17[21] => Mux10.IN22
I_17[22] => Mux9.IN22
I_17[23] => Mux8.IN22
I_17[24] => Mux7.IN22
I_17[25] => Mux6.IN22
I_17[26] => Mux5.IN22
I_17[27] => Mux4.IN22
I_17[28] => Mux3.IN22
I_17[29] => Mux2.IN22
I_17[30] => Mux1.IN22
I_17[31] => Mux0.IN22
I_18[0] => Mux31.IN23
I_18[1] => Mux30.IN23
I_18[2] => Mux29.IN23
I_18[3] => Mux28.IN23
I_18[4] => Mux27.IN23
I_18[5] => Mux26.IN23
I_18[6] => Mux25.IN23
I_18[7] => Mux24.IN23
I_18[8] => Mux23.IN23
I_18[9] => Mux22.IN23
I_18[10] => Mux21.IN23
I_18[11] => Mux20.IN23
I_18[12] => Mux19.IN23
I_18[13] => Mux18.IN23
I_18[14] => Mux17.IN23
I_18[15] => Mux16.IN23
I_18[16] => Mux15.IN23
I_18[17] => Mux14.IN23
I_18[18] => Mux13.IN23
I_18[19] => Mux12.IN23
I_18[20] => Mux11.IN23
I_18[21] => Mux10.IN23
I_18[22] => Mux9.IN23
I_18[23] => Mux8.IN23
I_18[24] => Mux7.IN23
I_18[25] => Mux6.IN23
I_18[26] => Mux5.IN23
I_18[27] => Mux4.IN23
I_18[28] => Mux3.IN23
I_18[29] => Mux2.IN23
I_18[30] => Mux1.IN23
I_18[31] => Mux0.IN23
I_19[0] => Mux31.IN24
I_19[1] => Mux30.IN24
I_19[2] => Mux29.IN24
I_19[3] => Mux28.IN24
I_19[4] => Mux27.IN24
I_19[5] => Mux26.IN24
I_19[6] => Mux25.IN24
I_19[7] => Mux24.IN24
I_19[8] => Mux23.IN24
I_19[9] => Mux22.IN24
I_19[10] => Mux21.IN24
I_19[11] => Mux20.IN24
I_19[12] => Mux19.IN24
I_19[13] => Mux18.IN24
I_19[14] => Mux17.IN24
I_19[15] => Mux16.IN24
I_19[16] => Mux15.IN24
I_19[17] => Mux14.IN24
I_19[18] => Mux13.IN24
I_19[19] => Mux12.IN24
I_19[20] => Mux11.IN24
I_19[21] => Mux10.IN24
I_19[22] => Mux9.IN24
I_19[23] => Mux8.IN24
I_19[24] => Mux7.IN24
I_19[25] => Mux6.IN24
I_19[26] => Mux5.IN24
I_19[27] => Mux4.IN24
I_19[28] => Mux3.IN24
I_19[29] => Mux2.IN24
I_19[30] => Mux1.IN24
I_19[31] => Mux0.IN24
I_20[0] => Mux31.IN25
I_20[1] => Mux30.IN25
I_20[2] => Mux29.IN25
I_20[3] => Mux28.IN25
I_20[4] => Mux27.IN25
I_20[5] => Mux26.IN25
I_20[6] => Mux25.IN25
I_20[7] => Mux24.IN25
I_20[8] => Mux23.IN25
I_20[9] => Mux22.IN25
I_20[10] => Mux21.IN25
I_20[11] => Mux20.IN25
I_20[12] => Mux19.IN25
I_20[13] => Mux18.IN25
I_20[14] => Mux17.IN25
I_20[15] => Mux16.IN25
I_20[16] => Mux15.IN25
I_20[17] => Mux14.IN25
I_20[18] => Mux13.IN25
I_20[19] => Mux12.IN25
I_20[20] => Mux11.IN25
I_20[21] => Mux10.IN25
I_20[22] => Mux9.IN25
I_20[23] => Mux8.IN25
I_20[24] => Mux7.IN25
I_20[25] => Mux6.IN25
I_20[26] => Mux5.IN25
I_20[27] => Mux4.IN25
I_20[28] => Mux3.IN25
I_20[29] => Mux2.IN25
I_20[30] => Mux1.IN25
I_20[31] => Mux0.IN25
I_21[0] => Mux31.IN26
I_21[1] => Mux30.IN26
I_21[2] => Mux29.IN26
I_21[3] => Mux28.IN26
I_21[4] => Mux27.IN26
I_21[5] => Mux26.IN26
I_21[6] => Mux25.IN26
I_21[7] => Mux24.IN26
I_21[8] => Mux23.IN26
I_21[9] => Mux22.IN26
I_21[10] => Mux21.IN26
I_21[11] => Mux20.IN26
I_21[12] => Mux19.IN26
I_21[13] => Mux18.IN26
I_21[14] => Mux17.IN26
I_21[15] => Mux16.IN26
I_21[16] => Mux15.IN26
I_21[17] => Mux14.IN26
I_21[18] => Mux13.IN26
I_21[19] => Mux12.IN26
I_21[20] => Mux11.IN26
I_21[21] => Mux10.IN26
I_21[22] => Mux9.IN26
I_21[23] => Mux8.IN26
I_21[24] => Mux7.IN26
I_21[25] => Mux6.IN26
I_21[26] => Mux5.IN26
I_21[27] => Mux4.IN26
I_21[28] => Mux3.IN26
I_21[29] => Mux2.IN26
I_21[30] => Mux1.IN26
I_21[31] => Mux0.IN26
I_22[0] => Mux31.IN27
I_22[1] => Mux30.IN27
I_22[2] => Mux29.IN27
I_22[3] => Mux28.IN27
I_22[4] => Mux27.IN27
I_22[5] => Mux26.IN27
I_22[6] => Mux25.IN27
I_22[7] => Mux24.IN27
I_22[8] => Mux23.IN27
I_22[9] => Mux22.IN27
I_22[10] => Mux21.IN27
I_22[11] => Mux20.IN27
I_22[12] => Mux19.IN27
I_22[13] => Mux18.IN27
I_22[14] => Mux17.IN27
I_22[15] => Mux16.IN27
I_22[16] => Mux15.IN27
I_22[17] => Mux14.IN27
I_22[18] => Mux13.IN27
I_22[19] => Mux12.IN27
I_22[20] => Mux11.IN27
I_22[21] => Mux10.IN27
I_22[22] => Mux9.IN27
I_22[23] => Mux8.IN27
I_22[24] => Mux7.IN27
I_22[25] => Mux6.IN27
I_22[26] => Mux5.IN27
I_22[27] => Mux4.IN27
I_22[28] => Mux3.IN27
I_22[29] => Mux2.IN27
I_22[30] => Mux1.IN27
I_22[31] => Mux0.IN27
I_23[0] => Mux31.IN28
I_23[1] => Mux30.IN28
I_23[2] => Mux29.IN28
I_23[3] => Mux28.IN28
I_23[4] => Mux27.IN28
I_23[5] => Mux26.IN28
I_23[6] => Mux25.IN28
I_23[7] => Mux24.IN28
I_23[8] => Mux23.IN28
I_23[9] => Mux22.IN28
I_23[10] => Mux21.IN28
I_23[11] => Mux20.IN28
I_23[12] => Mux19.IN28
I_23[13] => Mux18.IN28
I_23[14] => Mux17.IN28
I_23[15] => Mux16.IN28
I_23[16] => Mux15.IN28
I_23[17] => Mux14.IN28
I_23[18] => Mux13.IN28
I_23[19] => Mux12.IN28
I_23[20] => Mux11.IN28
I_23[21] => Mux10.IN28
I_23[22] => Mux9.IN28
I_23[23] => Mux8.IN28
I_23[24] => Mux7.IN28
I_23[25] => Mux6.IN28
I_23[26] => Mux5.IN28
I_23[27] => Mux4.IN28
I_23[28] => Mux3.IN28
I_23[29] => Mux2.IN28
I_23[30] => Mux1.IN28
I_23[31] => Mux0.IN28
I_24[0] => Mux31.IN29
I_24[1] => Mux30.IN29
I_24[2] => Mux29.IN29
I_24[3] => Mux28.IN29
I_24[4] => Mux27.IN29
I_24[5] => Mux26.IN29
I_24[6] => Mux25.IN29
I_24[7] => Mux24.IN29
I_24[8] => Mux23.IN29
I_24[9] => Mux22.IN29
I_24[10] => Mux21.IN29
I_24[11] => Mux20.IN29
I_24[12] => Mux19.IN29
I_24[13] => Mux18.IN29
I_24[14] => Mux17.IN29
I_24[15] => Mux16.IN29
I_24[16] => Mux15.IN29
I_24[17] => Mux14.IN29
I_24[18] => Mux13.IN29
I_24[19] => Mux12.IN29
I_24[20] => Mux11.IN29
I_24[21] => Mux10.IN29
I_24[22] => Mux9.IN29
I_24[23] => Mux8.IN29
I_24[24] => Mux7.IN29
I_24[25] => Mux6.IN29
I_24[26] => Mux5.IN29
I_24[27] => Mux4.IN29
I_24[28] => Mux3.IN29
I_24[29] => Mux2.IN29
I_24[30] => Mux1.IN29
I_24[31] => Mux0.IN29
I_25[0] => Mux31.IN30
I_25[1] => Mux30.IN30
I_25[2] => Mux29.IN30
I_25[3] => Mux28.IN30
I_25[4] => Mux27.IN30
I_25[5] => Mux26.IN30
I_25[6] => Mux25.IN30
I_25[7] => Mux24.IN30
I_25[8] => Mux23.IN30
I_25[9] => Mux22.IN30
I_25[10] => Mux21.IN30
I_25[11] => Mux20.IN30
I_25[12] => Mux19.IN30
I_25[13] => Mux18.IN30
I_25[14] => Mux17.IN30
I_25[15] => Mux16.IN30
I_25[16] => Mux15.IN30
I_25[17] => Mux14.IN30
I_25[18] => Mux13.IN30
I_25[19] => Mux12.IN30
I_25[20] => Mux11.IN30
I_25[21] => Mux10.IN30
I_25[22] => Mux9.IN30
I_25[23] => Mux8.IN30
I_25[24] => Mux7.IN30
I_25[25] => Mux6.IN30
I_25[26] => Mux5.IN30
I_25[27] => Mux4.IN30
I_25[28] => Mux3.IN30
I_25[29] => Mux2.IN30
I_25[30] => Mux1.IN30
I_25[31] => Mux0.IN30
I_26[0] => Mux31.IN31
I_26[1] => Mux30.IN31
I_26[2] => Mux29.IN31
I_26[3] => Mux28.IN31
I_26[4] => Mux27.IN31
I_26[5] => Mux26.IN31
I_26[6] => Mux25.IN31
I_26[7] => Mux24.IN31
I_26[8] => Mux23.IN31
I_26[9] => Mux22.IN31
I_26[10] => Mux21.IN31
I_26[11] => Mux20.IN31
I_26[12] => Mux19.IN31
I_26[13] => Mux18.IN31
I_26[14] => Mux17.IN31
I_26[15] => Mux16.IN31
I_26[16] => Mux15.IN31
I_26[17] => Mux14.IN31
I_26[18] => Mux13.IN31
I_26[19] => Mux12.IN31
I_26[20] => Mux11.IN31
I_26[21] => Mux10.IN31
I_26[22] => Mux9.IN31
I_26[23] => Mux8.IN31
I_26[24] => Mux7.IN31
I_26[25] => Mux6.IN31
I_26[26] => Mux5.IN31
I_26[27] => Mux4.IN31
I_26[28] => Mux3.IN31
I_26[29] => Mux2.IN31
I_26[30] => Mux1.IN31
I_26[31] => Mux0.IN31
I_27[0] => Mux31.IN32
I_27[1] => Mux30.IN32
I_27[2] => Mux29.IN32
I_27[3] => Mux28.IN32
I_27[4] => Mux27.IN32
I_27[5] => Mux26.IN32
I_27[6] => Mux25.IN32
I_27[7] => Mux24.IN32
I_27[8] => Mux23.IN32
I_27[9] => Mux22.IN32
I_27[10] => Mux21.IN32
I_27[11] => Mux20.IN32
I_27[12] => Mux19.IN32
I_27[13] => Mux18.IN32
I_27[14] => Mux17.IN32
I_27[15] => Mux16.IN32
I_27[16] => Mux15.IN32
I_27[17] => Mux14.IN32
I_27[18] => Mux13.IN32
I_27[19] => Mux12.IN32
I_27[20] => Mux11.IN32
I_27[21] => Mux10.IN32
I_27[22] => Mux9.IN32
I_27[23] => Mux8.IN32
I_27[24] => Mux7.IN32
I_27[25] => Mux6.IN32
I_27[26] => Mux5.IN32
I_27[27] => Mux4.IN32
I_27[28] => Mux3.IN32
I_27[29] => Mux2.IN32
I_27[30] => Mux1.IN32
I_27[31] => Mux0.IN32
I_28[0] => Mux31.IN33
I_28[1] => Mux30.IN33
I_28[2] => Mux29.IN33
I_28[3] => Mux28.IN33
I_28[4] => Mux27.IN33
I_28[5] => Mux26.IN33
I_28[6] => Mux25.IN33
I_28[7] => Mux24.IN33
I_28[8] => Mux23.IN33
I_28[9] => Mux22.IN33
I_28[10] => Mux21.IN33
I_28[11] => Mux20.IN33
I_28[12] => Mux19.IN33
I_28[13] => Mux18.IN33
I_28[14] => Mux17.IN33
I_28[15] => Mux16.IN33
I_28[16] => Mux15.IN33
I_28[17] => Mux14.IN33
I_28[18] => Mux13.IN33
I_28[19] => Mux12.IN33
I_28[20] => Mux11.IN33
I_28[21] => Mux10.IN33
I_28[22] => Mux9.IN33
I_28[23] => Mux8.IN33
I_28[24] => Mux7.IN33
I_28[25] => Mux6.IN33
I_28[26] => Mux5.IN33
I_28[27] => Mux4.IN33
I_28[28] => Mux3.IN33
I_28[29] => Mux2.IN33
I_28[30] => Mux1.IN33
I_28[31] => Mux0.IN33
I_29[0] => Mux31.IN34
I_29[1] => Mux30.IN34
I_29[2] => Mux29.IN34
I_29[3] => Mux28.IN34
I_29[4] => Mux27.IN34
I_29[5] => Mux26.IN34
I_29[6] => Mux25.IN34
I_29[7] => Mux24.IN34
I_29[8] => Mux23.IN34
I_29[9] => Mux22.IN34
I_29[10] => Mux21.IN34
I_29[11] => Mux20.IN34
I_29[12] => Mux19.IN34
I_29[13] => Mux18.IN34
I_29[14] => Mux17.IN34
I_29[15] => Mux16.IN34
I_29[16] => Mux15.IN34
I_29[17] => Mux14.IN34
I_29[18] => Mux13.IN34
I_29[19] => Mux12.IN34
I_29[20] => Mux11.IN34
I_29[21] => Mux10.IN34
I_29[22] => Mux9.IN34
I_29[23] => Mux8.IN34
I_29[24] => Mux7.IN34
I_29[25] => Mux6.IN34
I_29[26] => Mux5.IN34
I_29[27] => Mux4.IN34
I_29[28] => Mux3.IN34
I_29[29] => Mux2.IN34
I_29[30] => Mux1.IN34
I_29[31] => Mux0.IN34
I_30[0] => Mux31.IN35
I_30[1] => Mux30.IN35
I_30[2] => Mux29.IN35
I_30[3] => Mux28.IN35
I_30[4] => Mux27.IN35
I_30[5] => Mux26.IN35
I_30[6] => Mux25.IN35
I_30[7] => Mux24.IN35
I_30[8] => Mux23.IN35
I_30[9] => Mux22.IN35
I_30[10] => Mux21.IN35
I_30[11] => Mux20.IN35
I_30[12] => Mux19.IN35
I_30[13] => Mux18.IN35
I_30[14] => Mux17.IN35
I_30[15] => Mux16.IN35
I_30[16] => Mux15.IN35
I_30[17] => Mux14.IN35
I_30[18] => Mux13.IN35
I_30[19] => Mux12.IN35
I_30[20] => Mux11.IN35
I_30[21] => Mux10.IN35
I_30[22] => Mux9.IN35
I_30[23] => Mux8.IN35
I_30[24] => Mux7.IN35
I_30[25] => Mux6.IN35
I_30[26] => Mux5.IN35
I_30[27] => Mux4.IN35
I_30[28] => Mux3.IN35
I_30[29] => Mux2.IN35
I_30[30] => Mux1.IN35
I_30[31] => Mux0.IN35
I_31[0] => Mux31.IN36
I_31[1] => Mux30.IN36
I_31[2] => Mux29.IN36
I_31[3] => Mux28.IN36
I_31[4] => Mux27.IN36
I_31[5] => Mux26.IN36
I_31[6] => Mux25.IN36
I_31[7] => Mux24.IN36
I_31[8] => Mux23.IN36
I_31[9] => Mux22.IN36
I_31[10] => Mux21.IN36
I_31[11] => Mux20.IN36
I_31[12] => Mux19.IN36
I_31[13] => Mux18.IN36
I_31[14] => Mux17.IN36
I_31[15] => Mux16.IN36
I_31[16] => Mux15.IN36
I_31[17] => Mux14.IN36
I_31[18] => Mux13.IN36
I_31[19] => Mux12.IN36
I_31[20] => Mux11.IN36
I_31[21] => Mux10.IN36
I_31[22] => Mux9.IN36
I_31[23] => Mux8.IN36
I_31[24] => Mux7.IN36
I_31[25] => Mux6.IN36
I_31[26] => Mux5.IN36
I_31[27] => Mux4.IN36
I_31[28] => Mux3.IN36
I_31[29] => Mux2.IN36
I_31[30] => Mux1.IN36
I_31[31] => Mux0.IN36
Mux_Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt
Selector[0] => Mux0.IN4
Selector[0] => Mux1.IN4
Selector[0] => Mux2.IN4
Selector[0] => Mux3.IN4
Selector[0] => Mux4.IN4
Selector[0] => Mux5.IN4
Selector[0] => Mux6.IN4
Selector[0] => Mux7.IN4
Selector[0] => Mux8.IN4
Selector[0] => Mux9.IN4
Selector[0] => Mux10.IN4
Selector[0] => Mux11.IN4
Selector[0] => Mux12.IN4
Selector[0] => Mux13.IN4
Selector[0] => Mux14.IN4
Selector[0] => Mux15.IN4
Selector[0] => Mux16.IN4
Selector[0] => Mux17.IN4
Selector[0] => Mux18.IN4
Selector[0] => Mux19.IN4
Selector[0] => Mux20.IN4
Selector[0] => Mux21.IN4
Selector[0] => Mux22.IN4
Selector[0] => Mux23.IN4
Selector[0] => Mux24.IN4
Selector[0] => Mux25.IN4
Selector[0] => Mux26.IN4
Selector[0] => Mux27.IN4
Selector[0] => Mux28.IN4
Selector[0] => Mux29.IN4
Selector[0] => Mux30.IN4
Selector[0] => Mux31.IN4
Selector[1] => Mux0.IN3
Selector[1] => Mux1.IN3
Selector[1] => Mux2.IN3
Selector[1] => Mux3.IN3
Selector[1] => Mux4.IN3
Selector[1] => Mux5.IN3
Selector[1] => Mux6.IN3
Selector[1] => Mux7.IN3
Selector[1] => Mux8.IN3
Selector[1] => Mux9.IN3
Selector[1] => Mux10.IN3
Selector[1] => Mux11.IN3
Selector[1] => Mux12.IN3
Selector[1] => Mux13.IN3
Selector[1] => Mux14.IN3
Selector[1] => Mux15.IN3
Selector[1] => Mux16.IN3
Selector[1] => Mux17.IN3
Selector[1] => Mux18.IN3
Selector[1] => Mux19.IN3
Selector[1] => Mux20.IN3
Selector[1] => Mux21.IN3
Selector[1] => Mux22.IN3
Selector[1] => Mux23.IN3
Selector[1] => Mux24.IN3
Selector[1] => Mux25.IN3
Selector[1] => Mux26.IN3
Selector[1] => Mux27.IN3
Selector[1] => Mux28.IN3
Selector[1] => Mux29.IN3
Selector[1] => Mux30.IN3
Selector[1] => Mux31.IN3
Selector[2] => Mux0.IN2
Selector[2] => Mux1.IN2
Selector[2] => Mux2.IN2
Selector[2] => Mux3.IN2
Selector[2] => Mux4.IN2
Selector[2] => Mux5.IN2
Selector[2] => Mux6.IN2
Selector[2] => Mux7.IN2
Selector[2] => Mux8.IN2
Selector[2] => Mux9.IN2
Selector[2] => Mux10.IN2
Selector[2] => Mux11.IN2
Selector[2] => Mux12.IN2
Selector[2] => Mux13.IN2
Selector[2] => Mux14.IN2
Selector[2] => Mux15.IN2
Selector[2] => Mux16.IN2
Selector[2] => Mux17.IN2
Selector[2] => Mux18.IN2
Selector[2] => Mux19.IN2
Selector[2] => Mux20.IN2
Selector[2] => Mux21.IN2
Selector[2] => Mux22.IN2
Selector[2] => Mux23.IN2
Selector[2] => Mux24.IN2
Selector[2] => Mux25.IN2
Selector[2] => Mux26.IN2
Selector[2] => Mux27.IN2
Selector[2] => Mux28.IN2
Selector[2] => Mux29.IN2
Selector[2] => Mux30.IN2
Selector[2] => Mux31.IN2
Selector[3] => Mux0.IN1
Selector[3] => Mux1.IN1
Selector[3] => Mux2.IN1
Selector[3] => Mux3.IN1
Selector[3] => Mux4.IN1
Selector[3] => Mux5.IN1
Selector[3] => Mux6.IN1
Selector[3] => Mux7.IN1
Selector[3] => Mux8.IN1
Selector[3] => Mux9.IN1
Selector[3] => Mux10.IN1
Selector[3] => Mux11.IN1
Selector[3] => Mux12.IN1
Selector[3] => Mux13.IN1
Selector[3] => Mux14.IN1
Selector[3] => Mux15.IN1
Selector[3] => Mux16.IN1
Selector[3] => Mux17.IN1
Selector[3] => Mux18.IN1
Selector[3] => Mux19.IN1
Selector[3] => Mux20.IN1
Selector[3] => Mux21.IN1
Selector[3] => Mux22.IN1
Selector[3] => Mux23.IN1
Selector[3] => Mux24.IN1
Selector[3] => Mux25.IN1
Selector[3] => Mux26.IN1
Selector[3] => Mux27.IN1
Selector[3] => Mux28.IN1
Selector[3] => Mux29.IN1
Selector[3] => Mux30.IN1
Selector[3] => Mux31.IN1
Selector[4] => Mux0.IN0
Selector[4] => Mux1.IN0
Selector[4] => Mux2.IN0
Selector[4] => Mux3.IN0
Selector[4] => Mux4.IN0
Selector[4] => Mux5.IN0
Selector[4] => Mux6.IN0
Selector[4] => Mux7.IN0
Selector[4] => Mux8.IN0
Selector[4] => Mux9.IN0
Selector[4] => Mux10.IN0
Selector[4] => Mux11.IN0
Selector[4] => Mux12.IN0
Selector[4] => Mux13.IN0
Selector[4] => Mux14.IN0
Selector[4] => Mux15.IN0
Selector[4] => Mux16.IN0
Selector[4] => Mux17.IN0
Selector[4] => Mux18.IN0
Selector[4] => Mux19.IN0
Selector[4] => Mux20.IN0
Selector[4] => Mux21.IN0
Selector[4] => Mux22.IN0
Selector[4] => Mux23.IN0
Selector[4] => Mux24.IN0
Selector[4] => Mux25.IN0
Selector[4] => Mux26.IN0
Selector[4] => Mux27.IN0
Selector[4] => Mux28.IN0
Selector[4] => Mux29.IN0
Selector[4] => Mux30.IN0
Selector[4] => Mux31.IN0
I_0[0] => Mux31.IN5
I_0[1] => Mux30.IN5
I_0[2] => Mux29.IN5
I_0[3] => Mux28.IN5
I_0[4] => Mux27.IN5
I_0[5] => Mux26.IN5
I_0[6] => Mux25.IN5
I_0[7] => Mux24.IN5
I_0[8] => Mux23.IN5
I_0[9] => Mux22.IN5
I_0[10] => Mux21.IN5
I_0[11] => Mux20.IN5
I_0[12] => Mux19.IN5
I_0[13] => Mux18.IN5
I_0[14] => Mux17.IN5
I_0[15] => Mux16.IN5
I_0[16] => Mux15.IN5
I_0[17] => Mux14.IN5
I_0[18] => Mux13.IN5
I_0[19] => Mux12.IN5
I_0[20] => Mux11.IN5
I_0[21] => Mux10.IN5
I_0[22] => Mux9.IN5
I_0[23] => Mux8.IN5
I_0[24] => Mux7.IN5
I_0[25] => Mux6.IN5
I_0[26] => Mux5.IN5
I_0[27] => Mux4.IN5
I_0[28] => Mux3.IN5
I_0[29] => Mux2.IN5
I_0[30] => Mux1.IN5
I_0[31] => Mux0.IN5
I_1[0] => Mux31.IN6
I_1[1] => Mux30.IN6
I_1[2] => Mux29.IN6
I_1[3] => Mux28.IN6
I_1[4] => Mux27.IN6
I_1[5] => Mux26.IN6
I_1[6] => Mux25.IN6
I_1[7] => Mux24.IN6
I_1[8] => Mux23.IN6
I_1[9] => Mux22.IN6
I_1[10] => Mux21.IN6
I_1[11] => Mux20.IN6
I_1[12] => Mux19.IN6
I_1[13] => Mux18.IN6
I_1[14] => Mux17.IN6
I_1[15] => Mux16.IN6
I_1[16] => Mux15.IN6
I_1[17] => Mux14.IN6
I_1[18] => Mux13.IN6
I_1[19] => Mux12.IN6
I_1[20] => Mux11.IN6
I_1[21] => Mux10.IN6
I_1[22] => Mux9.IN6
I_1[23] => Mux8.IN6
I_1[24] => Mux7.IN6
I_1[25] => Mux6.IN6
I_1[26] => Mux5.IN6
I_1[27] => Mux4.IN6
I_1[28] => Mux3.IN6
I_1[29] => Mux2.IN6
I_1[30] => Mux1.IN6
I_1[31] => Mux0.IN6
I_2[0] => Mux31.IN7
I_2[1] => Mux30.IN7
I_2[2] => Mux29.IN7
I_2[3] => Mux28.IN7
I_2[4] => Mux27.IN7
I_2[5] => Mux26.IN7
I_2[6] => Mux25.IN7
I_2[7] => Mux24.IN7
I_2[8] => Mux23.IN7
I_2[9] => Mux22.IN7
I_2[10] => Mux21.IN7
I_2[11] => Mux20.IN7
I_2[12] => Mux19.IN7
I_2[13] => Mux18.IN7
I_2[14] => Mux17.IN7
I_2[15] => Mux16.IN7
I_2[16] => Mux15.IN7
I_2[17] => Mux14.IN7
I_2[18] => Mux13.IN7
I_2[19] => Mux12.IN7
I_2[20] => Mux11.IN7
I_2[21] => Mux10.IN7
I_2[22] => Mux9.IN7
I_2[23] => Mux8.IN7
I_2[24] => Mux7.IN7
I_2[25] => Mux6.IN7
I_2[26] => Mux5.IN7
I_2[27] => Mux4.IN7
I_2[28] => Mux3.IN7
I_2[29] => Mux2.IN7
I_2[30] => Mux1.IN7
I_2[31] => Mux0.IN7
I_3[0] => Mux31.IN8
I_3[1] => Mux30.IN8
I_3[2] => Mux29.IN8
I_3[3] => Mux28.IN8
I_3[4] => Mux27.IN8
I_3[5] => Mux26.IN8
I_3[6] => Mux25.IN8
I_3[7] => Mux24.IN8
I_3[8] => Mux23.IN8
I_3[9] => Mux22.IN8
I_3[10] => Mux21.IN8
I_3[11] => Mux20.IN8
I_3[12] => Mux19.IN8
I_3[13] => Mux18.IN8
I_3[14] => Mux17.IN8
I_3[15] => Mux16.IN8
I_3[16] => Mux15.IN8
I_3[17] => Mux14.IN8
I_3[18] => Mux13.IN8
I_3[19] => Mux12.IN8
I_3[20] => Mux11.IN8
I_3[21] => Mux10.IN8
I_3[22] => Mux9.IN8
I_3[23] => Mux8.IN8
I_3[24] => Mux7.IN8
I_3[25] => Mux6.IN8
I_3[26] => Mux5.IN8
I_3[27] => Mux4.IN8
I_3[28] => Mux3.IN8
I_3[29] => Mux2.IN8
I_3[30] => Mux1.IN8
I_3[31] => Mux0.IN8
I_4[0] => Mux31.IN9
I_4[1] => Mux30.IN9
I_4[2] => Mux29.IN9
I_4[3] => Mux28.IN9
I_4[4] => Mux27.IN9
I_4[5] => Mux26.IN9
I_4[6] => Mux25.IN9
I_4[7] => Mux24.IN9
I_4[8] => Mux23.IN9
I_4[9] => Mux22.IN9
I_4[10] => Mux21.IN9
I_4[11] => Mux20.IN9
I_4[12] => Mux19.IN9
I_4[13] => Mux18.IN9
I_4[14] => Mux17.IN9
I_4[15] => Mux16.IN9
I_4[16] => Mux15.IN9
I_4[17] => Mux14.IN9
I_4[18] => Mux13.IN9
I_4[19] => Mux12.IN9
I_4[20] => Mux11.IN9
I_4[21] => Mux10.IN9
I_4[22] => Mux9.IN9
I_4[23] => Mux8.IN9
I_4[24] => Mux7.IN9
I_4[25] => Mux6.IN9
I_4[26] => Mux5.IN9
I_4[27] => Mux4.IN9
I_4[28] => Mux3.IN9
I_4[29] => Mux2.IN9
I_4[30] => Mux1.IN9
I_4[31] => Mux0.IN9
I_5[0] => Mux31.IN10
I_5[1] => Mux30.IN10
I_5[2] => Mux29.IN10
I_5[3] => Mux28.IN10
I_5[4] => Mux27.IN10
I_5[5] => Mux26.IN10
I_5[6] => Mux25.IN10
I_5[7] => Mux24.IN10
I_5[8] => Mux23.IN10
I_5[9] => Mux22.IN10
I_5[10] => Mux21.IN10
I_5[11] => Mux20.IN10
I_5[12] => Mux19.IN10
I_5[13] => Mux18.IN10
I_5[14] => Mux17.IN10
I_5[15] => Mux16.IN10
I_5[16] => Mux15.IN10
I_5[17] => Mux14.IN10
I_5[18] => Mux13.IN10
I_5[19] => Mux12.IN10
I_5[20] => Mux11.IN10
I_5[21] => Mux10.IN10
I_5[22] => Mux9.IN10
I_5[23] => Mux8.IN10
I_5[24] => Mux7.IN10
I_5[25] => Mux6.IN10
I_5[26] => Mux5.IN10
I_5[27] => Mux4.IN10
I_5[28] => Mux3.IN10
I_5[29] => Mux2.IN10
I_5[30] => Mux1.IN10
I_5[31] => Mux0.IN10
I_6[0] => Mux31.IN11
I_6[1] => Mux30.IN11
I_6[2] => Mux29.IN11
I_6[3] => Mux28.IN11
I_6[4] => Mux27.IN11
I_6[5] => Mux26.IN11
I_6[6] => Mux25.IN11
I_6[7] => Mux24.IN11
I_6[8] => Mux23.IN11
I_6[9] => Mux22.IN11
I_6[10] => Mux21.IN11
I_6[11] => Mux20.IN11
I_6[12] => Mux19.IN11
I_6[13] => Mux18.IN11
I_6[14] => Mux17.IN11
I_6[15] => Mux16.IN11
I_6[16] => Mux15.IN11
I_6[17] => Mux14.IN11
I_6[18] => Mux13.IN11
I_6[19] => Mux12.IN11
I_6[20] => Mux11.IN11
I_6[21] => Mux10.IN11
I_6[22] => Mux9.IN11
I_6[23] => Mux8.IN11
I_6[24] => Mux7.IN11
I_6[25] => Mux6.IN11
I_6[26] => Mux5.IN11
I_6[27] => Mux4.IN11
I_6[28] => Mux3.IN11
I_6[29] => Mux2.IN11
I_6[30] => Mux1.IN11
I_6[31] => Mux0.IN11
I_7[0] => Mux31.IN12
I_7[1] => Mux30.IN12
I_7[2] => Mux29.IN12
I_7[3] => Mux28.IN12
I_7[4] => Mux27.IN12
I_7[5] => Mux26.IN12
I_7[6] => Mux25.IN12
I_7[7] => Mux24.IN12
I_7[8] => Mux23.IN12
I_7[9] => Mux22.IN12
I_7[10] => Mux21.IN12
I_7[11] => Mux20.IN12
I_7[12] => Mux19.IN12
I_7[13] => Mux18.IN12
I_7[14] => Mux17.IN12
I_7[15] => Mux16.IN12
I_7[16] => Mux15.IN12
I_7[17] => Mux14.IN12
I_7[18] => Mux13.IN12
I_7[19] => Mux12.IN12
I_7[20] => Mux11.IN12
I_7[21] => Mux10.IN12
I_7[22] => Mux9.IN12
I_7[23] => Mux8.IN12
I_7[24] => Mux7.IN12
I_7[25] => Mux6.IN12
I_7[26] => Mux5.IN12
I_7[27] => Mux4.IN12
I_7[28] => Mux3.IN12
I_7[29] => Mux2.IN12
I_7[30] => Mux1.IN12
I_7[31] => Mux0.IN12
I_8[0] => Mux31.IN13
I_8[1] => Mux30.IN13
I_8[2] => Mux29.IN13
I_8[3] => Mux28.IN13
I_8[4] => Mux27.IN13
I_8[5] => Mux26.IN13
I_8[6] => Mux25.IN13
I_8[7] => Mux24.IN13
I_8[8] => Mux23.IN13
I_8[9] => Mux22.IN13
I_8[10] => Mux21.IN13
I_8[11] => Mux20.IN13
I_8[12] => Mux19.IN13
I_8[13] => Mux18.IN13
I_8[14] => Mux17.IN13
I_8[15] => Mux16.IN13
I_8[16] => Mux15.IN13
I_8[17] => Mux14.IN13
I_8[18] => Mux13.IN13
I_8[19] => Mux12.IN13
I_8[20] => Mux11.IN13
I_8[21] => Mux10.IN13
I_8[22] => Mux9.IN13
I_8[23] => Mux8.IN13
I_8[24] => Mux7.IN13
I_8[25] => Mux6.IN13
I_8[26] => Mux5.IN13
I_8[27] => Mux4.IN13
I_8[28] => Mux3.IN13
I_8[29] => Mux2.IN13
I_8[30] => Mux1.IN13
I_8[31] => Mux0.IN13
I_9[0] => Mux31.IN14
I_9[1] => Mux30.IN14
I_9[2] => Mux29.IN14
I_9[3] => Mux28.IN14
I_9[4] => Mux27.IN14
I_9[5] => Mux26.IN14
I_9[6] => Mux25.IN14
I_9[7] => Mux24.IN14
I_9[8] => Mux23.IN14
I_9[9] => Mux22.IN14
I_9[10] => Mux21.IN14
I_9[11] => Mux20.IN14
I_9[12] => Mux19.IN14
I_9[13] => Mux18.IN14
I_9[14] => Mux17.IN14
I_9[15] => Mux16.IN14
I_9[16] => Mux15.IN14
I_9[17] => Mux14.IN14
I_9[18] => Mux13.IN14
I_9[19] => Mux12.IN14
I_9[20] => Mux11.IN14
I_9[21] => Mux10.IN14
I_9[22] => Mux9.IN14
I_9[23] => Mux8.IN14
I_9[24] => Mux7.IN14
I_9[25] => Mux6.IN14
I_9[26] => Mux5.IN14
I_9[27] => Mux4.IN14
I_9[28] => Mux3.IN14
I_9[29] => Mux2.IN14
I_9[30] => Mux1.IN14
I_9[31] => Mux0.IN14
I_10[0] => Mux31.IN15
I_10[1] => Mux30.IN15
I_10[2] => Mux29.IN15
I_10[3] => Mux28.IN15
I_10[4] => Mux27.IN15
I_10[5] => Mux26.IN15
I_10[6] => Mux25.IN15
I_10[7] => Mux24.IN15
I_10[8] => Mux23.IN15
I_10[9] => Mux22.IN15
I_10[10] => Mux21.IN15
I_10[11] => Mux20.IN15
I_10[12] => Mux19.IN15
I_10[13] => Mux18.IN15
I_10[14] => Mux17.IN15
I_10[15] => Mux16.IN15
I_10[16] => Mux15.IN15
I_10[17] => Mux14.IN15
I_10[18] => Mux13.IN15
I_10[19] => Mux12.IN15
I_10[20] => Mux11.IN15
I_10[21] => Mux10.IN15
I_10[22] => Mux9.IN15
I_10[23] => Mux8.IN15
I_10[24] => Mux7.IN15
I_10[25] => Mux6.IN15
I_10[26] => Mux5.IN15
I_10[27] => Mux4.IN15
I_10[28] => Mux3.IN15
I_10[29] => Mux2.IN15
I_10[30] => Mux1.IN15
I_10[31] => Mux0.IN15
I_11[0] => Mux31.IN16
I_11[1] => Mux30.IN16
I_11[2] => Mux29.IN16
I_11[3] => Mux28.IN16
I_11[4] => Mux27.IN16
I_11[5] => Mux26.IN16
I_11[6] => Mux25.IN16
I_11[7] => Mux24.IN16
I_11[8] => Mux23.IN16
I_11[9] => Mux22.IN16
I_11[10] => Mux21.IN16
I_11[11] => Mux20.IN16
I_11[12] => Mux19.IN16
I_11[13] => Mux18.IN16
I_11[14] => Mux17.IN16
I_11[15] => Mux16.IN16
I_11[16] => Mux15.IN16
I_11[17] => Mux14.IN16
I_11[18] => Mux13.IN16
I_11[19] => Mux12.IN16
I_11[20] => Mux11.IN16
I_11[21] => Mux10.IN16
I_11[22] => Mux9.IN16
I_11[23] => Mux8.IN16
I_11[24] => Mux7.IN16
I_11[25] => Mux6.IN16
I_11[26] => Mux5.IN16
I_11[27] => Mux4.IN16
I_11[28] => Mux3.IN16
I_11[29] => Mux2.IN16
I_11[30] => Mux1.IN16
I_11[31] => Mux0.IN16
I_12[0] => Mux31.IN17
I_12[1] => Mux30.IN17
I_12[2] => Mux29.IN17
I_12[3] => Mux28.IN17
I_12[4] => Mux27.IN17
I_12[5] => Mux26.IN17
I_12[6] => Mux25.IN17
I_12[7] => Mux24.IN17
I_12[8] => Mux23.IN17
I_12[9] => Mux22.IN17
I_12[10] => Mux21.IN17
I_12[11] => Mux20.IN17
I_12[12] => Mux19.IN17
I_12[13] => Mux18.IN17
I_12[14] => Mux17.IN17
I_12[15] => Mux16.IN17
I_12[16] => Mux15.IN17
I_12[17] => Mux14.IN17
I_12[18] => Mux13.IN17
I_12[19] => Mux12.IN17
I_12[20] => Mux11.IN17
I_12[21] => Mux10.IN17
I_12[22] => Mux9.IN17
I_12[23] => Mux8.IN17
I_12[24] => Mux7.IN17
I_12[25] => Mux6.IN17
I_12[26] => Mux5.IN17
I_12[27] => Mux4.IN17
I_12[28] => Mux3.IN17
I_12[29] => Mux2.IN17
I_12[30] => Mux1.IN17
I_12[31] => Mux0.IN17
I_13[0] => Mux31.IN18
I_13[1] => Mux30.IN18
I_13[2] => Mux29.IN18
I_13[3] => Mux28.IN18
I_13[4] => Mux27.IN18
I_13[5] => Mux26.IN18
I_13[6] => Mux25.IN18
I_13[7] => Mux24.IN18
I_13[8] => Mux23.IN18
I_13[9] => Mux22.IN18
I_13[10] => Mux21.IN18
I_13[11] => Mux20.IN18
I_13[12] => Mux19.IN18
I_13[13] => Mux18.IN18
I_13[14] => Mux17.IN18
I_13[15] => Mux16.IN18
I_13[16] => Mux15.IN18
I_13[17] => Mux14.IN18
I_13[18] => Mux13.IN18
I_13[19] => Mux12.IN18
I_13[20] => Mux11.IN18
I_13[21] => Mux10.IN18
I_13[22] => Mux9.IN18
I_13[23] => Mux8.IN18
I_13[24] => Mux7.IN18
I_13[25] => Mux6.IN18
I_13[26] => Mux5.IN18
I_13[27] => Mux4.IN18
I_13[28] => Mux3.IN18
I_13[29] => Mux2.IN18
I_13[30] => Mux1.IN18
I_13[31] => Mux0.IN18
I_14[0] => Mux31.IN19
I_14[1] => Mux30.IN19
I_14[2] => Mux29.IN19
I_14[3] => Mux28.IN19
I_14[4] => Mux27.IN19
I_14[5] => Mux26.IN19
I_14[6] => Mux25.IN19
I_14[7] => Mux24.IN19
I_14[8] => Mux23.IN19
I_14[9] => Mux22.IN19
I_14[10] => Mux21.IN19
I_14[11] => Mux20.IN19
I_14[12] => Mux19.IN19
I_14[13] => Mux18.IN19
I_14[14] => Mux17.IN19
I_14[15] => Mux16.IN19
I_14[16] => Mux15.IN19
I_14[17] => Mux14.IN19
I_14[18] => Mux13.IN19
I_14[19] => Mux12.IN19
I_14[20] => Mux11.IN19
I_14[21] => Mux10.IN19
I_14[22] => Mux9.IN19
I_14[23] => Mux8.IN19
I_14[24] => Mux7.IN19
I_14[25] => Mux6.IN19
I_14[26] => Mux5.IN19
I_14[27] => Mux4.IN19
I_14[28] => Mux3.IN19
I_14[29] => Mux2.IN19
I_14[30] => Mux1.IN19
I_14[31] => Mux0.IN19
I_15[0] => Mux31.IN20
I_15[1] => Mux30.IN20
I_15[2] => Mux29.IN20
I_15[3] => Mux28.IN20
I_15[4] => Mux27.IN20
I_15[5] => Mux26.IN20
I_15[6] => Mux25.IN20
I_15[7] => Mux24.IN20
I_15[8] => Mux23.IN20
I_15[9] => Mux22.IN20
I_15[10] => Mux21.IN20
I_15[11] => Mux20.IN20
I_15[12] => Mux19.IN20
I_15[13] => Mux18.IN20
I_15[14] => Mux17.IN20
I_15[15] => Mux16.IN20
I_15[16] => Mux15.IN20
I_15[17] => Mux14.IN20
I_15[18] => Mux13.IN20
I_15[19] => Mux12.IN20
I_15[20] => Mux11.IN20
I_15[21] => Mux10.IN20
I_15[22] => Mux9.IN20
I_15[23] => Mux8.IN20
I_15[24] => Mux7.IN20
I_15[25] => Mux6.IN20
I_15[26] => Mux5.IN20
I_15[27] => Mux4.IN20
I_15[28] => Mux3.IN20
I_15[29] => Mux2.IN20
I_15[30] => Mux1.IN20
I_15[31] => Mux0.IN20
I_16[0] => Mux31.IN21
I_16[1] => Mux30.IN21
I_16[2] => Mux29.IN21
I_16[3] => Mux28.IN21
I_16[4] => Mux27.IN21
I_16[5] => Mux26.IN21
I_16[6] => Mux25.IN21
I_16[7] => Mux24.IN21
I_16[8] => Mux23.IN21
I_16[9] => Mux22.IN21
I_16[10] => Mux21.IN21
I_16[11] => Mux20.IN21
I_16[12] => Mux19.IN21
I_16[13] => Mux18.IN21
I_16[14] => Mux17.IN21
I_16[15] => Mux16.IN21
I_16[16] => Mux15.IN21
I_16[17] => Mux14.IN21
I_16[18] => Mux13.IN21
I_16[19] => Mux12.IN21
I_16[20] => Mux11.IN21
I_16[21] => Mux10.IN21
I_16[22] => Mux9.IN21
I_16[23] => Mux8.IN21
I_16[24] => Mux7.IN21
I_16[25] => Mux6.IN21
I_16[26] => Mux5.IN21
I_16[27] => Mux4.IN21
I_16[28] => Mux3.IN21
I_16[29] => Mux2.IN21
I_16[30] => Mux1.IN21
I_16[31] => Mux0.IN21
I_17[0] => Mux31.IN22
I_17[1] => Mux30.IN22
I_17[2] => Mux29.IN22
I_17[3] => Mux28.IN22
I_17[4] => Mux27.IN22
I_17[5] => Mux26.IN22
I_17[6] => Mux25.IN22
I_17[7] => Mux24.IN22
I_17[8] => Mux23.IN22
I_17[9] => Mux22.IN22
I_17[10] => Mux21.IN22
I_17[11] => Mux20.IN22
I_17[12] => Mux19.IN22
I_17[13] => Mux18.IN22
I_17[14] => Mux17.IN22
I_17[15] => Mux16.IN22
I_17[16] => Mux15.IN22
I_17[17] => Mux14.IN22
I_17[18] => Mux13.IN22
I_17[19] => Mux12.IN22
I_17[20] => Mux11.IN22
I_17[21] => Mux10.IN22
I_17[22] => Mux9.IN22
I_17[23] => Mux8.IN22
I_17[24] => Mux7.IN22
I_17[25] => Mux6.IN22
I_17[26] => Mux5.IN22
I_17[27] => Mux4.IN22
I_17[28] => Mux3.IN22
I_17[29] => Mux2.IN22
I_17[30] => Mux1.IN22
I_17[31] => Mux0.IN22
I_18[0] => Mux31.IN23
I_18[1] => Mux30.IN23
I_18[2] => Mux29.IN23
I_18[3] => Mux28.IN23
I_18[4] => Mux27.IN23
I_18[5] => Mux26.IN23
I_18[6] => Mux25.IN23
I_18[7] => Mux24.IN23
I_18[8] => Mux23.IN23
I_18[9] => Mux22.IN23
I_18[10] => Mux21.IN23
I_18[11] => Mux20.IN23
I_18[12] => Mux19.IN23
I_18[13] => Mux18.IN23
I_18[14] => Mux17.IN23
I_18[15] => Mux16.IN23
I_18[16] => Mux15.IN23
I_18[17] => Mux14.IN23
I_18[18] => Mux13.IN23
I_18[19] => Mux12.IN23
I_18[20] => Mux11.IN23
I_18[21] => Mux10.IN23
I_18[22] => Mux9.IN23
I_18[23] => Mux8.IN23
I_18[24] => Mux7.IN23
I_18[25] => Mux6.IN23
I_18[26] => Mux5.IN23
I_18[27] => Mux4.IN23
I_18[28] => Mux3.IN23
I_18[29] => Mux2.IN23
I_18[30] => Mux1.IN23
I_18[31] => Mux0.IN23
I_19[0] => Mux31.IN24
I_19[1] => Mux30.IN24
I_19[2] => Mux29.IN24
I_19[3] => Mux28.IN24
I_19[4] => Mux27.IN24
I_19[5] => Mux26.IN24
I_19[6] => Mux25.IN24
I_19[7] => Mux24.IN24
I_19[8] => Mux23.IN24
I_19[9] => Mux22.IN24
I_19[10] => Mux21.IN24
I_19[11] => Mux20.IN24
I_19[12] => Mux19.IN24
I_19[13] => Mux18.IN24
I_19[14] => Mux17.IN24
I_19[15] => Mux16.IN24
I_19[16] => Mux15.IN24
I_19[17] => Mux14.IN24
I_19[18] => Mux13.IN24
I_19[19] => Mux12.IN24
I_19[20] => Mux11.IN24
I_19[21] => Mux10.IN24
I_19[22] => Mux9.IN24
I_19[23] => Mux8.IN24
I_19[24] => Mux7.IN24
I_19[25] => Mux6.IN24
I_19[26] => Mux5.IN24
I_19[27] => Mux4.IN24
I_19[28] => Mux3.IN24
I_19[29] => Mux2.IN24
I_19[30] => Mux1.IN24
I_19[31] => Mux0.IN24
I_20[0] => Mux31.IN25
I_20[1] => Mux30.IN25
I_20[2] => Mux29.IN25
I_20[3] => Mux28.IN25
I_20[4] => Mux27.IN25
I_20[5] => Mux26.IN25
I_20[6] => Mux25.IN25
I_20[7] => Mux24.IN25
I_20[8] => Mux23.IN25
I_20[9] => Mux22.IN25
I_20[10] => Mux21.IN25
I_20[11] => Mux20.IN25
I_20[12] => Mux19.IN25
I_20[13] => Mux18.IN25
I_20[14] => Mux17.IN25
I_20[15] => Mux16.IN25
I_20[16] => Mux15.IN25
I_20[17] => Mux14.IN25
I_20[18] => Mux13.IN25
I_20[19] => Mux12.IN25
I_20[20] => Mux11.IN25
I_20[21] => Mux10.IN25
I_20[22] => Mux9.IN25
I_20[23] => Mux8.IN25
I_20[24] => Mux7.IN25
I_20[25] => Mux6.IN25
I_20[26] => Mux5.IN25
I_20[27] => Mux4.IN25
I_20[28] => Mux3.IN25
I_20[29] => Mux2.IN25
I_20[30] => Mux1.IN25
I_20[31] => Mux0.IN25
I_21[0] => Mux31.IN26
I_21[1] => Mux30.IN26
I_21[2] => Mux29.IN26
I_21[3] => Mux28.IN26
I_21[4] => Mux27.IN26
I_21[5] => Mux26.IN26
I_21[6] => Mux25.IN26
I_21[7] => Mux24.IN26
I_21[8] => Mux23.IN26
I_21[9] => Mux22.IN26
I_21[10] => Mux21.IN26
I_21[11] => Mux20.IN26
I_21[12] => Mux19.IN26
I_21[13] => Mux18.IN26
I_21[14] => Mux17.IN26
I_21[15] => Mux16.IN26
I_21[16] => Mux15.IN26
I_21[17] => Mux14.IN26
I_21[18] => Mux13.IN26
I_21[19] => Mux12.IN26
I_21[20] => Mux11.IN26
I_21[21] => Mux10.IN26
I_21[22] => Mux9.IN26
I_21[23] => Mux8.IN26
I_21[24] => Mux7.IN26
I_21[25] => Mux6.IN26
I_21[26] => Mux5.IN26
I_21[27] => Mux4.IN26
I_21[28] => Mux3.IN26
I_21[29] => Mux2.IN26
I_21[30] => Mux1.IN26
I_21[31] => Mux0.IN26
I_22[0] => Mux31.IN27
I_22[1] => Mux30.IN27
I_22[2] => Mux29.IN27
I_22[3] => Mux28.IN27
I_22[4] => Mux27.IN27
I_22[5] => Mux26.IN27
I_22[6] => Mux25.IN27
I_22[7] => Mux24.IN27
I_22[8] => Mux23.IN27
I_22[9] => Mux22.IN27
I_22[10] => Mux21.IN27
I_22[11] => Mux20.IN27
I_22[12] => Mux19.IN27
I_22[13] => Mux18.IN27
I_22[14] => Mux17.IN27
I_22[15] => Mux16.IN27
I_22[16] => Mux15.IN27
I_22[17] => Mux14.IN27
I_22[18] => Mux13.IN27
I_22[19] => Mux12.IN27
I_22[20] => Mux11.IN27
I_22[21] => Mux10.IN27
I_22[22] => Mux9.IN27
I_22[23] => Mux8.IN27
I_22[24] => Mux7.IN27
I_22[25] => Mux6.IN27
I_22[26] => Mux5.IN27
I_22[27] => Mux4.IN27
I_22[28] => Mux3.IN27
I_22[29] => Mux2.IN27
I_22[30] => Mux1.IN27
I_22[31] => Mux0.IN27
I_23[0] => Mux31.IN28
I_23[1] => Mux30.IN28
I_23[2] => Mux29.IN28
I_23[3] => Mux28.IN28
I_23[4] => Mux27.IN28
I_23[5] => Mux26.IN28
I_23[6] => Mux25.IN28
I_23[7] => Mux24.IN28
I_23[8] => Mux23.IN28
I_23[9] => Mux22.IN28
I_23[10] => Mux21.IN28
I_23[11] => Mux20.IN28
I_23[12] => Mux19.IN28
I_23[13] => Mux18.IN28
I_23[14] => Mux17.IN28
I_23[15] => Mux16.IN28
I_23[16] => Mux15.IN28
I_23[17] => Mux14.IN28
I_23[18] => Mux13.IN28
I_23[19] => Mux12.IN28
I_23[20] => Mux11.IN28
I_23[21] => Mux10.IN28
I_23[22] => Mux9.IN28
I_23[23] => Mux8.IN28
I_23[24] => Mux7.IN28
I_23[25] => Mux6.IN28
I_23[26] => Mux5.IN28
I_23[27] => Mux4.IN28
I_23[28] => Mux3.IN28
I_23[29] => Mux2.IN28
I_23[30] => Mux1.IN28
I_23[31] => Mux0.IN28
I_24[0] => Mux31.IN29
I_24[1] => Mux30.IN29
I_24[2] => Mux29.IN29
I_24[3] => Mux28.IN29
I_24[4] => Mux27.IN29
I_24[5] => Mux26.IN29
I_24[6] => Mux25.IN29
I_24[7] => Mux24.IN29
I_24[8] => Mux23.IN29
I_24[9] => Mux22.IN29
I_24[10] => Mux21.IN29
I_24[11] => Mux20.IN29
I_24[12] => Mux19.IN29
I_24[13] => Mux18.IN29
I_24[14] => Mux17.IN29
I_24[15] => Mux16.IN29
I_24[16] => Mux15.IN29
I_24[17] => Mux14.IN29
I_24[18] => Mux13.IN29
I_24[19] => Mux12.IN29
I_24[20] => Mux11.IN29
I_24[21] => Mux10.IN29
I_24[22] => Mux9.IN29
I_24[23] => Mux8.IN29
I_24[24] => Mux7.IN29
I_24[25] => Mux6.IN29
I_24[26] => Mux5.IN29
I_24[27] => Mux4.IN29
I_24[28] => Mux3.IN29
I_24[29] => Mux2.IN29
I_24[30] => Mux1.IN29
I_24[31] => Mux0.IN29
I_25[0] => Mux31.IN30
I_25[1] => Mux30.IN30
I_25[2] => Mux29.IN30
I_25[3] => Mux28.IN30
I_25[4] => Mux27.IN30
I_25[5] => Mux26.IN30
I_25[6] => Mux25.IN30
I_25[7] => Mux24.IN30
I_25[8] => Mux23.IN30
I_25[9] => Mux22.IN30
I_25[10] => Mux21.IN30
I_25[11] => Mux20.IN30
I_25[12] => Mux19.IN30
I_25[13] => Mux18.IN30
I_25[14] => Mux17.IN30
I_25[15] => Mux16.IN30
I_25[16] => Mux15.IN30
I_25[17] => Mux14.IN30
I_25[18] => Mux13.IN30
I_25[19] => Mux12.IN30
I_25[20] => Mux11.IN30
I_25[21] => Mux10.IN30
I_25[22] => Mux9.IN30
I_25[23] => Mux8.IN30
I_25[24] => Mux7.IN30
I_25[25] => Mux6.IN30
I_25[26] => Mux5.IN30
I_25[27] => Mux4.IN30
I_25[28] => Mux3.IN30
I_25[29] => Mux2.IN30
I_25[30] => Mux1.IN30
I_25[31] => Mux0.IN30
I_26[0] => Mux31.IN31
I_26[1] => Mux30.IN31
I_26[2] => Mux29.IN31
I_26[3] => Mux28.IN31
I_26[4] => Mux27.IN31
I_26[5] => Mux26.IN31
I_26[6] => Mux25.IN31
I_26[7] => Mux24.IN31
I_26[8] => Mux23.IN31
I_26[9] => Mux22.IN31
I_26[10] => Mux21.IN31
I_26[11] => Mux20.IN31
I_26[12] => Mux19.IN31
I_26[13] => Mux18.IN31
I_26[14] => Mux17.IN31
I_26[15] => Mux16.IN31
I_26[16] => Mux15.IN31
I_26[17] => Mux14.IN31
I_26[18] => Mux13.IN31
I_26[19] => Mux12.IN31
I_26[20] => Mux11.IN31
I_26[21] => Mux10.IN31
I_26[22] => Mux9.IN31
I_26[23] => Mux8.IN31
I_26[24] => Mux7.IN31
I_26[25] => Mux6.IN31
I_26[26] => Mux5.IN31
I_26[27] => Mux4.IN31
I_26[28] => Mux3.IN31
I_26[29] => Mux2.IN31
I_26[30] => Mux1.IN31
I_26[31] => Mux0.IN31
I_27[0] => Mux31.IN32
I_27[1] => Mux30.IN32
I_27[2] => Mux29.IN32
I_27[3] => Mux28.IN32
I_27[4] => Mux27.IN32
I_27[5] => Mux26.IN32
I_27[6] => Mux25.IN32
I_27[7] => Mux24.IN32
I_27[8] => Mux23.IN32
I_27[9] => Mux22.IN32
I_27[10] => Mux21.IN32
I_27[11] => Mux20.IN32
I_27[12] => Mux19.IN32
I_27[13] => Mux18.IN32
I_27[14] => Mux17.IN32
I_27[15] => Mux16.IN32
I_27[16] => Mux15.IN32
I_27[17] => Mux14.IN32
I_27[18] => Mux13.IN32
I_27[19] => Mux12.IN32
I_27[20] => Mux11.IN32
I_27[21] => Mux10.IN32
I_27[22] => Mux9.IN32
I_27[23] => Mux8.IN32
I_27[24] => Mux7.IN32
I_27[25] => Mux6.IN32
I_27[26] => Mux5.IN32
I_27[27] => Mux4.IN32
I_27[28] => Mux3.IN32
I_27[29] => Mux2.IN32
I_27[30] => Mux1.IN32
I_27[31] => Mux0.IN32
I_28[0] => Mux31.IN33
I_28[1] => Mux30.IN33
I_28[2] => Mux29.IN33
I_28[3] => Mux28.IN33
I_28[4] => Mux27.IN33
I_28[5] => Mux26.IN33
I_28[6] => Mux25.IN33
I_28[7] => Mux24.IN33
I_28[8] => Mux23.IN33
I_28[9] => Mux22.IN33
I_28[10] => Mux21.IN33
I_28[11] => Mux20.IN33
I_28[12] => Mux19.IN33
I_28[13] => Mux18.IN33
I_28[14] => Mux17.IN33
I_28[15] => Mux16.IN33
I_28[16] => Mux15.IN33
I_28[17] => Mux14.IN33
I_28[18] => Mux13.IN33
I_28[19] => Mux12.IN33
I_28[20] => Mux11.IN33
I_28[21] => Mux10.IN33
I_28[22] => Mux9.IN33
I_28[23] => Mux8.IN33
I_28[24] => Mux7.IN33
I_28[25] => Mux6.IN33
I_28[26] => Mux5.IN33
I_28[27] => Mux4.IN33
I_28[28] => Mux3.IN33
I_28[29] => Mux2.IN33
I_28[30] => Mux1.IN33
I_28[31] => Mux0.IN33
I_29[0] => Mux31.IN34
I_29[1] => Mux30.IN34
I_29[2] => Mux29.IN34
I_29[3] => Mux28.IN34
I_29[4] => Mux27.IN34
I_29[5] => Mux26.IN34
I_29[6] => Mux25.IN34
I_29[7] => Mux24.IN34
I_29[8] => Mux23.IN34
I_29[9] => Mux22.IN34
I_29[10] => Mux21.IN34
I_29[11] => Mux20.IN34
I_29[12] => Mux19.IN34
I_29[13] => Mux18.IN34
I_29[14] => Mux17.IN34
I_29[15] => Mux16.IN34
I_29[16] => Mux15.IN34
I_29[17] => Mux14.IN34
I_29[18] => Mux13.IN34
I_29[19] => Mux12.IN34
I_29[20] => Mux11.IN34
I_29[21] => Mux10.IN34
I_29[22] => Mux9.IN34
I_29[23] => Mux8.IN34
I_29[24] => Mux7.IN34
I_29[25] => Mux6.IN34
I_29[26] => Mux5.IN34
I_29[27] => Mux4.IN34
I_29[28] => Mux3.IN34
I_29[29] => Mux2.IN34
I_29[30] => Mux1.IN34
I_29[31] => Mux0.IN34
I_30[0] => Mux31.IN35
I_30[1] => Mux30.IN35
I_30[2] => Mux29.IN35
I_30[3] => Mux28.IN35
I_30[4] => Mux27.IN35
I_30[5] => Mux26.IN35
I_30[6] => Mux25.IN35
I_30[7] => Mux24.IN35
I_30[8] => Mux23.IN35
I_30[9] => Mux22.IN35
I_30[10] => Mux21.IN35
I_30[11] => Mux20.IN35
I_30[12] => Mux19.IN35
I_30[13] => Mux18.IN35
I_30[14] => Mux17.IN35
I_30[15] => Mux16.IN35
I_30[16] => Mux15.IN35
I_30[17] => Mux14.IN35
I_30[18] => Mux13.IN35
I_30[19] => Mux12.IN35
I_30[20] => Mux11.IN35
I_30[21] => Mux10.IN35
I_30[22] => Mux9.IN35
I_30[23] => Mux8.IN35
I_30[24] => Mux7.IN35
I_30[25] => Mux6.IN35
I_30[26] => Mux5.IN35
I_30[27] => Mux4.IN35
I_30[28] => Mux3.IN35
I_30[29] => Mux2.IN35
I_30[30] => Mux1.IN35
I_30[31] => Mux0.IN35
I_31[0] => Mux31.IN36
I_31[1] => Mux30.IN36
I_31[2] => Mux29.IN36
I_31[3] => Mux28.IN36
I_31[4] => Mux27.IN36
I_31[5] => Mux26.IN36
I_31[6] => Mux25.IN36
I_31[7] => Mux24.IN36
I_31[8] => Mux23.IN36
I_31[9] => Mux22.IN36
I_31[10] => Mux21.IN36
I_31[11] => Mux20.IN36
I_31[12] => Mux19.IN36
I_31[13] => Mux18.IN36
I_31[14] => Mux17.IN36
I_31[15] => Mux16.IN36
I_31[16] => Mux15.IN36
I_31[17] => Mux14.IN36
I_31[18] => Mux13.IN36
I_31[19] => Mux12.IN36
I_31[20] => Mux11.IN36
I_31[21] => Mux10.IN36
I_31[22] => Mux9.IN36
I_31[23] => Mux8.IN36
I_31[24] => Mux7.IN36
I_31[25] => Mux6.IN36
I_31[26] => Mux5.IN36
I_31[27] => Mux4.IN36
I_31[28] => Mux3.IN36
I_31[29] => Mux2.IN36
I_31[30] => Mux1.IN36
I_31[31] => Mux0.IN36
Mux_Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext
Instr[0] => ~NO_FANOUT~
Instr[1] => ~NO_FANOUT~
Instr[2] => ~NO_FANOUT~
Instr[3] => ~NO_FANOUT~
Instr[4] => ~NO_FANOUT~
Instr[5] => ~NO_FANOUT~
Instr[6] => ~NO_FANOUT~
Instr[7] => Mux19.IN7
Instr[7] => Mux24.IN7
Instr[8] => Mux23.IN6
Instr[8] => Mux23.IN7
Instr[9] => Mux22.IN6
Instr[9] => Mux22.IN7
Instr[10] => Mux21.IN6
Instr[10] => Mux21.IN7
Instr[11] => Mux20.IN6
Instr[11] => Mux20.IN7
Instr[12] => Mux18.IN6
Instr[12] => Mux18.IN7
Instr[13] => Mux17.IN6
Instr[13] => Mux17.IN7
Instr[14] => Mux16.IN6
Instr[14] => Mux16.IN7
Instr[15] => Mux15.IN6
Instr[15] => Mux15.IN7
Instr[16] => Mux14.IN6
Instr[16] => Mux14.IN7
Instr[17] => Mux13.IN6
Instr[17] => Mux13.IN7
Instr[18] => Mux12.IN6
Instr[18] => Mux12.IN7
Instr[19] => Mux11.IN6
Instr[19] => Mux11.IN7
Instr[20] => Mux10.IN7
Instr[20] => Mux19.IN6
Instr[20] => Mux24.IN6
Instr[21] => Mux9.IN7
Instr[21] => Mux23.IN4
Instr[21] => Mux23.IN5
Instr[22] => Mux8.IN7
Instr[22] => Mux22.IN4
Instr[22] => Mux22.IN5
Instr[23] => Mux7.IN7
Instr[23] => Mux21.IN4
Instr[23] => Mux21.IN5
Instr[24] => Mux6.IN7
Instr[24] => Mux20.IN4
Instr[24] => Mux20.IN5
Instr[25] => Mux5.IN7
Instr[25] => ImmExt.DATAA
Instr[26] => Mux4.IN7
Instr[26] => ImmExt.DATAA
Instr[27] => Mux3.IN7
Instr[27] => ImmExt.DATAA
Instr[28] => Mux2.IN7
Instr[28] => ImmExt.DATAA
Instr[29] => Mux1.IN7
Instr[29] => ImmExt.DATAA
Instr[30] => Mux0.IN7
Instr[30] => ImmExt.DATAA
Instr[31] => ImmExt.DATAA
Instr[31] => Mux0.IN3
Instr[31] => Mux0.IN4
Instr[31] => Mux0.IN5
Instr[31] => Mux0.IN6
Instr[31] => Mux1.IN3
Instr[31] => Mux1.IN4
Instr[31] => Mux1.IN5
Instr[31] => Mux1.IN6
Instr[31] => Mux2.IN3
Instr[31] => Mux2.IN4
Instr[31] => Mux2.IN5
Instr[31] => Mux2.IN6
Instr[31] => Mux3.IN3
Instr[31] => Mux3.IN4
Instr[31] => Mux3.IN5
Instr[31] => Mux3.IN6
Instr[31] => Mux4.IN3
Instr[31] => Mux4.IN4
Instr[31] => Mux4.IN5
Instr[31] => Mux4.IN6
Instr[31] => Mux5.IN3
Instr[31] => Mux5.IN4
Instr[31] => Mux5.IN5
Instr[31] => Mux5.IN6
Instr[31] => Mux6.IN3
Instr[31] => Mux6.IN4
Instr[31] => Mux6.IN5
Instr[31] => Mux6.IN6
Instr[31] => Mux7.IN3
Instr[31] => Mux7.IN4
Instr[31] => Mux7.IN5
Instr[31] => Mux7.IN6
Instr[31] => Mux8.IN3
Instr[31] => Mux8.IN4
Instr[31] => Mux8.IN5
Instr[31] => Mux8.IN6
Instr[31] => Mux9.IN3
Instr[31] => Mux9.IN4
Instr[31] => Mux9.IN5
Instr[31] => Mux9.IN6
Instr[31] => Mux10.IN3
Instr[31] => Mux10.IN4
Instr[31] => Mux10.IN5
Instr[31] => Mux10.IN6
Instr[31] => Mux11.IN3
Instr[31] => Mux11.IN4
Instr[31] => Mux11.IN5
Instr[31] => Mux12.IN3
Instr[31] => Mux12.IN4
Instr[31] => Mux12.IN5
Instr[31] => Mux13.IN3
Instr[31] => Mux13.IN4
Instr[31] => Mux13.IN5
Instr[31] => Mux14.IN3
Instr[31] => Mux14.IN4
Instr[31] => Mux14.IN5
Instr[31] => Mux15.IN3
Instr[31] => Mux15.IN4
Instr[31] => Mux15.IN5
Instr[31] => Mux16.IN3
Instr[31] => Mux16.IN4
Instr[31] => Mux16.IN5
Instr[31] => Mux17.IN3
Instr[31] => Mux17.IN4
Instr[31] => Mux17.IN5
Instr[31] => Mux18.IN3
Instr[31] => Mux18.IN4
Instr[31] => Mux18.IN5
Instr[31] => Mux19.IN4
Instr[31] => Mux19.IN5
ImmSrc[0] => Decoder0.IN2
ImmSrc[0] => Mux0.IN10
ImmSrc[0] => Mux1.IN10
ImmSrc[0] => Mux2.IN10
ImmSrc[0] => Mux3.IN10
ImmSrc[0] => Mux4.IN10
ImmSrc[0] => Mux5.IN10
ImmSrc[0] => Mux6.IN10
ImmSrc[0] => Mux7.IN10
ImmSrc[0] => Mux8.IN10
ImmSrc[0] => Mux9.IN10
ImmSrc[0] => Mux10.IN10
ImmSrc[0] => Mux11.IN10
ImmSrc[0] => Mux12.IN10
ImmSrc[0] => Mux13.IN10
ImmSrc[0] => Mux14.IN10
ImmSrc[0] => Mux15.IN10
ImmSrc[0] => Mux16.IN10
ImmSrc[0] => Mux17.IN10
ImmSrc[0] => Mux18.IN10
ImmSrc[0] => Mux19.IN10
ImmSrc[0] => Mux20.IN10
ImmSrc[0] => Mux21.IN10
ImmSrc[0] => Mux22.IN10
ImmSrc[0] => Mux23.IN10
ImmSrc[0] => Mux24.IN10
ImmSrc[1] => Decoder0.IN1
ImmSrc[1] => Mux0.IN9
ImmSrc[1] => Mux1.IN9
ImmSrc[1] => Mux2.IN9
ImmSrc[1] => Mux3.IN9
ImmSrc[1] => Mux4.IN9
ImmSrc[1] => Mux5.IN9
ImmSrc[1] => Mux6.IN9
ImmSrc[1] => Mux7.IN9
ImmSrc[1] => Mux8.IN9
ImmSrc[1] => Mux9.IN9
ImmSrc[1] => Mux10.IN9
ImmSrc[1] => Mux11.IN9
ImmSrc[1] => Mux12.IN9
ImmSrc[1] => Mux13.IN9
ImmSrc[1] => Mux14.IN9
ImmSrc[1] => Mux15.IN9
ImmSrc[1] => Mux16.IN9
ImmSrc[1] => Mux17.IN9
ImmSrc[1] => Mux18.IN9
ImmSrc[1] => Mux19.IN9
ImmSrc[1] => Mux20.IN9
ImmSrc[1] => Mux21.IN9
ImmSrc[1] => Mux22.IN9
ImmSrc[1] => Mux23.IN9
ImmSrc[1] => Mux24.IN9
ImmSrc[2] => Decoder0.IN0
ImmSrc[2] => Mux0.IN8
ImmSrc[2] => Mux1.IN8
ImmSrc[2] => Mux2.IN8
ImmSrc[2] => Mux3.IN8
ImmSrc[2] => Mux4.IN8
ImmSrc[2] => Mux5.IN8
ImmSrc[2] => Mux6.IN8
ImmSrc[2] => Mux7.IN8
ImmSrc[2] => Mux8.IN8
ImmSrc[2] => Mux9.IN8
ImmSrc[2] => Mux10.IN8
ImmSrc[2] => Mux11.IN8
ImmSrc[2] => Mux12.IN8
ImmSrc[2] => Mux13.IN8
ImmSrc[2] => Mux14.IN8
ImmSrc[2] => Mux15.IN8
ImmSrc[2] => Mux16.IN8
ImmSrc[2] => Mux17.IN8
ImmSrc[2] => Mux18.IN8
ImmSrc[2] => Mux19.IN8
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => ImmExt.OUTPUTSELECT
ImmSrc[2] => Mux20.IN8
ImmSrc[2] => Mux21.IN8
ImmSrc[2] => Mux22.IN8
ImmSrc[2] => Mux23.IN8
ImmSrc[2] => Mux24.IN8
ImmExt[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[5] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[6] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[7] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[8] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[9] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[10] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[11] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[12] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[13] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[14] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[15] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[16] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[17] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[18] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[19] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[20] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[21] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[22] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[23] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[24] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[25] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[26] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[27] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[28] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[30] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
ImmExt[31] <= ImmExt.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input
Selector[0] => Mux0.IN2
Selector[0] => Mux1.IN2
Selector[0] => Mux2.IN2
Selector[0] => Mux3.IN2
Selector[0] => Mux4.IN2
Selector[0] => Mux5.IN2
Selector[0] => Mux6.IN2
Selector[0] => Mux7.IN2
Selector[0] => Mux8.IN2
Selector[0] => Mux9.IN2
Selector[0] => Mux10.IN2
Selector[0] => Mux11.IN2
Selector[0] => Mux12.IN2
Selector[0] => Mux13.IN2
Selector[0] => Mux14.IN2
Selector[0] => Mux15.IN2
Selector[0] => Mux16.IN2
Selector[0] => Mux17.IN2
Selector[0] => Mux18.IN2
Selector[0] => Mux19.IN2
Selector[0] => Mux20.IN2
Selector[0] => Mux21.IN2
Selector[0] => Mux22.IN2
Selector[0] => Mux23.IN2
Selector[0] => Mux24.IN2
Selector[0] => Mux25.IN2
Selector[0] => Mux26.IN2
Selector[0] => Mux27.IN2
Selector[0] => Mux28.IN2
Selector[0] => Mux29.IN2
Selector[0] => Mux30.IN2
Selector[0] => Mux31.IN2
Selector[1] => Mux0.IN1
Selector[1] => Mux1.IN1
Selector[1] => Mux2.IN1
Selector[1] => Mux3.IN1
Selector[1] => Mux4.IN1
Selector[1] => Mux5.IN1
Selector[1] => Mux6.IN1
Selector[1] => Mux7.IN1
Selector[1] => Mux8.IN1
Selector[1] => Mux9.IN1
Selector[1] => Mux10.IN1
Selector[1] => Mux11.IN1
Selector[1] => Mux12.IN1
Selector[1] => Mux13.IN1
Selector[1] => Mux14.IN1
Selector[1] => Mux15.IN1
Selector[1] => Mux16.IN1
Selector[1] => Mux17.IN1
Selector[1] => Mux18.IN1
Selector[1] => Mux19.IN1
Selector[1] => Mux20.IN1
Selector[1] => Mux21.IN1
Selector[1] => Mux22.IN1
Selector[1] => Mux23.IN1
Selector[1] => Mux24.IN1
Selector[1] => Mux25.IN1
Selector[1] => Mux26.IN1
Selector[1] => Mux27.IN1
Selector[1] => Mux28.IN1
Selector[1] => Mux29.IN1
Selector[1] => Mux30.IN1
Selector[1] => Mux31.IN1
I_0[0] => Mux31.IN3
I_0[1] => Mux30.IN3
I_0[2] => Mux29.IN3
I_0[3] => Mux28.IN3
I_0[4] => Mux27.IN3
I_0[5] => Mux26.IN3
I_0[6] => Mux25.IN3
I_0[7] => Mux24.IN3
I_0[8] => Mux23.IN3
I_0[9] => Mux22.IN3
I_0[10] => Mux21.IN3
I_0[11] => Mux20.IN3
I_0[12] => Mux19.IN3
I_0[13] => Mux18.IN3
I_0[14] => Mux17.IN3
I_0[15] => Mux16.IN3
I_0[16] => Mux15.IN3
I_0[17] => Mux14.IN3
I_0[18] => Mux13.IN3
I_0[19] => Mux12.IN3
I_0[20] => Mux11.IN3
I_0[21] => Mux10.IN3
I_0[22] => Mux9.IN3
I_0[23] => Mux8.IN3
I_0[24] => Mux7.IN3
I_0[25] => Mux6.IN3
I_0[26] => Mux5.IN3
I_0[27] => Mux4.IN3
I_0[28] => Mux3.IN3
I_0[29] => Mux2.IN3
I_0[30] => Mux1.IN3
I_0[31] => Mux0.IN3
I_1[0] => Mux31.IN4
I_1[1] => Mux30.IN4
I_1[2] => Mux29.IN4
I_1[3] => Mux28.IN4
I_1[4] => Mux27.IN4
I_1[5] => Mux26.IN4
I_1[6] => Mux25.IN4
I_1[7] => Mux24.IN4
I_1[8] => Mux23.IN4
I_1[9] => Mux22.IN4
I_1[10] => Mux21.IN4
I_1[11] => Mux20.IN4
I_1[12] => Mux19.IN4
I_1[13] => Mux18.IN4
I_1[14] => Mux17.IN4
I_1[15] => Mux16.IN4
I_1[16] => Mux15.IN4
I_1[17] => Mux14.IN4
I_1[18] => Mux13.IN4
I_1[19] => Mux12.IN4
I_1[20] => Mux11.IN4
I_1[21] => Mux10.IN4
I_1[22] => Mux9.IN4
I_1[23] => Mux8.IN4
I_1[24] => Mux7.IN4
I_1[25] => Mux6.IN4
I_1[26] => Mux5.IN4
I_1[27] => Mux4.IN4
I_1[28] => Mux3.IN4
I_1[29] => Mux2.IN4
I_1[30] => Mux1.IN4
I_1[31] => Mux0.IN4
I_2[0] => Mux31.IN5
I_2[1] => Mux30.IN5
I_2[2] => Mux29.IN5
I_2[3] => Mux28.IN5
I_2[4] => Mux27.IN5
I_2[5] => Mux26.IN5
I_2[6] => Mux25.IN5
I_2[7] => Mux24.IN5
I_2[8] => Mux23.IN5
I_2[9] => Mux22.IN5
I_2[10] => Mux21.IN5
I_2[11] => Mux20.IN5
I_2[12] => Mux19.IN5
I_2[13] => Mux18.IN5
I_2[14] => Mux17.IN5
I_2[15] => Mux16.IN5
I_2[16] => Mux15.IN5
I_2[17] => Mux14.IN5
I_2[18] => Mux13.IN5
I_2[19] => Mux12.IN5
I_2[20] => Mux11.IN5
I_2[21] => Mux10.IN5
I_2[22] => Mux9.IN5
I_2[23] => Mux8.IN5
I_2[24] => Mux7.IN5
I_2[25] => Mux6.IN5
I_2[26] => Mux5.IN5
I_2[27] => Mux4.IN5
I_2[28] => Mux3.IN5
I_2[29] => Mux2.IN5
I_2[30] => Mux1.IN5
I_2[31] => Mux0.IN5
Mux_Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input
Selector[0] => Mux0.IN2
Selector[0] => Mux1.IN2
Selector[0] => Mux2.IN2
Selector[0] => Mux3.IN2
Selector[0] => Mux4.IN2
Selector[0] => Mux5.IN2
Selector[0] => Mux6.IN2
Selector[0] => Mux7.IN2
Selector[0] => Mux8.IN2
Selector[0] => Mux9.IN2
Selector[0] => Mux10.IN2
Selector[0] => Mux11.IN2
Selector[0] => Mux12.IN2
Selector[0] => Mux13.IN2
Selector[0] => Mux14.IN2
Selector[0] => Mux15.IN2
Selector[0] => Mux16.IN2
Selector[0] => Mux17.IN2
Selector[0] => Mux18.IN2
Selector[0] => Mux19.IN2
Selector[0] => Mux20.IN2
Selector[0] => Mux21.IN2
Selector[0] => Mux22.IN2
Selector[0] => Mux23.IN2
Selector[0] => Mux24.IN2
Selector[0] => Mux25.IN2
Selector[0] => Mux26.IN2
Selector[0] => Mux27.IN2
Selector[0] => Mux28.IN2
Selector[0] => Mux29.IN2
Selector[0] => Mux30.IN2
Selector[0] => Mux31.IN2
Selector[1] => Mux0.IN1
Selector[1] => Mux1.IN1
Selector[1] => Mux2.IN1
Selector[1] => Mux3.IN1
Selector[1] => Mux4.IN1
Selector[1] => Mux5.IN1
Selector[1] => Mux6.IN1
Selector[1] => Mux7.IN1
Selector[1] => Mux8.IN1
Selector[1] => Mux9.IN1
Selector[1] => Mux10.IN1
Selector[1] => Mux11.IN1
Selector[1] => Mux12.IN1
Selector[1] => Mux13.IN1
Selector[1] => Mux14.IN1
Selector[1] => Mux15.IN1
Selector[1] => Mux16.IN1
Selector[1] => Mux17.IN1
Selector[1] => Mux18.IN1
Selector[1] => Mux19.IN1
Selector[1] => Mux20.IN1
Selector[1] => Mux21.IN1
Selector[1] => Mux22.IN1
Selector[1] => Mux23.IN1
Selector[1] => Mux24.IN1
Selector[1] => Mux25.IN1
Selector[1] => Mux26.IN1
Selector[1] => Mux27.IN1
Selector[1] => Mux28.IN1
Selector[1] => Mux29.IN1
Selector[1] => Mux30.IN1
Selector[1] => Mux31.IN1
I_0[0] => Mux31.IN3
I_0[1] => Mux30.IN3
I_0[2] => Mux29.IN3
I_0[3] => Mux28.IN3
I_0[4] => Mux27.IN3
I_0[5] => Mux26.IN3
I_0[6] => Mux25.IN3
I_0[7] => Mux24.IN3
I_0[8] => Mux23.IN3
I_0[9] => Mux22.IN3
I_0[10] => Mux21.IN3
I_0[11] => Mux20.IN3
I_0[12] => Mux19.IN3
I_0[13] => Mux18.IN3
I_0[14] => Mux17.IN3
I_0[15] => Mux16.IN3
I_0[16] => Mux15.IN3
I_0[17] => Mux14.IN3
I_0[18] => Mux13.IN3
I_0[19] => Mux12.IN3
I_0[20] => Mux11.IN3
I_0[21] => Mux10.IN3
I_0[22] => Mux9.IN3
I_0[23] => Mux8.IN3
I_0[24] => Mux7.IN3
I_0[25] => Mux6.IN3
I_0[26] => Mux5.IN3
I_0[27] => Mux4.IN3
I_0[28] => Mux3.IN3
I_0[29] => Mux2.IN3
I_0[30] => Mux1.IN3
I_0[31] => Mux0.IN3
I_1[0] => Mux31.IN4
I_1[1] => Mux30.IN4
I_1[2] => Mux29.IN4
I_1[3] => Mux28.IN4
I_1[4] => Mux27.IN4
I_1[5] => Mux26.IN4
I_1[6] => Mux25.IN4
I_1[7] => Mux24.IN4
I_1[8] => Mux23.IN4
I_1[9] => Mux22.IN4
I_1[10] => Mux21.IN4
I_1[11] => Mux20.IN4
I_1[12] => Mux19.IN4
I_1[13] => Mux18.IN4
I_1[14] => Mux17.IN4
I_1[15] => Mux16.IN4
I_1[16] => Mux15.IN4
I_1[17] => Mux14.IN4
I_1[18] => Mux13.IN4
I_1[19] => Mux12.IN4
I_1[20] => Mux11.IN4
I_1[21] => Mux10.IN4
I_1[22] => Mux9.IN4
I_1[23] => Mux8.IN4
I_1[24] => Mux7.IN4
I_1[25] => Mux6.IN4
I_1[26] => Mux5.IN4
I_1[27] => Mux4.IN4
I_1[28] => Mux3.IN4
I_1[29] => Mux2.IN4
I_1[30] => Mux1.IN4
I_1[31] => Mux0.IN4
I_2[0] => Mux31.IN5
I_2[1] => Mux30.IN5
I_2[2] => Mux29.IN5
I_2[3] => Mux28.IN5
I_2[4] => Mux27.IN5
I_2[5] => Mux26.IN5
I_2[6] => Mux25.IN5
I_2[7] => Mux24.IN5
I_2[8] => Mux23.IN5
I_2[9] => Mux22.IN5
I_2[10] => Mux21.IN5
I_2[11] => Mux20.IN5
I_2[12] => Mux19.IN5
I_2[13] => Mux18.IN5
I_2[14] => Mux17.IN5
I_2[15] => Mux16.IN5
I_2[16] => Mux15.IN5
I_2[17] => Mux14.IN5
I_2[18] => Mux13.IN5
I_2[19] => Mux12.IN5
I_2[20] => Mux11.IN5
I_2[21] => Mux10.IN5
I_2[22] => Mux9.IN5
I_2[23] => Mux8.IN5
I_2[24] => Mux7.IN5
I_2[25] => Mux6.IN5
I_2[26] => Mux5.IN5
I_2[27] => Mux4.IN5
I_2[28] => Mux3.IN5
I_2[29] => Mux2.IN5
I_2[30] => Mux1.IN5
I_2[31] => Mux0.IN5
Mux_Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU
Control[0] => Mux0.IN10
Control[0] => Mux1.IN10
Control[0] => Mux2.IN10
Control[0] => Mux3.IN10
Control[0] => Mux4.IN10
Control[0] => Mux5.IN10
Control[0] => Mux6.IN10
Control[0] => Mux7.IN10
Control[0] => Mux8.IN10
Control[0] => Mux9.IN10
Control[0] => Mux10.IN10
Control[0] => Mux11.IN10
Control[0] => Mux12.IN10
Control[0] => Mux13.IN10
Control[0] => Mux14.IN10
Control[0] => Mux15.IN10
Control[0] => Mux16.IN10
Control[0] => Mux17.IN10
Control[0] => Mux18.IN10
Control[0] => Mux19.IN10
Control[0] => Mux20.IN10
Control[0] => Mux21.IN10
Control[0] => Mux22.IN10
Control[0] => Mux23.IN10
Control[0] => Mux24.IN10
Control[0] => Mux25.IN10
Control[0] => Mux26.IN10
Control[0] => Mux27.IN10
Control[0] => Mux28.IN10
Control[0] => Mux29.IN10
Control[0] => Mux30.IN10
Control[0] => Mux31.IN10
Control[1] => Mux0.IN9
Control[1] => Mux1.IN9
Control[1] => Mux2.IN9
Control[1] => Mux3.IN9
Control[1] => Mux4.IN9
Control[1] => Mux5.IN9
Control[1] => Mux6.IN9
Control[1] => Mux7.IN9
Control[1] => Mux8.IN9
Control[1] => Mux9.IN9
Control[1] => Mux10.IN9
Control[1] => Mux11.IN9
Control[1] => Mux12.IN9
Control[1] => Mux13.IN9
Control[1] => Mux14.IN9
Control[1] => Mux15.IN9
Control[1] => Mux16.IN9
Control[1] => Mux17.IN9
Control[1] => Mux18.IN9
Control[1] => Mux19.IN9
Control[1] => Mux20.IN9
Control[1] => Mux21.IN9
Control[1] => Mux22.IN9
Control[1] => Mux23.IN9
Control[1] => Mux24.IN9
Control[1] => Mux25.IN9
Control[1] => Mux26.IN9
Control[1] => Mux27.IN9
Control[1] => Mux28.IN9
Control[1] => Mux29.IN9
Control[1] => Mux30.IN9
Control[1] => Mux31.IN9
Control[2] => Mux0.IN8
Control[2] => Mux1.IN8
Control[2] => Mux2.IN8
Control[2] => Mux3.IN8
Control[2] => Mux4.IN8
Control[2] => Mux5.IN8
Control[2] => Mux6.IN8
Control[2] => Mux7.IN8
Control[2] => Mux8.IN8
Control[2] => Mux9.IN8
Control[2] => Mux10.IN8
Control[2] => Mux11.IN8
Control[2] => Mux12.IN8
Control[2] => Mux13.IN8
Control[2] => Mux14.IN8
Control[2] => Mux15.IN8
Control[2] => Mux16.IN8
Control[2] => Mux17.IN8
Control[2] => Mux18.IN8
Control[2] => Mux19.IN8
Control[2] => Mux20.IN8
Control[2] => Mux21.IN8
Control[2] => Mux22.IN8
Control[2] => Mux23.IN8
Control[2] => Mux24.IN8
Control[2] => Mux25.IN8
Control[2] => Mux26.IN8
Control[2] => Mux27.IN8
Control[2] => Mux28.IN8
Control[2] => Mux29.IN8
Control[2] => Mux30.IN8
Control[2] => Mux31.IN8
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => Result.IN0
A[0] => Result.IN0
A[0] => Result.IN0
A[0] => ShiftLeft0.IN32
A[0] => LessThan0.IN32
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => Result.IN0
A[1] => Result.IN0
A[1] => Result.IN0
A[1] => ShiftLeft0.IN31
A[1] => LessThan0.IN31
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => Result.IN0
A[2] => Result.IN0
A[2] => Result.IN0
A[2] => ShiftLeft0.IN30
A[2] => LessThan0.IN30
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => Result.IN0
A[3] => Result.IN0
A[3] => Result.IN0
A[3] => ShiftLeft0.IN29
A[3] => LessThan0.IN29
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => Result.IN0
A[4] => Result.IN0
A[4] => Result.IN0
A[4] => ShiftLeft0.IN28
A[4] => LessThan0.IN28
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => Result.IN0
A[5] => Result.IN0
A[5] => Result.IN0
A[5] => ShiftLeft0.IN27
A[5] => LessThan0.IN27
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => Result.IN0
A[6] => Result.IN0
A[6] => Result.IN0
A[6] => ShiftLeft0.IN26
A[6] => LessThan0.IN26
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => Result.IN0
A[7] => Result.IN0
A[7] => Result.IN0
A[7] => ShiftLeft0.IN25
A[7] => LessThan0.IN25
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => Result.IN0
A[8] => Result.IN0
A[8] => Result.IN0
A[8] => ShiftLeft0.IN24
A[8] => LessThan0.IN24
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => Result.IN0
A[9] => Result.IN0
A[9] => Result.IN0
A[9] => ShiftLeft0.IN23
A[9] => LessThan0.IN23
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => Result.IN0
A[10] => Result.IN0
A[10] => Result.IN0
A[10] => ShiftLeft0.IN22
A[10] => LessThan0.IN22
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => Result.IN0
A[11] => Result.IN0
A[11] => Result.IN0
A[11] => ShiftLeft0.IN21
A[11] => LessThan0.IN21
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => Result.IN0
A[12] => Result.IN0
A[12] => Result.IN0
A[12] => ShiftLeft0.IN20
A[12] => LessThan0.IN20
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => Result.IN0
A[13] => Result.IN0
A[13] => Result.IN0
A[13] => ShiftLeft0.IN19
A[13] => LessThan0.IN19
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => Result.IN0
A[14] => Result.IN0
A[14] => Result.IN0
A[14] => ShiftLeft0.IN18
A[14] => LessThan0.IN18
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => Result.IN0
A[15] => Result.IN0
A[15] => Result.IN0
A[15] => ShiftLeft0.IN17
A[15] => LessThan0.IN17
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => Result.IN0
A[16] => Result.IN0
A[16] => Result.IN0
A[16] => ShiftLeft0.IN16
A[16] => LessThan0.IN16
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => Result.IN0
A[17] => Result.IN0
A[17] => Result.IN0
A[17] => ShiftLeft0.IN15
A[17] => LessThan0.IN15
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => Result.IN0
A[18] => Result.IN0
A[18] => Result.IN0
A[18] => ShiftLeft0.IN14
A[18] => LessThan0.IN14
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => Result.IN0
A[19] => Result.IN0
A[19] => Result.IN0
A[19] => ShiftLeft0.IN13
A[19] => LessThan0.IN13
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => Result.IN0
A[20] => Result.IN0
A[20] => Result.IN0
A[20] => ShiftLeft0.IN12
A[20] => LessThan0.IN12
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => Result.IN0
A[21] => Result.IN0
A[21] => Result.IN0
A[21] => ShiftLeft0.IN11
A[21] => LessThan0.IN11
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => Result.IN0
A[22] => Result.IN0
A[22] => Result.IN0
A[22] => ShiftLeft0.IN10
A[22] => LessThan0.IN10
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => Result.IN0
A[23] => Result.IN0
A[23] => Result.IN0
A[23] => ShiftLeft0.IN9
A[23] => LessThan0.IN9
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => Result.IN0
A[24] => Result.IN0
A[24] => Result.IN0
A[24] => ShiftLeft0.IN8
A[24] => LessThan0.IN8
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => Result.IN0
A[25] => Result.IN0
A[25] => Result.IN0
A[25] => ShiftLeft0.IN7
A[25] => LessThan0.IN7
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => Result.IN0
A[26] => Result.IN0
A[26] => Result.IN0
A[26] => ShiftLeft0.IN6
A[26] => LessThan0.IN6
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => Result.IN0
A[27] => Result.IN0
A[27] => Result.IN0
A[27] => ShiftLeft0.IN5
A[27] => LessThan0.IN5
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => Result.IN0
A[28] => Result.IN0
A[28] => Result.IN0
A[28] => ShiftLeft0.IN4
A[28] => LessThan0.IN4
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => Result.IN0
A[29] => Result.IN0
A[29] => Result.IN0
A[29] => ShiftLeft0.IN3
A[29] => LessThan0.IN3
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => Result.IN0
A[30] => Result.IN0
A[30] => Result.IN0
A[30] => ShiftLeft0.IN2
A[30] => LessThan0.IN2
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => Result.IN0
A[31] => Result.IN0
A[31] => Result.IN0
A[31] => ShiftLeft0.IN1
A[31] => LessThan0.IN1
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => Result.IN1
B[0] => Result.IN1
B[0] => Result.IN1
B[0] => ShiftLeft0.IN64
B[0] => LessThan0.IN64
B[0] => Add1.IN32
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => Result.IN1
B[1] => Result.IN1
B[1] => Result.IN1
B[1] => ShiftLeft0.IN63
B[1] => LessThan0.IN63
B[1] => Add1.IN31
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => Result.IN1
B[2] => Result.IN1
B[2] => Result.IN1
B[2] => ShiftLeft0.IN62
B[2] => LessThan0.IN62
B[2] => Add1.IN30
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => Result.IN1
B[3] => Result.IN1
B[3] => Result.IN1
B[3] => ShiftLeft0.IN61
B[3] => LessThan0.IN61
B[3] => Add1.IN29
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => Result.IN1
B[4] => Result.IN1
B[4] => Result.IN1
B[4] => ShiftLeft0.IN60
B[4] => LessThan0.IN60
B[4] => Add1.IN28
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => Result.IN1
B[5] => Result.IN1
B[5] => Result.IN1
B[5] => ShiftLeft0.IN59
B[5] => LessThan0.IN59
B[5] => Add1.IN27
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => Result.IN1
B[6] => Result.IN1
B[6] => Result.IN1
B[6] => ShiftLeft0.IN58
B[6] => LessThan0.IN58
B[6] => Add1.IN26
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => Result.IN1
B[7] => Result.IN1
B[7] => Result.IN1
B[7] => ShiftLeft0.IN57
B[7] => LessThan0.IN57
B[7] => Add1.IN25
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => Result.IN1
B[8] => Result.IN1
B[8] => Result.IN1
B[8] => ShiftLeft0.IN56
B[8] => LessThan0.IN56
B[8] => Add1.IN24
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => Result.IN1
B[9] => Result.IN1
B[9] => Result.IN1
B[9] => ShiftLeft0.IN55
B[9] => LessThan0.IN55
B[9] => Add1.IN23
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => Result.IN1
B[10] => Result.IN1
B[10] => Result.IN1
B[10] => ShiftLeft0.IN54
B[10] => LessThan0.IN54
B[10] => Add1.IN22
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => Result.IN1
B[11] => Result.IN1
B[11] => Result.IN1
B[11] => ShiftLeft0.IN53
B[11] => LessThan0.IN53
B[11] => Add1.IN21
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => Result.IN1
B[12] => Result.IN1
B[12] => Result.IN1
B[12] => ShiftLeft0.IN52
B[12] => LessThan0.IN52
B[12] => Add1.IN20
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => Result.IN1
B[13] => Result.IN1
B[13] => Result.IN1
B[13] => ShiftLeft0.IN51
B[13] => LessThan0.IN51
B[13] => Add1.IN19
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => Result.IN1
B[14] => Result.IN1
B[14] => Result.IN1
B[14] => ShiftLeft0.IN50
B[14] => LessThan0.IN50
B[14] => Add1.IN18
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => Result.IN1
B[15] => Result.IN1
B[15] => Result.IN1
B[15] => ShiftLeft0.IN49
B[15] => LessThan0.IN49
B[15] => Add1.IN17
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => Result.IN1
B[16] => Result.IN1
B[16] => Result.IN1
B[16] => ShiftLeft0.IN48
B[16] => LessThan0.IN48
B[16] => Add1.IN16
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => Result.IN1
B[17] => Result.IN1
B[17] => Result.IN1
B[17] => ShiftLeft0.IN47
B[17] => LessThan0.IN47
B[17] => Add1.IN15
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => Result.IN1
B[18] => Result.IN1
B[18] => Result.IN1
B[18] => ShiftLeft0.IN46
B[18] => LessThan0.IN46
B[18] => Add1.IN14
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => Result.IN1
B[19] => Result.IN1
B[19] => Result.IN1
B[19] => ShiftLeft0.IN45
B[19] => LessThan0.IN45
B[19] => Add1.IN13
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => Result.IN1
B[20] => Result.IN1
B[20] => Result.IN1
B[20] => ShiftLeft0.IN44
B[20] => LessThan0.IN44
B[20] => Add1.IN12
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => Result.IN1
B[21] => Result.IN1
B[21] => Result.IN1
B[21] => ShiftLeft0.IN43
B[21] => LessThan0.IN43
B[21] => Add1.IN11
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => Result.IN1
B[22] => Result.IN1
B[22] => Result.IN1
B[22] => ShiftLeft0.IN42
B[22] => LessThan0.IN42
B[22] => Add1.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => Result.IN1
B[23] => Result.IN1
B[23] => Result.IN1
B[23] => ShiftLeft0.IN41
B[23] => LessThan0.IN41
B[23] => Add1.IN9
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => Result.IN1
B[24] => Result.IN1
B[24] => Result.IN1
B[24] => ShiftLeft0.IN40
B[24] => LessThan0.IN40
B[24] => Add1.IN8
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => Result.IN1
B[25] => Result.IN1
B[25] => Result.IN1
B[25] => ShiftLeft0.IN39
B[25] => LessThan0.IN39
B[25] => Add1.IN7
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => Result.IN1
B[26] => Result.IN1
B[26] => Result.IN1
B[26] => ShiftLeft0.IN38
B[26] => LessThan0.IN38
B[26] => Add1.IN6
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => Result.IN1
B[27] => Result.IN1
B[27] => Result.IN1
B[27] => ShiftLeft0.IN37
B[27] => LessThan0.IN37
B[27] => Add1.IN5
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => Result.IN1
B[28] => Result.IN1
B[28] => Result.IN1
B[28] => ShiftLeft0.IN36
B[28] => LessThan0.IN36
B[28] => Add1.IN4
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => Result.IN1
B[29] => Result.IN1
B[29] => Result.IN1
B[29] => ShiftLeft0.IN35
B[29] => LessThan0.IN35
B[29] => Add1.IN3
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => Result.IN1
B[30] => Result.IN1
B[30] => Result.IN1
B[30] => ShiftLeft0.IN34
B[30] => LessThan0.IN34
B[30] => Add1.IN2
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => Result.IN1
B[31] => Result.IN1
B[31] => Result.IN1
B[31] => ShiftLeft0.IN33
B[31] => LessThan0.IN33
B[31] => Add1.IN1
Result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source
Selector[0] => Mux0.IN2
Selector[0] => Mux1.IN2
Selector[0] => Mux2.IN2
Selector[0] => Mux3.IN2
Selector[0] => Mux4.IN2
Selector[0] => Mux5.IN2
Selector[0] => Mux6.IN2
Selector[0] => Mux7.IN2
Selector[0] => Mux8.IN2
Selector[0] => Mux9.IN2
Selector[0] => Mux10.IN2
Selector[0] => Mux11.IN2
Selector[0] => Mux12.IN2
Selector[0] => Mux13.IN2
Selector[0] => Mux14.IN2
Selector[0] => Mux15.IN2
Selector[0] => Mux16.IN2
Selector[0] => Mux17.IN2
Selector[0] => Mux18.IN2
Selector[0] => Mux19.IN2
Selector[0] => Mux20.IN2
Selector[0] => Mux21.IN2
Selector[0] => Mux22.IN2
Selector[0] => Mux23.IN2
Selector[0] => Mux24.IN2
Selector[0] => Mux25.IN2
Selector[0] => Mux26.IN2
Selector[0] => Mux27.IN2
Selector[0] => Mux28.IN2
Selector[0] => Mux29.IN2
Selector[0] => Mux30.IN2
Selector[0] => Mux31.IN2
Selector[1] => Mux0.IN1
Selector[1] => Mux1.IN1
Selector[1] => Mux2.IN1
Selector[1] => Mux3.IN1
Selector[1] => Mux4.IN1
Selector[1] => Mux5.IN1
Selector[1] => Mux6.IN1
Selector[1] => Mux7.IN1
Selector[1] => Mux8.IN1
Selector[1] => Mux9.IN1
Selector[1] => Mux10.IN1
Selector[1] => Mux11.IN1
Selector[1] => Mux12.IN1
Selector[1] => Mux13.IN1
Selector[1] => Mux14.IN1
Selector[1] => Mux15.IN1
Selector[1] => Mux16.IN1
Selector[1] => Mux17.IN1
Selector[1] => Mux18.IN1
Selector[1] => Mux19.IN1
Selector[1] => Mux20.IN1
Selector[1] => Mux21.IN1
Selector[1] => Mux22.IN1
Selector[1] => Mux23.IN1
Selector[1] => Mux24.IN1
Selector[1] => Mux25.IN1
Selector[1] => Mux26.IN1
Selector[1] => Mux27.IN1
Selector[1] => Mux28.IN1
Selector[1] => Mux29.IN1
Selector[1] => Mux30.IN1
Selector[1] => Mux31.IN1
I_0[0] => Mux31.IN3
I_0[1] => Mux30.IN3
I_0[2] => Mux29.IN3
I_0[3] => Mux28.IN3
I_0[4] => Mux27.IN3
I_0[5] => Mux26.IN3
I_0[6] => Mux25.IN3
I_0[7] => Mux24.IN3
I_0[8] => Mux23.IN3
I_0[9] => Mux22.IN3
I_0[10] => Mux21.IN3
I_0[11] => Mux20.IN3
I_0[12] => Mux19.IN3
I_0[13] => Mux18.IN3
I_0[14] => Mux17.IN3
I_0[15] => Mux16.IN3
I_0[16] => Mux15.IN3
I_0[17] => Mux14.IN3
I_0[18] => Mux13.IN3
I_0[19] => Mux12.IN3
I_0[20] => Mux11.IN3
I_0[21] => Mux10.IN3
I_0[22] => Mux9.IN3
I_0[23] => Mux8.IN3
I_0[24] => Mux7.IN3
I_0[25] => Mux6.IN3
I_0[26] => Mux5.IN3
I_0[27] => Mux4.IN3
I_0[28] => Mux3.IN3
I_0[29] => Mux2.IN3
I_0[30] => Mux1.IN3
I_0[31] => Mux0.IN3
I_1[0] => Mux31.IN4
I_1[1] => Mux30.IN4
I_1[2] => Mux29.IN4
I_1[3] => Mux28.IN4
I_1[4] => Mux27.IN4
I_1[5] => Mux26.IN4
I_1[6] => Mux25.IN4
I_1[7] => Mux24.IN4
I_1[8] => Mux23.IN4
I_1[9] => Mux22.IN4
I_1[10] => Mux21.IN4
I_1[11] => Mux20.IN4
I_1[12] => Mux19.IN4
I_1[13] => Mux18.IN4
I_1[14] => Mux17.IN4
I_1[15] => Mux16.IN4
I_1[16] => Mux15.IN4
I_1[17] => Mux14.IN4
I_1[18] => Mux13.IN4
I_1[19] => Mux12.IN4
I_1[20] => Mux11.IN4
I_1[21] => Mux10.IN4
I_1[22] => Mux9.IN4
I_1[23] => Mux8.IN4
I_1[24] => Mux7.IN4
I_1[25] => Mux6.IN4
I_1[26] => Mux5.IN4
I_1[27] => Mux4.IN4
I_1[28] => Mux3.IN4
I_1[29] => Mux2.IN4
I_1[30] => Mux1.IN4
I_1[31] => Mux0.IN4
I_2[0] => Mux31.IN5
I_2[1] => Mux30.IN5
I_2[2] => Mux29.IN5
I_2[3] => Mux28.IN5
I_2[4] => Mux27.IN5
I_2[5] => Mux26.IN5
I_2[6] => Mux25.IN5
I_2[7] => Mux24.IN5
I_2[8] => Mux23.IN5
I_2[9] => Mux22.IN5
I_2[10] => Mux21.IN5
I_2[11] => Mux20.IN5
I_2[12] => Mux19.IN5
I_2[13] => Mux18.IN5
I_2[14] => Mux17.IN5
I_2[15] => Mux16.IN5
I_2[16] => Mux15.IN5
I_2[17] => Mux14.IN5
I_2[18] => Mux13.IN5
I_2[19] => Mux12.IN5
I_2[20] => Mux11.IN5
I_2[21] => Mux10.IN5
I_2[22] => Mux9.IN5
I_2[23] => Mux8.IN5
I_2[24] => Mux7.IN5
I_2[25] => Mux6.IN5
I_2[26] => Mux5.IN5
I_2[27] => Mux4.IN5
I_2[28] => Mux3.IN5
I_2[29] => Mux2.IN5
I_2[30] => Mux1.IN5
I_2[31] => Mux0.IN5
Mux_Out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Mux_Out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART
clk => clk.IN3
rst => rst.IN3
UART_Register_Tx[0] => UART_Register_Tx[0].IN1
UART_Register_Tx[1] => UART_Register_Tx[1].IN1
UART_Register_Tx[2] => UART_Register_Tx[2].IN1
UART_Register_Tx[3] => UART_Register_Tx[3].IN1
UART_Register_Tx[4] => UART_Register_Tx[4].IN1
UART_Register_Tx[5] => UART_Register_Tx[5].IN1
UART_Register_Tx[6] => UART_Register_Tx[6].IN1
UART_Register_Tx[7] => UART_Register_Tx[7].IN1
UART_Register_Tx[8] => UART_Register_Tx[8].IN1
UART_Register_Tx[9] => UART_Register_Tx[9].IN1
UART_Register_Tx[10] => UART_Register_Tx[10].IN1
UART_Register_Tx[11] => UART_Register_Tx[11].IN1
UART_Register_Tx[12] => UART_Register_Tx[12].IN1
UART_Register_Tx[13] => UART_Register_Tx[13].IN1
UART_Register_Tx[14] => UART_Register_Tx[14].IN1
UART_Register_Tx[15] => UART_Register_Tx[15].IN1
UART_Register_Tx[16] => UART_Register_Tx[16].IN1
UART_Register_Tx[17] => UART_Register_Tx[17].IN1
UART_Register_Tx[18] => UART_Register_Tx[18].IN1
UART_Register_Tx[19] => UART_Register_Tx[19].IN1
UART_Register_Tx[20] => UART_Register_Tx[20].IN1
UART_Register_Tx[21] => UART_Register_Tx[21].IN1
UART_Register_Tx[22] => UART_Register_Tx[22].IN1
UART_Register_Tx[23] => UART_Register_Tx[23].IN1
UART_Register_Tx[24] => UART_Register_Tx[24].IN1
UART_Register_Tx[25] => UART_Register_Tx[25].IN1
UART_Register_Tx[26] => UART_Register_Tx[26].IN1
UART_Register_Tx[27] => UART_Register_Tx[27].IN1
UART_Register_Tx[28] => UART_Register_Tx[28].IN1
UART_Register_Tx[29] => UART_Register_Tx[29].IN1
UART_Register_Tx[30] => UART_Register_Tx[30].IN1
UART_Register_Tx[31] => UART_Register_Tx[31].IN1
UART_Reg_Sel_i[0] => UART_Reg_Sel_i[0].IN1
UART_Reg_Sel_i[1] => UART_Reg_Sel_i[1].IN1
rx => rx.IN1
UART_Register_out[0] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[1] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[2] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[3] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[4] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[5] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[6] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[7] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[8] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[9] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[10] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[11] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[12] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[13] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[14] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[15] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[16] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[17] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[18] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[19] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[20] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[21] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[22] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[23] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[24] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[25] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[26] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[27] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[28] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[29] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[30] <= UART_Register_Decode:UART_Reg.UART_Reg
UART_Register_out[31] <= UART_Register_Decode:UART_Reg.UART_Reg
heard_bit_out <= UART_Full_Duplex:UART.heard_bit_out
tx <= UART_Full_Duplex:UART.tx


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART
clk => clk.IN2
rst => rst.IN2
rx => rx.IN1
parity_sel => parity_sel.IN1
tx_send => tx_send.IN1
Tx_data[0] => Tx_data[0].IN1
Tx_data[1] => Tx_data[1].IN1
Tx_data[2] => Tx_data[2].IN1
Tx_data[3] => Tx_data[3].IN1
Tx_data[4] => Tx_data[4].IN1
Tx_data[5] => Tx_data[5].IN1
Tx_data[6] => Tx_data[6].IN1
Tx_data[7] => Tx_data[7].IN1
parity <= UART_Rx:UART_Rx_i.parity
Rx_SR[0] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[1] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[2] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[3] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[4] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[5] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[6] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[7] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_SR[8] <= UART_Rx:UART_Rx_i.Rx_SR
Rx_Donde <= UART_Rx:UART_Rx_i.Rx_ready
heard_bit_out <= UART_Rx:UART_Rx_i.heard_bit_out
tx <= UART_Tx:UART_Tx_i.tx
tx_d <= UART_Tx:UART_Tx_i.tx_done


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i
clk => clk.IN7
n_rst => rst.IN5
rx => rx.IN2
parity <= FF_D_enable:ff_par.q
Rx_SR[0] <= Reg_Param:rx_Data_reg.Q
Rx_SR[1] <= Reg_Param:rx_Data_reg.Q
Rx_SR[2] <= Reg_Param:rx_Data_reg.Q
Rx_SR[3] <= Reg_Param:rx_Data_reg.Q
Rx_SR[4] <= Reg_Param:rx_Data_reg.Q
Rx_SR[5] <= Reg_Param:rx_Data_reg.Q
Rx_SR[6] <= Reg_Param:rx_Data_reg.Q
Rx_SR[7] <= Reg_Param:rx_Data_reg.Q
Rx_SR[8] <= Reg_Param:rx_Data_reg.Q
heard_bit_out <= Heard_Bit:design_monitor.heard_bit_out
Rx_ready <= enable_out_reg_w.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Shift_Register_R_Param:shift_reg
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
d => Q[8]~reg0.DATAIN
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par
clk => q~reg0.CLK
rst => q~reg0.ACLR
enable => q~reg0.ENA
d => q~reg0.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
rst => count[10].ACLR
rst => count[11].ACLR
rst => count[12].ACLR
enable => count[0].ENA
enable => count[12].ENA
enable => count[11].ENA
enable => count[10].ENA
enable => count[9].ENA
enable => count[8].ENA
enable => count[7].ENA
enable => count[6].ENA
enable => count[5].ENA
enable => count[4].ENA
enable => count[3].ENA
enable => count[2].ENA
enable => count[1].ENA
end_bit_time <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
end_half_time <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
rx => Rx_state.OUTPUTSELECT
clk => Rx_state~7.DATAIN
rst => Rx_state~9.DATAIN
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_half_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
end_bit_time_i => Rx_state.OUTPUTSELECT
Rx_bit_Count[0] => Equal0.IN1
Rx_bit_Count[1] => Equal0.IN3
Rx_bit_Count[2] => Equal0.IN2
Rx_bit_Count[3] => Equal0.IN0
sample_o <= bit_count_enable.DB_MAX_OUTPUT_PORT_TYPE
bit_count_enable <= bit_count_enable.DB_MAX_OUTPUT_PORT_TYPE
rst_BR <= rst_BR.DB_MAX_OUTPUT_PORT_TYPE
rst_bit_counter <= rst_bit_counter.DB_MAX_OUTPUT_PORT_TYPE
enable_out_reg <= enable_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Counter_Param:Counter_bits
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor
clk => heard_bit_out~reg0.CLK
clk => Delay_Count[0].CLK
clk => Delay_Count[1].CLK
clk => Delay_Count[2].CLK
clk => Delay_Count[3].CLK
clk => Delay_Count[4].CLK
clk => Delay_Count[5].CLK
clk => Delay_Count[6].CLK
clk => Delay_Count[7].CLK
clk => Delay_Count[8].CLK
clk => Delay_Count[9].CLK
clk => Delay_Count[10].CLK
clk => Delay_Count[11].CLK
clk => Delay_Count[12].CLK
clk => Delay_Count[13].CLK
clk => Delay_Count[14].CLK
clk => Delay_Count[15].CLK
clk => Delay_Count[16].CLK
clk => Delay_Count[17].CLK
clk => Delay_Count[18].CLK
clk => Delay_Count[19].CLK
clk => Delay_Count[20].CLK
clk => Delay_Count[21].CLK
clk => Delay_Count[22].CLK
clk => Delay_Count[23].CLK
clk => Delay_Count[24].CLK
rst => heard_bit_out~reg0.ACLR
rst => Delay_Count[0].ACLR
rst => Delay_Count[1].ACLR
rst => Delay_Count[2].ACLR
rst => Delay_Count[3].ACLR
rst => Delay_Count[4].ACLR
rst => Delay_Count[5].ACLR
rst => Delay_Count[6].ACLR
rst => Delay_Count[7].ACLR
rst => Delay_Count[8].ACLR
rst => Delay_Count[9].ACLR
rst => Delay_Count[10].ACLR
rst => Delay_Count[11].ACLR
rst => Delay_Count[12].ACLR
rst => Delay_Count[13].ACLR
rst => Delay_Count[14].ACLR
rst => Delay_Count[15].ACLR
rst => Delay_Count[16].ACLR
rst => Delay_Count[17].ACLR
rst => Delay_Count[18].ACLR
rst => Delay_Count[19].ACLR
rst => Delay_Count[20].ACLR
rst => Delay_Count[21].ACLR
rst => Delay_Count[22].ACLR
rst => Delay_Count[23].ACLR
rst => Delay_Count[24].ACLR
enable => heard_bit_out~reg0.ENA
enable => Delay_Count[24].ENA
enable => Delay_Count[23].ENA
enable => Delay_Count[22].ENA
enable => Delay_Count[21].ENA
enable => Delay_Count[20].ENA
enable => Delay_Count[19].ENA
enable => Delay_Count[18].ENA
enable => Delay_Count[17].ENA
enable => Delay_Count[16].ENA
enable => Delay_Count[15].ENA
enable => Delay_Count[14].ENA
enable => Delay_Count[13].ENA
enable => Delay_Count[12].ENA
enable => Delay_Count[11].ENA
enable => Delay_Count[10].ENA
enable => Delay_Count[9].ENA
enable => Delay_Count[8].ENA
enable => Delay_Count[7].ENA
enable => Delay_Count[6].ENA
enable => Delay_Count[5].ENA
enable => Delay_Count[4].ENA
enable => Delay_Count[3].ENA
enable => Delay_Count[2].ENA
enable => Delay_Count[1].ENA
enable => Delay_Count[0].ENA
heard_bit_out <= heard_bit_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i
clk => clk.IN4
tx_send => tx_send.IN1
rst => neg_rest.IN2
parity_sel => parity_w.OUTPUTSELECT
Tx_data[0] => Tx_data[0].IN1
Tx_data[1] => Tx_data[1].IN1
Tx_data[2] => Tx_data[2].IN1
Tx_data[3] => Tx_data[3].IN1
Tx_data[4] => Tx_data[4].IN1
Tx_data[5] => Tx_data[5].IN1
Tx_data[6] => Tx_data[6].IN1
Tx_data[7] => Tx_data[7].IN1
tx <= Serializer:Serializer_i.data_out
tx_done <= Uart_Tx_Fsm:Uart_Tx_Fsm_i.tx_done


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Counter_Param_Tx:Counter_Param_Tx_i
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i
limit[0] => Equal0.IN31
limit[1] => Equal0.IN30
limit[2] => Equal0.IN29
limit[3] => Equal0.IN28
limit[4] => Equal0.IN27
limit[5] => Equal0.IN26
limit[6] => Equal0.IN25
limit[7] => Equal0.IN24
limit[8] => Equal0.IN23
limit[9] => Equal0.IN22
limit[10] => Equal0.IN21
limit[11] => Equal0.IN20
limit[12] => Equal0.IN19
limit[13] => Equal0.IN18
limit[14] => Equal0.IN17
limit[15] => Equal0.IN16
limit[16] => Equal0.IN15
limit[17] => Equal0.IN14
limit[18] => Equal0.IN13
limit[19] => Equal0.IN12
limit[20] => Equal0.IN11
limit[21] => Equal0.IN10
limit[22] => Equal0.IN9
limit[23] => Equal0.IN8
limit[24] => Equal0.IN7
limit[25] => Equal0.IN6
limit[26] => Equal0.IN5
limit[27] => Equal0.IN4
limit[28] => Equal0.IN3
limit[29] => Equal0.IN2
limit[30] => Equal0.IN1
limit[31] => Equal0.IN0
rst => Q[0].ACLR
rst => Q[1].ACLR
rst => Q[2].ACLR
rst => Q[3].ACLR
rst => Q[4].ACLR
rst => Q[5].ACLR
rst => Q[6].ACLR
rst => Q[7].ACLR
rst => Q[8].ACLR
rst => Q[9].ACLR
rst => Q[10].ACLR
rst => Q[11].ACLR
rst => Q[12].ACLR
rst => Q[13].ACLR
rst => Q[14].ACLR
rst => Q[15].ACLR
rst => Q[16].ACLR
rst => Q[17].ACLR
rst => Q[18].ACLR
rst => Q[19].ACLR
rst => Q[20].ACLR
rst => Q[21].ACLR
rst => Q[22].ACLR
rst => Q[23].ACLR
rst => Q[24].ACLR
rst => Q[25].ACLR
rst => Q[26].ACLR
rst => Q[27].ACLR
rst => Q[28].ACLR
rst => Q[29].ACLR
rst => Q[30].ACLR
rst => Q[31].ACLR
enable => Q[0].ENA
enable => Q[31].ENA
enable => Q[30].ENA
enable => Q[29].ENA
enable => Q[28].ENA
enable => Q[27].ENA
enable => Q[26].ENA
enable => Q[25].ENA
enable => Q[24].ENA
enable => Q[23].ENA
enable => Q[22].ENA
enable => Q[21].ENA
enable => Q[20].ENA
enable => Q[19].ENA
enable => Q[18].ENA
enable => Q[17].ENA
enable => Q[16].ENA
enable => Q[15].ENA
enable => Q[14].ENA
enable => Q[13].ENA
enable => Q[12].ENA
enable => Q[11].ENA
enable => Q[10].ENA
enable => Q[9].ENA
enable => Q[8].ENA
enable => Q[7].ENA
enable => Q[6].ENA
enable => Q[5].ENA
enable => Q[4].ENA
enable => Q[3].ENA
enable => Q[2].ENA
enable => Q[1].ENA
clk => Q[0].CLK
clk => Q[1].CLK
clk => Q[2].CLK
clk => Q[3].CLK
clk => Q[4].CLK
clk => Q[5].CLK
clk => Q[6].CLK
clk => Q[7].CLK
clk => Q[8].CLK
clk => Q[9].CLK
clk => Q[10].CLK
clk => Q[11].CLK
clk => Q[12].CLK
clk => Q[13].CLK
clk => Q[14].CLK
clk => Q[15].CLK
clk => Q[16].CLK
clk => Q[17].CLK
clk => Q[18].CLK
clk => Q[19].CLK
clk => Q[20].CLK
clk => Q[21].CLK
clk => Q[22].CLK
clk => Q[23].CLK
clk => Q[24].CLK
clk => Q[25].CLK
clk => Q[26].CLK
clk => Q[27].CLK
clk => Q[28].CLK
clk => Q[29].CLK
clk => Q[30].CLK
clk => Q[31].CLK
end_bit_time <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i
clk => State~3.DATAIN
start => State.OUTPUTSELECT
start => State.OUTPUTSELECT
start => State.OUTPUTSELECT
start => State.OUTPUTSELECT
start => State.OUTPUTSELECT
rst => State~5.DATAIN
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
end_bit_time_i => State.OUTPUTSELECT
Tx_bit_Count[0] => Equal0.IN1
Tx_bit_Count[1] => Equal0.IN3
Tx_bit_Count[2] => Equal0.IN2
Tx_bit_Count[3] => Equal0.IN0
bit_count_enable <= bit_count_enable.DB_MAX_OUTPUT_PORT_TYPE
rst_BR <= rst_BR.DB_MAX_OUTPUT_PORT_TYPE
rst_bit_counter <= rst_bit_counter.DB_MAX_OUTPUT_PORT_TYPE
out_sel[0] <= out_sel.DB_MAX_OUTPUT_PORT_TYPE
out_sel[1] <= out_sel.DB_MAX_OUTPUT_PORT_TYPE
out_sel[2] <= tx_done.DB_MAX_OUTPUT_PORT_TYPE
tx_done <= tx_done.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i
A[0] => Mux0.IN7
A[1] => Mux0.IN6
A[2] => Mux0.IN5
A[3] => Mux0.IN4
A[4] => Mux0.IN3
A[5] => Mux0.IN2
A[6] => Mux0.IN1
A[7] => Mux0.IN0
clk => data_out~reg0.CLK
rst => data_out~reg0.ACLR
out_sel[0] => Mux1.IN9
out_sel[1] => Mux1.IN8
out_sel[2] => Mux1.IN7
counter_i[0] => Mux0.IN10
counter_i[1] => Mux0.IN9
counter_i[2] => Mux0.IN8
end_bit_time => data_out~reg0.ENA
parity => Mux1.IN10
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|Register:Read_Data_Register
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg
clk => clk.IN2
reset => neg_rst_w.IN2
UART_TX_Reg_In[0] => UART_TX_Reg_In[0].IN1
UART_TX_Reg_In[1] => UART_TX_Reg_In[1].IN1
UART_TX_Reg_In[2] => UART_TX_Reg_In[2].IN1
UART_TX_Reg_In[3] => UART_TX_Reg_In[3].IN1
UART_TX_Reg_In[4] => UART_TX_Reg_In[4].IN1
UART_TX_Reg_In[5] => UART_TX_Reg_In[5].IN1
UART_TX_Reg_In[6] => UART_TX_Reg_In[6].IN1
UART_TX_Reg_In[7] => UART_TX_Reg_In[7].IN1
UART_TX_Reg_In[8] => UART_TX_Reg_In[8].IN1
UART_TX_Reg_In[9] => UART_TX_Reg_In[9].IN1
UART_TX_Reg_In[10] => UART_TX_Reg_In[10].IN1
UART_TX_Reg_In[11] => UART_TX_Reg_In[11].IN1
UART_TX_Reg_In[12] => UART_TX_Reg_In[12].IN1
UART_TX_Reg_In[13] => UART_TX_Reg_In[13].IN1
UART_TX_Reg_In[14] => UART_TX_Reg_In[14].IN1
UART_TX_Reg_In[15] => UART_TX_Reg_In[15].IN1
UART_TX_Reg_In[16] => UART_TX_Reg_In[16].IN1
UART_TX_Reg_In[17] => UART_TX_Reg_In[17].IN1
UART_TX_Reg_In[18] => UART_TX_Reg_In[18].IN1
UART_TX_Reg_In[19] => UART_TX_Reg_In[19].IN1
UART_TX_Reg_In[20] => UART_TX_Reg_In[20].IN1
UART_TX_Reg_In[21] => UART_TX_Reg_In[21].IN1
UART_TX_Reg_In[22] => UART_TX_Reg_In[22].IN1
UART_TX_Reg_In[23] => UART_TX_Reg_In[23].IN1
UART_TX_Reg_In[24] => UART_TX_Reg_In[24].IN1
UART_TX_Reg_In[25] => UART_TX_Reg_In[25].IN1
UART_TX_Reg_In[26] => UART_TX_Reg_In[26].IN1
UART_TX_Reg_In[27] => UART_TX_Reg_In[27].IN1
UART_TX_Reg_In[28] => UART_TX_Reg_In[28].IN1
UART_TX_Reg_In[29] => UART_TX_Reg_In[29].IN1
UART_TX_Reg_In[30] => UART_TX_Reg_In[30].IN1
UART_TX_Reg_In[31] => UART_TX_Reg_In[31].IN1
UART_Reg_Sel_i[0] => Mux0.IN3
UART_Reg_Sel_i[0] => Mux1.IN3
UART_Reg_Sel_i[0] => Mux2.IN3
UART_Reg_Sel_i[0] => Mux3.IN3
UART_Reg_Sel_i[0] => Mux4.IN3
UART_Reg_Sel_i[0] => Mux5.IN3
UART_Reg_Sel_i[0] => Mux6.IN3
UART_Reg_Sel_i[0] => Mux7.IN3
UART_Reg_Sel_i[0] => Mux8.IN3
UART_Reg_Sel_i[0] => Mux9.IN3
UART_Reg_Sel_i[0] => Mux10.IN3
UART_Reg_Sel_i[0] => Mux11.IN3
UART_Reg_Sel_i[0] => Mux12.IN3
UART_Reg_Sel_i[0] => Mux13.IN3
UART_Reg_Sel_i[0] => Mux14.IN3
UART_Reg_Sel_i[0] => Mux15.IN3
UART_Reg_Sel_i[0] => Mux16.IN3
UART_Reg_Sel_i[0] => Mux17.IN3
UART_Reg_Sel_i[0] => Mux18.IN3
UART_Reg_Sel_i[0] => Mux19.IN3
UART_Reg_Sel_i[0] => Mux20.IN3
UART_Reg_Sel_i[0] => Mux21.IN3
UART_Reg_Sel_i[0] => Mux22.IN3
UART_Reg_Sel_i[0] => Mux23.IN3
UART_Reg_Sel_i[0] => Mux24.IN3
UART_Reg_Sel_i[0] => Mux25.IN3
UART_Reg_Sel_i[0] => Mux26.IN3
UART_Reg_Sel_i[0] => Mux27.IN3
UART_Reg_Sel_i[0] => Mux28.IN3
UART_Reg_Sel_i[0] => Mux29.IN3
UART_Reg_Sel_i[0] => Mux30.IN3
UART_Reg_Sel_i[0] => Mux31.IN3
UART_Reg_Sel_i[1] => Mux0.IN2
UART_Reg_Sel_i[1] => Mux1.IN2
UART_Reg_Sel_i[1] => Mux2.IN2
UART_Reg_Sel_i[1] => Mux3.IN2
UART_Reg_Sel_i[1] => Mux4.IN2
UART_Reg_Sel_i[1] => Mux5.IN2
UART_Reg_Sel_i[1] => Mux6.IN2
UART_Reg_Sel_i[1] => Mux7.IN2
UART_Reg_Sel_i[1] => Mux8.IN2
UART_Reg_Sel_i[1] => Mux9.IN2
UART_Reg_Sel_i[1] => Mux10.IN2
UART_Reg_Sel_i[1] => Mux11.IN2
UART_Reg_Sel_i[1] => Mux12.IN2
UART_Reg_Sel_i[1] => Mux13.IN2
UART_Reg_Sel_i[1] => Mux14.IN2
UART_Reg_Sel_i[1] => Mux15.IN2
UART_Reg_Sel_i[1] => Mux16.IN2
UART_Reg_Sel_i[1] => Mux17.IN2
UART_Reg_Sel_i[1] => Mux18.IN2
UART_Reg_Sel_i[1] => Mux19.IN2
UART_Reg_Sel_i[1] => Mux20.IN2
UART_Reg_Sel_i[1] => Mux21.IN2
UART_Reg_Sel_i[1] => Mux22.IN2
UART_Reg_Sel_i[1] => Mux23.IN2
UART_Reg_Sel_i[1] => Mux24.IN2
UART_Reg_Sel_i[1] => Mux25.IN2
UART_Reg_Sel_i[1] => Mux26.IN2
UART_Reg_Sel_i[1] => Mux27.IN2
UART_Reg_Sel_i[1] => Mux28.IN2
UART_Reg_Sel_i[1] => Mux29.IN2
UART_Reg_Sel_i[1] => Mux30.IN2
UART_Reg_Sel_i[1] => Mux31.IN2
UART_Rx[0] => Reg_Data_UART_Rx_w[0].IN1
UART_Rx[1] => Reg_Data_UART_Rx_w[1].IN1
UART_Rx[2] => Reg_Data_UART_Rx_w[2].IN1
UART_Rx[3] => Reg_Data_UART_Rx_w[3].IN1
UART_Rx[4] => Reg_Data_UART_Rx_w[4].IN1
UART_Rx[5] => Reg_Data_UART_Rx_w[5].IN1
UART_Rx[6] => Reg_Data_UART_Rx_w[6].IN1
UART_Rx[7] => Reg_Data_UART_Rx_w[7].IN1
UART_Rx[8] => Reg_Data_UART_Rx_w[8].IN1
RX_Parity => Reg_Data_UART_Rx_w[9].IN1
UART_Rx_Done => Reg_Data_UART_Rx_w[10].IN2
UART_Tx_Done => UART_Tx_Done.IN1
tx_send => Reg_Data_UART_Tx_w[8].IN2
UART_Reg[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
UART_Reg[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Parity <= Tx_Register_Encoder:Tx_Encoder.Parity_sel
UART_Tx_Data[0] <= Reg_Data_UART_Tx_w[0].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[1] <= Reg_Data_UART_Tx_w[1].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[2] <= Reg_Data_UART_Tx_w[2].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[3] <= Reg_Data_UART_Tx_w[3].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[4] <= Reg_Data_UART_Tx_w[4].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[5] <= Reg_Data_UART_Tx_w[5].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[6] <= Reg_Data_UART_Tx_w[6].DB_MAX_OUTPUT_PORT_TYPE
UART_Tx_Data[7] <= Reg_Data_UART_Tx_w[7].DB_MAX_OUTPUT_PORT_TYPE
Tx_Start <= Tx_Register_Encoder:Tx_Encoder.Tx_Sel_Out


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder
clk => clk.IN1
rst => rst.IN1
reg_enable => reg_enable.IN1
Reg_UART_Rx[0] => Reg_UART_Rx[0].IN1
Reg_UART_Rx[1] => Reg_UART_Rx[1].IN1
Reg_UART_Rx[2] => Reg_UART_Rx[2].IN1
Reg_UART_Rx[3] => Reg_UART_Rx[3].IN1
Reg_UART_Rx[4] => Reg_UART_Rx[4].IN1
Reg_UART_Rx[5] => Reg_UART_Rx[5].IN1
Reg_UART_Rx[6] => Reg_UART_Rx[6].IN1
Reg_UART_Rx[7] => Reg_UART_Rx[7].IN1
Reg_UART_Rx[8] => Reg_UART_Rx[8].IN1
Reg_UART_Rx[9] => Reg_UART_Rx[9].IN1
Reg_UART_Rx[10] => Reg_UART_Rx[10].IN1
Reg_UART_Rx[11] => Reg_UART_Rx[11].IN1
Reg_UART_Rx[12] => Reg_UART_Rx[12].IN1
Reg_UART_Rx[13] => Reg_UART_Rx[13].IN1
Reg_UART_Rx[14] => Reg_UART_Rx[14].IN1
Reg_UART_Rx[15] => Reg_UART_Rx[15].IN1
Reg_UART_Rx[16] => Reg_UART_Rx[16].IN1
Reg_UART_Rx[17] => Reg_UART_Rx[17].IN1
Reg_UART_Rx[18] => Reg_UART_Rx[18].IN1
Reg_UART_Rx[19] => Reg_UART_Rx[19].IN1
Reg_UART_Rx[20] => Reg_UART_Rx[20].IN1
Reg_UART_Rx[21] => Reg_UART_Rx[21].IN1
Reg_UART_Rx[22] => Reg_UART_Rx[22].IN1
Reg_UART_Rx[23] => Reg_UART_Rx[23].IN1
Reg_UART_Rx[24] => Reg_UART_Rx[24].IN1
Reg_UART_Rx[25] => Reg_UART_Rx[25].IN1
Reg_UART_Rx[26] => Reg_UART_Rx[26].IN1
Reg_UART_Rx[27] => Reg_UART_Rx[27].IN1
Reg_UART_Rx[28] => Reg_UART_Rx[28].IN1
Reg_UART_Rx[29] => Reg_UART_Rx[29].IN1
Reg_UART_Rx[30] => Reg_UART_Rx[30].IN1
Reg_UART_Rx[31] => Reg_UART_Rx[31].IN1
UART_Rx_Reg[0] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[1] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[2] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[3] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[4] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[5] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[6] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[7] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[8] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[9] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[10] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[11] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[12] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[13] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[14] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[15] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[16] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[17] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[18] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[19] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[20] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[21] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[22] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[23] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[24] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[25] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[26] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[27] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[28] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[29] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[30] <= Reg_Param:UART_RX_Register.Q
UART_Rx_Reg[31] <= Reg_Param:UART_RX_Register.Q


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
enable => Q[31]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Encoder:Tx_Encoder
UART_TX_Reg_In[0] => Tx_Data[0].DATAIN
UART_TX_Reg_In[1] => Tx_Data[1].DATAIN
UART_TX_Reg_In[2] => Tx_Data[2].DATAIN
UART_TX_Reg_In[3] => Tx_Data[3].DATAIN
UART_TX_Reg_In[4] => Tx_Data[4].DATAIN
UART_TX_Reg_In[5] => Tx_Data[5].DATAIN
UART_TX_Reg_In[6] => Tx_Data[6].DATAIN
UART_TX_Reg_In[7] => Tx_Data[7].DATAIN
UART_TX_Reg_In[8] => Parity_sel.DATAIN
UART_TX_Reg_In[9] => ~NO_FANOUT~
UART_TX_Reg_In[10] => ~NO_FANOUT~
UART_TX_Reg_In[11] => ~NO_FANOUT~
UART_TX_Reg_In[12] => ~NO_FANOUT~
UART_TX_Reg_In[13] => ~NO_FANOUT~
UART_TX_Reg_In[14] => ~NO_FANOUT~
UART_TX_Reg_In[15] => ~NO_FANOUT~
UART_TX_Reg_In[16] => ~NO_FANOUT~
UART_TX_Reg_In[17] => ~NO_FANOUT~
UART_TX_Reg_In[18] => ~NO_FANOUT~
UART_TX_Reg_In[19] => ~NO_FANOUT~
UART_TX_Reg_In[20] => ~NO_FANOUT~
UART_TX_Reg_In[21] => ~NO_FANOUT~
UART_TX_Reg_In[22] => ~NO_FANOUT~
UART_TX_Reg_In[23] => ~NO_FANOUT~
UART_TX_Reg_In[24] => ~NO_FANOUT~
UART_TX_Reg_In[25] => ~NO_FANOUT~
UART_TX_Reg_In[26] => ~NO_FANOUT~
UART_TX_Reg_In[27] => ~NO_FANOUT~
UART_TX_Reg_In[28] => ~NO_FANOUT~
UART_TX_Reg_In[29] => ~NO_FANOUT~
UART_TX_Reg_In[30] => ~NO_FANOUT~
UART_TX_Reg_In[31] => ~NO_FANOUT~
Tx_Sel_In => Tx_Sel_Out.DATAIN
Tx_Data[0] <= UART_TX_Reg_In[0].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[1] <= UART_TX_Reg_In[1].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[2] <= UART_TX_Reg_In[2].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[3] <= UART_TX_Reg_In[3].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[4] <= UART_TX_Reg_In[4].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[5] <= UART_TX_Reg_In[5].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[6] <= UART_TX_Reg_In[6].DB_MAX_OUTPUT_PORT_TYPE
Tx_Data[7] <= UART_TX_Reg_In[7].DB_MAX_OUTPUT_PORT_TYPE
Parity_sel <= UART_TX_Reg_In[8].DB_MAX_OUTPUT_PORT_TYPE
Tx_Sel_Out <= Tx_Sel_In.DB_MAX_OUTPUT_PORT_TYPE


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder
clk => clk.IN1
rst => rst.IN1
reg_enable => reg_enable.IN1
Reg_UART_Tx[0] => Reg_UART_Tx[0].IN1
Reg_UART_Tx[1] => Reg_UART_Tx[1].IN1
Reg_UART_Tx[2] => Reg_UART_Tx[2].IN1
Reg_UART_Tx[3] => Reg_UART_Tx[3].IN1
Reg_UART_Tx[4] => Reg_UART_Tx[4].IN1
Reg_UART_Tx[5] => Reg_UART_Tx[5].IN1
Reg_UART_Tx[6] => Reg_UART_Tx[6].IN1
Reg_UART_Tx[7] => Reg_UART_Tx[7].IN1
Reg_UART_Tx[8] => Reg_UART_Tx[8].IN1
Reg_UART_Tx[9] => Reg_UART_Tx[9].IN1
Reg_UART_Tx[10] => Reg_UART_Tx[10].IN1
Reg_UART_Tx[11] => Reg_UART_Tx[11].IN1
Reg_UART_Tx[12] => Reg_UART_Tx[12].IN1
Reg_UART_Tx[13] => Reg_UART_Tx[13].IN1
Reg_UART_Tx[14] => Reg_UART_Tx[14].IN1
Reg_UART_Tx[15] => Reg_UART_Tx[15].IN1
Reg_UART_Tx[16] => Reg_UART_Tx[16].IN1
Reg_UART_Tx[17] => Reg_UART_Tx[17].IN1
Reg_UART_Tx[18] => Reg_UART_Tx[18].IN1
Reg_UART_Tx[19] => Reg_UART_Tx[19].IN1
Reg_UART_Tx[20] => Reg_UART_Tx[20].IN1
Reg_UART_Tx[21] => Reg_UART_Tx[21].IN1
Reg_UART_Tx[22] => Reg_UART_Tx[22].IN1
Reg_UART_Tx[23] => Reg_UART_Tx[23].IN1
Reg_UART_Tx[24] => Reg_UART_Tx[24].IN1
Reg_UART_Tx[25] => Reg_UART_Tx[25].IN1
Reg_UART_Tx[26] => Reg_UART_Tx[26].IN1
Reg_UART_Tx[27] => Reg_UART_Tx[27].IN1
Reg_UART_Tx[28] => Reg_UART_Tx[28].IN1
Reg_UART_Tx[29] => Reg_UART_Tx[29].IN1
Reg_UART_Tx[30] => Reg_UART_Tx[30].IN1
Reg_UART_Tx[31] => Reg_UART_Tx[31].IN1
UART_Tx_Reg[0] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[1] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[2] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[3] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[4] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[5] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[6] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[7] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[8] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[9] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[10] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[11] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[12] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[13] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[14] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[15] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[16] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[17] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[18] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[19] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[20] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[21] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[22] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[23] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[24] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[25] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[26] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[27] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[28] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[29] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[30] <= Reg_Param:UART_RX_Register.Q
UART_Tx_Reg[31] <= Reg_Param:UART_RX_Register.Q


|RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder|Reg_Param:UART_RX_Register
rst => Q[0]~reg0.ACLR
rst => Q[1]~reg0.ACLR
rst => Q[2]~reg0.ACLR
rst => Q[3]~reg0.ACLR
rst => Q[4]~reg0.ACLR
rst => Q[5]~reg0.ACLR
rst => Q[6]~reg0.ACLR
rst => Q[7]~reg0.ACLR
rst => Q[8]~reg0.ACLR
rst => Q[9]~reg0.ACLR
rst => Q[10]~reg0.ACLR
rst => Q[11]~reg0.ACLR
rst => Q[12]~reg0.ACLR
rst => Q[13]~reg0.ACLR
rst => Q[14]~reg0.ACLR
rst => Q[15]~reg0.ACLR
rst => Q[16]~reg0.ACLR
rst => Q[17]~reg0.ACLR
rst => Q[18]~reg0.ACLR
rst => Q[19]~reg0.ACLR
rst => Q[20]~reg0.ACLR
rst => Q[21]~reg0.ACLR
rst => Q[22]~reg0.ACLR
rst => Q[23]~reg0.ACLR
rst => Q[24]~reg0.ACLR
rst => Q[25]~reg0.ACLR
rst => Q[26]~reg0.ACLR
rst => Q[27]~reg0.ACLR
rst => Q[28]~reg0.ACLR
rst => Q[29]~reg0.ACLR
rst => Q[30]~reg0.ACLR
rst => Q[31]~reg0.ACLR
D[0] => Q[0]~reg0.DATAIN
D[1] => Q[1]~reg0.DATAIN
D[2] => Q[2]~reg0.DATAIN
D[3] => Q[3]~reg0.DATAIN
D[4] => Q[4]~reg0.DATAIN
D[5] => Q[5]~reg0.DATAIN
D[6] => Q[6]~reg0.DATAIN
D[7] => Q[7]~reg0.DATAIN
D[8] => Q[8]~reg0.DATAIN
D[9] => Q[9]~reg0.DATAIN
D[10] => Q[10]~reg0.DATAIN
D[11] => Q[11]~reg0.DATAIN
D[12] => Q[12]~reg0.DATAIN
D[13] => Q[13]~reg0.DATAIN
D[14] => Q[14]~reg0.DATAIN
D[15] => Q[15]~reg0.DATAIN
D[16] => Q[16]~reg0.DATAIN
D[17] => Q[17]~reg0.DATAIN
D[18] => Q[18]~reg0.DATAIN
D[19] => Q[19]~reg0.DATAIN
D[20] => Q[20]~reg0.DATAIN
D[21] => Q[21]~reg0.DATAIN
D[22] => Q[22]~reg0.DATAIN
D[23] => Q[23]~reg0.DATAIN
D[24] => Q[24]~reg0.DATAIN
D[25] => Q[25]~reg0.DATAIN
D[26] => Q[26]~reg0.DATAIN
D[27] => Q[27]~reg0.DATAIN
D[28] => Q[28]~reg0.DATAIN
D[29] => Q[29]~reg0.DATAIN
D[30] => Q[30]~reg0.DATAIN
D[31] => Q[31]~reg0.DATAIN
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Q[3]~reg0.CLK
clk => Q[4]~reg0.CLK
clk => Q[5]~reg0.CLK
clk => Q[6]~reg0.CLK
clk => Q[7]~reg0.CLK
clk => Q[8]~reg0.CLK
clk => Q[9]~reg0.CLK
clk => Q[10]~reg0.CLK
clk => Q[11]~reg0.CLK
clk => Q[12]~reg0.CLK
clk => Q[13]~reg0.CLK
clk => Q[14]~reg0.CLK
clk => Q[15]~reg0.CLK
clk => Q[16]~reg0.CLK
clk => Q[17]~reg0.CLK
clk => Q[18]~reg0.CLK
clk => Q[19]~reg0.CLK
clk => Q[20]~reg0.CLK
clk => Q[21]~reg0.CLK
clk => Q[22]~reg0.CLK
clk => Q[23]~reg0.CLK
clk => Q[24]~reg0.CLK
clk => Q[25]~reg0.CLK
clk => Q[26]~reg0.CLK
clk => Q[27]~reg0.CLK
clk => Q[28]~reg0.CLK
clk => Q[29]~reg0.CLK
clk => Q[30]~reg0.CLK
clk => Q[31]~reg0.CLK
enable => Q[31]~reg0.ENA
enable => Q[30]~reg0.ENA
enable => Q[29]~reg0.ENA
enable => Q[28]~reg0.ENA
enable => Q[27]~reg0.ENA
enable => Q[26]~reg0.ENA
enable => Q[25]~reg0.ENA
enable => Q[24]~reg0.ENA
enable => Q[23]~reg0.ENA
enable => Q[22]~reg0.ENA
enable => Q[21]~reg0.ENA
enable => Q[20]~reg0.ENA
enable => Q[19]~reg0.ENA
enable => Q[18]~reg0.ENA
enable => Q[17]~reg0.ENA
enable => Q[16]~reg0.ENA
enable => Q[15]~reg0.ENA
enable => Q[14]~reg0.ENA
enable => Q[13]~reg0.ENA
enable => Q[12]~reg0.ENA
enable => Q[11]~reg0.ENA
enable => Q[10]~reg0.ENA
enable => Q[9]~reg0.ENA
enable => Q[8]~reg0.ENA
enable => Q[7]~reg0.ENA
enable => Q[6]~reg0.ENA
enable => Q[5]~reg0.ENA
enable => Q[4]~reg0.ENA
enable => Q[3]~reg0.ENA
enable => Q[2]~reg0.ENA
enable => Q[1]~reg0.ENA
enable => Q[0]~reg0.ENA
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[16] <= Q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[17] <= Q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[18] <= Q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[19] <= Q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[20] <= Q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[21] <= Q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[22] <= Q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[23] <= Q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[24] <= Q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[25] <= Q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[26] <= Q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[27] <= Q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[28] <= Q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[29] <= Q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[30] <= Q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[31] <= Q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


