<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p346" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_346{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_346{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_346{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_346{left:77px;bottom:998px;letter-spacing:-0.18px;}
#t5_346{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_346{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_346{left:440px;bottom:998px;letter-spacing:-0.13px;}
#t8_346{left:534px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9_346{left:77px;bottom:973px;letter-spacing:-0.16px;}
#ta_346{left:134px;bottom:973px;letter-spacing:-0.18px;}
#tb_346{left:189px;bottom:973px;letter-spacing:-0.14px;}
#tc_346{left:440px;bottom:973px;letter-spacing:-0.13px;}
#td_346{left:534px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_346{left:77px;bottom:949px;letter-spacing:-0.16px;}
#tf_346{left:134px;bottom:949px;letter-spacing:-0.18px;}
#tg_346{left:189px;bottom:949px;letter-spacing:-0.15px;}
#th_346{left:440px;bottom:949px;letter-spacing:-0.13px;}
#ti_346{left:534px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_346{left:77px;bottom:924px;letter-spacing:-0.16px;}
#tk_346{left:134px;bottom:924px;letter-spacing:-0.18px;}
#tl_346{left:189px;bottom:924px;letter-spacing:-0.15px;}
#tm_346{left:440px;bottom:924px;letter-spacing:-0.14px;}
#tn_346{left:534px;bottom:924px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_346{left:77px;bottom:900px;letter-spacing:-0.16px;}
#tp_346{left:134px;bottom:900px;letter-spacing:-0.18px;}
#tq_346{left:189px;bottom:900px;letter-spacing:-0.15px;}
#tr_346{left:440px;bottom:900px;letter-spacing:-0.14px;}
#ts_346{left:534px;bottom:900px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tt_346{left:77px;bottom:875px;letter-spacing:-0.16px;}
#tu_346{left:134px;bottom:875px;letter-spacing:-0.18px;}
#tv_346{left:189px;bottom:875px;letter-spacing:-0.15px;}
#tw_346{left:440px;bottom:875px;letter-spacing:-0.14px;}
#tx_346{left:534px;bottom:875px;letter-spacing:-0.12px;}
#ty_346{left:77px;bottom:851px;letter-spacing:-0.17px;}
#tz_346{left:134px;bottom:851px;letter-spacing:-0.18px;}
#t10_346{left:188px;bottom:851px;letter-spacing:-0.15px;}
#t11_346{left:440px;bottom:851px;letter-spacing:-0.13px;}
#t12_346{left:534px;bottom:851px;letter-spacing:-0.11px;}
#t13_346{left:77px;bottom:826px;letter-spacing:-0.16px;}
#t14_346{left:134px;bottom:826px;letter-spacing:-0.18px;}
#t15_346{left:189px;bottom:826px;letter-spacing:-0.14px;}
#t16_346{left:440px;bottom:826px;letter-spacing:-0.13px;}
#t17_346{left:534px;bottom:826px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_346{left:77px;bottom:802px;letter-spacing:-0.16px;}
#t19_346{left:134px;bottom:802px;letter-spacing:-0.18px;}
#t1a_346{left:189px;bottom:802px;letter-spacing:-0.15px;}
#t1b_346{left:440px;bottom:802px;letter-spacing:-0.13px;}
#t1c_346{left:534px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_346{left:77px;bottom:778px;letter-spacing:-0.16px;}
#t1e_346{left:134px;bottom:778px;letter-spacing:-0.18px;}
#t1f_346{left:188px;bottom:778px;letter-spacing:-0.15px;}
#t1g_346{left:440px;bottom:778px;letter-spacing:-0.14px;}
#t1h_346{left:534px;bottom:778px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_346{left:77px;bottom:753px;letter-spacing:-0.16px;}
#t1j_346{left:134px;bottom:753px;letter-spacing:-0.18px;}
#t1k_346{left:189px;bottom:753px;letter-spacing:-0.15px;}
#t1l_346{left:440px;bottom:753px;letter-spacing:-0.14px;}
#t1m_346{left:534px;bottom:753px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_346{left:77px;bottom:729px;letter-spacing:-0.16px;}
#t1o_346{left:134px;bottom:729px;letter-spacing:-0.18px;}
#t1p_346{left:188px;bottom:729px;letter-spacing:-0.15px;}
#t1q_346{left:440px;bottom:729px;letter-spacing:-0.14px;}
#t1r_346{left:534px;bottom:729px;letter-spacing:-0.12px;}
#t1s_346{left:77px;bottom:704px;letter-spacing:-0.15px;}
#t1t_346{left:134px;bottom:704px;letter-spacing:-0.17px;}
#t1u_346{left:189px;bottom:704px;letter-spacing:-0.15px;}
#t1v_346{left:440px;bottom:704px;letter-spacing:-0.13px;}
#t1w_346{left:534px;bottom:704px;letter-spacing:-0.12px;}
#t1x_346{left:77px;bottom:680px;letter-spacing:-0.16px;}
#t1y_346{left:134px;bottom:680px;letter-spacing:-0.18px;}
#t1z_346{left:189px;bottom:680px;letter-spacing:-0.14px;}
#t20_346{left:440px;bottom:680px;letter-spacing:-0.13px;}
#t21_346{left:534px;bottom:680px;letter-spacing:-0.12px;}
#t22_346{left:189px;bottom:655px;letter-spacing:-0.13px;}
#t23_346{left:534px;bottom:655px;letter-spacing:-0.14px;}
#t24_346{left:189px;bottom:631px;letter-spacing:-0.13px;}
#t25_346{left:534px;bottom:631px;letter-spacing:-0.12px;}
#t26_346{left:189px;bottom:606px;letter-spacing:-0.12px;}
#t27_346{left:534px;bottom:606px;letter-spacing:-0.14px;}
#t28_346{left:189px;bottom:582px;letter-spacing:-0.13px;}
#t29_346{left:534px;bottom:582px;letter-spacing:-0.11px;}
#t2a_346{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t2b_346{left:534px;bottom:558px;letter-spacing:-0.14px;}
#t2c_346{left:77px;bottom:533px;letter-spacing:-0.16px;}
#t2d_346{left:134px;bottom:533px;letter-spacing:-0.18px;}
#t2e_346{left:189px;bottom:533px;letter-spacing:-0.14px;}
#t2f_346{left:440px;bottom:533px;letter-spacing:-0.13px;}
#t2g_346{left:534px;bottom:533px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2h_346{left:189px;bottom:509px;letter-spacing:-0.14px;}
#t2i_346{left:534px;bottom:509px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2j_346{left:189px;bottom:484px;letter-spacing:-0.14px;}
#t2k_346{left:534px;bottom:484px;letter-spacing:-0.14px;}
#t2l_346{left:78px;bottom:460px;letter-spacing:-0.15px;}
#t2m_346{left:134px;bottom:460px;letter-spacing:-0.18px;}
#t2n_346{left:188px;bottom:460px;letter-spacing:-0.15px;}
#t2o_346{left:440px;bottom:460px;letter-spacing:-0.13px;}
#t2p_346{left:534px;bottom:460px;letter-spacing:-0.12px;}
#t2q_346{left:189px;bottom:435px;}
#t2r_346{left:534px;bottom:435px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2s_346{left:189px;bottom:411px;}
#t2t_346{left:534px;bottom:411px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2u_346{left:189px;bottom:386px;}
#t2v_346{left:534px;bottom:386px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2w_346{left:189px;bottom:362px;}
#t2x_346{left:534px;bottom:362px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2y_346{left:189px;bottom:338px;}
#t2z_346{left:534px;bottom:338px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t30_346{left:189px;bottom:313px;letter-spacing:-0.13px;}
#t31_346{left:534px;bottom:313px;letter-spacing:-0.14px;}
#t32_346{left:189px;bottom:289px;letter-spacing:-0.15px;}
#t33_346{left:534px;bottom:289px;letter-spacing:-0.11px;}
#t34_346{left:189px;bottom:264px;letter-spacing:-0.15px;}
#t35_346{left:534px;bottom:264px;letter-spacing:-0.12px;}
#t36_346{left:189px;bottom:240px;letter-spacing:-0.14px;}
#t37_346{left:534px;bottom:240px;letter-spacing:-0.12px;}
#t38_346{left:189px;bottom:215px;letter-spacing:-0.14px;}
#t39_346{left:534px;bottom:215px;letter-spacing:-0.14px;}
#t3a_346{left:78px;bottom:191px;letter-spacing:-0.15px;}
#t3b_346{left:134px;bottom:191px;letter-spacing:-0.18px;}
#t3c_346{left:189px;bottom:191px;letter-spacing:-0.15px;}
#t3d_346{left:440px;bottom:191px;letter-spacing:-0.12px;}
#t3e_346{left:534px;bottom:191px;letter-spacing:-0.13px;}
#t3f_346{left:189px;bottom:166px;}
#t3g_346{left:534px;bottom:166px;letter-spacing:-0.12px;}
#t3h_346{left:189px;bottom:142px;}
#t3i_346{left:534px;bottom:142px;letter-spacing:-0.12px;}
#t3j_346{left:189px;bottom:118px;}
#t3k_346{left:534px;bottom:118px;letter-spacing:-0.14px;}
#t3l_346{left:134px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t3m_346{left:219px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t3n_346{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3o_346{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3p_346{left:228px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t3q_346{left:462px;bottom:1046px;letter-spacing:-0.14px;}
#t3r_346{left:644px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t3s_346{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3t_346{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_346{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_346{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_346{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_346{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_346{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts346" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg346Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg346" style="-webkit-user-select: none;"><object width="935" height="1210" data="346/346.svg" type="image/svg+xml" id="pdf346" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_346" class="t s1_346">2-330 </span><span id="t2_346" class="t s1_346">Vol. 4 </span>
<span id="t3_346" class="t s2_346">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_346" class="t s3_346">204BH </span><span id="t5_346" class="t s3_346">8267 </span><span id="t6_346" class="t s3_346">MSR_UNC_CBO_9_PERFCTR1 </span><span id="t7_346" class="t s3_346">Package </span><span id="t8_346" class="t s3_346">Uncore C-Box 9, Performance Counter 1 </span>
<span id="t9_346" class="t s3_346">2FD0H </span><span id="ta_346" class="t s3_346">12240 </span><span id="tb_346" class="t s3_346">MSR_UNC_ARB_0_PERFEVTSEL0 </span><span id="tc_346" class="t s3_346">Package </span><span id="td_346" class="t s3_346">Uncore Arb Unit 0, Counter 0 Event Select MSR </span>
<span id="te_346" class="t s3_346">2FD1H </span><span id="tf_346" class="t s3_346">12241 </span><span id="tg_346" class="t s3_346">MSR_UNC_ARB_0_PERFEVTSEL1 </span><span id="th_346" class="t s3_346">Package </span><span id="ti_346" class="t s3_346">Uncore Arb Unit 0, Counter 1 Event Select MSR </span>
<span id="tj_346" class="t s3_346">2FD2H </span><span id="tk_346" class="t s3_346">12242 </span><span id="tl_346" class="t s3_346">MSR_UNC_ARB_0_PERFCTR0 </span><span id="tm_346" class="t s3_346">Package </span><span id="tn_346" class="t s3_346">Uncore Arb Unit 0, Performance Counter 0 </span>
<span id="to_346" class="t s3_346">2FD3H </span><span id="tp_346" class="t s3_346">12243 </span><span id="tq_346" class="t s3_346">MSR_UNC_ARB_0_PERFCTR1 </span><span id="tr_346" class="t s3_346">Package </span><span id="ts_346" class="t s3_346">Uncore Arb Unit 0, Performance Counter 1 </span>
<span id="tt_346" class="t s3_346">2FD4H </span><span id="tu_346" class="t s3_346">12244 </span><span id="tv_346" class="t s3_346">MSR_UNC_ARB_0_PERF_STATUS </span><span id="tw_346" class="t s3_346">Package </span><span id="tx_346" class="t s3_346">Uncore Arb Unit 0, Performance Status </span>
<span id="ty_346" class="t s3_346">2FD5H </span><span id="tz_346" class="t s3_346">12245 </span><span id="t10_346" class="t s3_346">MSR_UNC_ARB_0_PERF_CTRL </span><span id="t11_346" class="t s3_346">Package </span><span id="t12_346" class="t s3_346">Uncore Arb Unit 0, Performance Control </span>
<span id="t13_346" class="t s3_346">2FD8H </span><span id="t14_346" class="t s3_346">12248 </span><span id="t15_346" class="t s3_346">MSR_UNC_ARB_1_PERFEVTSEL0 </span><span id="t16_346" class="t s3_346">Package </span><span id="t17_346" class="t s3_346">Uncore Arb Unit 1, Counter 0 Event Select MSR </span>
<span id="t18_346" class="t s3_346">2FD9H </span><span id="t19_346" class="t s3_346">12249 </span><span id="t1a_346" class="t s3_346">MSR_UNC_ARB_1_PERFEVTSEL1 </span><span id="t1b_346" class="t s3_346">Package </span><span id="t1c_346" class="t s3_346">Uncore Arb Unit 1, Counter 1 Event Select MSR </span>
<span id="t1d_346" class="t s3_346">2FDAH </span><span id="t1e_346" class="t s3_346">12250 </span><span id="t1f_346" class="t s3_346">MSR_UNC_ARB_1_PERFCTR0 </span><span id="t1g_346" class="t s3_346">Package </span><span id="t1h_346" class="t s3_346">Uncore Arb Unit 1, Performance Counter 0 </span>
<span id="t1i_346" class="t s3_346">2FDBH </span><span id="t1j_346" class="t s3_346">12251 </span><span id="t1k_346" class="t s3_346">MSR_UNC_ARB_1_PERFCTR1 </span><span id="t1l_346" class="t s3_346">Package </span><span id="t1m_346" class="t s3_346">Uncore Arb Unit 1, Performance Counter 1 </span>
<span id="t1n_346" class="t s3_346">2FDCH </span><span id="t1o_346" class="t s3_346">12252 </span><span id="t1p_346" class="t s3_346">MSR_UNC_ARB_1_PERF_STATUS </span><span id="t1q_346" class="t s3_346">Package </span><span id="t1r_346" class="t s3_346">Uncore Arb Unit 1, Performance Status </span>
<span id="t1s_346" class="t s3_346">2FDDH </span><span id="t1t_346" class="t s3_346">12253 </span><span id="t1u_346" class="t s3_346">MSR_UNC_ARB_1_PERF_CTRL </span><span id="t1v_346" class="t s3_346">Package </span><span id="t1w_346" class="t s3_346">Uncore Arb Unit 1, Performance Control </span>
<span id="t1x_346" class="t s3_346">2FDEH </span><span id="t1y_346" class="t s3_346">12254 </span><span id="t1z_346" class="t s3_346">MSR_UNC_PERF_FIXED_CTRL </span><span id="t20_346" class="t s3_346">Package </span><span id="t21_346" class="t s3_346">Uncore Fixed Counter Control (R/W) </span>
<span id="t22_346" class="t s3_346">19:0 </span><span id="t23_346" class="t s3_346">Reserved </span>
<span id="t24_346" class="t s3_346">20 </span><span id="t25_346" class="t s3_346">Enable overflow propagation. </span>
<span id="t26_346" class="t s3_346">21 </span><span id="t27_346" class="t s3_346">Reserved </span>
<span id="t28_346" class="t s3_346">22 </span><span id="t29_346" class="t s3_346">Enable counting. </span>
<span id="t2a_346" class="t s3_346">63:23 </span><span id="t2b_346" class="t s3_346">Reserved </span>
<span id="t2c_346" class="t s3_346">2FDFH </span><span id="t2d_346" class="t s3_346">12255 </span><span id="t2e_346" class="t s3_346">MSR_UNC_PERF_FIXED_CTR </span><span id="t2f_346" class="t s3_346">Package </span><span id="t2g_346" class="t s3_346">Uncore Fixed Counter </span>
<span id="t2h_346" class="t s3_346">43:0 </span><span id="t2i_346" class="t s3_346">Current count. </span>
<span id="t2j_346" class="t s3_346">63:44 </span><span id="t2k_346" class="t s3_346">Reserved </span>
<span id="t2l_346" class="t s3_346">2FF0H </span><span id="t2m_346" class="t s3_346">12272 </span><span id="t2n_346" class="t s3_346">MSR_UNC_PERF_GLOBAL_CTRL </span><span id="t2o_346" class="t s3_346">Package </span><span id="t2p_346" class="t s3_346">Uncore PMU Global Control </span>
<span id="t2q_346" class="t s3_346">0 </span><span id="t2r_346" class="t s3_346">Slice 0 select. </span>
<span id="t2s_346" class="t s3_346">1 </span><span id="t2t_346" class="t s3_346">Slice 1 select. </span>
<span id="t2u_346" class="t s3_346">2 </span><span id="t2v_346" class="t s3_346">Slice 2 select. </span>
<span id="t2w_346" class="t s3_346">3 </span><span id="t2x_346" class="t s3_346">Slice 3 select. </span>
<span id="t2y_346" class="t s3_346">4 </span><span id="t2z_346" class="t s3_346">Slice 4 select. </span>
<span id="t30_346" class="t s3_346">18:5 </span><span id="t31_346" class="t s3_346">Reserved </span>
<span id="t32_346" class="t s3_346">29 </span><span id="t33_346" class="t s3_346">Enable all uncore counters. </span>
<span id="t34_346" class="t s3_346">30 </span><span id="t35_346" class="t s3_346">Enable wake on PMI. </span>
<span id="t36_346" class="t s3_346">31 </span><span id="t37_346" class="t s3_346">Enable Freezing counter when overflow. </span>
<span id="t38_346" class="t s3_346">63:32 </span><span id="t39_346" class="t s3_346">Reserved </span>
<span id="t3a_346" class="t s3_346">2FF2H </span><span id="t3b_346" class="t s3_346">12274 </span><span id="t3c_346" class="t s3_346">MSR_UNC_PERF_GLOBAL_STATUS </span><span id="t3d_346" class="t s3_346">Package </span><span id="t3e_346" class="t s3_346">Uncore PMU Main Status </span>
<span id="t3f_346" class="t s3_346">0 </span><span id="t3g_346" class="t s3_346">Fixed counter overflowed. </span>
<span id="t3h_346" class="t s3_346">1 </span><span id="t3i_346" class="t s3_346">An ARB counter overflowed. </span>
<span id="t3j_346" class="t s3_346">2 </span><span id="t3k_346" class="t s3_346">Reserved </span>
<span id="t3l_346" class="t s4_346">Table 2-49. </span><span id="t3m_346" class="t s4_346">Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors </span>
<span id="t3n_346" class="t s5_346">Register </span>
<span id="t3o_346" class="t s5_346">Address </span><span id="t3p_346" class="t s5_346">Register Name / Bit Fields </span><span id="t3q_346" class="t s5_346">Scope </span><span id="t3r_346" class="t s5_346">Bit Description </span>
<span id="t3s_346" class="t s5_346">Hex </span><span id="t3t_346" class="t s5_346">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
