{
    "BENCHMARKS": {
        "adder": {
            "status": "inactive",
            "top": "mesi_isc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/adder/rtl/adder.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "arbiter": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/arbiter/rtl/arbiter.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bar": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/bar/rtl/bar.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "i2c": {
            "status": "inactive",
            "top": "i2c",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/i2c/rtl/i2c.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "log2": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/log2/rtl/log2.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "max": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/max/rtl/max.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mem_ctl": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/mem_ctl/rtl/mem_ctl.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "multiplier": {
            "status": "inactive",
            "top": "top",
            "top_rtl_file":  "RTL_Benchmark/Verilog/EPFL/multiplier/rtl/multiplier.v",
            "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}