<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_dma_engine_header_word0_t Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_dma_engine_header_word0_t Union Reference</h1><!-- doxytag: class="cvmx_dma_engine_header_word0_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-dma-engine_8h_source.html">cvmx-dma-engine.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a3ead58ef61f2fbc36f8b5d222e7c1cf6">u64</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a784aa60a805675d37e71047231653238">reserved_60_63</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a6334d69e6a5043a998c837025dc9624a"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9dcbe0dfc332277f53cb181fe17f23c1">fport</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">First port.  <a href="#aa8391f15a6341ccfb6f83f3fda80b882"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a56ea25d26e114bd2b91bd646732f6a27">lport</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last port.  <a href="#a57fb771ece65b610432cf7e38a67c544"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a>&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241">type</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into PCI / PCIe memory space), INBOUND (read from PCI / PCIe memory space, write into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space).  <a href="#ae9df000d64d6cc2d1d380095c226ef72"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9c5d68f60f3228099e9899ef5d4e4c3f">wqp</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Work-queue pointer.  <a href="#ae0b27763cb4ba5f18236092ba622ad68"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a44be471345ff405bd68555c48c1a632c">c</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">C � Counter.  <a href="#a0efd8d11273c5c741523bec2572a7386"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a194b118194fced568c6d447ec8ebe90d">ca</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CA � Counter add.  <a href="#aef47bd0f37cefacd2ab96f01b1867b84"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#af189875e1cfbfda7d90d6757dea4a18c">fi</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FI � Force interrupt.  <a href="#a235122634c7fa10d1bf39f616351f1d0"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a5d8c15d0d0ce01633917b34b40194977">ii</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">II� Ignore the I bit (i.e.  <a href="#ad5aef44b17da7f2cb5eff4feee433824"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a2cdf983db47429c92e9a062a6e418070">fl</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FL � Free local buffer.  <a href="#a2995e463a429304f29c74f3d93e408c1"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a80f422916c7edbd76546012097c9d94a">nlst</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NLST � Number Last pointers.  <a href="#a6e9a4d3f0d54a07adacdd85df3c68cf8"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#aac66edff6a3168fe8bd2bbb93a6d35f0">nfst</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NFST � Number First pointers.  <a href="#a27e76570f0fe3e12a1e5d8d7780ca009"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a3b067809e89b5247955b97527bb649d6">addr</a>:40</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PTR � Pointer, either a work-queue-entry pointer (when WQP = 1) or a local memory pointer (WQP = 0).  <a href="#a51d5ccb0ea89a829a90d498243bae308"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cn38xx</a></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a87051448273cf78a565adb895fe17032">reserved_62_63</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#ac505a8c4d3594fdc40a02e0f351736df"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a56ea25d26e114bd2b91bd646732f6a27">lport</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last port.  <a href="#ac519eaa37985dc2421934c9959837b31"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a627d03691e78498a85e516405ce80767">reserved_58_59</a>:2</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9dcbe0dfc332277f53cb181fe17f23c1">fport</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">First port.  <a href="#aac3ff5cd899606a21b7c4ab8d8c8db3d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#af9b01039129bed938fa439b6f85f14ea">reserved_54_55</a>:2</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;<a class="el" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a>&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241">type</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type � A given DMA transfer is either OUTBOUND (read from L2/DRAM, write into MAC memory space), INBOUND (read from MAC memory space, write into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space).  <a href="#a112a2313d25bd22e1f35ddf3c1340657"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a465a784a0901fd59d2d4454b670c0970">csel</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CSEL � Counter.  <a href="#a8014a2a021b8310b62f903896e44576f"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a194b118194fced568c6d447ec8ebe90d">ca</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CA � Counter add.  <a href="#a79c612ac853291a39e1ecf12f35d6e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#af189875e1cfbfda7d90d6757dea4a18c">fi</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FI � Force interrupt.  <a href="#aa2a950e6d62120b573d6e8a47379a29d"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a5d8c15d0d0ce01633917b34b40194977">ii</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">II� Ignore the I bit (i.e.  <a href="#a0da77e56aebaf4a1716e4130721c6fc9"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a2cdf983db47429c92e9a062a6e418070">fl</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FL � Free local buffer.  <a href="#ae7414cd3ed2b9d42cc9a0fea5d579ed9"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ae92e6d6043d076a6dae32baf2cb74447">reserved_46</a>:1</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a7cac82cc2dbeb3391807956a6c0a1aa9">pt</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PT � Pointer Type.  <a href="#ae464701d503441bfdf898fdd384647ef"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a8e6baa4b27df9e3fd125a41837144a33">dealloce</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DEALLOCE � Deallocation value enable.  <a href="#acbfa385d892e34f4fe53c9788b39e4e3"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a643f58a1342439a968a5596197ace7c4">reserved_48</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Must be zero.  <a href="#a8964905bae35393b036fc74b1150736b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a80f422916c7edbd76546012097c9d94a">nlst</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NLST � Number Last pointers.  <a href="#a2702699c99f3676fcd7adf4712373db7"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#afc6f107c2dd9fe10d919166ea326d60c">reserved_36_37</a>:2</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#aac66edff6a3168fe8bd2bbb93a6d35f0">nfst</a>:4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NFST � Number First pointers.  <a href="#a1c12934ed8cca0cc9a72204c6ea7a21e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a1ee0797fd754f464a5fb968ee8e8e520">pvfe</a>:1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Function Enable.  <a href="#a6409e285b08a544f5733147b810ec938"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9a2505a542557a1f5f5e412cd0a65f30">reserved_28_30</a>:3</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ae6376d31de252159e7181d96b2aaf4a6">grp</a>:10</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">GRP � Group.  <a href="#a2e12878725be2bf2ce55d571ff75ac0b"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ac7277a3fa7c65c5968848bc4bc4e0215">tt</a>:2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TT � SSO Tag Type.  <a href="#a599ac037e40eac81f7eceab43873e43e"></a><br/></td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a5401cbb650ab61b33b60f050e9619588">reserved_12_15</a>:4</td></tr>
<tr><td class="memItemLeft" >&nbsp;&nbsp;&nbsp;uint64_t&nbsp;&nbsp;&nbsp;<a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ab33599b61862547c826685e4b51c1ce4">aura</a>:12</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">AURA � Aura to free to, including FPA node number.  <a href="#a33ff1fe72b7d9845de5f147aa443ba33"></a><br/></td></tr>
<tr><td class="memItemLeft" valign="top">}&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ad2468b0a78979038b8a2d238465bb925">cn78xx</a></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a3b067809e89b5247955b97527bb649d6"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::addr" ref="a3b067809e89b5247955b97527bb649d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a3b067809e89b5247955b97527bb649d6">cvmx_dma_engine_header_word0_t::addr</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PTR � Pointer, either a work-queue-entry pointer (when WQP = 1) or a local memory pointer (WQP = 0). </p>
<p>When WQP = 1 and PTR 0x0, the hardware inserts the work-queue entry indicated by PTR into a POW input queue after the PCI DMA operation is complete. (Section 5.4 describes the work queue entry requirements in this case.) When WQP = 1, PTR&lt;2:0&gt; must be 0x0. When WQP = 0 and PTR 0x0, the hardware writes the single byte in local memory indicated by PTR to 0x0 after the PCI DMA operation is complete. NPEI_DMA_CONTROL[B0_LEND] selects the endian-ness of PTR in this case. When PTR = 0x0, the hardware performs no operation after the PCI DMA operation is complete. </p>

</div>
</div>
<a class="anchor" id="ab33599b61862547c826685e4b51c1ce4"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::aura" ref="ab33599b61862547c826685e4b51c1ce4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ab33599b61862547c826685e4b51c1ce4">cvmx_dma_engine_header_word0_t::aura</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>AURA � Aura to free to, including FPA node number. </p>

</div>
</div>
<a class="anchor" id="a44be471345ff405bd68555c48c1a632c"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::c" ref="a44be471345ff405bd68555c48c1a632c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a44be471345ff405bd68555c48c1a632c">cvmx_dma_engine_header_word0_t::c</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>C � Counter. </p>
<p>1 = use counter 1, 0 = use counter 0. The C bit selects between the two counters (NPEI_DMA_CNTS[DMA0,DMA1]) that can optionally be updated after an OUTBOUND or EXTERNAL-ONLY transfer, and also selects between the two forced-interrupt bits (NPEI_INT_SUMn[DMA0_FI, DMA1_FI]) that can optionally be set after an OUTBOUND or EXTERNAL-ONLY transfer. C must be zero for INBOUND or INTERNAL-ONLY transfers. </p>

</div>
</div>
<a class="anchor" id="a194b118194fced568c6d447ec8ebe90d"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::ca" ref="a194b118194fced568c6d447ec8ebe90d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a194b118194fced568c6d447ec8ebe90d">cvmx_dma_engine_header_word0_t::ca</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CA � Counter add. </p>
<p>When CA = 1, the hardware updates the selected counter after it completes the PCI DMA OUTBOUND or EXTERNAL-ONLY Instruction.</p>
<ul>
<li>If C = 0, PCIE_DMA_CNT0 is updated</li>
<li>If C = 1, PCIE_DMA_CNT1 is updated. Note that this update may indirectly cause NPEI_INT_SUM[DCNT0,DCNT1,DTIME0,DTIME1] to become set (depending on the NPEI_DMA*_INT_LEVEL settings), so may cause interrupts to occur on a remote PCI host.</li>
<li>If NPEI_DMA_CONTROL[O_ADD1] = 1, the counter is updated by 1.</li>
<li>If NPEI_DMA_CONTROL[O_ADD1] = 0, the counter is updated by the total bytes in the transfer. When CA = 0, the hardware does not update any counters. For an INBOUND or INTERNAL-ONLY PCI DMA transfer, CA must never be set, and the hardware never adds to the counters.</li>
</ul>
<p>When CA = 1, DPI updated the selected counter after it completed the DMA OUTBOUND or EXTERNAL-ONLY Instruction.</p>
<ul>
<li>If C = 0, DPI updated SLI_DMA0_CNT[CNT]</li>
<li>If C = 1, DPI updated SLI_DMA1_CNT[CNT] Note that this update may indirectly cause SLI_INT_SUM[DCNT,DTIME] to become set (depending on the SLI_DMA(0..1)_INT_LEVEL settings), so may cause interrupts to occur on a remote MAC host.</li>
<li>If DPI_DMA_CONTROL[O_ADD1] = 1, the counter is updated by 1.</li>
<li>If DPI_DMA_CONTROL[O_ADD1] = 0, the counter is updated by the total bytes in the transfer. When CA = 0, DPI does not update any counters. For an INBOUND or INTERNAL-ONLY DMA transfer, CA must never be set, and DPI never adds to the counters. </li>
</ul>

</div>
</div>
<a class="anchor" id="adb49d3a5ff26072b84187cb041965adb"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::cn38xx" ref="adb49d3a5ff26072b84187cb041965adb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#adb49d3a5ff26072b84187cb041965adb">cvmx_dma_engine_header_word0_t::cn38xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2468b0a78979038b8a2d238465bb925"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::cn78xx" ref="ad2468b0a78979038b8a2d238465bb925" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ad2468b0a78979038b8a2d238465bb925">cvmx_dma_engine_header_word0_t::cn78xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a465a784a0901fd59d2d4454b670c0970"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::csel" ref="a465a784a0901fd59d2d4454b670c0970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a465a784a0901fd59d2d4454b670c0970">cvmx_dma_engine_header_word0_t::csel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>CSEL � Counter. </p>
<p>1 = use counter 1, 0 = use counter 0. The CSEL bit selects between the two counters (SLI_DMA(0..1)_CNT[CNT]) that DPI can optionally be updated after an OUTBOUND or EXTERNAL-ONLY transfer, and also selects between the two forced-interrupt bits (SLI_DMA(0..1)_CNT[CNT] that can optionally be set after an OUTBOUND or EXTERNAL-ONLY transfer. C must be zero for INBOUND or INTERNAL-ONLY transfers. </p>

</div>
</div>
<a class="anchor" id="a8e6baa4b27df9e3fd125a41837144a33"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::dealloce" ref="a8e6baa4b27df9e3fd125a41837144a33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a8e6baa4b27df9e3fd125a41837144a33">cvmx_dma_engine_header_word0_t::dealloce</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DEALLOCE � Deallocation value enable. </p>
<p>When set, use the DEALLOCV to decrement the aura count on the instructions final pointer return. </p>

</div>
</div>
<a class="anchor" id="af189875e1cfbfda7d90d6757dea4a18c"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::fi" ref="af189875e1cfbfda7d90d6757dea4a18c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#af189875e1cfbfda7d90d6757dea4a18c">cvmx_dma_engine_header_word0_t::fi</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>FI � Force interrupt. </p>
<p>When FI is set for an OUTBOUND or EXTERNAL-ONLY transfer, the hardware sets a forced interrupt bit after it completes the PCI DMA Instruction. If C = 0, NPEI_INT_SUMn[DMA0_FI] is set, else NPEI_INT_SUMn[DMA1_FI] is set. For an INBOUND or INTERNAL-ONLY PCI DMA operation, FI must never be set, and the hardware never generates interrupts.</p>
<p>When FI is set for an OUTBOUND or EXTERNAL-ONLY transfer, the hardware sets a forced interrupt bit after it completes the PCI DMA Instruction. If C = 0, SLI_INT_SUM[DMAFI] is set, else SLI_INT_SUMn[DMA1FI] is set. For an INBOUND or INTERNAL-ONLY DMA operation, FI must never be set, and DPI never generates interrupts. </p>

</div>
</div>
<a class="anchor" id="a2cdf983db47429c92e9a062a6e418070"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::fl" ref="a2cdf983db47429c92e9a062a6e418070" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a2cdf983db47429c92e9a062a6e418070">cvmx_dma_engine_header_word0_t::fl</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>FL � Free local buffer. </p>
<p>When FL = 1, for an OUTBOUND operation, it indicates that the local buffers in the FIRST BUFFERS area should be freed. If II = 1, the FL bit alone indicates whether the local buffer should be freed:</p>
<ul>
<li>when FL = 1, the hardware frees the local buffer when II=1.</li>
<li>when FL = 0, the hardware does not free the local buffer when II=1. If II = 0, the I bit in the local pointer (refer to Section 9.5.2) determines whether the local buffer is freed:</li>
<li>when (FL I) is true, the hardware frees the local buffer when II=0. For an INBOUND, INTERNAL-ONLY, or EXTERNAL-ONLY PCI DMA transfer, FL must never be set, and local buffers are never freed.</li>
</ul>
<p>When FL = 1, for an OUTBOUND operation, it indicates that the local buffers in the FIRST BUFFERS area should be freed. If II = 1, the FL bit alone indicates whether the local buffer should be freed:</p>
<ul>
<li>when FL = 1, DPI frees the local buffer when II=1.</li>
<li>when FL = 0, DPI does not free the local buffer when II=1. If II = 0, the I bit in the local pointer (refer to Section 9.5.2) determines whether the local buffer is freed:</li>
<li>when (FL I) is true, DPI frees the local buffer when II=0. For an INBOUND, INTERNAL-ONLY, or EXTERNAL-ONLY PCI DMA transfer, FL must never be set, and local buffers are never freed. </li>
</ul>

</div>
</div>
<a class="anchor" id="a9dcbe0dfc332277f53cb181fe17f23c1"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::fport" ref="a9dcbe0dfc332277f53cb181fe17f23c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9dcbe0dfc332277f53cb181fe17f23c1">cvmx_dma_engine_header_word0_t::fport</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>First port. </p>
<p>FPort indicates the physical PCIe port used for the PCIe memory space pointers in the FIRST POINTERS block in the EXTERNAL-ONLY case. Must be zero in the OUTBOUND, INBOUND and INTERNAL-ONLY cases. Must be zero on chips with PCI</p>
<p>FPort indicates the physical MAC port used for the MAC memory space pointers in the FIRST POINTERS block in the EXTERNAL-ONLY case. Must be zero in the OUTBOUND, INBOUND and INTERNAL-ONLY cases. Must be zero on chips with PCI </p>

</div>
</div>
<a class="anchor" id="ae6376d31de252159e7181d96b2aaf4a6"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::grp" ref="ae6376d31de252159e7181d96b2aaf4a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ae6376d31de252159e7181d96b2aaf4a6">cvmx_dma_engine_header_word0_t::grp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>GRP � Group. </p>

</div>
</div>
<a class="anchor" id="a5d8c15d0d0ce01633917b34b40194977"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::ii" ref="a5d8c15d0d0ce01633917b34b40194977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a5d8c15d0d0ce01633917b34b40194977">cvmx_dma_engine_header_word0_t::ii</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>II� Ignore the I bit (i.e. </p>
<p>the I bit of the PCI DMA instruction local pointer). For OUTBOUND transfers when II = 1, ignore the I bit and the FL bit in the DMA HDR alone determines whether the hardware frees any/all of the local buffers in the FIRST POINTERS area:</p>
<ul>
<li>when FL = 1, the hardware frees the local buffer when II=1.</li>
<li>when FL = 0, the hardware does not free the local buffer when II=1. For OUTBOUND transfers when II = 0, the I bit in the local pointer selects whether local buffers are freed on a pointer-by-pointer basis:</li>
<li>when (FL I) is true, the hardware frees the local buffer when II=0. For INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers, II must never be set, and local buffers are never freed.</li>
</ul>
<p>the I bit of the DPI DMA instruction local pointer). For OUTBOUND transfers when II = 1, ignore the I bit and the FL bit in the DMA HDR alone determines whether the hardware frees any/all of the local buffers in the FIRST POINTERS area:</p>
<ul>
<li>when FL = 1, the hardware frees the local buffer when II=1.</li>
<li>when FL = 0, the hardware does not free the local buffer when II=1. For OUTBOUND transfers when II = 0, the I bit in the local pointer selects whether local buffers are freed on a pointer-by-pointer basis:</li>
<li>when (FL I) is true, the hardware frees the local buffer when II=0. For INBOUND, INTERNAL-ONLY, and EXTERNAL-ONLY PCI DMA transfers, II must never be set, and local buffers are never freed. </li>
</ul>

</div>
</div>
<a class="anchor" id="a56ea25d26e114bd2b91bd646732f6a27"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::lport" ref="a56ea25d26e114bd2b91bd646732f6a27" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a56ea25d26e114bd2b91bd646732f6a27">cvmx_dma_engine_header_word0_t::lport</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Last port. </p>
<p>LPort indicates the physical PCIe port used for the PCIe memory space pointers in the LAST POINTERS block in the OUTBOUND, INBOUND, and EXTERNAL-ONLY cases. Must be zero in the INTERNAL-ONLY case. Must be zero on chips with PCI</p>
<p>LPort indicates the physical MAC port used for the MAC memory space pointers in the LAST POINTERS block in the OUTBOUND, INBOUND, and EXTERNAL-ONLY cases. Must be zero in the INTERNAL-ONLY case. </p>

</div>
</div>
<a class="anchor" id="aac66edff6a3168fe8bd2bbb93a6d35f0"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::nfst" ref="aac66edff6a3168fe8bd2bbb93a6d35f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#aac66edff6a3168fe8bd2bbb93a6d35f0">cvmx_dma_engine_header_word0_t::nfst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NFST � Number First pointers. </p>
<p>The number of pointers in the FIRST POINTERS area. In the INBOUND, OUTBOUND, and INTERNAL-ONLY cases, the FIRST POINTERS area contains local pointers, and the number of 64-bit words required in the FIRST POINTERS area is:</p>
<ul>
<li>HDR.NFST In the EXTERNAL-ONLY case, the FIRST POINTERS area contains PCI components, and the number of 64-bit words required in the FIRST POINTERS area is:</li>
<li>HDR.NFST + ((HDR.NFST + 3)/4) where the division removes the fraction. </li>
</ul>

</div>
</div>
<a class="anchor" id="a80f422916c7edbd76546012097c9d94a"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::nlst" ref="a80f422916c7edbd76546012097c9d94a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a80f422916c7edbd76546012097c9d94a">cvmx_dma_engine_header_word0_t::nlst</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>NLST � Number Last pointers. </p>
<p>The number of pointers in the LAST POINTERS area. In the INBOUND, OUTBOUND, and EXTERNAL-ONLY cases, the LAST POINTERS area contains PCI components, and the number of 64-bit words required in the LAST POINTERS area is:</p>
<ul>
<li>HDR.NLST + ((HDR.NLST + 3)/4) where the division removes the fraction. In the INTERNAL-ONLY case, the LAST POINTERS area contains local pointers, and the number of 64-bit words required in the LAST POINTERS area is:</li>
<li>HDR.NLST Note that the sum of the number of 64-bit words in the LAST POINTERS and FIRST POINTERS area must never exceed 31.</li>
</ul>
<p>The number of pointers in the LAST POINTERS area. In the INBOUND, OUTBOUND, and EXTERNAL-ONLY cases, the LAST POINTERS area contains DPI components, and the number of 64-bit words required in the LAST POINTERS area is:</p>
<ul>
<li>HDR.NLST + ((HDR.NLST + 3)/4) where the division removes the fraction. In the INTERNAL-ONLY case, the LAST POINTERS area contains local pointers, and the number of 64-bit words required in the LAST POINTERS area is:</li>
<li>HDR.NLST Note that the sum of the number of 64-bit words in the LAST POINTERS and FIRST POINTERS area must never exceed 31. </li>
</ul>

</div>
</div>
<a class="anchor" id="a7cac82cc2dbeb3391807956a6c0a1aa9"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::pt" ref="a7cac82cc2dbeb3391807956a6c0a1aa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a7cac82cc2dbeb3391807956a6c0a1aa9">cvmx_dma_engine_header_word0_t::pt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>PT � Pointer Type. </p>
<ul>
<li>0 = PTR&lt;41:0&gt; is byte address for ZBW with cache allocate.</li>
<li>1 = PTR&lt;41:0&gt; is byte address for ZBW with no cache allocate.</li>
<li>2 = PTR&lt;41:0&gt; is QW address for SSO PTR</li>
<li>3 = PTR&lt;5:0&gt; is CNT(0..47) to increment </li>
</ul>

</div>
</div>
<a class="anchor" id="a1ee0797fd754f464a5fb968ee8e8e520"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::pvfe" ref="a1ee0797fd754f464a5fb968ee8e8e520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a1ee0797fd754f464a5fb968ee8e8e520">cvmx_dma_engine_header_word0_t::pvfe</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Function Enable. </p>

</div>
</div>
<a class="anchor" id="a5401cbb650ab61b33b60f050e9619588"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_12_15" ref="a5401cbb650ab61b33b60f050e9619588" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a5401cbb650ab61b33b60f050e9619588">cvmx_dma_engine_header_word0_t::reserved_12_15</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a2505a542557a1f5f5e412cd0a65f30"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_28_30" ref="a9a2505a542557a1f5f5e412cd0a65f30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9a2505a542557a1f5f5e412cd0a65f30">cvmx_dma_engine_header_word0_t::reserved_28_30</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afc6f107c2dd9fe10d919166ea326d60c"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_36_37" ref="afc6f107c2dd9fe10d919166ea326d60c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#afc6f107c2dd9fe10d919166ea326d60c">cvmx_dma_engine_header_word0_t::reserved_36_37</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae92e6d6043d076a6dae32baf2cb74447"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_46" ref="ae92e6d6043d076a6dae32baf2cb74447" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ae92e6d6043d076a6dae32baf2cb74447">cvmx_dma_engine_header_word0_t::reserved_46</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a643f58a1342439a968a5596197ace7c4"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_48" ref="a643f58a1342439a968a5596197ace7c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a643f58a1342439a968a5596197ace7c4">cvmx_dma_engine_header_word0_t::reserved_48</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="af9b01039129bed938fa439b6f85f14ea"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_54_55" ref="af9b01039129bed938fa439b6f85f14ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#af9b01039129bed938fa439b6f85f14ea">cvmx_dma_engine_header_word0_t::reserved_54_55</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a627d03691e78498a85e516405ce80767"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_58_59" ref="a627d03691e78498a85e516405ce80767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a627d03691e78498a85e516405ce80767">cvmx_dma_engine_header_word0_t::reserved_58_59</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a784aa60a805675d37e71047231653238"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_60_63" ref="a784aa60a805675d37e71047231653238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a784aa60a805675d37e71047231653238">cvmx_dma_engine_header_word0_t::reserved_60_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="a87051448273cf78a565adb895fe17032"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::reserved_62_63" ref="a87051448273cf78a565adb895fe17032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a87051448273cf78a565adb895fe17032">cvmx_dma_engine_header_word0_t::reserved_62_63</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Must be zero. </p>

</div>
</div>
<a class="anchor" id="ac7277a3fa7c65c5968848bc4bc4e0215"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::tt" ref="ac7277a3fa7c65c5968848bc4bc4e0215" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ac7277a3fa7c65c5968848bc4bc4e0215">cvmx_dma_engine_header_word0_t::tt</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TT � SSO Tag Type. </p>
<p>Sent to SSO upon instruction completion if PT == DPI_HDR_PT_WQP. </p>

</div>
</div>
<a class="anchor" id="ab56e45d554351a8125ac476987526241"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::type" ref="ab56e45d554351a8125ac476987526241" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="cvmx-dma-engine_8h.html#a591f6425ca6ece80f2abe49e8760c833">cvmx_dma_engine_transfer_t</a> <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#ab56e45d554351a8125ac476987526241">cvmx_dma_engine_header_word0_t::type</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Type � A given PCI DMA transfer is either OUTBOUND (read from L2/DRAM, write into PCI / PCIe memory space), INBOUND (read from PCI / PCIe memory space, write into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space). </p>
<p>Type � A given DMA transfer is either OUTBOUND (read from L2/DRAM, write into MAC memory space), INBOUND (read from MAC memory space, write into L2/DRAM), INTERNAL-ONLY (read from L2/DRAM, write into L2/DRAM), or EXTERNAL-ONLY (read from PCIe memory space, write into PCIe memory space).</p>

</div>
</div>
<a class="anchor" id="a3ead58ef61f2fbc36f8b5d222e7c1cf6"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::u64" ref="a3ead58ef61f2fbc36f8b5d222e7c1cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a3ead58ef61f2fbc36f8b5d222e7c1cf6">cvmx_dma_engine_header_word0_t::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9c5d68f60f3228099e9899ef5d4e4c3f"></a><!-- doxytag: member="cvmx_dma_engine_header_word0_t::wqp" ref="a9c5d68f60f3228099e9899ef5d4e4c3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__dma__engine__header__word0__t.html#a9c5d68f60f3228099e9899ef5d4e4c3f">cvmx_dma_engine_header_word0_t::wqp</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Work-queue pointer. </p>
<p>When WQP = 1, PTR (if non-zero) is a pointer to a work-queue entry that is submitted by the hardware after completing the DMA; when WQP = 0, PTR (if non-zero) is a pointer to a byte in local memory that is written to 0 by the hardware after completing the DMA. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-dma-engine_8h_source.html">cvmx-dma-engine.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
