#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul  8 07:36:25 2022
# Process ID: 54773
# Current directory: /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top.vdi
# Journal file: /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/vivado.jou
# Running On: xilinx, OS: Linux, CPU Frequency: 2807.996 MHz, CPU Physical cores: 6, Host memory: 19679 MB
#-----------------------------------------------------------
source top.tcl -notrace

1. Read QOR Suggestions Summary
-------------------------------

Read QOR Suggestions Summary
+---------------------------------------------+---------------+-------+
|              Suggestion Summary             | Incr Friendly | Total |
+---------------------------------------------+---------------+-------+
| Total Number of Enabled Suggestions         |             1 |     7 |
|   Automatic                                 |             1 |     6 |
|   Manual                                    |             0 |     1 |
|   APPLICABLE_FOR                            |               |       |
|    synth_design                             |             0 |     6 |
|    opt_design                               |             0 |     0 |
|     That overlap with synthesis suggestions |             0 |     0 |
|    place_design                             |             1 |     1 |
|    postplace_phys_opt_design                |             0 |     0 |
|    route_design                             |             0 |     0 |
|    postroute_phys_opt_design                |             0 |     0 |
|   ML Strategy                               |             0 |     0 |
| Total Number of Disabled Suggestions        |             0 |     0 |
+---------------------------------------------+---------------+-------+


INFO: [Vivado_Tcl 4-1103] Successfully read QoR suggestions file: /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs.
Command: link_design -top top -part xqvu3p-ffrc1517-2LV-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xqvu3p-ffrc1517-2LV-e
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2875.332 ; gain = 0.000 ; free physical = 8917 ; free virtual = 14179
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/OriginalConstraints/new/constraints.xdc]
Finished Parsing XDC File [/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/OriginalConstraints/new/constraints.xdc]
Parsing XDC File [/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/synth_1_copy_1/top/top.xdc]
Finished Parsing XDC File [/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/synth_1_copy_1/top/top.xdc]
INFO: [Implflow 47-1253] Suggestion with ID RQS_CLOCK-9 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_CLOCK-9 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-7_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_TIMING-7_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-44_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_TIMING-44_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_TIMING-33_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_TIMING-33_2 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_NETLIST-19 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_NETLIST-19 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_XDC-1 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_XDC-1 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Implflow 47-1253] Suggestion with ID RQS_NETLIST-10 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs got overwritten with Suggestion with ID RQS_NETLIST-10 from file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.srcs/utils_1/imports/impl_1/rqs_report.rqs
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2939.832 ; gain = 0.000 ; free physical = 8811 ; free virtual = 14073
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2939.832 ; gain = 64.500 ; free physical = 8811 ; free virtual = 14073
INFO: [runtcl-4] Executing : report_qor_suggestions -of_objects [get_qor_suggestions] -file init_report_qor_suggestions_0.rpt
Command: report_qor_suggestions -of_objects {RQS_CLOCK-9-1 RQS_TIMING-7_2-1 RQS_TIMING-44_2-1 RQS_TIMING-33_2-1 RQS_NETLIST-19-1 RQS_XDC-1-1 RQS_NETLIST-10-1} -file init_report_qor_suggestions_0.rpt
report_qor_suggestions completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3023.609 ; gain = 75.773 ; free physical = 8800 ; free virtual = 14062

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: f1b0fb9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3257.156 ; gain = 233.547 ; free physical = 8645 ; free virtual = 13907

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 152a5b6c5

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3506.234 ; gain = 0.000 ; free physical = 8410 ; free virtual = 13672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 152a5b6c5

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3506.234 ; gain = 0.000 ; free physical = 8410 ; free virtual = 13672
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d9716dbd

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3506.234 ; gain = 0.000 ; free physical = 8410 ; free virtual = 13672
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: d9716dbd

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3538.250 ; gain = 32.016 ; free physical = 8409 ; free virtual = 13671
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d9716dbd

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3538.250 ; gain = 32.016 ; free physical = 8409 ; free virtual = 13671
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d9716dbd

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3538.250 ; gain = 32.016 ; free physical = 8409 ; free virtual = 13671
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3538.250 ; gain = 0.000 ; free physical = 8409 ; free virtual = 13671
Ending Logic Optimization Task | Checksum: ba73db01

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3538.250 ; gain = 32.016 ; free physical = 8409 ; free virtual = 13671

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ba73db01

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3538.250 ; gain = 0.000 ; free physical = 8409 ; free virtual = 13671

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ba73db01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.250 ; gain = 0.000 ; free physical = 8409 ; free virtual = 13671

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.250 ; gain = 0.000 ; free physical = 8409 ; free virtual = 13671
Ending Netlist Obfuscation Task | Checksum: ba73db01

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3538.250 ; gain = 0.000 ; free physical = 8409 ; free virtual = 13671
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3538.250 ; gain = 598.418 ; free physical = 8409 ; free virtual = 13671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3586.273 ; gain = 40.020 ; free physical = 8392 ; free virtual = 13657
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 4802.691 ; gain = 1216.418 ; free physical = 7532 ; free virtual = 12795
INFO: [runtcl 7-1] RQA Score (opt_design): 4  (RQA score tolerance: 1)
INFO: [runtcl 9-1] Flow continues - RQA score threshold met after 'opt_design' step
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Applying QoR Suggestions in the Placer
INFO: [Implflow 47-998] Applying enabled RQS suggestion for pre place_design: RQS_CLOCK-9-1
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7507 ; free virtual = 12771
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 69953373

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7507 ; free virtual = 12771
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7507 ; free virtual = 12771

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14dd60538

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.86 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7530 ; free virtual = 12793

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b4d2418f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12757

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b4d2418f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7494 ; free virtual = 12757
Phase 1 Placer Initialization | Checksum: 1b4d2418f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7491 ; free virtual = 12754

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1de6f7b61

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7477 ; free virtual = 12740

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 219e8b4af

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4802.691 ; gain = 0.000 ; free physical = 7474 ; free virtual = 12737

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 219e8b4af

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4823.043 ; gain = 20.352 ; free physical = 7392 ; free virtual = 12656

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 171a667d2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7391 ; free virtual = 12654

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 171a667d2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7391 ; free virtual = 12654
Phase 2.1.1 Partition Driven Placement | Checksum: 171a667d2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7395 ; free virtual = 12658
Phase 2.1 Floorplanning | Checksum: 21591bd3c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7395 ; free virtual = 12658

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21591bd3c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7395 ; free virtual = 12658

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 190d56297

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 4855.059 ; gain = 52.367 ; free physical = 7395 ; free virtual = 12658

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 6 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net clk300_to_clk600_ffs_i/a_r2. Replicated 11 times.
INFO: [Physopt 32-571] Net data_in_300_i_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-81] Processed net clk600_to_clk300_ffs_i/a1_2r_reg_fret_n_0. Replicated 14 times.
INFO: [Physopt 32-571] Net data_in_600_i_reg_n_0_[0] was not replicated.
INFO: [Physopt 32-81] Processed net clk300_to_clk600_ffs_i/a1_2r_reg_fret_n_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net clk600_to_clk300_ffs_i/a_r2. Replicated 13 times.
INFO: [Physopt 32-232] Optimized 4 nets. Created 48 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 48 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4968.066 ; gain = 0.000 ; free physical = 7387 ; free virtual = 12650
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4968.066 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12650
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4968.066 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12650

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           48  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |              0  |                     4  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 187982fdd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7389 ; free virtual = 12652
Phase 2.4 Global Placement Core | Checksum: 16ad09656

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7379 ; free virtual = 12642
Phase 2 Global Placement | Checksum: 16ad09656

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7386 ; free virtual = 12649

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 233dad421

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7371 ; free virtual = 12634

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1300d2f4c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7364 ; free virtual = 12628

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: d9098100

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7343 ; free virtual = 12606

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 144541dc0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7340 ; free virtual = 12603

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 167ed4d60

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7314 ; free virtual = 12578
Phase 3.3.3 Slice Area Swap | Checksum: 167ed4d60

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7313 ; free virtual = 12577
Phase 3.3 Small Shape DP | Checksum: 198ec6a35

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7345 ; free virtual = 12608

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1b3ce72d8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7343 ; free virtual = 12606

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: ed165345

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7343 ; free virtual = 12606
Phase 3 Detail Placement | Checksum: ed165345

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7343 ; free virtual = 12606

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 145c8841e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-0.772 |
Phase 1 Physical Synthesis Initialization | Checksum: 101b6d374

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4968.066 ; gain = 0.000 ; free physical = 7334 ; free virtual = 12598
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 137f736b5

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4968.066 ; gain = 0.000 ; free physical = 7334 ; free virtual = 12597
Phase 4.1.1.1 BUFG Insertion | Checksum: 145c8841e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7335 ; free virtual = 12599

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.008. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2120e536f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7323 ; free virtual = 12598

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7324 ; free virtual = 12599
Phase 4.1 Post Commit Optimization | Checksum: 2120e536f

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 4968.066 ; gain = 165.375 ; free physical = 7324 ; free virtual = 12599
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7322 ; free virtual = 12597

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27f69b231

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27f69b231

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612
Phase 4.3 Placer Reporting | Checksum: 27f69b231

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7337 ; free virtual = 12612

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2576d30c3

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612
Ending Placer Task | Checksum: 1750d0ce0

Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7337 ; free virtual = 12612
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:39 ; elapsed = 00:01:10 . Memory (MB): peak = 5043.066 ; gain = 240.375 ; free physical = 7522 ; free virtual = 12797
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.3 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7512 ; free virtual = 12797
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.37 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7479 ; free virtual = 12756
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7523 ; free virtual = 12800
get_assessment_score: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7485 ; free virtual = 12763
INFO: [runtcl 7-1] RQA Score (place_design): 3  (RQA score tolerance: 1)
INFO: [runtcl 9-1] Flow continues - RQA score threshold met after 'place_design' step
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.16s |  WALL: 0.37s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7486 ; free virtual = 12764

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cbaddedf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7414 ; free virtual = 12691
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cbaddedf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7414 ; free virtual = 12691

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.003 | TNS=-0.003 |
INFO: [Physopt 32-702] Processed net clk300_to_clk600_ffs_i/expanded_sig3_reg[895]_fret_fret_fret_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk300_to_clk600_ffs_i/expanded_sig2[894]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 37 pins.
INFO: [Physopt 32-735] Processed net clk300_to_clk600_ffs_i/bit_reducer_i/expanded_sig3[895]_fret_fret_fret_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1cbaddedf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12663

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.028 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 1cbaddedf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7384 ; free virtual = 12662
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.028 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.031  |          0.003  |            0  |              0  |                     1  |           0  |           2  |  00:00:02  |
|  Total          |          0.031  |          0.003  |            0  |              0  |                     1  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7384 ; free virtual = 12662
Ending Physical Synthesis Task | Checksum: 1d5a1fc5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7384 ; free virtual = 12662
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.31 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7424 ; free virtual = 12711
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_physopt.dcp' has been generated.
get_assessment_score: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7426 ; free virtual = 12706
INFO: [runtcl 7-1] RQA Score (phys_opt_design): 3  (RQA score tolerance: 1)
INFO: [runtcl 9-1] Flow continues - RQA score threshold met after 'phys_opt_design' step
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xqvu3p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xqvu3p'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 717f4074 ConstDB: 0 ShapeSum: a89c84e3 RouteDB: 6d5b5ec2
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7159 ; free virtual = 12439
Post Restoration Checksum: NetGraph: d6f1d3d6 NumContArr: b6728dc2 Constraints: ae78825a Timing: 0
Phase 1 Build RT Design | Checksum: 23bdce3f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7154 ; free virtual = 12434

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23bdce3f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7103 ; free virtual = 12383

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23bdce3f2

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 5043.066 ; gain = 0.000 ; free physical = 7103 ; free virtual = 12383

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 17fc8c4fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5176.715 ; gain = 133.648 ; free physical = 7089 ; free virtual = 12368

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2061eeee0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 5176.715 ; gain = 133.648 ; free physical = 7081 ; free virtual = 12361
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.045  | TNS=0.000  | WHS=-0.886 | THS=-1552.409|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10893
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10102
  Number of Partially Routed Nets     = 791
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2119f4c75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5184.598 ; gain = 141.531 ; free physical = 7077 ; free virtual = 12356

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2119f4c75

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5184.598 ; gain = 141.531 ; free physical = 7077 ; free virtual = 12356
Phase 3 Initial Routing | Checksum: 1f1573013

Time (s): cpu = 00:08:21 ; elapsed = 00:02:08 . Memory (MB): peak = 5998.598 ; gain = 955.531 ; free physical = 6916 ; free virtual = 12196

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.19|     1x1|      0.01|   16x16|      0.62|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     4x4|      0.09|     1x1|      0.00|     8x8|      0.49|
|___________|________|__________|________|__________|________|__________|
|       EAST|   16x16|      0.35|     1x1|      0.01|   32x32|      0.74|
|___________|________|__________|________|__________|________|__________|
|       WEST|   16x16|      0.43|     1x1|      0.00|   32x32|      0.82|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X12Y12->INT_X19Y27 (CLEM_X12Y12->CLEL_R_X19Y27)
	INT_X8Y12->INT_X15Y19 (CMAC_X7Y0->CLEL_R_X15Y19)
	INT_X8Y19->INT_X15Y26 (CMAC_X7Y0->CLEL_R_X15Y26)
	INT_X8Y11->INT_X15Y18 (CMAC_X7Y0->CLEL_R_X15Y18)
	INT_X8Y18->INT_X15Y25 (CMAC_X7Y0->CLEL_R_X15Y25)
WEST
	INT_X7Y12->INT_X22Y27 (CLEM_X7Y12->CLEL_R_X22Y27)
	INT_X7Y11->INT_X22Y26 (CLEM_X7Y11->CLEL_R_X22Y26)
	INT_X7Y10->INT_X22Y25 (CLEM_X7Y10->CLEL_R_X22Y25)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X8Y12->INT_X23Y27 (CMAC_X7Y0->DSP_X23Y25)
	INT_X4Y14->INT_X19Y29 (CLEM_X4Y14->CLEL_R_X19Y29)
	INT_X4Y13->INT_X19Y28 (CLEM_X4Y13->CLEL_R_X19Y28)
	INT_X5Y12->INT_X20Y27 (LAG_LAG_X4Y12->DSP_X20Y25)
	INT_X5Y11->INT_X20Y26 (LAG_LAG_X4Y11->DSP_X20Y25)
EAST
	INT_X2Y3->INT_X17Y34 (CLEM_X2Y3->CLEL_R_X17Y34)
	INT_X0Y12->INT_X15Y27 (GTY_L_X0Y0->CLEL_R_X15Y27)
	INT_X0Y11->INT_X15Y26 (GTY_L_X0Y0->CLEL_R_X15Y26)
	INT_X0Y10->INT_X15Y25 (GTY_L_X0Y0->CLEL_R_X15Y25)
	INT_X0Y9->INT_X15Y24 (GTY_L_X0Y0->CLEL_R_X15Y24)
WEST
	INT_X4Y3->INT_X19Y34 (CLEM_X4Y3->CLEL_R_X19Y34)
	INT_X16Y12->INT_X31Y27 (CLEM_X16Y12->CLEL_R_X31Y27)
	INT_X16Y11->INT_X31Y26 (CLEM_X16Y11->CLEL_R_X31Y26)
	INT_X16Y10->INT_X31Y25 (CLEM_X16Y10->CLEL_R_X31Y25)
	INT_X16Y9->INT_X31Y24 (CLEM_X16Y9->CLEL_R_X31Y24)

INFO: [Route 35-448] Estimated Global/Short routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.
INFO: [Route 35-580] Design has 3527 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| clk_600_clk_wiz_0  | clk_600_clk_wiz_0 | clk600_to_clk300_ffs_i/expanded_sig2_reg[1254]/D |
| clk_600_clk_wiz_0  | clk_600_clk_wiz_0 | clk600_to_clk300_ffs_i/expanded_sig2_reg[963]/D  |
| clk_600_clk_wiz_0  | clk_600_clk_wiz_0 | clk600_to_clk300_ffs_i/expanded_sig2_reg[1250]/D |
| clk_600_clk_wiz_0  | clk_600_clk_wiz_0 | clk600_to_clk300_ffs_i/expanded_sig2_reg[1252]/D |
| clk_600_clk_wiz_0  | clk_600_clk_wiz_0 | clk600_to_clk300_ffs_i/expanded_sig2_reg[1228]/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8862
 Number of Nodes with overlaps = 1487
 Number of Nodes with overlaps = 640
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.210 | TNS=-1544.743| WHS=-0.039 | THS=-0.039 |

Phase 4.1 Global Iteration 0 | Checksum: 228ffe3e0

Time (s): cpu = 01:04:58 ; elapsed = 00:14:06 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6783 ; free virtual = 12070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9181
 Number of Nodes with overlaps = 834
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.720 | TNS=-149.738| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 139bca7de

Time (s): cpu = 01:05:28 ; elapsed = 00:14:25 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6827 ; free virtual = 12114

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.642 | TNS=-66.528| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1b5a31e2a

Time (s): cpu = 01:05:32 ; elapsed = 00:14:28 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6826 ; free virtual = 12114
Phase 4 Rip-up And Reroute | Checksum: 1b5a31e2a

Time (s): cpu = 01:05:32 ; elapsed = 00:14:28 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6826 ; free virtual = 12114

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22295fb57

Time (s): cpu = 01:05:34 ; elapsed = 00:14:29 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6829 ; free virtual = 12117
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.642 | TNS=-66.528| WHS=-1.172 | THS=-1841.255|

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2f6a41f96

Time (s): cpu = 01:05:35 ; elapsed = 00:14:29 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6827 ; free virtual = 12114

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2f6a41f96

Time (s): cpu = 01:05:35 ; elapsed = 00:14:29 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6827 ; free virtual = 12114
Phase 5 Delay and Skew Optimization | Checksum: 2f6a41f96

Time (s): cpu = 01:05:35 ; elapsed = 00:14:29 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6827 ; free virtual = 12114

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f4fdb785

Time (s): cpu = 01:05:36 ; elapsed = 00:14:30 . Memory (MB): peak = 6088.598 ; gain = 1045.531 ; free physical = 6827 ; free virtual = 12114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.642 | TNS=-63.363| WHS=-1.172 | THS=-1841.255|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 2feacf1e8

Time (s): cpu = 04:11:50 ; elapsed = 00:48:46 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6727 ; free virtual = 12015
Phase 6.1 Hold Fix Iter | Checksum: 2feacf1e8

Time (s): cpu = 04:11:50 ; elapsed = 00:48:46 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6727 ; free virtual = 12015

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.442 | TNS=-909.780| WHS=-1.172 | THS=-1017.531|

Phase 6.2 Additional Hold Fix | Checksum: 26e38dd80

Time (s): cpu = 05:28:46 ; elapsed = 01:14:08 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6582 ; free virtual = 11870
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 1985 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	clk600_to_clk300_ffs_i/expanded_sig2_reg[595]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[879]/D
	clk600_to_clk300_ffs_i/a_r_reg/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[880]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[882]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[883]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[872]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[874]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[875]/D
	clk600_to_clk300_ffs_i/expanded_sig2_reg[876]/D
	.. and 1975 more pins.

Phase 6 Post Hold Fix | Checksum: 1e9bacf13

Time (s): cpu = 05:33:37 ; elapsed = 01:16:07 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6694 ; free virtual = 11982

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.0962 %
  Global Horizontal Routing Utilization  = 1.5162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 91.0615%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_X0Y0 -> INT_X1Y1
South Dir 1x1 Area, Max Cong = 82.4645%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 78.125%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.6538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 174072205

Time (s): cpu = 05:33:37 ; elapsed = 01:16:07 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6692 ; free virtual = 11980

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 174072205

Time (s): cpu = 05:33:38 ; elapsed = 01:16:07 . Memory (MB): peak = 7444.598 ; gain = 2401.531 ; free physical = 6692 ; free virtual = 11980

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 174072205

Time (s): cpu = 05:33:38 ; elapsed = 01:16:08 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6691 ; free virtual = 11979

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 174072205

Time (s): cpu = 05:33:38 ; elapsed = 01:16:08 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6696 ; free virtual = 11984

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 18f301f47

Time (s): cpu = 05:33:40 ; elapsed = 01:16:09 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6702 ; free virtual = 11990
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.952 | TNS=-2155.376| WHS=0.001  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 18f301f47

Time (s): cpu = 05:33:40 ; elapsed = 01:16:09 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6702 ; free virtual = 11990
Time taken to check if laguna hold fix is required (in secs): 0

Phase 12 Physical Synthesis in Router

Phase 12.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.952 | TNS=-2155.374 | WHS=0.001 | THS=0.000 |
Phase 12.1 Physical Synthesis Initialization | Checksum: 18f301f47

Time (s): cpu = 05:33:54 ; elapsed = 01:16:20 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6671 ; free virtual = 11959
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 12.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.952 | TNS=-2155.374 | WHS=0.001 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.934. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1250].
INFO: [Physopt 32-952] Improved path group WNS = -1.867. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1745].
INFO: [Physopt 32-952] Improved path group WNS = -1.859. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1224].
INFO: [Physopt 32-952] Improved path group WNS = -1.852. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1250].
INFO: [Physopt 32-952] Improved path group WNS = -1.779. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1745].
INFO: [Physopt 32-952] Improved path group WNS = -1.762. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1224].
INFO: [Physopt 32-952] Improved path group WNS = -1.751. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1725].
INFO: [Physopt 32-952] Improved path group WNS = -1.744. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1250].
INFO: [Physopt 32-952] Improved path group WNS = -1.690. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1745].
INFO: [Physopt 32-952] Improved path group WNS = -1.680. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[553].
INFO: [Physopt 32-952] Improved path group WNS = -1.671. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1725].
INFO: [Physopt 32-952] Improved path group WNS = -1.658. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1224].
INFO: [Physopt 32-952] Improved path group WNS = -1.658. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1231].
INFO: [Physopt 32-952] Improved path group WNS = -1.619. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1029].
INFO: [Physopt 32-952] Improved path group WNS = -1.610. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1518].
INFO: [Physopt 32-952] Improved path group WNS = -1.603. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1674].
INFO: [Physopt 32-952] Improved path group WNS = -1.601. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1250].
INFO: [Physopt 32-952] Improved path group WNS = -1.597. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1161].
INFO: [Physopt 32-952] Improved path group WNS = -1.597. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[553].
INFO: [Physopt 32-952] Improved path group WNS = -1.596. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[859].
INFO: [Physopt 32-952] Improved path group WNS = -1.588. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1745].
INFO: [Physopt 32-952] Improved path group WNS = -1.583. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1440].
INFO: [Physopt 32-952] Improved path group WNS = -1.576. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1639].
INFO: [Physopt 32-952] Improved path group WNS = -1.572. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1029].
INFO: [Physopt 32-952] Improved path group WNS = -1.568. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1725].
INFO: [Physopt 32-952] Improved path group WNS = -1.567. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1865].
INFO: [Physopt 32-952] Improved path group WNS = -1.567. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[935].
INFO: [Physopt 32-952] Improved path group WNS = -1.565. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1497].
INFO: [Physopt 32-952] Improved path group WNS = -1.559. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1231].
INFO: [Physopt 32-952] Improved path group WNS = -1.557. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1025].
INFO: [Physopt 32-952] Improved path group WNS = -1.556. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[424].
INFO: [Physopt 32-952] Improved path group WNS = -1.552. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1489].
INFO: [Physopt 32-952] Improved path group WNS = -1.544. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[15].
INFO: [Physopt 32-952] Improved path group WNS = -1.537. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[966].
INFO: [Physopt 32-952] Improved path group WNS = -1.533. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1518].
INFO: [Physopt 32-952] Improved path group WNS = -1.529. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[136].
INFO: [Physopt 32-952] Improved path group WNS = -1.528. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1566].
INFO: [Physopt 32-952] Improved path group WNS = -1.528. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[643].
INFO: [Physopt 32-952] Improved path group WNS = -1.524. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1277].
INFO: [Physopt 32-952] Improved path group WNS = -1.523. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[845].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig2[1224].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_300_clk_wiz_0. Processed net: clk600_to_clk300_ffs_i/expanded_sig1[1224].
INFO: [Physopt 32-952] Improved path group WNS = -0.119. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1224].
INFO: [Physopt 32-952] Improved path group WNS = -0.112. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[208].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig2[1162].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_600_clk_wiz_0. Processed net: clk300_to_clk600_ffs_i/expanded_sig1[1162].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.523 | TNS=-2142.520 | WHS=0.001 | THS=0.000 |
Phase 12.2 Critical Path Optimization | Checksum: 1eb977782

Time (s): cpu = 05:34:01 ; elapsed = 01:16:26 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6668 ; free virtual = 11956
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7460.605 ; gain = 0.000 ; free physical = 6668 ; free virtual = 11956
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.523 | TNS=-2142.520 | WHS=0.001 | THS=0.000 |
Phase 12 Physical Synthesis in Router | Checksum: 18ecbaa8a

Time (s): cpu = 05:34:01 ; elapsed = 01:16:26 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 6685 ; free virtual = 11973
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 05:34:01 ; elapsed = 01:16:26 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 7065 ; free virtual = 12353
INFO: [Common 17-83] Releasing license: Implementation
189 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 05:34:05 ; elapsed = 01:16:27 . Memory (MB): peak = 7460.605 ; gain = 2417.539 ; free physical = 7065 ; free virtual = 12353
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.4 . Memory (MB): peak = 7460.605 ; gain = 0.000 ; free physical = 7048 ; free virtual = 12348
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/xilinx/training/Report_QoR/lab/xqvu3p/vhdl/report_qor.runs/impl_1_copy_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
202 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7484.617 ; gain = 0.000 ; free physical = 7032 ; free virtual = 12329
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul  8 08:55:30 2022...
