// Seed: 3911583049
module module_0 (
    input wire id_0
);
  assign id_2 = 1;
  assign id_2 = id_0;
  tri id_3 = 1;
  always begin
    `define pp_4 0
  end
  module_2(
      id_3
  );
endmodule
module module_1 (
    input wor   id_0,
    input uwire id_1,
    input wor   id_2,
    input wor   id_3
);
  wire id_5;
  module_0(
      id_3
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_2(
      id_2
  );
  assign id_4[1==1/1 : 1'b0] = id_5;
  id_22(
      id_21, 1, 1
  );
  assign id_4[1] = {id_17 - 1 < 1, 1 * id_17, id_15};
endmodule
