// This system is similar to a 2-core, 2.9GHz Ivy Bridge (latencies are not 100% accurate)
sys = {
    lineSize = 64;
    frequency = 2900;

    cores = {
        core = {
            type = "OOO";
            cores = 2;
            icache = "l1i";
            dcache = "l1d";
        };
    };

    caches = {
        l1d = {
            caches = 2;
            size = 8192;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 4;
        };

        l1i = {
            caches = 2;
            size = 8192;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            latency = 3;
        };

        l2prefetcher = {
            prefetchers=2;
            isPrefetcher=true;
            children = "l1d";
        };

        l2 = {
            caches = 2;
            size = 65536;
            latency = 7;
            array = {
                type = "SetAssoc";
                ways = 8;
            };
            children = "l1i|l2prefetcher";
        };

        l3 = {
            caches = 1;
            banks = 2;
            size = 2097152;
            latency = 27;
            array = {
                type = "SetAssoc";
                hash = "H3";
                ways = 16;
            };
            children = "l2";
        };
    };

    mem = {
        type = "Traces"; // Generate traces for Ramulator
        only_offload = false; // true: traces for only offload functions, false: traces for all
        instr_traces = true; // Generate traces including instruction memory accesses
        outFile = "test1.pim.traces" // Filename of the output file
        pim_traces = true; // true: pim traces, false: host traces
    };
};

sim = {
    phaseLength = 10000;
    maxTotalInstrs = 5000000000L;
    statsPhaseInterval = 1000;
    printHierarchy = true;
    // attachDebugger = True;
};

process0 = {
    command = "./test1";
    startFastForwarded = True;
};
