// Seed: 3026744115
module module_0 ();
  uwire id_1, id_2;
  tri  id_3 = 1;
  wire id_4;
  wire id_5;
  assign id_4 = id_3;
  assign id_1 = id_4;
  wire id_6;
  id_7(
      .id_0(id_1), .id_1(1'd0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.type_2 = 0;
endmodule
