Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir" ".."  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/ipcore_dir/adder_10.vhd" into library work
Parsing entity <adder_10>.
Parsing architecture <adder_10_a> of entity <adder_10>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/window_array.vhd" into library work
Parsing package <window_array>.
Parsing package body <window_array>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sadAlgorithm_9x9.vhd" into library work
Parsing entity <sadAlgorithm_9x9>.
Parsing architecture <Behavioral> of entity <sadalgorithm_9x9>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/minComparator.vhd" into library work
Parsing entity <minComparator>.
Parsing architecture <Behavioral> of entity <mincomparator>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <behavioural> of entity <timer>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" into library work
Parsing entity <sad_wrapper>.
Parsing architecture <Behavioral> of entity <sad_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/fifo_wrapper_xilinx.vhd" into library work
Parsing entity <fifo_wrapper>.
Parsing architecture <behavioural> of entity <fifo_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:871 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 129: Using initial value "00000000" for reg4_bram_t since it is never assigned
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 193: reg0_templ should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 194: reg1_search should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 195: reg2_sad should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 196: reg3_disp should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 197: reg4_bram_t should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" Line 198: reg5_bram_s should be on the sensitivity list of the process

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo_wrapper> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <timer> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <sad_wrapper> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <sadAlgorithm_9x9> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sadAlgorithm_9x9.vhd" Line 228. Case statement is complete. others clause is never selected

Elaborating entity <adder_10> (architecture <adder_10_a>) from library <work>.

Elaborating entity <minComparator> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd".
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 291: Output port <depth_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 291: Output port <outputData_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 291: Output port <outputValid_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 308: Output port <depth_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 308: Output port <inputReady_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/top_level.vhd" line 308: Output port <outputValid_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <count>.
    Found 8-bit 4-to-1 multiplexer for signal <_n0046> created at line 62.
    Found 8-bit 6-to-1 multiplexer for signal <_n0060> created at line 90.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <fifo_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/fifo_wrapper_xilinx.vhd".
    Summary:
	no macro.
Unit <fifo_wrapper> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/timer.vhd".
        COUNTER_WIDTH = 25
        CEILING_WIDTH = 4
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_16_o_add_3_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <tick_out> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

Synthesizing Unit <sad_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd".
        window = 9
        win = 4
        NCOL_C = 27
        NROW_C = 9
        PIXEL_CNT = 243
        DISP_RANGE = 16
        DISP_ROW = 4
        NUM_2_ROW = 27
        LAST_ROW = 216
        SAD_SIZE = 12
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 394: Output port <data_O> of the instance <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 504: Output port <sad_O> of the instance <g_minResult[0].i_minResult> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 504: Output port <sad_O> of the instance <g_minResult[1].i_minResult> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 504: Output port <sad_O> of the instance <g_minResult[2].i_minResult> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sad_wrapper.vhd" line 504: Output port <sad_O> of the instance <g_minResult[3].i_minResult> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <template_array<1>>.
    Found 8-bit register for signal <template_array<2>>.
    Found 8-bit register for signal <template_array<3>>.
    Found 8-bit register for signal <template_array<4>>.
    Found 8-bit register for signal <template_array<5>>.
    Found 8-bit register for signal <template_array<6>>.
    Found 8-bit register for signal <template_array<7>>.
    Found 8-bit register for signal <template_array<8>>.
    Found 8-bit register for signal <template_array<9>>.
    Found 8-bit register for signal <template_array<10>>.
    Found 8-bit register for signal <template_array<11>>.
    Found 8-bit register for signal <template_array<12>>.
    Found 8-bit register for signal <template_array<13>>.
    Found 8-bit register for signal <template_array<14>>.
    Found 8-bit register for signal <template_array<15>>.
    Found 8-bit register for signal <template_array<16>>.
    Found 8-bit register for signal <template_array<17>>.
    Found 8-bit register for signal <template_array<18>>.
    Found 8-bit register for signal <template_array<19>>.
    Found 8-bit register for signal <template_array<20>>.
    Found 8-bit register for signal <template_array<21>>.
    Found 8-bit register for signal <template_array<22>>.
    Found 8-bit register for signal <template_array<23>>.
    Found 8-bit register for signal <template_array<24>>.
    Found 8-bit register for signal <template_array<25>>.
    Found 8-bit register for signal <template_array<26>>.
    Found 8-bit register for signal <template_array<27>>.
    Found 8-bit register for signal <template_array<28>>.
    Found 8-bit register for signal <template_array<29>>.
    Found 8-bit register for signal <template_array<30>>.
    Found 8-bit register for signal <template_array<31>>.
    Found 8-bit register for signal <template_array<32>>.
    Found 8-bit register for signal <template_array<33>>.
    Found 8-bit register for signal <template_array<34>>.
    Found 8-bit register for signal <template_array<35>>.
    Found 8-bit register for signal <template_array<36>>.
    Found 8-bit register for signal <template_array<37>>.
    Found 8-bit register for signal <template_array<38>>.
    Found 8-bit register for signal <template_array<39>>.
    Found 8-bit register for signal <template_array<40>>.
    Found 8-bit register for signal <template_array<41>>.
    Found 8-bit register for signal <template_array<42>>.
    Found 8-bit register for signal <template_array<43>>.
    Found 8-bit register for signal <template_array<44>>.
    Found 8-bit register for signal <template_array<45>>.
    Found 8-bit register for signal <template_array<46>>.
    Found 8-bit register for signal <template_array<47>>.
    Found 8-bit register for signal <template_array<48>>.
    Found 8-bit register for signal <template_array<49>>.
    Found 8-bit register for signal <template_array<50>>.
    Found 8-bit register for signal <template_array<51>>.
    Found 8-bit register for signal <template_array<52>>.
    Found 8-bit register for signal <template_array<53>>.
    Found 8-bit register for signal <template_array<54>>.
    Found 8-bit register for signal <template_array<55>>.
    Found 8-bit register for signal <template_array<56>>.
    Found 8-bit register for signal <template_array<57>>.
    Found 8-bit register for signal <template_array<58>>.
    Found 8-bit register for signal <template_array<59>>.
    Found 8-bit register for signal <template_array<60>>.
    Found 8-bit register for signal <template_array<61>>.
    Found 8-bit register for signal <template_array<62>>.
    Found 8-bit register for signal <template_array<63>>.
    Found 8-bit register for signal <template_array<64>>.
    Found 8-bit register for signal <template_array<65>>.
    Found 8-bit register for signal <template_array<66>>.
    Found 8-bit register for signal <template_array<67>>.
    Found 8-bit register for signal <template_array<68>>.
    Found 8-bit register for signal <template_array<69>>.
    Found 8-bit register for signal <template_array<70>>.
    Found 8-bit register for signal <template_array<71>>.
    Found 8-bit register for signal <template_array<72>>.
    Found 8-bit register for signal <template_array<73>>.
    Found 8-bit register for signal <template_array<74>>.
    Found 8-bit register for signal <template_array<75>>.
    Found 8-bit register for signal <template_array<76>>.
    Found 8-bit register for signal <template_array<77>>.
    Found 8-bit register for signal <template_array<78>>.
    Found 8-bit register for signal <template_array<79>>.
    Found 8-bit register for signal <template_array<80>>.
    Found 8-bit register for signal <template_array<81>>.
    Found 8-bit register for signal <template_array<82>>.
    Found 8-bit register for signal <template_array<83>>.
    Found 8-bit register for signal <template_array<84>>.
    Found 8-bit register for signal <template_array<85>>.
    Found 8-bit register for signal <template_array<86>>.
    Found 8-bit register for signal <template_array<87>>.
    Found 8-bit register for signal <template_array<88>>.
    Found 8-bit register for signal <template_array<89>>.
    Found 8-bit register for signal <template_array<90>>.
    Found 8-bit register for signal <template_array<91>>.
    Found 8-bit register for signal <template_array<92>>.
    Found 8-bit register for signal <template_array<93>>.
    Found 8-bit register for signal <template_array<94>>.
    Found 8-bit register for signal <template_array<95>>.
    Found 8-bit register for signal <template_array<96>>.
    Found 8-bit register for signal <template_array<97>>.
    Found 8-bit register for signal <template_array<98>>.
    Found 8-bit register for signal <template_array<99>>.
    Found 8-bit register for signal <template_array<100>>.
    Found 8-bit register for signal <template_array<101>>.
    Found 8-bit register for signal <template_array<102>>.
    Found 8-bit register for signal <template_array<103>>.
    Found 8-bit register for signal <template_array<104>>.
    Found 8-bit register for signal <template_array<105>>.
    Found 8-bit register for signal <template_array<106>>.
    Found 8-bit register for signal <template_array<107>>.
    Found 8-bit register for signal <template_array<108>>.
    Found 8-bit register for signal <template_array<109>>.
    Found 8-bit register for signal <template_array<110>>.
    Found 8-bit register for signal <template_array<111>>.
    Found 8-bit register for signal <template_array<112>>.
    Found 8-bit register for signal <template_array<113>>.
    Found 8-bit register for signal <template_array<114>>.
    Found 8-bit register for signal <template_array<115>>.
    Found 8-bit register for signal <template_array<116>>.
    Found 8-bit register for signal <template_array<117>>.
    Found 8-bit register for signal <template_array<118>>.
    Found 8-bit register for signal <template_array<119>>.
    Found 8-bit register for signal <template_array<120>>.
    Found 8-bit register for signal <template_array<121>>.
    Found 8-bit register for signal <template_array<122>>.
    Found 8-bit register for signal <template_array<123>>.
    Found 8-bit register for signal <template_array<124>>.
    Found 8-bit register for signal <template_array<125>>.
    Found 8-bit register for signal <template_array<126>>.
    Found 8-bit register for signal <template_array<127>>.
    Found 8-bit register for signal <template_array<128>>.
    Found 8-bit register for signal <template_array<129>>.
    Found 8-bit register for signal <template_array<130>>.
    Found 8-bit register for signal <template_array<131>>.
    Found 8-bit register for signal <template_array<132>>.
    Found 8-bit register for signal <template_array<133>>.
    Found 8-bit register for signal <template_array<134>>.
    Found 8-bit register for signal <template_array<135>>.
    Found 8-bit register for signal <template_array<136>>.
    Found 8-bit register for signal <template_array<137>>.
    Found 8-bit register for signal <template_array<138>>.
    Found 8-bit register for signal <template_array<139>>.
    Found 8-bit register for signal <template_array<140>>.
    Found 8-bit register for signal <template_array<141>>.
    Found 8-bit register for signal <template_array<142>>.
    Found 8-bit register for signal <template_array<143>>.
    Found 8-bit register for signal <template_array<144>>.
    Found 8-bit register for signal <template_array<145>>.
    Found 8-bit register for signal <template_array<146>>.
    Found 8-bit register for signal <template_array<147>>.
    Found 8-bit register for signal <template_array<148>>.
    Found 8-bit register for signal <template_array<149>>.
    Found 8-bit register for signal <template_array<150>>.
    Found 8-bit register for signal <template_array<151>>.
    Found 8-bit register for signal <template_array<152>>.
    Found 8-bit register for signal <template_array<153>>.
    Found 8-bit register for signal <template_array<154>>.
    Found 8-bit register for signal <template_array<155>>.
    Found 8-bit register for signal <template_array<156>>.
    Found 8-bit register for signal <template_array<157>>.
    Found 8-bit register for signal <template_array<158>>.
    Found 8-bit register for signal <template_array<159>>.
    Found 8-bit register for signal <template_array<160>>.
    Found 8-bit register for signal <template_array<161>>.
    Found 8-bit register for signal <template_array<162>>.
    Found 8-bit register for signal <template_array<163>>.
    Found 8-bit register for signal <template_array<164>>.
    Found 8-bit register for signal <template_array<165>>.
    Found 8-bit register for signal <template_array<166>>.
    Found 8-bit register for signal <template_array<167>>.
    Found 8-bit register for signal <template_array<168>>.
    Found 8-bit register for signal <template_array<169>>.
    Found 8-bit register for signal <template_array<170>>.
    Found 8-bit register for signal <template_array<171>>.
    Found 8-bit register for signal <template_array<172>>.
    Found 8-bit register for signal <template_array<173>>.
    Found 8-bit register for signal <template_array<174>>.
    Found 8-bit register for signal <template_array<175>>.
    Found 8-bit register for signal <template_array<176>>.
    Found 8-bit register for signal <template_array<177>>.
    Found 8-bit register for signal <template_array<178>>.
    Found 8-bit register for signal <template_array<179>>.
    Found 8-bit register for signal <template_array<180>>.
    Found 8-bit register for signal <template_array<181>>.
    Found 8-bit register for signal <template_array<182>>.
    Found 8-bit register for signal <template_array<183>>.
    Found 8-bit register for signal <template_array<184>>.
    Found 8-bit register for signal <template_array<185>>.
    Found 8-bit register for signal <template_array<186>>.
    Found 8-bit register for signal <template_array<187>>.
    Found 8-bit register for signal <template_array<188>>.
    Found 8-bit register for signal <template_array<189>>.
    Found 8-bit register for signal <template_array<190>>.
    Found 8-bit register for signal <template_array<191>>.
    Found 8-bit register for signal <template_array<192>>.
    Found 8-bit register for signal <template_array<193>>.
    Found 8-bit register for signal <template_array<194>>.
    Found 8-bit register for signal <template_array<195>>.
    Found 8-bit register for signal <template_array<196>>.
    Found 8-bit register for signal <template_array<197>>.
    Found 8-bit register for signal <template_array<198>>.
    Found 8-bit register for signal <template_array<199>>.
    Found 8-bit register for signal <template_array<200>>.
    Found 8-bit register for signal <template_array<201>>.
    Found 8-bit register for signal <template_array<202>>.
    Found 8-bit register for signal <template_array<203>>.
    Found 8-bit register for signal <template_array<204>>.
    Found 8-bit register for signal <template_array<205>>.
    Found 8-bit register for signal <template_array<206>>.
    Found 8-bit register for signal <template_array<207>>.
    Found 8-bit register for signal <template_array<208>>.
    Found 8-bit register for signal <template_array<209>>.
    Found 8-bit register for signal <template_array<210>>.
    Found 8-bit register for signal <template_array<211>>.
    Found 8-bit register for signal <template_array<212>>.
    Found 8-bit register for signal <template_array<213>>.
    Found 8-bit register for signal <template_array<214>>.
    Found 8-bit register for signal <template_array<215>>.
    Found 8-bit register for signal <template_array<216>>.
    Found 8-bit register for signal <template_array<217>>.
    Found 8-bit register for signal <template_array<218>>.
    Found 8-bit register for signal <template_array<219>>.
    Found 8-bit register for signal <template_array<220>>.
    Found 8-bit register for signal <template_array<221>>.
    Found 8-bit register for signal <template_array<222>>.
    Found 8-bit register for signal <template_array<223>>.
    Found 8-bit register for signal <template_array<224>>.
    Found 8-bit register for signal <template_array<225>>.
    Found 8-bit register for signal <template_array<226>>.
    Found 8-bit register for signal <template_array<227>>.
    Found 8-bit register for signal <template_array<228>>.
    Found 8-bit register for signal <template_array<229>>.
    Found 8-bit register for signal <template_array<230>>.
    Found 8-bit register for signal <template_array<231>>.
    Found 8-bit register for signal <template_array<232>>.
    Found 8-bit register for signal <template_array<233>>.
    Found 8-bit register for signal <template_array<234>>.
    Found 8-bit register for signal <template_array<235>>.
    Found 8-bit register for signal <template_array<236>>.
    Found 8-bit register for signal <template_array<237>>.
    Found 8-bit register for signal <template_array<238>>.
    Found 8-bit register for signal <template_array<239>>.
    Found 8-bit register for signal <template_array<240>>.
    Found 8-bit register for signal <template_array<241>>.
    Found 8-bit register for signal <template_array<242>>.
    Found 8-bit register for signal <search_array<0>>.
    Found 8-bit register for signal <search_array<1>>.
    Found 8-bit register for signal <search_array<2>>.
    Found 8-bit register for signal <search_array<3>>.
    Found 8-bit register for signal <search_array<4>>.
    Found 8-bit register for signal <search_array<5>>.
    Found 8-bit register for signal <search_array<6>>.
    Found 8-bit register for signal <search_array<7>>.
    Found 8-bit register for signal <search_array<8>>.
    Found 8-bit register for signal <search_array<9>>.
    Found 8-bit register for signal <search_array<10>>.
    Found 8-bit register for signal <search_array<11>>.
    Found 8-bit register for signal <search_array<12>>.
    Found 8-bit register for signal <search_array<13>>.
    Found 8-bit register for signal <search_array<14>>.
    Found 8-bit register for signal <search_array<15>>.
    Found 8-bit register for signal <search_array<16>>.
    Found 8-bit register for signal <search_array<17>>.
    Found 8-bit register for signal <search_array<18>>.
    Found 8-bit register for signal <search_array<19>>.
    Found 8-bit register for signal <search_array<20>>.
    Found 8-bit register for signal <search_array<21>>.
    Found 8-bit register for signal <search_array<22>>.
    Found 8-bit register for signal <search_array<23>>.
    Found 8-bit register for signal <search_array<24>>.
    Found 8-bit register for signal <search_array<25>>.
    Found 8-bit register for signal <search_array<26>>.
    Found 8-bit register for signal <search_array<27>>.
    Found 8-bit register for signal <search_array<28>>.
    Found 8-bit register for signal <search_array<29>>.
    Found 8-bit register for signal <search_array<30>>.
    Found 8-bit register for signal <search_array<31>>.
    Found 8-bit register for signal <search_array<32>>.
    Found 8-bit register for signal <search_array<33>>.
    Found 8-bit register for signal <search_array<34>>.
    Found 8-bit register for signal <search_array<35>>.
    Found 8-bit register for signal <search_array<36>>.
    Found 8-bit register for signal <search_array<37>>.
    Found 8-bit register for signal <search_array<38>>.
    Found 8-bit register for signal <search_array<39>>.
    Found 8-bit register for signal <search_array<40>>.
    Found 8-bit register for signal <search_array<41>>.
    Found 8-bit register for signal <search_array<42>>.
    Found 8-bit register for signal <search_array<43>>.
    Found 8-bit register for signal <search_array<44>>.
    Found 8-bit register for signal <search_array<45>>.
    Found 8-bit register for signal <search_array<46>>.
    Found 8-bit register for signal <search_array<47>>.
    Found 8-bit register for signal <search_array<48>>.
    Found 8-bit register for signal <search_array<49>>.
    Found 8-bit register for signal <search_array<50>>.
    Found 8-bit register for signal <search_array<51>>.
    Found 8-bit register for signal <search_array<52>>.
    Found 8-bit register for signal <search_array<53>>.
    Found 8-bit register for signal <search_array<54>>.
    Found 8-bit register for signal <search_array<55>>.
    Found 8-bit register for signal <search_array<56>>.
    Found 8-bit register for signal <search_array<57>>.
    Found 8-bit register for signal <search_array<58>>.
    Found 8-bit register for signal <search_array<59>>.
    Found 8-bit register for signal <search_array<60>>.
    Found 8-bit register for signal <search_array<61>>.
    Found 8-bit register for signal <search_array<62>>.
    Found 8-bit register for signal <search_array<63>>.
    Found 8-bit register for signal <search_array<64>>.
    Found 8-bit register for signal <search_array<65>>.
    Found 8-bit register for signal <search_array<66>>.
    Found 8-bit register for signal <search_array<67>>.
    Found 8-bit register for signal <search_array<68>>.
    Found 8-bit register for signal <search_array<69>>.
    Found 8-bit register for signal <search_array<70>>.
    Found 8-bit register for signal <search_array<71>>.
    Found 8-bit register for signal <search_array<72>>.
    Found 8-bit register for signal <search_array<73>>.
    Found 8-bit register for signal <search_array<74>>.
    Found 8-bit register for signal <search_array<75>>.
    Found 8-bit register for signal <search_array<76>>.
    Found 8-bit register for signal <search_array<77>>.
    Found 8-bit register for signal <search_array<78>>.
    Found 8-bit register for signal <search_array<79>>.
    Found 8-bit register for signal <search_array<80>>.
    Found 8-bit register for signal <search_array<81>>.
    Found 8-bit register for signal <search_array<82>>.
    Found 8-bit register for signal <search_array<83>>.
    Found 8-bit register for signal <search_array<84>>.
    Found 8-bit register for signal <search_array<85>>.
    Found 8-bit register for signal <search_array<86>>.
    Found 8-bit register for signal <search_array<87>>.
    Found 8-bit register for signal <search_array<88>>.
    Found 8-bit register for signal <search_array<89>>.
    Found 8-bit register for signal <search_array<90>>.
    Found 8-bit register for signal <search_array<91>>.
    Found 8-bit register for signal <search_array<92>>.
    Found 8-bit register for signal <search_array<93>>.
    Found 8-bit register for signal <search_array<94>>.
    Found 8-bit register for signal <search_array<95>>.
    Found 8-bit register for signal <search_array<96>>.
    Found 8-bit register for signal <search_array<97>>.
    Found 8-bit register for signal <search_array<98>>.
    Found 8-bit register for signal <search_array<99>>.
    Found 8-bit register for signal <search_array<100>>.
    Found 8-bit register for signal <search_array<101>>.
    Found 8-bit register for signal <search_array<102>>.
    Found 8-bit register for signal <search_array<103>>.
    Found 8-bit register for signal <search_array<104>>.
    Found 8-bit register for signal <search_array<105>>.
    Found 8-bit register for signal <search_array<106>>.
    Found 8-bit register for signal <search_array<107>>.
    Found 8-bit register for signal <search_array<108>>.
    Found 8-bit register for signal <search_array<109>>.
    Found 8-bit register for signal <search_array<110>>.
    Found 8-bit register for signal <search_array<111>>.
    Found 8-bit register for signal <search_array<112>>.
    Found 8-bit register for signal <search_array<113>>.
    Found 8-bit register for signal <search_array<114>>.
    Found 8-bit register for signal <search_array<115>>.
    Found 8-bit register for signal <search_array<116>>.
    Found 8-bit register for signal <search_array<117>>.
    Found 8-bit register for signal <search_array<118>>.
    Found 8-bit register for signal <search_array<119>>.
    Found 8-bit register for signal <search_array<120>>.
    Found 8-bit register for signal <search_array<121>>.
    Found 8-bit register for signal <search_array<122>>.
    Found 8-bit register for signal <search_array<123>>.
    Found 8-bit register for signal <search_array<124>>.
    Found 8-bit register for signal <search_array<125>>.
    Found 8-bit register for signal <search_array<126>>.
    Found 8-bit register for signal <search_array<127>>.
    Found 8-bit register for signal <search_array<128>>.
    Found 8-bit register for signal <search_array<129>>.
    Found 8-bit register for signal <search_array<130>>.
    Found 8-bit register for signal <search_array<131>>.
    Found 8-bit register for signal <search_array<132>>.
    Found 8-bit register for signal <search_array<133>>.
    Found 8-bit register for signal <search_array<134>>.
    Found 8-bit register for signal <search_array<135>>.
    Found 8-bit register for signal <search_array<136>>.
    Found 8-bit register for signal <search_array<137>>.
    Found 8-bit register for signal <search_array<138>>.
    Found 8-bit register for signal <search_array<139>>.
    Found 8-bit register for signal <search_array<140>>.
    Found 8-bit register for signal <search_array<141>>.
    Found 8-bit register for signal <search_array<142>>.
    Found 8-bit register for signal <search_array<143>>.
    Found 8-bit register for signal <search_array<144>>.
    Found 8-bit register for signal <search_array<145>>.
    Found 8-bit register for signal <search_array<146>>.
    Found 8-bit register for signal <search_array<147>>.
    Found 8-bit register for signal <search_array<148>>.
    Found 8-bit register for signal <search_array<149>>.
    Found 8-bit register for signal <search_array<150>>.
    Found 8-bit register for signal <search_array<151>>.
    Found 8-bit register for signal <search_array<152>>.
    Found 8-bit register for signal <search_array<153>>.
    Found 8-bit register for signal <search_array<154>>.
    Found 8-bit register for signal <search_array<155>>.
    Found 8-bit register for signal <search_array<156>>.
    Found 8-bit register for signal <search_array<157>>.
    Found 8-bit register for signal <search_array<158>>.
    Found 8-bit register for signal <search_array<159>>.
    Found 8-bit register for signal <search_array<160>>.
    Found 8-bit register for signal <search_array<161>>.
    Found 8-bit register for signal <search_array<162>>.
    Found 8-bit register for signal <search_array<163>>.
    Found 8-bit register for signal <search_array<164>>.
    Found 8-bit register for signal <search_array<165>>.
    Found 8-bit register for signal <search_array<166>>.
    Found 8-bit register for signal <search_array<167>>.
    Found 8-bit register for signal <search_array<168>>.
    Found 8-bit register for signal <search_array<169>>.
    Found 8-bit register for signal <search_array<170>>.
    Found 8-bit register for signal <search_array<171>>.
    Found 8-bit register for signal <search_array<172>>.
    Found 8-bit register for signal <search_array<173>>.
    Found 8-bit register for signal <search_array<174>>.
    Found 8-bit register for signal <search_array<175>>.
    Found 8-bit register for signal <search_array<176>>.
    Found 8-bit register for signal <search_array<177>>.
    Found 8-bit register for signal <search_array<178>>.
    Found 8-bit register for signal <search_array<179>>.
    Found 8-bit register for signal <search_array<180>>.
    Found 8-bit register for signal <search_array<181>>.
    Found 8-bit register for signal <search_array<182>>.
    Found 8-bit register for signal <search_array<183>>.
    Found 8-bit register for signal <search_array<184>>.
    Found 8-bit register for signal <search_array<185>>.
    Found 8-bit register for signal <search_array<186>>.
    Found 8-bit register for signal <search_array<187>>.
    Found 8-bit register for signal <search_array<188>>.
    Found 8-bit register for signal <search_array<189>>.
    Found 8-bit register for signal <search_array<190>>.
    Found 8-bit register for signal <search_array<191>>.
    Found 8-bit register for signal <search_array<192>>.
    Found 8-bit register for signal <search_array<193>>.
    Found 8-bit register for signal <search_array<194>>.
    Found 8-bit register for signal <search_array<195>>.
    Found 8-bit register for signal <search_array<196>>.
    Found 8-bit register for signal <search_array<197>>.
    Found 8-bit register for signal <search_array<198>>.
    Found 8-bit register for signal <search_array<199>>.
    Found 8-bit register for signal <search_array<200>>.
    Found 8-bit register for signal <search_array<201>>.
    Found 8-bit register for signal <search_array<202>>.
    Found 8-bit register for signal <search_array<203>>.
    Found 8-bit register for signal <search_array<204>>.
    Found 8-bit register for signal <search_array<205>>.
    Found 8-bit register for signal <search_array<206>>.
    Found 8-bit register for signal <search_array<207>>.
    Found 8-bit register for signal <search_array<208>>.
    Found 8-bit register for signal <search_array<209>>.
    Found 8-bit register for signal <search_array<210>>.
    Found 8-bit register for signal <search_array<211>>.
    Found 8-bit register for signal <search_array<212>>.
    Found 8-bit register for signal <search_array<213>>.
    Found 8-bit register for signal <search_array<214>>.
    Found 8-bit register for signal <search_array<215>>.
    Found 8-bit register for signal <search_array<216>>.
    Found 8-bit register for signal <search_array<217>>.
    Found 8-bit register for signal <search_array<218>>.
    Found 8-bit register for signal <search_array<219>>.
    Found 8-bit register for signal <search_array<220>>.
    Found 8-bit register for signal <search_array<221>>.
    Found 8-bit register for signal <search_array<222>>.
    Found 8-bit register for signal <search_array<223>>.
    Found 8-bit register for signal <search_array<224>>.
    Found 8-bit register for signal <search_array<225>>.
    Found 8-bit register for signal <search_array<226>>.
    Found 8-bit register for signal <search_array<227>>.
    Found 8-bit register for signal <search_array<228>>.
    Found 8-bit register for signal <search_array<229>>.
    Found 8-bit register for signal <search_array<230>>.
    Found 8-bit register for signal <search_array<231>>.
    Found 8-bit register for signal <search_array<232>>.
    Found 8-bit register for signal <search_array<233>>.
    Found 8-bit register for signal <search_array<234>>.
    Found 8-bit register for signal <search_array<235>>.
    Found 8-bit register for signal <search_array<236>>.
    Found 8-bit register for signal <search_array<237>>.
    Found 8-bit register for signal <search_array<238>>.
    Found 8-bit register for signal <search_array<239>>.
    Found 8-bit register for signal <search_array<240>>.
    Found 8-bit register for signal <search_array<241>>.
    Found 8-bit register for signal <search_array<242>>.
    Found 12-bit register for signal <sad_array<0><0>>.
    Found 12-bit register for signal <sad_array<0><1>>.
    Found 12-bit register for signal <sad_array<0><2>>.
    Found 12-bit register for signal <sad_array<0><3>>.
    Found 12-bit register for signal <sad_array<0><4>>.
    Found 12-bit register for signal <sad_array<0><5>>.
    Found 12-bit register for signal <sad_array<0><6>>.
    Found 12-bit register for signal <sad_array<0><7>>.
    Found 12-bit register for signal <sad_array<0><8>>.
    Found 12-bit register for signal <sad_array<0><9>>.
    Found 12-bit register for signal <sad_array<0><10>>.
    Found 12-bit register for signal <sad_array<0><11>>.
    Found 12-bit register for signal <sad_array<0><12>>.
    Found 12-bit register for signal <sad_array<0><13>>.
    Found 12-bit register for signal <sad_array<0><14>>.
    Found 12-bit register for signal <sad_array<0><15>>.
    Found 12-bit register for signal <sad_array<1><0>>.
    Found 12-bit register for signal <sad_array<1><1>>.
    Found 12-bit register for signal <sad_array<1><2>>.
    Found 12-bit register for signal <sad_array<1><3>>.
    Found 12-bit register for signal <sad_array<1><4>>.
    Found 12-bit register for signal <sad_array<1><5>>.
    Found 12-bit register for signal <sad_array<1><6>>.
    Found 12-bit register for signal <sad_array<1><7>>.
    Found 12-bit register for signal <sad_array<1><8>>.
    Found 12-bit register for signal <sad_array<1><9>>.
    Found 12-bit register for signal <sad_array<1><10>>.
    Found 12-bit register for signal <sad_array<1><11>>.
    Found 12-bit register for signal <sad_array<1><12>>.
    Found 12-bit register for signal <sad_array<1><13>>.
    Found 12-bit register for signal <sad_array<1><14>>.
    Found 12-bit register for signal <sad_array<1><15>>.
    Found 12-bit register for signal <sad_array<2><0>>.
    Found 12-bit register for signal <sad_array<2><1>>.
    Found 12-bit register for signal <sad_array<2><2>>.
    Found 12-bit register for signal <sad_array<2><3>>.
    Found 12-bit register for signal <sad_array<2><4>>.
    Found 12-bit register for signal <sad_array<2><5>>.
    Found 12-bit register for signal <sad_array<2><6>>.
    Found 12-bit register for signal <sad_array<2><7>>.
    Found 12-bit register for signal <sad_array<2><8>>.
    Found 12-bit register for signal <sad_array<2><9>>.
    Found 12-bit register for signal <sad_array<2><10>>.
    Found 12-bit register for signal <sad_array<2><11>>.
    Found 12-bit register for signal <sad_array<2><12>>.
    Found 12-bit register for signal <sad_array<2><13>>.
    Found 12-bit register for signal <sad_array<2><14>>.
    Found 12-bit register for signal <sad_array<2><15>>.
    Found 12-bit register for signal <sad_array<3><0>>.
    Found 12-bit register for signal <sad_array<3><1>>.
    Found 12-bit register for signal <sad_array<3><2>>.
    Found 12-bit register for signal <sad_array<3><3>>.
    Found 12-bit register for signal <sad_array<3><4>>.
    Found 12-bit register for signal <sad_array<3><5>>.
    Found 12-bit register for signal <sad_array<3><6>>.
    Found 12-bit register for signal <sad_array<3><7>>.
    Found 12-bit register for signal <sad_array<3><8>>.
    Found 12-bit register for signal <sad_array<3><9>>.
    Found 12-bit register for signal <sad_array<3><10>>.
    Found 12-bit register for signal <sad_array<3><11>>.
    Found 12-bit register for signal <sad_array<3><12>>.
    Found 12-bit register for signal <sad_array<3><13>>.
    Found 12-bit register for signal <sad_array<3><14>>.
    Found 12-bit register for signal <sad_array<3><15>>.
    Found 4-bit register for signal <disparityArray<0>>.
    Found 4-bit register for signal <disparityArray<1>>.
    Found 4-bit register for signal <disparityArray<2>>.
    Found 4-bit register for signal <disparityArray<3>>.
    Found 32-bit register for signal <ndx_t>.
    Found 1-bit register for signal <junk_t>.
    Found 32-bit register for signal <ndx_s>.
    Found 1-bit register for signal <junk_s>.
    Found 32-bit register for signal <f2h_t_rd>.
    Found 32-bit register for signal <f2h_s_rd>.
    Found 32-bit register for signal <f2h_sad_rd>.
    Found 32-bit register for signal <ndx_sad>.
    Found 32-bit register for signal <f2h_disp_rd>.
    Found 1-bit register for signal <disp_ready>.
    Found 1-bit register for signal <data_in>.
    Found 8-bit register for signal <template_array<0>>.
    Found finite state machine <FSM_1> for signal <ndx_sad>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_I (rising_edge)                            |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <ndx_t[31]_GND_18_o_add_1142_OUT> created at line 294.
    Found 32-bit adder for signal <ndx_s[31]_GND_18_o_add_1636_OUT> created at line 331.
    Found 32-bit adder for signal <f2h_t_rd[31]_GND_18_o_add_1639_OUT> created at line 350.
    Found 32-bit adder for signal <f2h_s_rd[31]_GND_18_o_add_1642_OUT> created at line 353.
    Found 32-bit adder for signal <f2h_sad_rd[31]_GND_18_o_add_1645_OUT> created at line 356.
    Found 32-bit adder for signal <f2h_disp_rd[31]_GND_18_o_add_1648_OUT> created at line 359.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <template_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <template_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 2048 flip-flops were inferred for signal <search_array>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 8-bit 243-to-1 multiplexer for signal <ndx_t[7]_X_18_o_wide_mux_651_OUT> created at line 276.
    Found 8-bit 243-to-1 multiplexer for signal <ndx_s[7]_X_18_o_wide_mux_1145_OUT> created at line 312.
    Found 8-bit 243-to-1 multiplexer for signal <templ_O> created at line 564.
    Found 8-bit 243-to-1 multiplexer for signal <search_O> created at line 565.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][0][11]_wide_mux_12026_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][1][11]_wide_mux_12027_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][2][11]_wide_mux_12028_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][3][11]_wide_mux_12029_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][4][11]_wide_mux_12030_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][5][11]_wide_mux_12031_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][6][11]_wide_mux_12032_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][7][11]_wide_mux_12033_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][8][11]_wide_mux_12034_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][9][11]_wide_mux_12035_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][10][11]_wide_mux_12036_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][11][11]_wide_mux_12037_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][12][11]_wide_mux_12038_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][13][11]_wide_mux_12039_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][14][11]_wide_mux_12040_OUT> created at line 566.
    Found 12-bit 4-to-1 multiplexer for signal <ndx_sad[1]_sad_array[3][15][11]_wide_mux_12041_OUT> created at line 566.
    Found 12-bit 16-to-1 multiplexer for signal <n2055> created at line 566.
    Found 4-bit 4-to-1 multiplexer for signal <disp_O<3:0>> created at line 567.
    Found 32-bit comparator greater for signal <GND_18_o_f2h_t_rd_next[31]_LessThan_71_o> created at line 220
    Found 32-bit comparator greater for signal <GND_18_o_f2h_s_rd_next[31]_LessThan_73_o> created at line 226
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 4868 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 464 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sad_wrapper> synthesized.

Synthesizing Unit <sadAlgorithm_9x9>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/sadAlgorithm_9x9.vhd".
        SAD_SIZE = 12
        WIN_CNT = 9
    Found 14-bit register for signal <sad_sum>.
    Found 1-bit register for signal <data_out>.
    Found 32-bit register for signal <ndx>.
    Found 2-bit register for signal <present_state>.
    Found 8-bit register for signal <more>.
    Found 8-bit register for signal <less>.
    Found 32-bit register for signal <counter>.
    Found finite state machine <FSM_2> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk_I (rising_edge)                            |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <counter[31]_GND_19_o_add_165_OUT> created at line 210.
    Found 14-bit adder for signal <sad_sum[13]_GND_19_o_add_166_OUT> created at line 211.
    Found 32-bit adder for signal <ndx[31]_GND_19_o_add_167_OUT> created at line 212.
    Found 8-bit 81-to-1 multiplexer for signal <ndx[6]_X_19_o_wide_mux_178_OUT> created at line 239.
    Found 8-bit 81-to-1 multiplexer for signal <ndx[6]_X_19_o_wide_mux_181_OUT> created at line 243.
    Found 32-bit comparator greater for signal <GND_19_o_counter[31]_LessThan_169_o> created at line 217
    Found 8-bit comparator greater for signal <ndx[6]_ndx[6]_LessThan_178_o> created at line 238
    Found 14-bit comparator greater for signal <sad_sum[13]_GND_19_o_LessThan_193_o> created at line 272
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sadAlgorithm_9x9> synthesized.

Synthesizing Unit <minComparator>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/sad_fifo_9x9/top_level/minComparator.vhd".
        SAD_SIZE = 12
        POS_SIZE = 4
    Found 4-bit register for signal <pos_out>.
    Found 12-bit register for signal <sad_out>.
    Found 12-bit comparator greater for signal <sad1[11]_sad0[11]_LessThan_5_o> created at line 63
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <minComparator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 201
 14-bit adder                                          : 64
 26-bit adder                                          : 2
 32-bit adder                                          : 134
 32-bit subtractor                                     : 1
# Registers                                            : 1075
 1-bit register                                        : 70
 12-bit register                                       : 124
 14-bit register                                       : 64
 26-bit register                                       : 2
 32-bit register                                       : 135
 4-bit register                                        : 64
 7-bit register                                        : 1
 8-bit register                                        : 615
# Comparators                                          : 254
 12-bit comparator greater                             : 60
 14-bit comparator greater                             : 64
 32-bit comparator greater                             : 66
 8-bit comparator greater                              : 64
# Multiplexers                                         : 1342
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 163
 12-bit 16-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 124
 12-bit 4-to-1 multiplexer                             : 16
 14-bit 2-to-1 multiplexer                             : 128
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 141
 4-bit 2-to-1 multiplexer                              : 60
 4-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 565
 8-bit 243-to-1 multiplexer                            : 4
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 1
 8-bit 81-to-1 multiplexer                             : 128
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 66

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/adder_10.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../fifo.ngc>.
Loading core <adder_10> for timing and area information for instance <subber>.
Loading core <fifo> for timing and area information for instance <fifo>.

Synthesizing (advanced) Unit <sadAlgorithm_9x9>.
The following registers are absorbed into counter <ndx>: 1 register on signal <ndx>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <sadAlgorithm_9x9> synthesized (advanced).

Synthesizing (advanced) Unit <sad_wrapper>.
The following registers are absorbed into counter <f2h_t_rd>: 1 register on signal <f2h_t_rd>.
The following registers are absorbed into counter <f2h_s_rd>: 1 register on signal <f2h_s_rd>.
The following registers are absorbed into counter <f2h_sad_rd>: 1 register on signal <f2h_sad_rd>.
The following registers are absorbed into counter <f2h_disp_rd>: 1 register on signal <f2h_disp_rd>.
Unit <sad_wrapper> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <timer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 71
 14-bit adder                                          : 64
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
# Counters                                             : 134
 26-bit up counter                                     : 2
 32-bit up counter                                     : 132
# Registers                                            : 7733
 Flip-Flops                                            : 7733
# Comparators                                          : 254
 12-bit comparator greater                             : 60
 14-bit comparator greater                             : 64
 32-bit comparator greater                             : 66
 8-bit comparator greater                              : 64
# Multiplexers                                         : 1407
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 163
 1-bit 243-to-1 multiplexer                            : 16
 1-bit 4-to-1 multiplexer                              : 196
 12-bit 16-to-1 multiplexer                            : 1
 12-bit 2-to-1 multiplexer                             : 124
 14-bit 2-to-1 multiplexer                             : 128
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 13
 4-bit 2-to-1 multiplexer                              : 60
 8-bit 2-to-1 multiplexer                              : 565
 8-bit 243-to-1 multiplexer                            : 2
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 6-to-1 multiplexer                              : 1
 8-bit 81-to-1 multiplexer                             : 128
# FSMs                                                 : 66

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <top_level>: instances <producer_timer>, <consumer_timer> of unit <timer> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sad_wrappings/FSM_1> on signal <ndx_sad[1:2]> with sequential encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 00
 00000000000000000000000000000001 | 01
 00000000000000000000000000000010 | 10
 00000000000000000000000000000011 | 11
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
Optimizing FSM <sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/FSM_2> on signal <present_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 00
 s1    | 01
 s2    | 10
 s3    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------
WARNING:Xst:2677 - Node <producer_timer/count_11> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_12> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_13> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_14> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_15> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_16> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_17> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_18> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_19> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_20> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_21> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_22> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_23> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_24> of sequential type is unconnected in block <top_level>.
WARNING:Xst:2677 - Node <producer_timer/count_25> of sequential type is unconnected in block <top_level>.

Optimizing unit <top_level> ...

Optimizing unit <sad_wrapper> ...

Optimizing unit <sadAlgorithm_9x9> ...

Optimizing unit <minComparator> ...
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[2].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[2].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[3].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[4].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[4].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[5].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[6].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[0].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[0].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[0].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[1].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[1].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[2].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[2].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[3].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[4].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[4].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[0].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[0].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[0].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[1].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[1].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[2].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[2].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[3].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[4].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[4].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[5].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[6].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[0].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[0].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[0].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[1].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[1].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[2].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[0].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[0].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[1].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[2].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[0].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[0].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[1].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[2].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[0].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[0].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[1].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[2].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[0].g_minComp2[0].i_minComp2/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[1].g_minComp2[0].i_minComp2/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[2].g_minComp2[0].i_minComp2/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[3].g_minComp2[0].i_minComp2/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[5].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[6].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[0].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[0].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[0].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[1].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[1].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[2].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[2].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[3].i_minComp8/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[4].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[4].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[5].i_minComp8/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[6].i_minComp8/pos_out_1> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[0].i_minComp4/pos_out_2> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[0].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[1].i_minComp4/pos_out_3> (without init value) has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/data_out> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_11> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_10> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_9> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_8> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_7> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_6> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_5> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_4> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_3> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_2> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_1> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[3].i_minResult/sad_out_0> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_11> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_10> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_9> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_8> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_7> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_6> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_5> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_4> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_3> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_2> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_1> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[2].i_minResult/sad_out_0> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_11> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_10> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_9> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_8> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_7> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_6> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_5> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_4> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_3> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_2> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_1> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[1].i_minResult/sad_out_0> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_11> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_10> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_9> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_8> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_7> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_6> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_5> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_4> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_3> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_2> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_1> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:2677 - Node <g_minResult[0].i_minResult/sad_out_0> of sequential type is unconnected in block <sad_wrappings>.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[7].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[7].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[7].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[6].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[6].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[5].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[5].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[4].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[3].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[3].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[2].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[1].g_minComp8[1].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[7].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[7].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[7].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[6].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[6].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[5].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[5].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[4].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[3].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[3].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[2].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[0].g_minComp8[1].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[7].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[7].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[7].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[6].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[6].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[5].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[5].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[4].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[3].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[3].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[2].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[3].g_minComp8[1].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[7].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[7].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[7].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[6].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[6].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[5].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[5].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[4].i_minComp8/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[3].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[3].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[2].i_minComp8/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp8[2].g_minComp8[1].i_minComp8/pos_out_1> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[3].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[3].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[2].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[3].g_minComp4[1].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[3].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[3].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[2].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[2].g_minComp4[1].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[3].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[3].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[2].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[1].g_minComp4[1].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[3].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[3].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[2].i_minComp4/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp4[0].g_minComp4[1].i_minComp4/pos_out_2> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[3].g_minComp2[1].i_minComp2/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[2].g_minComp2[1].i_minComp2/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[1].g_minComp2[1].i_minComp2/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <g_sadComp2[0].g_minComp2[1].i_minComp2/pos_out_3> (without init value) has a constant value of 1 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_28> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_27> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_26> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_25> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_24> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_23> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_22> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_21> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_20> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_19> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_18> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_17> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_16> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_15> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_14> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_13> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_12> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_11> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_10> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_9> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_8> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_7> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_6> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_5> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_4> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_3> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_31> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_30> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_29> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_28> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_27> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_26> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_25> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_24> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_23> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_22> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_21> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_20> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_19> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_18> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_17> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_16> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_15> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_14> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_13> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_12> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_11> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_10> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_9> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_t_rd_8> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_31> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_30> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_29> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_29> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_28> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_27> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_26> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_25> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_24> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_23> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_22> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_21> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_20> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_19> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_18> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_17> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_16> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_15> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_14> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_13> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_12> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_11> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_10> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_9> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_8> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_7> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_6> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_5> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_4> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_disp_rd_2> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_31> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_30> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_29> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_28> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_27> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_26> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_25> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_24> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_23> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_22> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_21> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_20> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_19> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_18> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_17> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_16> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_15> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_14> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_13> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_12> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_11> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_10> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_9> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_s_rd_8> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_31> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <f2h_sad_rd_30> has a constant value of 0 in block <sad_wrappings>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_0> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_0>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_0> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_0>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_0> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_0> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_0> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_1> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_1>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_1> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_1>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_1> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_1> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_1> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/data_out> in Unit <sad_wrappings> is equivalent to the following 31 FFs/Latches, which will be removed : <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/data_out>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/data_out> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/data_out>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/data_out> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/data_out> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_2> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_2> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_2>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_2> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_2>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_2> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_2>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_2> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_2> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_3> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_3> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_3>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_3> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_3>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_3> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_3>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_3> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_3> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_4> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_4> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_4>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_4> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_4>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_4> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_4>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_4> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_4> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_5> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_5> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_5>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_5> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_5>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_5> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_5>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_5> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_5> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_6> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_6> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_6>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_6> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_6>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_6> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_6>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_6> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_6> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_7> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_7> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_7>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_7> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_7>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_7> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_7>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_7> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_7> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_8> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_8> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_8>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_8> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_8>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_8> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_8>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_8> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_8> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_9> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_9> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_9>
   <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_9> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_9>
   <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_9> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_9>
   <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_9> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_9> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_0> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_0>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_0> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_0>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_0> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_0>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_0> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_0>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_0> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_0> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_1> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_1>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_1> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_1>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_1> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_1>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_1> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_1>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_1> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_1> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_2> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_2>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_2> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_2>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_2> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_2>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_2> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_2>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_2> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_2> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_3> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_3>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_3> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_3>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_3> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_3>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_3> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_3>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_3> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_3> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd1> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd1>
   <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd1>
   <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd1>
   <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd1>
   <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd1> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd1>
   <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd1>
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_4> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_4>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_4> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_4>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_4> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_4>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_4> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_4>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_4> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_4> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd2> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd2>
   <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd2>
   <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd2>
   <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/present_state_FSM_FFd2>
   <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/present_state_FSM_FFd2> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/present_state_FSM_FFd2>
   <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/present_state_FSM_FFd2>
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_5> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_5>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_5> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_5>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_5> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_5>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_5> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_5>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_5> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_5> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_6> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_6>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_6> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_6>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_6> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_6>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_6> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_6>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_6> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_6> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_7> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_7>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_7> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_7>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_7> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_7>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_7> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_7>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_7> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_7> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_8> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_8>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_8> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_8>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_8> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_8>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_8> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_8>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_8> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_8> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_9> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_9>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_9> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_9>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_9> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_9>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_9> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_9>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_9> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_9> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_10> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_10>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_10> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_10>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_10> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_10>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_10> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_10>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_10> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_10> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_11> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_11>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_11> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_11>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_11> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_11>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_11> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_11>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_11> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_11> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_12> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_12>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_12> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_12>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_12> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_12>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_12> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_12>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_12> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_12> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_13> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_13>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_13> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_13>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_13> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_13>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_13> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_13>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_13> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_13> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_14> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_14>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_14> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_14>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_14> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_14>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_14> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_14>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_14> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_14> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_20> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_20>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_20> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_20>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_20> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_20>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_20> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_20>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_20> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_20> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_15> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_15>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_15> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_15>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_15> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_15>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_15> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_15>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_15> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_15> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_21> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_21>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_21> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_21>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_21> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_21>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_21> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_21>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_21> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_21> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_16> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_16>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_16> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_16>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_16> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_16>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_16> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_16>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_16> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_16> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_22> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_22>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_22> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_22>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_22> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_22>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_22> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_22>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_22> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_22> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_17> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_17>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_17> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_17>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_17> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_17>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_17> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_17>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_17> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_17> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_23> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_23>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_23> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_23>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_23> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_23>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_23> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_23>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_23> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_23> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_10> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_10>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_10> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_10>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_10> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_10>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_10> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_10>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_10> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_10> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_18> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_18>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_18> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_18>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_18> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_18>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_18> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_18>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_18> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_18> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_24> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_24>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_24> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_24>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_24> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_24>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_24> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_24>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_24> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_24> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_11> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_11>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_11> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_11>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_11> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_11>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_11> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_11>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_11> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_11> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_19> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_19>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_19> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_19>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_19> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_19>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_19> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_19>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_19> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_19> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_30> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_30>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_30> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_30>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_30> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_30>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_30> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_30>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_30> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_30> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_12> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_12>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_12> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_12>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_12> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_12>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_12> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_12>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_12> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_12> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_25> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_25>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_25> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_25>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_25> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_25>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_25> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_25>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_25> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_25> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_31> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_31>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_31> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_31>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_31> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_31>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_31> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_31>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_31> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_31> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_13> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_13>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_13> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_13>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_13> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_13>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_13> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_13>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_13> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_13> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_26> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_26>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_26> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_26>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_26> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_26>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_26> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_26>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_26> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_26> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_27> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_27>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_27> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_27>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_27> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_27>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_27> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_27>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_27> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_27> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_14> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_14>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_14> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_14>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_14> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_14>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_14> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_14>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_14> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_14> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_28> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_28>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_28> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_28>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_28> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_28>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_28> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_28>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_28> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_28> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_15> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_15>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_15> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_15>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_15> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_15>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_15> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_15>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_15> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_15> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_20> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_20>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_20> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_20>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_20> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_20>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_20> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_20>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_20> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_20> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_29> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_29>
   <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_29> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_29>
   <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_29> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_29>
   <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_29> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/ndx_29>
   <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/ndx_29> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/ndx_29> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_16> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_16>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_16> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_16>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_16> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_16>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_16> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_16>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_16> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_16> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_21> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_21>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_21> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_21>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_21> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_21>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_21> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_21>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_21> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_21> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_22> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_22>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_22> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_22>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_22> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_22>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_22> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_22>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_22> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_22> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_17> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_17>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_17> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_17>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_17> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_17>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_17> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_17>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_17> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_17> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_23> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_23>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_23> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_23>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_23> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_23>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_23> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_23>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_23> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_23> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_18> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_18>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_18> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_18>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_18> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_18>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_18> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_18>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_18> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_18> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_24> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_24>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_24> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_24>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_24> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_24>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_24> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_24>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_24> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_24> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_19> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_19>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_19> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_19>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_19> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_19>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_19> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_19>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_19> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_19> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_30> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_30>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_30> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_30>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_30> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_30>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_30> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_30>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_30> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_30> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_25> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_25>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_25> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_25>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_25> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_25>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_25> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_25>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_25> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_25> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_31> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_31>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_31> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_31>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_31> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_31>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_31> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_31>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_31> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_31> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_26> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_26>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_26> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_26>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_26> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_26>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_26> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_26>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_26> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_26> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_27> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_27>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_27> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_27>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_27> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_27>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_27> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_27>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_27> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_27> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_28> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_28>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_28> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_28>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_28> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_28>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_28> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_28>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_28> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_28> 
INFO:Xst:2261 - The FF/Latch <g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/counter_29> in Unit <sad_wrappings> is equivalent to the following 63 FFs/Latches, which will be removed : <g_signed_sad[3].g_signed_sad_calc[14].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[13].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[12].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[11].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[10].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[9].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[8].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[7].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[6].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[5].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[4].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[3].i_sad_alg_9x9/counter_29>
   <g_signed_sad[3].g_signed_sad_calc[2].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[1].i_sad_alg_9x9/counter_29> <g_signed_sad[3].g_signed_sad_calc[0].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[14].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[13].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[12].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[11].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[10].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[9].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[8].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[7].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[6].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[5].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[4].i_sad_alg_9x9/counter_29>
   <g_signed_sad[2].g_signed_sad_calc[3].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[2].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[1].i_sad_alg_9x9/counter_29> <g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[15].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[14].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[13].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[12].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[11].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[10].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[9].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[8].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[7].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[6].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[5].i_sad_alg_9x9/counter_29>
   <g_signed_sad[1].g_signed_sad_calc[4].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[3].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[2].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[1].i_sad_alg_9x9/counter_29> <g_signed_sad[1].g_signed_sad_calc[0].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[15].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[14].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[13].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[12].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[11].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[10].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[9].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[8].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[7].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[6].i_sad_alg_9x9/counter_29>
   <g_signed_sad[0].g_signed_sad_calc[5].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[4].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[3].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[2].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[1].i_sad_alg_9x9/counter_29> <g_signed_sad[0].g_signed_sad_calc[0].i_sad_alg_9x9/counter_29> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 46.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)
FlipFlop sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_0 has been replicated 237 time(s)
FlipFlop sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_1 has been replicated 223 time(s)
FlipFlop sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_2 has been replicated 25 time(s)
FlipFlop sad_wrappings/g_signed_sad[3].g_signed_sad_calc[15].i_sad_alg_9x9/ndx_3 has been replicated 23 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8103
 Flip-Flops                                            : 8103

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22974
#      GND                         : 4
#      INV                         : 42
#      LUT1                        : 497
#      LUT2                        : 1104
#      LUT3                        : 6320
#      LUT4                        : 668
#      LUT5                        : 1145
#      LUT6                        : 8138
#      MUXCY                       : 1835
#      MUXF7                       : 1040
#      MUXF8                       : 472
#      VCC                         : 66
#      XORCY                       : 1643
# FlipFlops/Latches                : 8201
#      FD                          : 1933
#      FDE                         : 5694
#      FDR                         : 573
#      FDS                         : 1
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8201  out of  54576    15%  
 Number of Slice LUTs:                17914  out of  27288    65%  
    Number used as Logic:             17914  out of  27288    65%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  18909
   Number with an unused Flip Flop:   10708  out of  18909    56%  
   Number with an unused LUT:           995  out of  18909     5%  
   Number of fully used LUT-FF pairs:  7206  out of  18909    38%  
   Number of unique control sets:       511

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 8203  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.434ns (Maximum Frequency: 118.575MHz)
   Minimum input arrival time before clock: 9.132ns
   Maximum output required time after clock: 9.277ns
   Maximum combinational path delay: 9.206ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 8.434ns (frequency: 118.575MHz)
  Total number of paths / destination ports: 4736838 / 14509
-------------------------------------------------------------------------
Delay:               8.434ns (Levels of Logic = 8)
  Source:            sad_wrappings/template_array_137_5 (FF)
  Destination:       sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/less_6 (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: sad_wrappings/template_array_137_5 to sad_wrappings/g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/less_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              6   0.447   1.089  template_array_137_5 (template_array_137_5)
     LUT6:I1->O            1   0.203   0.808  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1521 (g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_1521)
     LUT6:I3->O            1   0.205   0.827  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_911 (g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_911)
     LUT6:I2->O            3   0.203   0.651  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_45 (g_signed_sad[2].g_signed_sad_calc[0].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_45)
     LUT5:I4->O           16   0.205   1.369  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_41_1 (g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_X_19_o_wide_mux_178_OUT_2_f7_41)
     LUT6:I0->O            1   0.203   0.000  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22_G (N1091)
     MUXF7:I1->O           5   0.140   0.715  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o22 (g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o21)
     LUT6:I5->O           10   0.205   0.857  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o24 (g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_LessThan_178_o23)
     LUT6:I5->O            1   0.205   0.000  g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/Mmux_ndx[6]_ndx[6]_mux_183_OUT11 (g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/ndx[6]_ndx[6]_mux_183_OUT<0>)
     FD:D                      0.102          g_signed_sad[2].g_signed_sad_calc[15].i_sad_alg_9x9/less_0
    ----------------------------------------
    Total                      8.434ns (2.118ns logic, 6.315ns route)
                                       (25.1% logic, 74.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 8577 / 4173
-------------------------------------------------------------------------
Offset:              9.132ns (Levels of Logic = 7)
  Source:            fx2GotData_in (PAD)
  Destination:       sad_wrappings/junk_s (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to sad_wrappings/junk_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   1.222   1.713  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT6:I0->O            8   0.203   0.907  comm_fpga_fx2/Mmux_h2fValid_out11 (h2fValid)
     begin scope: 'sad_wrappings:h2fValid_I'
     LUT5:I3->O           44   0.203   1.463  GND_18_o_junk_s_AND_537_o1 (GND_18_o_junk_s_AND_537_o)
     LUT6:I5->O            1   0.205   0.924  GND_18_o_ndx_s_next[31]_equal_69_o<31>3 (GND_18_o_ndx_s_next[31]_equal_69_o<31>2)
     LUT5:I0->O            1   0.203   0.684  GND_18_o_ndx_s_next[31]_equal_69_o<31>9_SW0 (N15)
     LUT6:I4->O            7   0.203   0.773  GND_18_o_ndx_s_next[31]_equal_69_o<31>9 (GND_18_o_ndx_s_next[31]_equal_69_o)
     FDS:S                     0.430          junk_s
    ----------------------------------------
    Total                      9.132ns (2.669ns logic, 6.463ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 4450 / 21
-------------------------------------------------------------------------
Offset:              9.277ns (Levels of Logic = 8)
  Source:            sad_wrappings/ndx_sad_FSM_FFd2 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: sad_wrappings/ndx_sad_FSM_FFd2 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             130   0.447   2.320  ndx_sad_FSM_FFd2 (ndx_sad_FSM_FFd2)
     LUT6:I0->O            1   0.203   0.827  mux19011 (ndx_sad[1]_sad_array[3][14][11]_wide_mux_12040_OUT<4>)
     LUT6:I2->O            1   0.203   0.000  Mmux_n2055_44 (Mmux_n2055_44)
     MUXF7:I1->O           1   0.140   0.000  Mmux_n2055_3_f7_3 (Mmux_n2055_3_f74)
     MUXF8:I1->O           2   0.152   0.845  Mmux_n2055_2_f8_3 (sad_O<4>)
     end scope: 'sad_wrappings:sad_O<4>'
     LUT5:I2->O            1   0.205   0.580  comm_fpga_fx2/Mmux_dataOut51 (comm_fpga_fx2/Mmux_dataOut5)
     LUT6:I5->O            1   0.205   0.579  comm_fpga_fx2/Mmux_dataOut52 (comm_fpga_fx2/dataOut<4>)
     IOBUF:I->IO               2.571          fx2Data_io_4_IOBUF (fx2Data_io<4>)
    ----------------------------------------
    Total                      9.277ns (4.126ns logic, 5.151ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 467 / 19
-------------------------------------------------------------------------
Delay:               9.206ns (Levels of Logic = 7)
  Source:            sw_in<5> (PAD)
  Destination:       led_out<2> (PAD)

  Data Path: sw_in<5> to led_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.137  sw_in_5_IBUF (sw_in_5_IBUF)
     begin scope: 'sad_wrappings:sw_I<5>'
     LUT3:I0->O            9   0.205   0.830  PWR_11_o_sw_I[7]_equal_12051_o<7>11 (PWR_11_o_sw_I[7]_equal_12051_o<7>1)
     LUT6:I5->O            9   0.205   1.058  PWR_11_o_sw_I[7]_equal_12051_o<7>1 (PWR_11_o_sw_I[7]_equal_12051_o)
     LUT6:I3->O            6   0.205   0.992  out (n2048)
     LUT4:I0->O            1   0.203   0.579  led_O<0>4 (led_O<0>)
     end scope: 'sad_wrappings:led_O<0>'
     OBUF:I->O                 2.571          led_out_0_OBUF (led_out<0>)
    ----------------------------------------
    Total                      9.206ns (4.611ns logic, 4.595ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    8.434|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 228.00 secs
Total CPU time to Xst completion: 224.16 secs
 
--> 


Total memory usage is 844812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  345 (   0 filtered)
Number of infos    :  121 (   0 filtered)

