0.7
2020.2
May 22 2024
19:03:11
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/TESTBED/testbench.v,1744892542,verilog,,,,clk_gen;testbench,,,,,,,,
C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/VIVADO/DSP_in_VLSI_HW4_pipeline_v2/DSP_in_VLSI_HW4_pipeline_v2.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1744894337,verilog,,C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/HW4/TESTBED/testbench.v,,CORDIC_pipeline;glbl;single_stage;single_stage_0;single_stage_1;single_stage_2;single_stage_3;single_stage_4,,,,,,,,
