From 2b3f6d4afe6b327caee63129d4bdfe393aa40364 Mon Sep 17 00:00:00 2001
From: Leon Schuermann <leon@is.currently.online>
Date: Fri, 24 Sep 2021 21:11:46 +0200
Subject: [PATCH 2/2] Add Tock VexRiscv cpu variants

---
 litex/soc/cores/cpu/vexriscv/core.py | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/litex/soc/cores/cpu/vexriscv/core.py b/litex/soc/cores/cpu/vexriscv/core.py
index 02a9c458..fe273f6b 100644
--- a/litex/soc/cores/cpu/vexriscv/core.py
+++ b/litex/soc/cores/cpu/vexriscv/core.py
@@ -47,6 +47,8 @@ CPU_VARIANTS = {
     "linux+no-dsp":       "VexRiscv_LinuxNoDspFmax",
     "secure":             "VexRiscv_Secure",
     "secure+debug":       "VexRiscv_SecureDebug",
+    "tock+secure+imc":    "VexRiscv_TockSecureIMC",
+    "tock+secure+imc+debug": "VexRiscv_TockSecureIMCDebug",
 }
 
 # GCC Flags ----------------------------------------------------------------------------------------
@@ -78,6 +80,8 @@ GCC_FLAGS = {
     "linux+no-dsp":         "-march=rv32i2p0_ma    -mabi=ilp32",
     "secure":               "-march=rv32i2p0_ma    -mabi=ilp32",
     "secure+debug":         "-march=rv32i2p0_ma    -mabi=ilp32",
+    "tock+secure+imc":      "-march=rv32i2p0_mc    -mabi=ilp32",
+    "tock+secure+imc+debug": "-march=rv32i2p0_mc   -mabi=ilp32",
 }
 
 # VexRiscv Timer -----------------------------------------------------------------------------------
-- 
2.42.0

