#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Nov 27 16:28:28 2022
# Process ID: 12672
# Current directory: F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13644 F:\Verilog_Learn\sim_121_PWM\vivado_prj_model\kt7\kt7.xpr
# Log file: F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/vivado.log
# Journal file: F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7\vivado.jou
# Running On: ZHOUXXXX, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 12, Host memory: 34137 MB
#-----------------------------------------------------------
start_gui
open_project F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.xpr
add_files -norecurse F:/Verilog_Learn/sim_121_PWM/design/vlg_design.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Verilog_Learn/sim_121_PWM/testbench/testbench_top.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property target_simulator ModelSim [current_project]
launch_simulation -install_path E:/modeltech64_2020.4/win64
launch_simulation -install_path E:/modeltech64_2020.4/win64
launch_simulation -install_path E:/modeltech64_2020.4/win64
launch_simulation -install_path E:/modeltech64_2020.4/win64
launch_simulation -install_path E:/modeltech64_2020.4/win64
launch_simulation -install_path E:/modeltech64_2020.4/win64
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name debug_vio
set_property -dict [list CONFIG.C_PROBE_OUT3_WIDTH {16} CONFIG.C_PROBE_OUT2_WIDTH {32} CONFIG.C_PROBE_OUT1_WIDTH {32} CONFIG.C_NUM_PROBE_OUT {4} CONFIG.C_EN_PROBE_IN_ACTIVITY {0} CONFIG.C_NUM_PROBE_IN {0} CONFIG.Component_Name {debug_vio}] [get_ips debug_vio]
generate_target {instantiation_template} [get_files f:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  f:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
catch { config_ip_cache -export [get_ips -all debug_vio] }
export_ip_user_files -of_objects [get_files f:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] f:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci]
launch_runs debug_vio_synth_1 -jobs 18
wait_on_run debug_vio_synth_1
export_simulation -of_objects [get_files f:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/sources_1/ip/debug_vio/debug_vio.xci] -directory F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.ip_user_files/sim_scripts -ip_user_files_dir F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.ip_user_files -ipstatic_source_dir F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2021_lib_modelsim20_lib} {questa=F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.cache/compile_simlib/questa} {riviera=F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.cache/compile_simlib/riviera} {activehdl=F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 18
wait_on_run impl_1
open_run impl_1
place_ports i_rst_n R19
set_property IOSTANDARD LVDS [get_ports [list i_clk_p]]
place_ports i_clk_p AD12
set_property IOSTANDARD LVCMOS33 [get_ports [list i_rst_n]]
place_ports o_pwm T28
set_property IOSTANDARD LVCMOS33 [get_ports [list o_pwm]]
file mkdir F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/constrs_1/new
close [ open F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/k7_pin.xdc w ]
add_files -fileset constrs_1 F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/k7_pin.xdc
set_property target_constrs_file F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/k7_pin.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 18
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property PROBES.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {F:/Verilog_Learn/sim_121_PWM/vivado_prj_model/kt7/kt7.runs/impl_1/vlg_design.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
set_property OUTPUT_VALUE 1 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE_RADIX UNSIGNED [get_hw_probes i_period -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE_RADIX UNSIGNED [get_hw_probes i_high -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE_RADIX UNSIGNED [get_hw_probes i_times -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE 3 [get_hw_probes i_times -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_times} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE 200000000 [get_hw_probes i_period -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_period} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE 100000000 [get_hw_probes i_high -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_high} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
endgroup
set_property OUTPUT_VALUE 10 [get_hw_probes i_times -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_times} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
set_property OUTPUT_VALUE 20000000 [get_hw_probes i_high -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_high} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
startgroup
set_property OUTPUT_VALUE 1 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
endgroup
startgroup
set_property OUTPUT_VALUE 0 [get_hw_probes i_en -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
commit_hw_vio [get_hw_probes {i_en} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_debug_vio"}]]
endgroup
close_hw_manager
