/* Generated by Yosys 0.30+1 (git sha1 57241f9fa, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

(* hdlname = "\\ALU" *)
(* src = "sodor_core_3stage.v:587.1-665.10" *)
module ALU(io_fn, io_in2, io_in1, io_out, io_adder_out, __MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn, __MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y, __MUX_ternarysodor_core_3stagev6251053__WIRE__T_15, __MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y, __MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y, __MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y, __MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y, __MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y, __MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y, metaReset_ALU);
  (* src = "sodor_core_3stage.v:600.17-600.30" *)
  wire _00_;
  (* src = "sodor_core_3stage.v:600.33-600.46" *)
  wire _01_;
  (* src = "sodor_core_3stage.v:662.24-662.37" *)
  wire _02_;
  (* src = "sodor_core_3stage.v:662.40-662.53" *)
  wire _03_;
  (* src = "sodor_core_3stage.v:663.19-663.32" *)
  wire _04_;
  (* src = "sodor_core_3stage.v:663.35-663.48" *)
  wire _05_;
  (* src = "sodor_core_3stage.v:648.15-648.21" *)
  wire [31:0] _T_109;
  (* src = "sodor_core_3stage.v:597.9-597.14" *)
  wire _T_12;
  (* src = "sodor_core_3stage.v:654.15-654.21" *)
  wire [31:0] _T_120;
  (* src = "sodor_core_3stage.v:655.15-655.21" *)
  wire [31:0] _T_122;
  (* src = "sodor_core_3stage.v:656.15-656.21" *)
  wire [31:0] _T_124;
  (* src = "sodor_core_3stage.v:657.15-657.21" *)
  wire [31:0] _T_125;
  (* src = "sodor_core_3stage.v:658.15-658.21" *)
  wire [31:0] _T_126;
  (* src = "sodor_core_3stage.v:660.15-660.21" *)
  wire [31:0] _T_137;
  (* src = "sodor_core_3stage.v:661.15-661.21" *)
  wire [31:0] _T_138;
  (* src = "sodor_core_3stage.v:662.15-662.21" *)
  wire [31:0] _T_139;
  (* src = "sodor_core_3stage.v:600.9-600.14" *)
  wire _T_15;
  (* src = "sodor_core_3stage.v:594.15-594.19" *)
  wire [31:0] _T_2;
  (* src = "sodor_core_3stage.v:604.15-604.20" *)
  wire [31:0] _T_24;
  (* src = "sodor_core_3stage.v:595.15-595.19" *)
  wire [31:0] _T_3;
  (* src = "sodor_core_3stage.v:609.15-609.20" *)
  wire [31:0] _T_34;
  (* src = "sodor_core_3stage.v:614.15-614.20" *)
  wire [31:0] _T_44;
  (* src = "sodor_core_3stage.v:619.15-619.20" *)
  wire [31:0] _T_54;
  (* src = "sodor_core_3stage.v:624.15-624.20" *)
  wire [31:0] _T_64;
  (* src = "sodor_core_3stage.v:626.9-626.14" *)
  wire _T_67;
  (* src = "sodor_core_3stage.v:628.15-628.20" *)
  (* unused_bits = "32" *)
  wire [32:0] _T_70;
  (* src = "sodor_core_3stage.v:633.15-633.20" *)
  wire [31:0] _T_79;
  (* src = "sodor_core_3stage.v:638.15-638.20" *)
  wire [31:0] _T_89;
  (* src = "sodor_core_3stage.v:643.15-643.20" *)
  wire [31:0] _T_99;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn;
  wire __MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y;
  wire __MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6251053__WIRE__T_15;
  wire __MUX_ternarysodor_core_3stagev6251053__WIRE__T_15;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y;
  wire __MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y;
  wire __MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y;
  wire __MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y;
  wire __MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y;
  wire __MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y;
  wire __MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y;
  (* src = "sodor_core_3stage.v:659.15-659.28" *)
  wire [31:0] bitwise_logic;
  (* src = "sodor_core_3stage.v:592.17-592.29" *)
  output [31:0] io_adder_out;
  wire [31:0] io_adder_out;
  (* src = "sodor_core_3stage.v:588.17-588.22" *)
  input [3:0] io_fn;
  wire [3:0] io_fn;
  (* src = "sodor_core_3stage.v:590.17-590.23" *)
  input [31:0] io_in1;
  wire [31:0] io_in1;
  (* src = "sodor_core_3stage.v:589.17-589.23" *)
  input [31:0] io_in2;
  wire [31:0] io_in2;
  (* src = "sodor_core_3stage.v:591.17-591.23" *)
  output [31:0] io_out;
  wire [31:0] io_out;
  (* src = "sodor_core_3stage.v:598.9-598.13" *)
  wire less;
  (* meta_reset = 32'd1 *)
  input metaReset_ALU;
  wire metaReset_ALU;
  (* src = "sodor_core_3stage.v:625.15-625.19" *)
  wire [31:0] shin;
  (* src = "sodor_core_3stage.v:653.15-653.22" *)
  wire [31:0] shout_l;
  assign io_adder_out = io_in1 + (* src = "sodor_core_3stage.v:664.25-664.38" *) _T_3;
  assign _T_67 = io_fn[3] & (* src = "sodor_core_3stage.v:626.17-626.36" *) shin[31];
  assign _T_120 = io_in1 & (* src = "sodor_core_3stage.v:654.24-654.39" *) io_in2;
  assign __MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y = io_in1[31] == (* src = "sodor_core_3stage.v:598.16-598.40" *) io_in2[31];
  assign _00_ = io_fn == (* src = "sodor_core_3stage.v:625.22-625.35" *) 4'h5;
  assign _01_ = io_fn == (* src = "sodor_core_3stage.v:625.38-625.51" *) 4'hb;
  assign __MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y = io_fn == (* src = "sodor_core_3stage.v:657.24-657.37" *) 4'h4;
  assign __MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y = io_fn == (* src = "sodor_core_3stage.v:658.24-658.37" *) 4'h6;
  assign __MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y = io_fn == (* src = "sodor_core_3stage.v:659.31-659.44" *) 4'h7;
  assign __MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y = io_fn == (* src = "sodor_core_3stage.v:660.24-660.37" *) 4'h1;
  assign _02_ = io_fn == (* src = "sodor_core_3stage.v:662.24-662.37" *) 4'hc;
  assign _03_ = io_fn == (* src = "sodor_core_3stage.v:662.40-662.53" *) 4'he;
  assign _04_ = ! (* src = "sodor_core_3stage.v:663.19-663.32" *) io_fn;
  assign _05_ = io_fn == (* src = "sodor_core_3stage.v:663.35-663.48" *) 4'ha;
  assign _T_24 = { 16'h0000, io_in1[31:16] } | (* src = "sodor_core_3stage.v:604.23-604.36" *) { io_in1[15:0], 16'h0000 };
  assign _T_34 = { 8'h00, _T_24[31:24], 8'h00, _T_24[15:8] } | (* src = "sodor_core_3stage.v:609.23-609.36" *) { _T_24[23:16], 8'h00, _T_24[7:0], 8'h00 };
  assign _T_44 = { 4'h0, _T_34[31:28], 4'h0, _T_34[23:20], 4'h0, _T_34[15:12], 4'h0, _T_34[7:4] } | (* src = "sodor_core_3stage.v:614.23-614.36" *) { _T_34[27:24], 4'h0, _T_34[19:16], 4'h0, _T_34[11:8], 4'h0, _T_34[3:0], 4'h0 };
  assign _T_54 = { 2'h0, _T_44[31:30], 2'h0, _T_44[27:26], 2'h0, _T_44[23:22], 2'h0, _T_44[19:18], 2'h0, _T_44[15:14], 2'h0, _T_44[11:10], 2'h0, _T_44[7:6], 2'h0, _T_44[3:2] } | (* src = "sodor_core_3stage.v:619.23-619.36" *) { _T_44[29:28], 2'h0, _T_44[25:24], 2'h0, _T_44[21:20], 2'h0, _T_44[17:16], 2'h0, _T_44[13:12], 2'h0, _T_44[9:8], 2'h0, _T_44[5:4], 2'h0, _T_44[1:0], 2'h0 };
  assign _T_64 = { 1'h0, _T_54[31], 1'h0, _T_54[29], 1'h0, _T_54[27], 1'h0, _T_54[25], 1'h0, _T_54[23], 1'h0, _T_54[21], 1'h0, _T_54[19], 1'h0, _T_54[17], 1'h0, _T_54[15], 1'h0, _T_54[13], 1'h0, _T_54[11], 1'h0, _T_54[9], 1'h0, _T_54[7], 1'h0, _T_54[5], 1'h0, _T_54[3], 1'h0, _T_54[1] } | (* src = "sodor_core_3stage.v:624.23-624.36" *) { _T_54[30], 1'h0, _T_54[28], 1'h0, _T_54[26], 1'h0, _T_54[24], 1'h0, _T_54[22], 1'h0, _T_54[20], 1'h0, _T_54[18], 1'h0, _T_54[16], 1'h0, _T_54[14], 1'h0, _T_54[12], 1'h0, _T_54[10], 1'h0, _T_54[8], 1'h0, _T_54[6], 1'h0, _T_54[4], 1'h0, _T_54[2], 1'h0, _T_54[0], 1'h0 };
  assign _T_15 = _00_ | (* src = "sodor_core_3stage.v:625.22-625.51" *) _01_;
  assign _T_79 = { 16'h0000, _T_70[31:16] } | (* src = "sodor_core_3stage.v:633.23-633.36" *) { _T_70[15:0], 16'h0000 };
  assign _T_89 = { 8'h00, _T_79[31:24], 8'h00, _T_79[15:8] } | (* src = "sodor_core_3stage.v:638.23-638.36" *) { _T_79[23:16], 8'h00, _T_79[7:0], 8'h00 };
  assign _T_99 = { 4'h0, _T_89[31:28], 4'h0, _T_89[23:20], 4'h0, _T_89[15:12], 4'h0, _T_89[7:4] } | (* src = "sodor_core_3stage.v:643.23-643.36" *) { _T_89[27:24], 4'h0, _T_89[19:16], 4'h0, _T_89[11:8], 4'h0, _T_89[3:0], 4'h0 };
  assign _T_109 = { 2'h0, _T_99[31:30], 2'h0, _T_99[27:26], 2'h0, _T_99[23:22], 2'h0, _T_99[19:18], 2'h0, _T_99[15:14], 2'h0, _T_99[11:10], 2'h0, _T_99[7:6], 2'h0, _T_99[3:2] } | (* src = "sodor_core_3stage.v:648.24-648.39" *) { _T_99[29:28], 2'h0, _T_99[25:24], 2'h0, _T_99[21:20], 2'h0, _T_99[17:16], 2'h0, _T_99[13:12], 2'h0, _T_99[9:8], 2'h0, _T_99[5:4], 2'h0, _T_99[1:0], 2'h0 };
  assign shout_l = { 1'h0, _T_109[31], 1'h0, _T_109[29], 1'h0, _T_109[27], 1'h0, _T_109[25], 1'h0, _T_109[23], 1'h0, _T_109[21], 1'h0, _T_109[19], 1'h0, _T_109[17], 1'h0, _T_109[15], 1'h0, _T_109[13], 1'h0, _T_109[11], 1'h0, _T_109[9], 1'h0, _T_109[7], 1'h0, _T_109[5], 1'h0, _T_109[3], 1'h0, _T_109[1] } | (* src = "sodor_core_3stage.v:653.25-653.40" *) { _T_109[30], 1'h0, _T_109[28], 1'h0, _T_109[26], 1'h0, _T_109[24], 1'h0, _T_109[22], 1'h0, _T_109[20], 1'h0, _T_109[18], 1'h0, _T_109[16], 1'h0, _T_109[14], 1'h0, _T_109[12], 1'h0, _T_109[10], 1'h0, _T_109[8], 1'h0, _T_109[6], 1'h0, _T_109[4], 1'h0, _T_109[2], 1'h0, _T_109[0], 1'h0 };
  assign _T_122 = io_in1 | (* src = "sodor_core_3stage.v:655.24-655.39" *) io_in2;
  assign __MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y = _02_ | (* src = "sodor_core_3stage.v:662.24-662.53" *) _03_;
  assign __MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y = _04_ | (* src = "sodor_core_3stage.v:663.19-663.48" *) _05_;
  assign _T_70 = $signed({ _T_67, shin }) >>> (* src = "sodor_core_3stage.v:628.23-628.47" *) io_in2[4:0];
  assign _T_2 = 32'd0 - (* src = "sodor_core_3stage.v:594.22-594.36" *) io_in2;
  assign _T_3 = io_fn[3] ? (* src = "sodor_core_3stage.v:595.22-595.46" *) _T_2 : io_in2;
  assign _T_12 = io_fn[1] ? (* src = "sodor_core_3stage.v:597.17-597.51" *) io_in2[31] : io_in1[31];
  assign less = __MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ? (* src = "sodor_core_3stage.v:598.16-598.58" *) io_adder_out[31] : _T_12;
  assign shin = _T_15 ? (* src = "sodor_core_3stage.v:625.22-625.68" *) io_in1 : _T_64;
  assign _T_125 = __MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ? (* src = "sodor_core_3stage.v:657.24-657.55" *) _T_124 : io_in1;
  assign _T_126 = __MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ? (* src = "sodor_core_3stage.v:658.24-658.55" *) _T_122 : _T_125;
  assign bitwise_logic = __MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ? (* src = "sodor_core_3stage.v:659.31-659.62" *) _T_120 : _T_126;
  assign _T_137 = __MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ? (* src = "sodor_core_3stage.v:660.24-660.63" *) shout_l : bitwise_logic;
  assign _T_138 = _T_15 ? (* src = "sodor_core_3stage.v:661.24-661.48" *) _T_70[31:0] : _T_137;
  assign _T_139 = __MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ? (* src = "sodor_core_3stage.v:662.24-662.80" *) { 31'h00000000, less } : _T_138;
  assign io_out = __MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ? (* src = "sodor_core_3stage.v:663.19-663.63" *) io_adder_out : _T_139;
  assign _T_124 = io_in1 ^ (* src = "sodor_core_3stage.v:656.24-656.39" *) io_in2;
  assign __MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 = _T_15;
  assign __MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn = io_fn[3];
endmodule

(* hdlname = "\\CSRFile" *)
(* src = "sodor_core_3stage.v:666.1-1739.10" *)
module CSRFile(clock, reset, io_rw_cmd, io_rw_rdata, io_rw_wdata, io_eret, io_decode_csr, io_status_debug, io_status_prv, io_status_sd, io_status_zero1, io_status_tsr, io_status_tw, io_status_tvm, io_status_mxr, io_status_sum, io_status_mprv, io_status_xs, io_status_fs, io_status_mpp, io_status_hpp
, io_status_spp, io_status_mpie, io_status_hpie, io_status_spie, io_status_upie, io_status_mie, io_status_hie, io_status_sie, io_status_uie, io_evec, io_exception, io_retire, io_pc, io_time, __MUX_ternarysodor_core_3stagev1219925__WIRE__T_102, __MUX_ternarysodor_core_3stagev1221926__WIRE__T_105, __MUX_ternarysodor_core_3stagev1015810__WIRE__T_131, __MUX_ternarysodor_core_3stagev1018813__WIRE__T_134, __MUX_ternarysodor_core_3stagev1217924__WIRE__T_103, __MUX_ternarysodor_core_3stagev1213922__WIRE__T_101, __MUX_ternarysodor_core_3stagev1017812__WIRE__T_133
, __MUX_ternarysodor_core_3stagev1016811__WIRE__T_132, __MUX_ternarysodor_core_3stagev1215923__WIRE__T_100, __MUX_ternarysodor_core_3stagev1211921__WIRE__T_98, __MUX_ternarysodor_core_3stagev1209920__WIRE__T_99, __MUX_ternarysodor_core_3stagev1207919__WIRE__T_96, __MUX_ternarysodor_core_3stagev1205918__WIRE__T_97, __MUX_ternarysodor_core_3stagev1203917__WIRE__T_94, __MUX_ternarysodor_core_3stagev1201916__WIRE__T_95, __MUX_ternarysodor_core_3stagev1041836__WIRE__T_157, __MUX_ternarysodor_core_3stagev1040835__WIRE__T_156, __MUX_ternarysodor_core_3stagev1039834__WIRE__T_155, __MUX_ternarysodor_core_3stagev1038833__WIRE__T_154, __MUX_ternarysodor_core_3stagev1037832__WIRE__T_153, __MUX_ternarysodor_core_3stagev1036831__WIRE__T_152, __MUX_ternarysodor_core_3stagev1035830__WIRE__T_151, __MUX_ternarysodor_core_3stagev977772__WIRE__T_93, __MUX_ternarysodor_core_3stagev976771__WIRE__T_92, __MUX_ternarysodor_core_3stagev1034829__WIRE__T_150, __MUX_ternarysodor_core_3stagev975770__WIRE__T_91, __MUX_ternarysodor_core_3stagev974769__WIRE__T_90, __MUX_ternarysodor_core_3stagev1033828__WIRE__T_149
, __MUX_ternarysodor_core_3stagev972767__WIRE__T_87, __MUX_ternarysodor_core_3stagev970765__WIRE__T_85, __MUX_ternarysodor_core_3stagev1032827__WIRE__T_148, __MUX_ternarysodor_core_3stagev969764__WIRE__T_84, __MUX_ternarysodor_core_3stagev968763__WIRE__T_83, __MUX_ternarysodor_core_3stagev1031826__WIRE__T_147, __MUX_ternarysodor_core_3stagev967762__WIRE__T_82, __MUX_ternarysodor_core_3stagev965760__WIRE__T_80, __MUX_ternarysodor_core_3stagev1030825__WIRE__T_146, __MUX_ternarysodor_core_3stagev964759__WIRE__T_77, __MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y, __MUX_ternarysodor_core_3stagev1029824__WIRE__T_145, __MUX_ternarysodor_core_3stagev960753__WIRE_insn_break, __MUX_ternarysodor_core_3stagev959752__WIRE_insn_call, __MUX_ternarysodor_core_3stagev1028823__WIRE__T_144, __MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y, __MUX_ternarysodor_core_3stagev954742__WIRE_io_exception, __MUX_ternarysodor_core_3stagev1027822__WIRE__T_143, __MUX_ternarysodor_core_3stagev947735__WIRE__T_166, __MUX_ternarysodor_core_3stagev945733__WIRE__T_167, __MUX_ternarysodor_core_3stagev1026821__WIRE__T_142
, __MUX_procmux1093__WIRE__T_159, __MUX_ternarysodor_core_3stagev778637__WIRE__T_5, __MUX_procmux1096__WIRE__T_76, __MUX_ternarysodor_core_3stagev771634__WIRE__T, __MUX_procmux1098__WIRE_wen, __MUX_ternarysodor_core_3stagev1025820__WIRE__T_141, __MUX_procmux1108__WIRE__T_158, __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y, __MUX_procmux1111__WIRE__T_75, __MUX_ternarysodor_core_3stagev1339984__WIRE__T_86, __MUX_procmux1126__WIRE__T_88, __MUX_ternarysodor_core_3stagev1024819__WIRE__T_140, __MUX_procmux1132__WIRE__T_81, __MUX_ternarysodor_core_3stagev1243937__WIRE__T_114, __MUX_ternarysodor_core_3stagev1000795__WIRE__T_116, __MUX_ternarysodor_core_3stagev1241936__WIRE__T_115, __MUX_ternarysodor_core_3stagev1001796__WIRE__T_117, __MUX_ternarysodor_core_3stagev1023818__WIRE__T_139, __MUX_ternarysodor_core_3stagev1002797__WIRE__T_118, __MUX_ternarysodor_core_3stagev1239935__WIRE__T_112, __MUX_ternarysodor_core_3stagev1003798__WIRE__T_119
, __MUX_ternarysodor_core_3stagev1237934__WIRE__T_113, __MUX_ternarysodor_core_3stagev1004799__WIRE__T_120, __MUX_ternarysodor_core_3stagev1022817__WIRE__T_138, __MUX_ternarysodor_core_3stagev1005800__WIRE__T_121, __MUX_ternarysodor_core_3stagev1235933__WIRE__T_110, __MUX_ternarysodor_core_3stagev1006801__WIRE__T_122, __MUX_ternarysodor_core_3stagev1233932__WIRE__T_111, __MUX_ternarysodor_core_3stagev1007802__WIRE__T_123, __MUX_ternarysodor_core_3stagev1021816__WIRE__T_137, __MUX_ternarysodor_core_3stagev1008803__WIRE__T_124, __MUX_ternarysodor_core_3stagev1231931__WIRE__T_108, __MUX_ternarysodor_core_3stagev1009804__WIRE__T_125, __MUX_ternarysodor_core_3stagev1229930__WIRE__T_109, __MUX_ternarysodor_core_3stagev1010805__WIRE__T_126, __MUX_ternarysodor_core_3stagev1020815__WIRE__T_136, __MUX_ternarysodor_core_3stagev1011806__WIRE__T_127, __MUX_ternarysodor_core_3stagev1227929__WIRE__T_106, __MUX_ternarysodor_core_3stagev1012807__WIRE__T_128, __MUX_ternarysodor_core_3stagev1225928__WIRE__T_107, __MUX_ternarysodor_core_3stagev1013808__WIRE__T_129, __MUX_ternarysodor_core_3stagev1019814__WIRE__T_135
, __MUX_ternarysodor_core_3stagev1014809__WIRE__T_130, __MUX_ternarysodor_core_3stagev1223927__WIRE__T_104, metaReset_CSRFile);
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  wire [31:0] _000_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire [31:0] _174_;
  wire [31:0] _175_;
  wire _176_;
  (* src = "sodor_core_3stage.v:944.18-944.35" *)
  wire _177_;
  (* src = "sodor_core_3stage.v:849.19-849.36" *)
  wire _178_;
  (* src = "sodor_core_3stage.v:941.29-941.46" *)
  wire _179_;
  (* src = "sodor_core_3stage.v:1401.31-1401.49" *)
  wire _180_;
  (* src = "sodor_core_3stage.v:849.39-849.51" *)
  wire _181_;
  (* src = "sodor_core_3stage.v:942.25-942.35" *)
  wire _182_;
  (* src = "sodor_core_3stage.v:1377.20-1377.42" *)
  wire _183_;
  (* src = "sodor_core_3stage.v:961.25-961.49" *)
  wire _184_;
  wire [57:0] _185_;
  wire [57:0] _186_;
  wire [57:0] _187_;
  wire [57:0] _188_;
  wire [57:0] _189_;
  wire [57:0] _190_;
  wire [31:0] _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  (* src = "sodor_core_3stage.v:767.13-767.16" *)
  reg [5:0] REG;
  (* src = "sodor_core_3stage.v:769.14-769.19" *)
  wire [57:0] REG_1;
  (* src = "sodor_core_3stage.v:792.14-792.20" *)
  reg [39:0] REG_10;
  (* src = "sodor_core_3stage.v:794.14-794.20" *)
  reg [39:0] REG_11;
  (* src = "sodor_core_3stage.v:796.14-796.20" *)
  reg [39:0] REG_12;
  (* src = "sodor_core_3stage.v:798.14-798.20" *)
  reg [39:0] REG_13;
  (* src = "sodor_core_3stage.v:800.14-800.20" *)
  reg [39:0] REG_14;
  (* src = "sodor_core_3stage.v:802.14-802.20" *)
  reg [39:0] REG_15;
  (* src = "sodor_core_3stage.v:804.14-804.20" *)
  reg [39:0] REG_16;
  (* src = "sodor_core_3stage.v:806.14-806.20" *)
  reg [39:0] REG_17;
  (* src = "sodor_core_3stage.v:808.14-808.20" *)
  reg [39:0] REG_18;
  (* src = "sodor_core_3stage.v:810.14-810.20" *)
  reg [39:0] REG_19;
  (* src = "sodor_core_3stage.v:773.13-773.18" *)
  reg [5:0] REG_2;
  (* src = "sodor_core_3stage.v:812.14-812.20" *)
  reg [39:0] REG_20;
  (* src = "sodor_core_3stage.v:814.14-814.20" *)
  reg [39:0] REG_21;
  (* src = "sodor_core_3stage.v:816.14-816.20" *)
  reg [39:0] REG_22;
  (* src = "sodor_core_3stage.v:818.14-818.20" *)
  reg [39:0] REG_23;
  (* src = "sodor_core_3stage.v:820.14-820.20" *)
  reg [39:0] REG_24;
  (* src = "sodor_core_3stage.v:822.14-822.20" *)
  reg [39:0] REG_25;
  (* src = "sodor_core_3stage.v:824.14-824.20" *)
  reg [39:0] REG_26;
  (* src = "sodor_core_3stage.v:826.14-826.20" *)
  reg [39:0] REG_27;
  (* src = "sodor_core_3stage.v:828.14-828.20" *)
  reg [39:0] REG_28;
  (* src = "sodor_core_3stage.v:830.14-830.20" *)
  reg [39:0] REG_29;
  (* src = "sodor_core_3stage.v:776.14-776.19" *)
  reg [57:0] REG_3;
  (* src = "sodor_core_3stage.v:832.14-832.20" *)
  reg [39:0] REG_30;
  (* src = "sodor_core_3stage.v:834.14-834.20" *)
  reg [39:0] REG_31;
  (* src = "sodor_core_3stage.v:836.14-836.20" *)
  reg [39:0] REG_32;
  (* src = "sodor_core_3stage.v:838.14-838.20" *)
  reg [39:0] REG_33;
  (* src = "sodor_core_3stage.v:840.14-840.20" *)
  reg [39:0] REG_34;
  (* src = "sodor_core_3stage.v:842.14-842.20" *)
  reg [39:0] REG_35;
  (* src = "sodor_core_3stage.v:780.14-780.19" *)
  reg [39:0] REG_4;
  (* src = "sodor_core_3stage.v:782.14-782.19" *)
  reg [39:0] REG_5;
  (* src = "sodor_core_3stage.v:784.14-784.19" *)
  reg [39:0] REG_6;
  (* src = "sodor_core_3stage.v:786.14-786.19" *)
  reg [39:0] REG_7;
  (* src = "sodor_core_3stage.v:788.14-788.19" *)
  reg [39:0] REG_8;
  (* src = "sodor_core_3stage.v:790.14-790.19" *)
  reg [39:0] REG_9;
  (* src = "sodor_core_3stage.v:771.15-771.21" *)
  wire [57:0] _GEN_0;
  (* src = "sodor_core_3stage.v:778.15-778.21" *)
  wire [57:0] _GEN_1;
  (* src = "sodor_core_3stage.v:1341.15-1341.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_107;
  (* src = "sodor_core_3stage.v:1342.15-1342.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_108;
  (* src = "sodor_core_3stage.v:1343.15-1343.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_109;
  (* src = "sodor_core_3stage.v:959.15-959.22" *)
  wire [31:0] _GEN_11;
  (* src = "sodor_core_3stage.v:1344.15-1344.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_110;
  (* src = "sodor_core_3stage.v:1345.15-1345.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_111;
  (* src = "sodor_core_3stage.v:1346.15-1346.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_112;
  (* src = "sodor_core_3stage.v:1347.15-1347.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_113;
  (* src = "sodor_core_3stage.v:1348.15-1348.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_114;
  (* src = "sodor_core_3stage.v:1349.15-1349.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_115;
  (* src = "sodor_core_3stage.v:1350.15-1350.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_116;
  (* src = "sodor_core_3stage.v:1351.15-1351.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_117;
  (* src = "sodor_core_3stage.v:1352.15-1352.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_118;
  (* src = "sodor_core_3stage.v:1353.15-1353.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_119;
  (* src = "sodor_core_3stage.v:960.15-960.22" *)
  wire [31:0] _GEN_12;
  (* src = "sodor_core_3stage.v:1354.15-1354.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_120;
  (* src = "sodor_core_3stage.v:1355.15-1355.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_121;
  (* src = "sodor_core_3stage.v:1356.15-1356.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_122;
  (* src = "sodor_core_3stage.v:1357.15-1357.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_123;
  (* src = "sodor_core_3stage.v:1358.15-1358.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_124;
  (* src = "sodor_core_3stage.v:1359.15-1359.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_125;
  (* src = "sodor_core_3stage.v:1360.15-1360.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_126;
  (* src = "sodor_core_3stage.v:1361.15-1361.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_127;
  (* src = "sodor_core_3stage.v:1362.15-1362.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_128;
  (* src = "sodor_core_3stage.v:1363.15-1363.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_129;
  (* src = "sodor_core_3stage.v:961.15-961.22" *)
  wire [31:0] _GEN_13;
  (* src = "sodor_core_3stage.v:1364.15-1364.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_130;
  (* src = "sodor_core_3stage.v:1365.15-1365.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_131;
  (* src = "sodor_core_3stage.v:1366.15-1366.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_132;
  (* src = "sodor_core_3stage.v:1367.15-1367.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_133;
  (* src = "sodor_core_3stage.v:1368.15-1368.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_134;
  (* src = "sodor_core_3stage.v:1369.15-1369.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_135;
  (* src = "sodor_core_3stage.v:1370.15-1370.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_136;
  (* src = "sodor_core_3stage.v:1371.15-1371.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_137;
  (* src = "sodor_core_3stage.v:1372.15-1372.23" *)
  (* unused_bits = "40" *)
  wire [40:0] _GEN_138;
  (* src = "sodor_core_3stage.v:1373.15-1373.23" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _GEN_139;
  (* src = "sodor_core_3stage.v:1374.15-1374.23" *)
  (* unused_bits = "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _GEN_141;
  (* src = "sodor_core_3stage.v:1375.15-1375.23" *)
  (* unused_bits = "32 33 34" *)
  wire [34:0] _GEN_145;
  (* src = "sodor_core_3stage.v:954.15-954.21" *)
  wire [31:0] _GEN_2;
  (* src = "sodor_core_3stage.v:1201.15-1201.22" *)
  wire [40:0] _GEN_21;
  (* src = "sodor_core_3stage.v:1203.15-1203.22" *)
  wire [40:0] _GEN_22;
  (* src = "sodor_core_3stage.v:1205.15-1205.22" *)
  wire [40:0] _GEN_23;
  (* src = "sodor_core_3stage.v:1207.15-1207.22" *)
  wire [40:0] _GEN_24;
  (* src = "sodor_core_3stage.v:1209.15-1209.22" *)
  wire [40:0] _GEN_25;
  (* src = "sodor_core_3stage.v:1211.15-1211.22" *)
  wire [40:0] _GEN_26;
  (* src = "sodor_core_3stage.v:1213.15-1213.22" *)
  wire [40:0] _GEN_27;
  (* src = "sodor_core_3stage.v:1215.15-1215.22" *)
  wire [40:0] _GEN_28;
  (* src = "sodor_core_3stage.v:1217.15-1217.22" *)
  wire [40:0] _GEN_29;
  (* src = "sodor_core_3stage.v:1219.15-1219.22" *)
  wire [40:0] _GEN_30;
  (* src = "sodor_core_3stage.v:1221.15-1221.22" *)
  wire [40:0] _GEN_31;
  (* src = "sodor_core_3stage.v:1223.15-1223.22" *)
  wire [40:0] _GEN_32;
  (* src = "sodor_core_3stage.v:1225.15-1225.22" *)
  wire [40:0] _GEN_33;
  (* src = "sodor_core_3stage.v:1227.15-1227.22" *)
  wire [40:0] _GEN_34;
  (* src = "sodor_core_3stage.v:1229.15-1229.22" *)
  wire [40:0] _GEN_35;
  (* src = "sodor_core_3stage.v:1231.15-1231.22" *)
  wire [40:0] _GEN_36;
  (* src = "sodor_core_3stage.v:1233.15-1233.22" *)
  wire [40:0] _GEN_37;
  (* src = "sodor_core_3stage.v:1235.15-1235.22" *)
  wire [40:0] _GEN_38;
  (* src = "sodor_core_3stage.v:1237.15-1237.22" *)
  wire [40:0] _GEN_39;
  (* src = "sodor_core_3stage.v:1239.15-1239.22" *)
  wire [40:0] _GEN_40;
  (* src = "sodor_core_3stage.v:1241.15-1241.22" *)
  wire [40:0] _GEN_41;
  (* src = "sodor_core_3stage.v:1243.15-1243.22" *)
  wire [40:0] _GEN_42;
  (* src = "sodor_core_3stage.v:1245.15-1245.22" *)
  wire [40:0] _GEN_43;
  (* src = "sodor_core_3stage.v:1247.15-1247.22" *)
  wire [40:0] _GEN_44;
  (* src = "sodor_core_3stage.v:1249.15-1249.22" *)
  wire [40:0] _GEN_45;
  (* src = "sodor_core_3stage.v:1251.15-1251.22" *)
  wire [40:0] _GEN_46;
  (* src = "sodor_core_3stage.v:1253.15-1253.22" *)
  wire [40:0] _GEN_47;
  (* src = "sodor_core_3stage.v:1255.15-1255.22" *)
  wire [40:0] _GEN_48;
  (* src = "sodor_core_3stage.v:1257.15-1257.22" *)
  wire [40:0] _GEN_49;
  (* src = "sodor_core_3stage.v:1259.15-1259.22" *)
  wire [40:0] _GEN_50;
  (* src = "sodor_core_3stage.v:1261.15-1261.22" *)
  wire [40:0] _GEN_51;
  (* src = "sodor_core_3stage.v:1263.15-1263.22" *)
  wire [40:0] _GEN_52;
  (* src = "sodor_core_3stage.v:1265.15-1265.22" *)
  wire [40:0] _GEN_53;
  (* src = "sodor_core_3stage.v:1267.15-1267.22" *)
  wire [40:0] _GEN_54;
  (* src = "sodor_core_3stage.v:1269.15-1269.22" *)
  wire [40:0] _GEN_55;
  (* src = "sodor_core_3stage.v:1271.15-1271.22" *)
  wire [40:0] _GEN_56;
  (* src = "sodor_core_3stage.v:1273.15-1273.22" *)
  wire [40:0] _GEN_57;
  (* src = "sodor_core_3stage.v:1275.15-1275.22" *)
  wire [40:0] _GEN_58;
  (* src = "sodor_core_3stage.v:1277.15-1277.22" *)
  wire [40:0] _GEN_59;
  (* src = "sodor_core_3stage.v:956.15-956.21" *)
  wire [31:0] _GEN_6;
  (* src = "sodor_core_3stage.v:1279.15-1279.22" *)
  wire [40:0] _GEN_60;
  (* src = "sodor_core_3stage.v:1281.15-1281.22" *)
  wire [40:0] _GEN_61;
  (* src = "sodor_core_3stage.v:1283.15-1283.22" *)
  wire [40:0] _GEN_62;
  (* src = "sodor_core_3stage.v:1285.15-1285.22" *)
  wire [40:0] _GEN_63;
  (* src = "sodor_core_3stage.v:1287.15-1287.22" *)
  wire [40:0] _GEN_64;
  (* src = "sodor_core_3stage.v:1289.15-1289.22" *)
  wire [40:0] _GEN_65;
  (* src = "sodor_core_3stage.v:1291.15-1291.22" *)
  wire [40:0] _GEN_66;
  (* src = "sodor_core_3stage.v:1293.15-1293.22" *)
  wire [40:0] _GEN_67;
  (* src = "sodor_core_3stage.v:1295.15-1295.22" *)
  wire [40:0] _GEN_68;
  (* src = "sodor_core_3stage.v:1297.15-1297.22" *)
  wire [40:0] _GEN_69;
  (* src = "sodor_core_3stage.v:957.9-957.15" *)
  wire _GEN_7;
  (* src = "sodor_core_3stage.v:1299.15-1299.22" *)
  wire [40:0] _GEN_70;
  (* src = "sodor_core_3stage.v:1301.15-1301.22" *)
  wire [40:0] _GEN_71;
  (* src = "sodor_core_3stage.v:1303.15-1303.22" *)
  wire [40:0] _GEN_72;
  (* src = "sodor_core_3stage.v:1305.15-1305.22" *)
  wire [40:0] _GEN_73;
  (* src = "sodor_core_3stage.v:1307.15-1307.22" *)
  wire [40:0] _GEN_74;
  (* src = "sodor_core_3stage.v:1309.15-1309.22" *)
  wire [40:0] _GEN_75;
  (* src = "sodor_core_3stage.v:1311.15-1311.22" *)
  wire [40:0] _GEN_76;
  (* src = "sodor_core_3stage.v:1313.15-1313.22" *)
  wire [40:0] _GEN_77;
  (* src = "sodor_core_3stage.v:1315.15-1315.22" *)
  wire [40:0] _GEN_78;
  (* src = "sodor_core_3stage.v:1317.15-1317.22" *)
  wire [40:0] _GEN_79;
  (* src = "sodor_core_3stage.v:958.9-958.15" *)
  wire _GEN_8;
  (* src = "sodor_core_3stage.v:1319.15-1319.22" *)
  wire [40:0] _GEN_80;
  (* src = "sodor_core_3stage.v:1321.15-1321.22" *)
  wire [40:0] _GEN_81;
  (* src = "sodor_core_3stage.v:1323.15-1323.22" *)
  wire [40:0] _GEN_82;
  (* src = "sodor_core_3stage.v:1325.15-1325.22" *)
  wire [40:0] _GEN_83;
  (* src = "sodor_core_3stage.v:1327.15-1327.22" *)
  wire [40:0] _GEN_84;
  (* src = "sodor_core_3stage.v:1329.15-1329.22" *)
  wire [63:0] _GEN_85;
  (* src = "sodor_core_3stage.v:1331.15-1331.22" *)
  wire [63:0] _GEN_87;
  (* src = "sodor_core_3stage.v:1333.15-1333.22" *)
  wire [63:0] _GEN_89;
  (* src = "sodor_core_3stage.v:1335.15-1335.22" *)
  wire [63:0] _GEN_91;
  (* src = "sodor_core_3stage.v:1339.15-1339.22" *)
  wire [34:0] _GEN_95;
  (* src = "sodor_core_3stage.v:768.14-768.16" *)
  wire [6:0] _T;
  (* src = "sodor_core_3stage.v:880.9-880.15" *)
  wire _T_100;
  (* src = "sodor_core_3stage.v:881.9-881.15" *)
  wire _T_101;
  (* src = "sodor_core_3stage.v:882.9-882.15" *)
  wire _T_102;
  (* src = "sodor_core_3stage.v:883.9-883.15" *)
  wire _T_103;
  (* src = "sodor_core_3stage.v:884.9-884.15" *)
  wire _T_104;
  (* src = "sodor_core_3stage.v:885.9-885.15" *)
  wire _T_105;
  (* src = "sodor_core_3stage.v:886.9-886.15" *)
  wire _T_106;
  (* src = "sodor_core_3stage.v:887.9-887.15" *)
  wire _T_107;
  (* src = "sodor_core_3stage.v:888.9-888.15" *)
  wire _T_108;
  (* src = "sodor_core_3stage.v:889.9-889.15" *)
  wire _T_109;
  (* src = "sodor_core_3stage.v:890.9-890.15" *)
  wire _T_110;
  (* src = "sodor_core_3stage.v:891.9-891.15" *)
  wire _T_111;
  (* src = "sodor_core_3stage.v:892.9-892.15" *)
  wire _T_112;
  (* src = "sodor_core_3stage.v:893.9-893.15" *)
  wire _T_113;
  (* src = "sodor_core_3stage.v:894.9-894.15" *)
  wire _T_114;
  (* src = "sodor_core_3stage.v:895.9-895.15" *)
  wire _T_115;
  (* src = "sodor_core_3stage.v:896.9-896.15" *)
  wire _T_116;
  (* src = "sodor_core_3stage.v:897.9-897.15" *)
  wire _T_117;
  (* src = "sodor_core_3stage.v:898.9-898.15" *)
  wire _T_118;
  (* src = "sodor_core_3stage.v:899.9-899.15" *)
  wire _T_119;
  (* src = "sodor_core_3stage.v:900.9-900.15" *)
  wire _T_120;
  (* src = "sodor_core_3stage.v:901.9-901.15" *)
  wire _T_121;
  (* src = "sodor_core_3stage.v:902.9-902.15" *)
  wire _T_122;
  (* src = "sodor_core_3stage.v:903.9-903.15" *)
  wire _T_123;
  (* src = "sodor_core_3stage.v:904.9-904.15" *)
  wire _T_124;
  (* src = "sodor_core_3stage.v:905.9-905.15" *)
  wire _T_125;
  (* src = "sodor_core_3stage.v:906.9-906.15" *)
  wire _T_126;
  (* src = "sodor_core_3stage.v:907.9-907.15" *)
  wire _T_127;
  (* src = "sodor_core_3stage.v:908.9-908.15" *)
  wire _T_128;
  (* src = "sodor_core_3stage.v:909.9-909.15" *)
  wire _T_129;
  (* src = "sodor_core_3stage.v:910.9-910.15" *)
  wire _T_130;
  (* src = "sodor_core_3stage.v:911.9-911.15" *)
  wire _T_131;
  (* src = "sodor_core_3stage.v:912.9-912.15" *)
  wire _T_132;
  (* src = "sodor_core_3stage.v:913.9-913.15" *)
  wire _T_133;
  (* src = "sodor_core_3stage.v:914.9-914.15" *)
  wire _T_134;
  (* src = "sodor_core_3stage.v:915.9-915.15" *)
  wire _T_135;
  (* src = "sodor_core_3stage.v:916.9-916.15" *)
  wire _T_136;
  (* src = "sodor_core_3stage.v:917.9-917.15" *)
  wire _T_137;
  (* src = "sodor_core_3stage.v:918.9-918.15" *)
  wire _T_138;
  (* src = "sodor_core_3stage.v:919.9-919.15" *)
  wire _T_139;
  (* src = "sodor_core_3stage.v:920.9-920.15" *)
  wire _T_140;
  (* src = "sodor_core_3stage.v:921.9-921.15" *)
  wire _T_141;
  (* src = "sodor_core_3stage.v:922.9-922.15" *)
  wire _T_142;
  (* src = "sodor_core_3stage.v:923.9-923.15" *)
  wire _T_143;
  (* src = "sodor_core_3stage.v:924.9-924.15" *)
  wire _T_144;
  (* src = "sodor_core_3stage.v:925.9-925.15" *)
  wire _T_145;
  (* src = "sodor_core_3stage.v:926.9-926.15" *)
  wire _T_146;
  (* src = "sodor_core_3stage.v:927.9-927.15" *)
  wire _T_147;
  (* src = "sodor_core_3stage.v:928.9-928.15" *)
  wire _T_148;
  (* src = "sodor_core_3stage.v:929.9-929.15" *)
  wire _T_149;
  (* src = "sodor_core_3stage.v:930.9-930.15" *)
  wire _T_150;
  (* src = "sodor_core_3stage.v:931.9-931.15" *)
  wire _T_151;
  (* src = "sodor_core_3stage.v:932.9-932.15" *)
  wire _T_152;
  (* src = "sodor_core_3stage.v:933.9-933.15" *)
  wire _T_153;
  (* src = "sodor_core_3stage.v:934.9-934.15" *)
  wire _T_154;
  (* src = "sodor_core_3stage.v:935.9-935.15" *)
  wire _T_155;
  (* src = "sodor_core_3stage.v:936.9-936.15" *)
  wire _T_156;
  (* src = "sodor_core_3stage.v:937.9-937.15" *)
  wire _T_157;
  (* src = "sodor_core_3stage.v:938.9-938.15" *)
  wire _T_158;
  (* src = "sodor_core_3stage.v:939.9-939.15" *)
  wire _T_159;
  (* src = "sodor_core_3stage.v:943.9-943.15" *)
  wire _T_166;
  (* src = "sodor_core_3stage.v:944.9-944.15" *)
  wire _T_167;
  (* src = "sodor_core_3stage.v:945.15-945.21" *)
  wire [31:0] _T_168;
  (* src = "sodor_core_3stage.v:946.15-946.21" *)
  wire [31:0] _T_169;
  (* src = "sodor_core_3stage.v:947.15-947.21" *)
  wire [31:0] _T_171;
  (* src = "sodor_core_3stage.v:948.15-948.21" *)
  wire [31:0] _T_172;
  (* src = "sodor_core_3stage.v:770.15-770.19" *)
  wire [57:0] _T_3;
  (* src = "sodor_core_3stage.v:962.15-962.21" *)
  wire [63:0] _T_385;
  (* src = "sodor_core_3stage.v:963.15-963.21" *)
  wire [63:0] _T_386;
  (* src = "sodor_core_3stage.v:964.15-964.21" *)
  wire [15:0] _T_387;
  (* src = "sodor_core_3stage.v:965.14-965.20" *)
  wire [8:0] _T_390;
  (* src = "sodor_core_3stage.v:966.15-966.21" *)
  wire [34:0] _T_391;
  (* src = "sodor_core_3stage.v:967.14-967.20" *)
  wire [8:0] _T_392;
  (* src = "sodor_core_3stage.v:968.15-968.21" *)
  wire [15:0] _T_393;
  (* src = "sodor_core_3stage.v:969.15-969.21" *)
  wire [15:0] _T_394;
  (* src = "sodor_core_3stage.v:970.15-970.21" *)
  wire [31:0] _T_395;
  (* src = "sodor_core_3stage.v:971.15-971.21" *)
  wire [31:0] _T_396;
  (* src = "sodor_core_3stage.v:972.15-972.21" *)
  wire [31:0] _T_397;
  (* src = "sodor_core_3stage.v:973.15-973.21" *)
  wire [31:0] _T_398;
  (* src = "sodor_core_3stage.v:974.15-974.21" *)
  wire [31:0] _T_400;
  (* src = "sodor_core_3stage.v:975.15-975.21" *)
  wire [31:0] _T_401;
  (* src = "sodor_core_3stage.v:976.15-976.21" *)
  wire [31:0] _T_402;
  (* src = "sodor_core_3stage.v:977.15-977.21" *)
  wire [31:0] _T_403;
  (* src = "sodor_core_3stage.v:978.15-978.21" *)
  wire [39:0] _T_404;
  (* src = "sodor_core_3stage.v:979.15-979.21" *)
  wire [39:0] _T_405;
  (* src = "sodor_core_3stage.v:980.15-980.21" *)
  wire [39:0] _T_406;
  (* src = "sodor_core_3stage.v:981.15-981.21" *)
  wire [39:0] _T_407;
  (* src = "sodor_core_3stage.v:982.15-982.21" *)
  wire [39:0] _T_408;
  (* src = "sodor_core_3stage.v:983.15-983.21" *)
  wire [39:0] _T_409;
  (* src = "sodor_core_3stage.v:984.15-984.21" *)
  wire [39:0] _T_410;
  (* src = "sodor_core_3stage.v:985.15-985.21" *)
  wire [39:0] _T_411;
  (* src = "sodor_core_3stage.v:986.15-986.21" *)
  wire [39:0] _T_412;
  (* src = "sodor_core_3stage.v:987.15-987.21" *)
  wire [39:0] _T_413;
  (* src = "sodor_core_3stage.v:988.15-988.21" *)
  wire [39:0] _T_414;
  (* src = "sodor_core_3stage.v:989.15-989.21" *)
  wire [39:0] _T_415;
  (* src = "sodor_core_3stage.v:990.15-990.21" *)
  wire [39:0] _T_416;
  (* src = "sodor_core_3stage.v:991.15-991.21" *)
  wire [39:0] _T_417;
  (* src = "sodor_core_3stage.v:992.15-992.21" *)
  wire [39:0] _T_418;
  (* src = "sodor_core_3stage.v:993.15-993.21" *)
  wire [39:0] _T_419;
  (* src = "sodor_core_3stage.v:994.15-994.21" *)
  wire [39:0] _T_420;
  (* src = "sodor_core_3stage.v:995.15-995.21" *)
  wire [39:0] _T_421;
  (* src = "sodor_core_3stage.v:996.15-996.21" *)
  wire [39:0] _T_422;
  (* src = "sodor_core_3stage.v:997.15-997.21" *)
  wire [39:0] _T_423;
  (* src = "sodor_core_3stage.v:998.15-998.21" *)
  wire [39:0] _T_424;
  (* src = "sodor_core_3stage.v:999.15-999.21" *)
  wire [39:0] _T_425;
  (* src = "sodor_core_3stage.v:1000.15-1000.21" *)
  wire [39:0] _T_426;
  (* src = "sodor_core_3stage.v:1001.15-1001.21" *)
  wire [39:0] _T_427;
  (* src = "sodor_core_3stage.v:1002.15-1002.21" *)
  wire [39:0] _T_428;
  (* src = "sodor_core_3stage.v:1003.15-1003.21" *)
  wire [39:0] _T_429;
  (* src = "sodor_core_3stage.v:1004.15-1004.21" *)
  wire [39:0] _T_430;
  (* src = "sodor_core_3stage.v:1005.15-1005.21" *)
  wire [39:0] _T_431;
  (* src = "sodor_core_3stage.v:1006.15-1006.21" *)
  wire [39:0] _T_432;
  (* src = "sodor_core_3stage.v:1007.15-1007.21" *)
  wire [39:0] _T_433;
  (* src = "sodor_core_3stage.v:1008.15-1008.21" *)
  wire [39:0] _T_434;
  (* src = "sodor_core_3stage.v:1009.15-1009.21" *)
  wire [39:0] _T_435;
  (* src = "sodor_core_3stage.v:1010.15-1010.21" *)
  wire [39:0] _T_436;
  (* src = "sodor_core_3stage.v:1011.15-1011.21" *)
  wire [39:0] _T_437;
  (* src = "sodor_core_3stage.v:1012.15-1012.21" *)
  wire [39:0] _T_438;
  (* src = "sodor_core_3stage.v:1013.15-1013.21" *)
  wire [39:0] _T_439;
  (* src = "sodor_core_3stage.v:1014.15-1014.21" *)
  wire [39:0] _T_440;
  (* src = "sodor_core_3stage.v:1015.15-1015.21" *)
  wire [39:0] _T_441;
  (* src = "sodor_core_3stage.v:1016.15-1016.21" *)
  wire [39:0] _T_442;
  (* src = "sodor_core_3stage.v:1017.15-1017.21" *)
  wire [39:0] _T_443;
  (* src = "sodor_core_3stage.v:1018.15-1018.21" *)
  wire [39:0] _T_444;
  (* src = "sodor_core_3stage.v:1019.15-1019.21" *)
  wire [39:0] _T_445;
  (* src = "sodor_core_3stage.v:1020.15-1020.21" *)
  wire [39:0] _T_446;
  (* src = "sodor_core_3stage.v:1021.15-1021.21" *)
  wire [39:0] _T_447;
  (* src = "sodor_core_3stage.v:1022.15-1022.21" *)
  wire [39:0] _T_448;
  (* src = "sodor_core_3stage.v:1023.15-1023.21" *)
  wire [39:0] _T_449;
  (* src = "sodor_core_3stage.v:1024.15-1024.21" *)
  wire [39:0] _T_450;
  (* src = "sodor_core_3stage.v:1025.15-1025.21" *)
  wire [39:0] _T_451;
  (* src = "sodor_core_3stage.v:1026.15-1026.21" *)
  wire [39:0] _T_452;
  (* src = "sodor_core_3stage.v:1027.15-1027.21" *)
  wire [39:0] _T_453;
  (* src = "sodor_core_3stage.v:1028.15-1028.21" *)
  wire [39:0] _T_454;
  (* src = "sodor_core_3stage.v:1029.15-1029.21" *)
  wire [39:0] _T_455;
  (* src = "sodor_core_3stage.v:1030.15-1030.21" *)
  wire [39:0] _T_456;
  (* src = "sodor_core_3stage.v:1031.15-1031.21" *)
  wire [39:0] _T_457;
  (* src = "sodor_core_3stage.v:1032.15-1032.21" *)
  wire [39:0] _T_458;
  (* src = "sodor_core_3stage.v:1033.15-1033.21" *)
  wire [39:0] _T_459;
  (* src = "sodor_core_3stage.v:1034.15-1034.21" *)
  wire [39:0] _T_460;
  (* src = "sodor_core_3stage.v:1035.15-1035.21" *)
  wire [39:0] _T_461;
  (* src = "sodor_core_3stage.v:1036.15-1036.21" *)
  wire [39:0] _T_462;
  (* src = "sodor_core_3stage.v:1037.15-1037.21" *)
  wire [39:0] _T_463;
  (* src = "sodor_core_3stage.v:1038.15-1038.21" *)
  wire [39:0] _T_464;
  (* src = "sodor_core_3stage.v:1039.15-1039.21" *)
  wire [39:0] _T_465;
  (* src = "sodor_core_3stage.v:1040.15-1040.21" *)
  wire [39:0] _T_466;
  (* src = "sodor_core_3stage.v:1041.15-1041.21" *)
  wire [39:0] _T_467;
  (* src = "sodor_core_3stage.v:1042.15-1042.21" *)
  wire [63:0] _T_470;
  (* src = "sodor_core_3stage.v:1044.15-1044.21" *)
  wire [63:0] _T_471;
  (* src = "sodor_core_3stage.v:1046.15-1046.21" *)
  wire [63:0] _T_474;
  (* src = "sodor_core_3stage.v:1048.15-1048.21" *)
  wire [63:0] _T_475;
  (* src = "sodor_core_3stage.v:1050.15-1050.21" *)
  wire [63:0] _T_476;
  (* src = "sodor_core_3stage.v:1052.15-1052.21" *)
  wire [63:0] _T_477;
  (* src = "sodor_core_3stage.v:1054.15-1054.21" *)
  wire [63:0] _T_478;
  (* src = "sodor_core_3stage.v:1056.15-1056.21" *)
  wire [63:0] _T_479;
  (* src = "sodor_core_3stage.v:1058.15-1058.21" *)
  wire [63:0] _T_480;
  (* src = "sodor_core_3stage.v:1060.15-1060.21" *)
  wire [63:0] _T_481;
  (* src = "sodor_core_3stage.v:1062.15-1062.21" *)
  wire [63:0] _T_482;
  (* src = "sodor_core_3stage.v:1064.15-1064.21" *)
  wire [63:0] _T_484;
  (* src = "sodor_core_3stage.v:1066.15-1066.21" *)
  wire [63:0] _T_485;
  (* src = "sodor_core_3stage.v:1068.15-1068.21" *)
  wire [63:0] _T_486;
  (* src = "sodor_core_3stage.v:1070.15-1070.21" *)
  wire [63:0] _T_487;
  (* src = "sodor_core_3stage.v:1072.15-1072.21" *)
  wire [63:0] _T_488;
  (* src = "sodor_core_3stage.v:1074.15-1074.21" *)
  wire [63:0] _T_489;
  (* src = "sodor_core_3stage.v:1076.15-1076.21" *)
  wire [63:0] _T_490;
  (* src = "sodor_core_3stage.v:1078.15-1078.21" *)
  wire [63:0] _T_491;
  (* src = "sodor_core_3stage.v:1080.15-1080.21" *)
  wire [63:0] _T_492;
  (* src = "sodor_core_3stage.v:1082.15-1082.21" *)
  wire [63:0] _T_493;
  (* src = "sodor_core_3stage.v:1084.15-1084.21" *)
  wire [63:0] _T_494;
  (* src = "sodor_core_3stage.v:1086.15-1086.21" *)
  wire [63:0] _T_495;
  (* src = "sodor_core_3stage.v:1088.15-1088.21" *)
  wire [63:0] _T_496;
  (* src = "sodor_core_3stage.v:1090.15-1090.21" *)
  wire [63:0] _T_497;
  (* src = "sodor_core_3stage.v:1092.15-1092.21" *)
  wire [63:0] _T_498;
  (* src = "sodor_core_3stage.v:1094.15-1094.21" *)
  wire [63:0] _T_499;
  (* src = "sodor_core_3stage.v:775.14-775.18" *)
  wire [6:0] _T_5;
  (* src = "sodor_core_3stage.v:1096.15-1096.21" *)
  wire [63:0] _T_500;
  (* src = "sodor_core_3stage.v:1098.15-1098.21" *)
  wire [63:0] _T_501;
  (* src = "sodor_core_3stage.v:1100.15-1100.21" *)
  wire [63:0] _T_502;
  (* src = "sodor_core_3stage.v:1102.15-1102.21" *)
  wire [63:0] _T_503;
  (* src = "sodor_core_3stage.v:1104.15-1104.21" *)
  wire [63:0] _T_504;
  (* src = "sodor_core_3stage.v:1106.15-1106.21" *)
  wire [63:0] _T_505;
  (* src = "sodor_core_3stage.v:1108.15-1108.21" *)
  wire [63:0] _T_506;
  (* src = "sodor_core_3stage.v:1110.15-1110.21" *)
  wire [63:0] _T_507;
  (* src = "sodor_core_3stage.v:1112.15-1112.21" *)
  wire [63:0] _T_508;
  (* src = "sodor_core_3stage.v:1114.15-1114.21" *)
  wire [63:0] _T_509;
  (* src = "sodor_core_3stage.v:1116.15-1116.21" *)
  wire [63:0] _T_510;
  (* src = "sodor_core_3stage.v:1118.15-1118.21" *)
  wire [63:0] _T_511;
  (* src = "sodor_core_3stage.v:1120.15-1120.21" *)
  wire [63:0] _T_512;
  (* src = "sodor_core_3stage.v:1122.15-1122.21" *)
  wire [63:0] _T_513;
  (* src = "sodor_core_3stage.v:1124.15-1124.21" *)
  wire [63:0] _T_514;
  (* src = "sodor_core_3stage.v:1126.15-1126.21" *)
  wire [63:0] _T_515;
  (* src = "sodor_core_3stage.v:1128.15-1128.21" *)
  wire [63:0] _T_516;
  (* src = "sodor_core_3stage.v:1130.15-1130.21" *)
  wire [63:0] _T_517;
  (* src = "sodor_core_3stage.v:1132.15-1132.21" *)
  wire [63:0] _T_518;
  (* src = "sodor_core_3stage.v:1134.15-1134.21" *)
  wire [63:0] _T_519;
  (* src = "sodor_core_3stage.v:1136.15-1136.21" *)
  wire [63:0] _T_520;
  (* src = "sodor_core_3stage.v:1138.15-1138.21" *)
  wire [63:0] _T_521;
  (* src = "sodor_core_3stage.v:1140.15-1140.21" *)
  wire [63:0] _T_522;
  (* src = "sodor_core_3stage.v:1142.15-1142.21" *)
  wire [63:0] _T_523;
  (* src = "sodor_core_3stage.v:1144.15-1144.21" *)
  wire [63:0] _T_524;
  (* src = "sodor_core_3stage.v:1146.15-1146.21" *)
  wire [63:0] _T_525;
  (* src = "sodor_core_3stage.v:1148.15-1148.21" *)
  wire [63:0] _T_526;
  (* src = "sodor_core_3stage.v:1150.15-1150.21" *)
  wire [63:0] _T_527;
  (* src = "sodor_core_3stage.v:1152.15-1152.21" *)
  wire [63:0] _T_528;
  (* src = "sodor_core_3stage.v:1154.15-1154.21" *)
  wire [63:0] _T_529;
  (* src = "sodor_core_3stage.v:1156.15-1156.21" *)
  wire [63:0] _T_530;
  (* src = "sodor_core_3stage.v:1158.15-1158.21" *)
  wire [63:0] _T_531;
  (* src = "sodor_core_3stage.v:1160.15-1160.21" *)
  wire [63:0] _T_532;
  (* src = "sodor_core_3stage.v:1162.15-1162.21" *)
  wire [63:0] _T_533;
  (* src = "sodor_core_3stage.v:1164.15-1164.21" *)
  wire [63:0] _T_534;
  (* src = "sodor_core_3stage.v:1166.15-1166.21" *)
  wire [63:0] _T_535;
  (* src = "sodor_core_3stage.v:1168.15-1168.21" *)
  wire [63:0] _T_536;
  (* src = "sodor_core_3stage.v:1170.15-1170.21" *)
  wire [63:0] _T_537;
  (* src = "sodor_core_3stage.v:1172.15-1172.21" *)
  wire [63:0] _T_538;
  (* src = "sodor_core_3stage.v:1174.15-1174.21" *)
  wire [63:0] _T_539;
  (* src = "sodor_core_3stage.v:1176.15-1176.21" *)
  wire [63:0] _T_540;
  (* src = "sodor_core_3stage.v:1178.15-1178.21" *)
  wire [63:0] _T_541;
  (* src = "sodor_core_3stage.v:1180.15-1180.21" *)
  wire [63:0] _T_542;
  (* src = "sodor_core_3stage.v:1182.15-1182.21" *)
  wire [63:0] _T_543;
  (* src = "sodor_core_3stage.v:1184.15-1184.21" *)
  wire [63:0] _T_544;
  (* src = "sodor_core_3stage.v:1186.15-1186.21" *)
  wire [63:0] _T_545;
  (* src = "sodor_core_3stage.v:1188.15-1188.21" *)
  wire [63:0] _T_546;
  (* src = "sodor_core_3stage.v:1190.15-1190.21" *)
  wire [63:0] _T_547;
  (* src = "sodor_core_3stage.v:1192.15-1192.21" *)
  wire [63:0] _T_548;
  (* src = "sodor_core_3stage.v:1194.15-1194.21" *)
  wire [63:0] _T_549;
  (* src = "sodor_core_3stage.v:1196.15-1196.21" *)
  wire [63:0] _T_550;
  (* src = "sodor_core_3stage.v:1198.15-1198.21" *)
  (* unused_bits = "32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] _T_551;
  (* src = "sodor_core_3stage.v:858.9-858.14" *)
  wire _T_75;
  (* src = "sodor_core_3stage.v:859.9-859.14" *)
  wire _T_76;
  (* src = "sodor_core_3stage.v:860.9-860.14" *)
  wire _T_77;
  (* src = "sodor_core_3stage.v:777.15-777.19" *)
  wire [57:0] _T_8;
  (* src = "sodor_core_3stage.v:861.9-861.14" *)
  wire _T_80;
  (* src = "sodor_core_3stage.v:862.9-862.14" *)
  wire _T_81;
  (* src = "sodor_core_3stage.v:863.9-863.14" *)
  wire _T_82;
  (* src = "sodor_core_3stage.v:864.9-864.14" *)
  wire _T_83;
  (* src = "sodor_core_3stage.v:865.9-865.14" *)
  wire _T_84;
  (* src = "sodor_core_3stage.v:866.9-866.14" *)
  wire _T_85;
  (* src = "sodor_core_3stage.v:867.9-867.14" *)
  wire _T_86;
  (* src = "sodor_core_3stage.v:868.9-868.14" *)
  wire _T_87;
  (* src = "sodor_core_3stage.v:869.9-869.14" *)
  wire _T_88;
  (* src = "sodor_core_3stage.v:870.9-870.14" *)
  wire _T_90;
  (* src = "sodor_core_3stage.v:871.9-871.14" *)
  wire _T_91;
  (* src = "sodor_core_3stage.v:872.9-872.14" *)
  wire _T_92;
  (* src = "sodor_core_3stage.v:873.9-873.14" *)
  wire _T_93;
  (* src = "sodor_core_3stage.v:874.9-874.14" *)
  wire _T_94;
  (* src = "sodor_core_3stage.v:875.9-875.14" *)
  wire _T_95;
  (* src = "sodor_core_3stage.v:876.9-876.14" *)
  wire _T_96;
  (* src = "sodor_core_3stage.v:877.9-877.14" *)
  wire _T_97;
  (* src = "sodor_core_3stage.v:878.9-878.14" *)
  wire _T_98;
  (* src = "sodor_core_3stage.v:879.9-879.14" *)
  wire _T_99;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1093__WIRE__T_159;
  wire __MUX_procmux1093__WIRE__T_159;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1096__WIRE__T_76;
  wire __MUX_procmux1096__WIRE__T_76;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1098__WIRE_wen;
  wire __MUX_procmux1098__WIRE_wen;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1108__WIRE__T_158;
  wire __MUX_procmux1108__WIRE__T_158;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1111__WIRE__T_75;
  wire __MUX_procmux1111__WIRE__T_75;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1126__WIRE__T_88;
  wire __MUX_procmux1126__WIRE__T_88;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1132__WIRE__T_81;
  wire __MUX_procmux1132__WIRE__T_81;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1000795__WIRE__T_116;
  wire __MUX_ternarysodor_core_3stagev1000795__WIRE__T_116;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1001796__WIRE__T_117;
  wire __MUX_ternarysodor_core_3stagev1001796__WIRE__T_117;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1002797__WIRE__T_118;
  wire __MUX_ternarysodor_core_3stagev1002797__WIRE__T_118;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1003798__WIRE__T_119;
  wire __MUX_ternarysodor_core_3stagev1003798__WIRE__T_119;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1004799__WIRE__T_120;
  wire __MUX_ternarysodor_core_3stagev1004799__WIRE__T_120;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1005800__WIRE__T_121;
  wire __MUX_ternarysodor_core_3stagev1005800__WIRE__T_121;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1006801__WIRE__T_122;
  wire __MUX_ternarysodor_core_3stagev1006801__WIRE__T_122;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1007802__WIRE__T_123;
  wire __MUX_ternarysodor_core_3stagev1007802__WIRE__T_123;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1008803__WIRE__T_124;
  wire __MUX_ternarysodor_core_3stagev1008803__WIRE__T_124;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1009804__WIRE__T_125;
  wire __MUX_ternarysodor_core_3stagev1009804__WIRE__T_125;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1010805__WIRE__T_126;
  wire __MUX_ternarysodor_core_3stagev1010805__WIRE__T_126;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1011806__WIRE__T_127;
  wire __MUX_ternarysodor_core_3stagev1011806__WIRE__T_127;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1012807__WIRE__T_128;
  wire __MUX_ternarysodor_core_3stagev1012807__WIRE__T_128;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1013808__WIRE__T_129;
  wire __MUX_ternarysodor_core_3stagev1013808__WIRE__T_129;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1014809__WIRE__T_130;
  wire __MUX_ternarysodor_core_3stagev1014809__WIRE__T_130;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1015810__WIRE__T_131;
  wire __MUX_ternarysodor_core_3stagev1015810__WIRE__T_131;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1016811__WIRE__T_132;
  wire __MUX_ternarysodor_core_3stagev1016811__WIRE__T_132;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1017812__WIRE__T_133;
  wire __MUX_ternarysodor_core_3stagev1017812__WIRE__T_133;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1018813__WIRE__T_134;
  wire __MUX_ternarysodor_core_3stagev1018813__WIRE__T_134;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1019814__WIRE__T_135;
  wire __MUX_ternarysodor_core_3stagev1019814__WIRE__T_135;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1020815__WIRE__T_136;
  wire __MUX_ternarysodor_core_3stagev1020815__WIRE__T_136;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1021816__WIRE__T_137;
  wire __MUX_ternarysodor_core_3stagev1021816__WIRE__T_137;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1022817__WIRE__T_138;
  wire __MUX_ternarysodor_core_3stagev1022817__WIRE__T_138;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1023818__WIRE__T_139;
  wire __MUX_ternarysodor_core_3stagev1023818__WIRE__T_139;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1024819__WIRE__T_140;
  wire __MUX_ternarysodor_core_3stagev1024819__WIRE__T_140;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1025820__WIRE__T_141;
  wire __MUX_ternarysodor_core_3stagev1025820__WIRE__T_141;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1026821__WIRE__T_142;
  wire __MUX_ternarysodor_core_3stagev1026821__WIRE__T_142;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1027822__WIRE__T_143;
  wire __MUX_ternarysodor_core_3stagev1027822__WIRE__T_143;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1028823__WIRE__T_144;
  wire __MUX_ternarysodor_core_3stagev1028823__WIRE__T_144;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1029824__WIRE__T_145;
  wire __MUX_ternarysodor_core_3stagev1029824__WIRE__T_145;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1030825__WIRE__T_146;
  wire __MUX_ternarysodor_core_3stagev1030825__WIRE__T_146;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1031826__WIRE__T_147;
  wire __MUX_ternarysodor_core_3stagev1031826__WIRE__T_147;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1032827__WIRE__T_148;
  wire __MUX_ternarysodor_core_3stagev1032827__WIRE__T_148;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1033828__WIRE__T_149;
  wire __MUX_ternarysodor_core_3stagev1033828__WIRE__T_149;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1034829__WIRE__T_150;
  wire __MUX_ternarysodor_core_3stagev1034829__WIRE__T_150;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1035830__WIRE__T_151;
  wire __MUX_ternarysodor_core_3stagev1035830__WIRE__T_151;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1036831__WIRE__T_152;
  wire __MUX_ternarysodor_core_3stagev1036831__WIRE__T_152;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1037832__WIRE__T_153;
  wire __MUX_ternarysodor_core_3stagev1037832__WIRE__T_153;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1038833__WIRE__T_154;
  wire __MUX_ternarysodor_core_3stagev1038833__WIRE__T_154;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1039834__WIRE__T_155;
  wire __MUX_ternarysodor_core_3stagev1039834__WIRE__T_155;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1040835__WIRE__T_156;
  wire __MUX_ternarysodor_core_3stagev1040835__WIRE__T_156;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1041836__WIRE__T_157;
  wire __MUX_ternarysodor_core_3stagev1041836__WIRE__T_157;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1201916__WIRE__T_95;
  wire __MUX_ternarysodor_core_3stagev1201916__WIRE__T_95;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1203917__WIRE__T_94;
  wire __MUX_ternarysodor_core_3stagev1203917__WIRE__T_94;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1205918__WIRE__T_97;
  wire __MUX_ternarysodor_core_3stagev1205918__WIRE__T_97;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1207919__WIRE__T_96;
  wire __MUX_ternarysodor_core_3stagev1207919__WIRE__T_96;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1209920__WIRE__T_99;
  wire __MUX_ternarysodor_core_3stagev1209920__WIRE__T_99;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1211921__WIRE__T_98;
  wire __MUX_ternarysodor_core_3stagev1211921__WIRE__T_98;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1213922__WIRE__T_101;
  wire __MUX_ternarysodor_core_3stagev1213922__WIRE__T_101;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1215923__WIRE__T_100;
  wire __MUX_ternarysodor_core_3stagev1215923__WIRE__T_100;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1217924__WIRE__T_103;
  wire __MUX_ternarysodor_core_3stagev1217924__WIRE__T_103;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1219925__WIRE__T_102;
  wire __MUX_ternarysodor_core_3stagev1219925__WIRE__T_102;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1221926__WIRE__T_105;
  wire __MUX_ternarysodor_core_3stagev1221926__WIRE__T_105;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1223927__WIRE__T_104;
  wire __MUX_ternarysodor_core_3stagev1223927__WIRE__T_104;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1225928__WIRE__T_107;
  wire __MUX_ternarysodor_core_3stagev1225928__WIRE__T_107;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1227929__WIRE__T_106;
  wire __MUX_ternarysodor_core_3stagev1227929__WIRE__T_106;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1229930__WIRE__T_109;
  wire __MUX_ternarysodor_core_3stagev1229930__WIRE__T_109;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1231931__WIRE__T_108;
  wire __MUX_ternarysodor_core_3stagev1231931__WIRE__T_108;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1233932__WIRE__T_111;
  wire __MUX_ternarysodor_core_3stagev1233932__WIRE__T_111;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1235933__WIRE__T_110;
  wire __MUX_ternarysodor_core_3stagev1235933__WIRE__T_110;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1237934__WIRE__T_113;
  wire __MUX_ternarysodor_core_3stagev1237934__WIRE__T_113;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1239935__WIRE__T_112;
  wire __MUX_ternarysodor_core_3stagev1239935__WIRE__T_112;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1241936__WIRE__T_115;
  wire __MUX_ternarysodor_core_3stagev1241936__WIRE__T_115;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1243937__WIRE__T_114;
  wire __MUX_ternarysodor_core_3stagev1243937__WIRE__T_114;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev1339984__WIRE__T_86;
  wire __MUX_ternarysodor_core_3stagev1339984__WIRE__T_86;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y;
  wire __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev771634__WIRE__T;
  wire __MUX_ternarysodor_core_3stagev771634__WIRE__T;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev778637__WIRE__T_5;
  wire __MUX_ternarysodor_core_3stagev778637__WIRE__T_5;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev945733__WIRE__T_167;
  wire __MUX_ternarysodor_core_3stagev945733__WIRE__T_167;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev947735__WIRE__T_166;
  wire __MUX_ternarysodor_core_3stagev947735__WIRE__T_166;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev954742__WIRE_io_exception;
  wire __MUX_ternarysodor_core_3stagev954742__WIRE_io_exception;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y;
  wire __MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev959752__WIRE_insn_call;
  wire __MUX_ternarysodor_core_3stagev959752__WIRE_insn_call;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev960753__WIRE_insn_break;
  wire __MUX_ternarysodor_core_3stagev960753__WIRE_insn_break;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y;
  wire __MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev964759__WIRE__T_77;
  wire __MUX_ternarysodor_core_3stagev964759__WIRE__T_77;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev965760__WIRE__T_80;
  wire __MUX_ternarysodor_core_3stagev965760__WIRE__T_80;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev967762__WIRE__T_82;
  wire __MUX_ternarysodor_core_3stagev967762__WIRE__T_82;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev968763__WIRE__T_83;
  wire __MUX_ternarysodor_core_3stagev968763__WIRE__T_83;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev969764__WIRE__T_84;
  wire __MUX_ternarysodor_core_3stagev969764__WIRE__T_84;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev970765__WIRE__T_85;
  wire __MUX_ternarysodor_core_3stagev970765__WIRE__T_85;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev972767__WIRE__T_87;
  wire __MUX_ternarysodor_core_3stagev972767__WIRE__T_87;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev974769__WIRE__T_90;
  wire __MUX_ternarysodor_core_3stagev974769__WIRE__T_90;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev975770__WIRE__T_91;
  wire __MUX_ternarysodor_core_3stagev975770__WIRE__T_91;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev976771__WIRE__T_92;
  wire __MUX_ternarysodor_core_3stagev976771__WIRE__T_92;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev977772__WIRE__T_93;
  wire __MUX_ternarysodor_core_3stagev977772__WIRE__T_93;
  (* src = "sodor_core_3stage.v:667.17-667.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_3stage.v:849.9-849.16" *)
  wire cpu_ren;
  (* src = "sodor_core_3stage.v:941.9-941.16" *)
  wire cpu_wen;
  (* src = "sodor_core_3stage.v:952.9-952.19" *)
  wire insn_break;
  (* src = "sodor_core_3stage.v:951.9-951.18" *)
  wire insn_call;
  (* src = "sodor_core_3stage.v:953.9-953.17" *)
  wire insn_ret;
  (* src = "sodor_core_3stage.v:673.17-673.30" *)
  input [11:0] io_decode_csr;
  wire [11:0] io_decode_csr;
  (* src = "sodor_core_3stage.v:672.17-672.24" *)
  output io_eret;
  wire io_eret;
  (* src = "sodor_core_3stage.v:697.17-697.24" *)
  output [31:0] io_evec;
  wire [31:0] io_evec;
  (* src = "sodor_core_3stage.v:698.17-698.29" *)
  input io_exception;
  wire io_exception;
  (* src = "sodor_core_3stage.v:700.17-700.22" *)
  input [31:0] io_pc;
  wire [31:0] io_pc;
  (* src = "sodor_core_3stage.v:699.17-699.26" *)
  input io_retire;
  wire io_retire;
  (* src = "sodor_core_3stage.v:669.17-669.26" *)
  input [2:0] io_rw_cmd;
  wire [2:0] io_rw_cmd;
  (* src = "sodor_core_3stage.v:670.17-670.28" *)
  output [31:0] io_rw_rdata;
  wire [31:0] io_rw_rdata;
  (* src = "sodor_core_3stage.v:671.17-671.28" *)
  input [31:0] io_rw_wdata;
  wire [31:0] io_rw_wdata;
  (* src = "sodor_core_3stage.v:674.17-674.32" *)
  output io_status_debug;
  wire io_status_debug;
  (* src = "sodor_core_3stage.v:685.17-685.29" *)
  output [1:0] io_status_fs;
  wire [1:0] io_status_fs;
  (* src = "sodor_core_3stage.v:694.17-694.30" *)
  output io_status_hie;
  wire io_status_hie;
  (* src = "sodor_core_3stage.v:690.17-690.31" *)
  output io_status_hpie;
  wire io_status_hpie;
  (* src = "sodor_core_3stage.v:687.17-687.30" *)
  output [1:0] io_status_hpp;
  wire [1:0] io_status_hpp;
  (* src = "sodor_core_3stage.v:693.17-693.30" *)
  output io_status_mie;
  reg io_status_mie;
  (* src = "sodor_core_3stage.v:689.17-689.31" *)
  output io_status_mpie;
  reg io_status_mpie;
  (* src = "sodor_core_3stage.v:686.17-686.30" *)
  output [1:0] io_status_mpp;
  wire [1:0] io_status_mpp;
  (* src = "sodor_core_3stage.v:683.17-683.31" *)
  output io_status_mprv;
  wire io_status_mprv;
  (* src = "sodor_core_3stage.v:681.17-681.30" *)
  output io_status_mxr;
  wire io_status_mxr;
  (* src = "sodor_core_3stage.v:675.17-675.30" *)
  output [1:0] io_status_prv;
  wire [1:0] io_status_prv;
  (* src = "sodor_core_3stage.v:676.17-676.29" *)
  output io_status_sd;
  wire io_status_sd;
  (* src = "sodor_core_3stage.v:695.17-695.30" *)
  output io_status_sie;
  wire io_status_sie;
  (* src = "sodor_core_3stage.v:691.17-691.31" *)
  output io_status_spie;
  wire io_status_spie;
  (* src = "sodor_core_3stage.v:688.17-688.30" *)
  output io_status_spp;
  wire io_status_spp;
  (* src = "sodor_core_3stage.v:682.17-682.30" *)
  output io_status_sum;
  wire io_status_sum;
  (* src = "sodor_core_3stage.v:678.17-678.30" *)
  output io_status_tsr;
  wire io_status_tsr;
  (* src = "sodor_core_3stage.v:680.17-680.30" *)
  output io_status_tvm;
  wire io_status_tvm;
  (* src = "sodor_core_3stage.v:679.17-679.29" *)
  output io_status_tw;
  wire io_status_tw;
  (* src = "sodor_core_3stage.v:696.17-696.30" *)
  output io_status_uie;
  wire io_status_uie;
  (* src = "sodor_core_3stage.v:692.17-692.31" *)
  output io_status_upie;
  wire io_status_upie;
  (* src = "sodor_core_3stage.v:684.17-684.29" *)
  output [1:0] io_status_xs;
  wire [1:0] io_status_xs;
  (* src = "sodor_core_3stage.v:677.17-677.32" *)
  output [7:0] io_status_zero1;
  wire [7:0] io_status_zero1;
  (* src = "sodor_core_3stage.v:701.17-701.24" *)
  output [31:0] io_time;
  wire [31:0] io_time;
  (* meta_reset = 32'd1 *)
  input metaReset_CSRFile;
  wire metaReset_CSRFile;
  (* src = "sodor_core_3stage.v:950.14-950.20" *)
  (* unused_bits = "3 4 5 6 7" *)
  wire [7:0] opcode;
  (* src = "sodor_core_3stage.v:940.9-940.18" *)
  wire read_only;
  (* src = "sodor_core_3stage.v:846.8-846.24" *)
  reg reg_dcsr_ebreakm;
  (* src = "sodor_core_3stage.v:847.8-847.21" *)
  reg reg_dcsr_step;
  (* src = "sodor_core_3stage.v:844.14-844.21" *)
  reg [31:0] reg_dpc;
  (* src = "sodor_core_3stage.v:845.14-845.26" *)
  reg [31:0] reg_dscratch;
  (* src = "sodor_core_3stage.v:759.14-759.24" *)
  reg [31:0] reg_mcause;
  (* src = "sodor_core_3stage.v:762.14-762.25" *)
  reg [31:0] reg_medeleg;
  (* src = "sodor_core_3stage.v:758.14-758.22" *)
  reg [31:0] reg_mepc;
  (* src = "sodor_core_3stage.v:766.8-766.20" *)
  reg reg_mie_msip;
  (* src = "sodor_core_3stage.v:765.8-765.20" *)
  reg reg_mie_mtip;
  (* src = "sodor_core_3stage.v:764.8-764.20" *)
  reg reg_mip_msip;
  (* src = "sodor_core_3stage.v:763.8-763.20" *)
  reg reg_mip_mtip;
  (* src = "sodor_core_3stage.v:761.14-761.26" *)
  reg [31:0] reg_mscratch;
  (* src = "sodor_core_3stage.v:760.14-760.23" *)
  reg [31:0] reg_mtval;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_3stage.v:668.17-668.22" *)
  input reset;
  wire reset;
  (* src = "sodor_core_3stage.v:848.9-848.20" *)
  wire system_insn;
  (* src = "sodor_core_3stage.v:949.15-949.20" *)
  wire [31:0] wdata;
  (* src = "sodor_core_3stage.v:942.9-942.12" *)
  wire wen;
  assign _T = REG + (* src = "sodor_core_3stage.v:768.19-768.29" *) 6'h01;
  assign _T_3 = { REG_1[57:26], io_time[31:6] } + (* src = "sodor_core_3stage.v:770.22-770.35" *) 58'h000000000000001;
  assign _T_5 = REG_2 + (* src = "sodor_core_3stage.v:775.21-775.37" *) { 5'h00, io_retire };
  assign _T_8 = REG_3 + (* src = "sodor_core_3stage.v:777.22-777.35" *) 58'h000000000000001;
  assign __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y = insn_ret & (* src = "sodor_core_3stage.v:1401.20-1401.49" *) _180_;
  assign cpu_ren = _178_ & (* src = "sodor_core_3stage.v:849.19-849.51" *) _181_;
  assign cpu_wen = cpu_ren & (* src = "sodor_core_3stage.v:941.19-941.46" *) _179_;
  assign wen = cpu_wen & (* src = "sodor_core_3stage.v:942.15-942.35" *) _182_;
  assign wdata = _T_169 & (* src = "sodor_core_3stage.v:949.23-949.38" *) _T_172;
  assign insn_call = system_insn & (* src = "sodor_core_3stage.v:951.21-951.44" *) opcode[0];
  assign insn_break = system_insn & (* src = "sodor_core_3stage.v:952.22-952.45" *) opcode[1];
  assign insn_ret = system_insn & (* src = "sodor_core_3stage.v:953.20-953.43" *) opcode[2];
  assign __MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y = insn_ret & (* src = "sodor_core_3stage.v:956.24-956.52" *) io_decode_csr[10];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_102_) reg_dpc <= wdata;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_103_) reg_dscratch <= wdata;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_104_) REG_34[31:0] <= _GEN_137[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_105_) REG_34[39:32] <= _GEN_137[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) reg_dcsr_ebreakm <= 1'h0;
    else if (_106_) reg_dcsr_ebreakm <= wdata[15];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_107_) REG_35[31:0] <= _GEN_138[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_108_) REG_35[39:32] <= _GEN_138[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) reg_dcsr_step <= 1'h0;
    else if (_106_) reg_dcsr_step <= wdata[2];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) REG <= 6'h00;
    else if (_008_) REG <= _GEN_139[5:0];
  reg [25:0] _218_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) _218_ <= 26'h0000000;
    else if (_008_) _218_ <= _190_[25:0];
  assign io_time[31:6] = _218_;
  reg [31:0] _219_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) _219_ <= 32'd0;
    else if (_009_) _219_ <= _190_[57:26];
  assign REG_1[57:26] = _219_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) REG_2 <= 6'h00;
    else if (_010_) REG_2 <= _GEN_141[5:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) REG_3[25:0] <= 26'h0000000;
    else if (_010_) REG_3[25:0] <= _187_[25:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) REG_3[57:26] <= 32'd0;
    else if (_011_) REG_3[57:26] <= _187_[57:26];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) io_status_mpie <= 1'h0;
    else io_status_mpie <= _195_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) io_status_mie <= 1'h0;
    else io_status_mie <= _193_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_109_) reg_mtval <= wdata;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_110_) reg_mscratch <= wdata;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_111_) reg_medeleg <= wdata;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mip_msip <= 1'h0;
    else if (_112_) reg_mip_msip <= wdata[3];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mie_mtip <= 1'h0;
    else if (_113_) reg_mie_mtip <= wdata[7];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (reset) reg_mie_msip <= 1'h0;
    else if (_113_) reg_mie_msip <= wdata[3];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_114_) REG_4[31:0] <= _GEN_107[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_115_) REG_4[39:32] <= _GEN_107[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_116_) REG_5[31:0] <= _GEN_108[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_117_) REG_5[39:32] <= _GEN_108[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_118_) REG_6[31:0] <= _GEN_109[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_119_) REG_6[39:32] <= _GEN_109[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_120_) REG_7[31:0] <= _GEN_110[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_121_) REG_7[39:32] <= _GEN_110[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_122_) REG_8[31:0] <= _GEN_111[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_123_) REG_8[39:32] <= _GEN_111[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_124_) REG_9[31:0] <= _GEN_112[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_125_) REG_9[39:32] <= _GEN_112[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_126_) REG_10[31:0] <= _GEN_113[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_127_) REG_10[39:32] <= _GEN_113[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_128_) REG_11[31:0] <= _GEN_114[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_129_) REG_11[39:32] <= _GEN_114[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_130_) REG_12[31:0] <= _GEN_115[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_131_) REG_12[39:32] <= _GEN_115[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_132_) REG_13[31:0] <= _GEN_116[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_133_) REG_13[39:32] <= _GEN_116[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_134_) REG_14[31:0] <= _GEN_117[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_135_) REG_14[39:32] <= _GEN_117[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_136_) REG_15[31:0] <= _GEN_118[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_137_) REG_15[39:32] <= _GEN_118[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_138_) REG_16[31:0] <= _GEN_119[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_139_) REG_16[39:32] <= _GEN_119[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_140_) REG_17[31:0] <= _GEN_120[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_141_) REG_17[39:32] <= _GEN_120[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_142_) REG_18[31:0] <= _GEN_121[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_143_) REG_18[39:32] <= _GEN_121[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_144_) REG_19[31:0] <= _GEN_122[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_145_) REG_19[39:32] <= _GEN_122[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_146_) REG_20[31:0] <= _GEN_123[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_147_) REG_20[39:32] <= _GEN_123[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_148_) REG_21[31:0] <= _GEN_124[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_149_) REG_21[39:32] <= _GEN_124[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_150_) REG_22[31:0] <= _GEN_125[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_151_) REG_22[39:32] <= _GEN_125[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_152_) REG_23[31:0] <= _GEN_126[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_153_) REG_23[39:32] <= _GEN_126[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_154_) REG_24[31:0] <= _GEN_127[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_155_) REG_24[39:32] <= _GEN_127[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_156_) REG_25[31:0] <= _GEN_128[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_157_) REG_25[39:32] <= _GEN_128[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_158_) REG_26[31:0] <= _GEN_129[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_159_) REG_26[39:32] <= _GEN_129[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_160_) REG_27[31:0] <= _GEN_130[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_161_) REG_27[39:32] <= _GEN_130[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_162_) REG_28[31:0] <= _GEN_131[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_163_) REG_28[39:32] <= _GEN_131[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_164_) REG_29[31:0] <= _GEN_132[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_165_) REG_29[39:32] <= _GEN_132[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_166_) REG_30[31:0] <= _GEN_133[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_167_) REG_30[39:32] <= _GEN_133[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_168_) REG_31[31:0] <= _GEN_134[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_169_) REG_31[39:32] <= _GEN_134[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_170_) REG_32[31:0] <= _GEN_135[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_171_) REG_32[39:32] <= _GEN_135[39:32];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_172_) REG_33[31:0] <= _GEN_136[31:0];
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    if (_173_) REG_33[39:32] <= _GEN_136[39:32];
  assign _174_ = metaReset_CSRFile ? 32'd0 : _GEN_145[31:0];
  assign _175_ = metaReset_CSRFile ? 32'd0 : _000_;
  assign _176_ = metaReset_CSRFile ? 1'h0 : _001_;
  assign _002_ = { wen, _T_155, _T_154 } != 3'h4;
  assign _003_ = { wen, _T_155, _T_154 } != 3'h6;
  assign _004_ = { wen, _T_154 } != 2'h3;
  assign _005_ = { wen, _T_157, _T_156 } != 3'h4;
  assign _006_ = { wen, _T_157, _T_156 } != 3'h6;
  assign _007_ = { wen, _T_156 } != 2'h3;
  assign _008_ = { wen, _T_158, _T_75 } != 3'h6;
  assign _009_ = { wen, _T_75 } != 2'h3;
  assign _010_ = { wen, _T_159, _T_76 } != 3'h6;
  assign _011_ = { wen, _T_76 } != 2'h3;
  assign _012_ = { wen, _T_95, _T_94 } != 3'h4;
  assign _013_ = { wen, _T_95, _T_94 } != 3'h6;
  assign _014_ = { wen, _T_94 } != 2'h3;
  assign _015_ = { wen, _T_97, _T_96 } != 3'h4;
  assign _016_ = { wen, _T_97, _T_96 } != 3'h6;
  assign _017_ = { wen, _T_96 } != 2'h3;
  assign _018_ = { wen, _T_99, _T_98 } != 3'h4;
  assign _019_ = { wen, _T_99, _T_98 } != 3'h6;
  assign _020_ = { wen, _T_98 } != 2'h3;
  assign _021_ = { wen, _T_101, _T_100 } != 3'h4;
  assign _022_ = { wen, _T_101, _T_100 } != 3'h6;
  assign _023_ = { wen, _T_100 } != 2'h3;
  assign _024_ = { wen, _T_103, _T_102 } != 3'h4;
  assign _025_ = { wen, _T_103, _T_102 } != 3'h6;
  assign _026_ = { wen, _T_102 } != 2'h3;
  assign _027_ = { wen, _T_105, _T_104 } != 3'h4;
  assign _028_ = { wen, _T_105, _T_104 } != 3'h6;
  assign _029_ = { wen, _T_104 } != 2'h3;
  assign _030_ = { wen, _T_107, _T_106 } != 3'h4;
  assign _031_ = { wen, _T_107, _T_106 } != 3'h6;
  assign _032_ = { wen, _T_106 } != 2'h3;
  assign _033_ = { wen, _T_109, _T_108 } != 3'h4;
  assign _034_ = { wen, _T_109, _T_108 } != 3'h6;
  assign _035_ = { wen, _T_108 } != 2'h3;
  assign _036_ = { wen, _T_111, _T_110 } != 3'h4;
  assign _037_ = { wen, _T_111, _T_110 } != 3'h6;
  assign _038_ = { wen, _T_110 } != 2'h3;
  assign _039_ = { wen, _T_113, _T_112 } != 3'h4;
  assign _040_ = { wen, _T_113, _T_112 } != 3'h6;
  assign _041_ = { wen, _T_112 } != 2'h3;
  assign _042_ = { wen, _T_115, _T_114 } != 3'h4;
  assign _043_ = { wen, _T_115, _T_114 } != 3'h6;
  assign _044_ = { wen, _T_114 } != 2'h3;
  assign _045_ = { wen, _T_117, _T_116 } != 3'h4;
  assign _046_ = { wen, _T_117, _T_116 } != 3'h6;
  assign _047_ = { wen, _T_116 } != 2'h3;
  assign _048_ = { wen, _T_119, _T_118 } != 3'h4;
  assign _049_ = { wen, _T_119, _T_118 } != 3'h6;
  assign _050_ = { wen, _T_118 } != 2'h3;
  assign _051_ = { wen, _T_121, _T_120 } != 3'h4;
  assign _052_ = { wen, _T_121, _T_120 } != 3'h6;
  assign _053_ = { wen, _T_120 } != 2'h3;
  assign _054_ = { wen, _T_123, _T_122 } != 3'h4;
  assign _055_ = { wen, _T_123, _T_122 } != 3'h6;
  assign _056_ = { wen, _T_122 } != 2'h3;
  assign _057_ = { wen, _T_125, _T_124 } != 3'h4;
  assign _058_ = { wen, _T_125, _T_124 } != 3'h6;
  assign _059_ = { wen, _T_124 } != 2'h3;
  assign _060_ = { wen, _T_127, _T_126 } != 3'h4;
  assign _061_ = { wen, _T_127, _T_126 } != 3'h6;
  assign _062_ = { wen, _T_126 } != 2'h3;
  assign _063_ = { wen, _T_129, _T_128 } != 3'h4;
  assign _064_ = { wen, _T_129, _T_128 } != 3'h6;
  assign _065_ = { wen, _T_128 } != 2'h3;
  assign _066_ = { wen, _T_131, _T_130 } != 3'h4;
  assign _067_ = { wen, _T_131, _T_130 } != 3'h6;
  assign _068_ = { wen, _T_130 } != 2'h3;
  assign _069_ = { wen, _T_133, _T_132 } != 3'h4;
  assign _070_ = { wen, _T_133, _T_132 } != 3'h6;
  assign _071_ = { wen, _T_132 } != 2'h3;
  assign _072_ = { wen, _T_135, _T_134 } != 3'h4;
  assign _073_ = { wen, _T_135, _T_134 } != 3'h6;
  assign _074_ = { wen, _T_134 } != 2'h3;
  assign _075_ = { wen, _T_137, _T_136 } != 3'h4;
  assign _076_ = { wen, _T_137, _T_136 } != 3'h6;
  assign _077_ = { wen, _T_136 } != 2'h3;
  assign _078_ = { wen, _T_139, _T_138 } != 3'h4;
  assign _079_ = { wen, _T_139, _T_138 } != 3'h6;
  assign _080_ = { wen, _T_138 } != 2'h3;
  assign _081_ = { wen, _T_141, _T_140 } != 3'h4;
  assign _082_ = { wen, _T_141, _T_140 } != 3'h6;
  assign _083_ = { wen, _T_140 } != 2'h3;
  assign _084_ = { wen, _T_143, _T_142 } != 3'h4;
  assign _085_ = { wen, _T_143, _T_142 } != 3'h6;
  assign _086_ = { wen, _T_142 } != 2'h3;
  assign _087_ = { wen, _T_145, _T_144 } != 3'h4;
  assign _088_ = { wen, _T_145, _T_144 } != 3'h6;
  assign _089_ = { wen, _T_144 } != 2'h3;
  assign _090_ = { wen, _T_147, _T_146 } != 3'h4;
  assign _091_ = { wen, _T_147, _T_146 } != 3'h6;
  assign _092_ = { wen, _T_146 } != 2'h3;
  assign _093_ = { wen, _T_149, _T_148 } != 3'h4;
  assign _094_ = { wen, _T_149, _T_148 } != 3'h6;
  assign _095_ = { wen, _T_148 } != 2'h3;
  assign _096_ = { wen, _T_151, _T_150 } != 3'h4;
  assign _097_ = { wen, _T_151, _T_150 } != 3'h6;
  assign _098_ = { wen, _T_150 } != 2'h3;
  assign _099_ = { wen, _T_153, _T_152 } != 3'h4;
  assign _100_ = { wen, _T_153, _T_152 } != 3'h6;
  assign _101_ = { wen, _T_152 } != 2'h3;
  assign _102_ = & { wen, _T_91 };
  assign _103_ = & { wen, _T_92 };
  assign _104_ = & { wen, _002_, _003_ };
  assign _105_ = & { wen, _004_, _002_ };
  assign _106_ = & { wen, _T_90 };
  assign _107_ = & { _005_, wen, _006_ };
  assign _108_ = & { _005_, wen, _007_ };
  assign _109_ = & { wen, _T_87 };
  assign _110_ = & { wen, _T_85 };
  assign _111_ = & { wen, _T_93 };
  assign _112_ = & { wen, _T_83 };
  assign _113_ = & { wen, _T_84 };
  assign _114_ = & { _012_, _013_, wen };
  assign _115_ = & { _012_, _014_, wen };
  assign _116_ = & { _016_, _015_, wen };
  assign _117_ = & { _017_, _015_, wen };
  assign _118_ = & { _019_, _018_, wen };
  assign _119_ = & { _020_, _018_, wen };
  assign _120_ = & { _022_, _021_, wen };
  assign _121_ = & { _023_, _021_, wen };
  assign _122_ = & { _025_, _024_, wen };
  assign _123_ = & { _026_, _024_, wen };
  assign _124_ = & { _028_, _027_, wen };
  assign _125_ = & { _029_, _027_, wen };
  assign _126_ = & { _031_, _030_, wen };
  assign _127_ = & { _032_, _030_, wen };
  assign _128_ = & { _034_, _033_, wen };
  assign _129_ = & { _035_, _033_, wen };
  assign _130_ = & { _037_, _036_, wen };
  assign _131_ = & { _038_, _036_, wen };
  assign _132_ = & { _040_, _039_, wen };
  assign _133_ = & { _041_, _039_, wen };
  assign _134_ = & { _043_, _042_, wen };
  assign _135_ = & { _044_, _042_, wen };
  assign _136_ = & { _046_, _045_, wen };
  assign _137_ = & { _047_, _045_, wen };
  assign _138_ = & { _049_, _048_, wen };
  assign _139_ = & { _050_, _048_, wen };
  assign _140_ = & { _052_, _051_, wen };
  assign _141_ = & { _053_, _051_, wen };
  assign _142_ = & { _055_, _054_, wen };
  assign _143_ = & { _056_, _054_, wen };
  assign _144_ = & { _058_, _057_, wen };
  assign _145_ = & { _059_, _057_, wen };
  assign _146_ = & { _061_, _060_, wen };
  assign _147_ = & { _062_, _060_, wen };
  assign _148_ = & { _064_, _063_, wen };
  assign _149_ = & { _065_, _063_, wen };
  assign _150_ = & { _067_, _066_, wen };
  assign _151_ = & { _068_, _066_, wen };
  assign _152_ = & { _070_, _069_, wen };
  assign _153_ = & { _071_, _069_, wen };
  assign _154_ = & { _073_, _072_, wen };
  assign _155_ = & { _074_, _072_, wen };
  assign _156_ = & { _076_, _075_, wen };
  assign _157_ = & { _077_, _075_, wen };
  assign _158_ = & { _079_, _078_, wen };
  assign _159_ = & { _080_, _078_, wen };
  assign _160_ = & { _082_, _081_, wen };
  assign _161_ = & { _083_, _081_, wen };
  assign _162_ = & { _085_, _084_, wen };
  assign _163_ = & { _086_, _084_, wen };
  assign _164_ = & { _088_, _087_, wen };
  assign _165_ = & { _089_, _087_, wen };
  assign _166_ = & { _091_, _090_, wen };
  assign _167_ = & { _092_, _090_, wen };
  assign _168_ = & { _094_, _093_, wen };
  assign _169_ = & { _095_, _093_, wen };
  assign _170_ = & { _097_, _096_, wen };
  assign _171_ = & { _098_, _096_, wen };
  assign _172_ = & { _100_, _099_, wen };
  assign _173_ = & { _101_, _099_, wen };
  assign system_insn = io_rw_cmd == (* src = "sodor_core_3stage.v:848.23-848.40" *) 3'h4;
  assign _T_75 = io_decode_csr == (* src = "sodor_core_3stage.v:858.17-858.41" *) 12'hb00;
  assign _T_76 = io_decode_csr == (* src = "sodor_core_3stage.v:859.17-859.41" *) 12'hb02;
  assign _T_77 = io_decode_csr == (* src = "sodor_core_3stage.v:860.17-860.41" *) 12'hf13;
  assign _T_80 = io_decode_csr == (* src = "sodor_core_3stage.v:861.17-861.41" *) 12'h301;
  assign _T_81 = io_decode_csr == (* src = "sodor_core_3stage.v:862.17-862.41" *) 12'h300;
  assign _T_82 = io_decode_csr == (* src = "sodor_core_3stage.v:863.17-863.41" *) 12'h305;
  assign _T_83 = io_decode_csr == (* src = "sodor_core_3stage.v:864.17-864.41" *) 12'h344;
  assign _T_84 = io_decode_csr == (* src = "sodor_core_3stage.v:865.17-865.41" *) 12'h304;
  assign _T_85 = io_decode_csr == (* src = "sodor_core_3stage.v:866.17-866.41" *) 12'h340;
  assign _T_86 = io_decode_csr == (* src = "sodor_core_3stage.v:867.17-867.41" *) 12'h341;
  assign _T_87 = io_decode_csr == (* src = "sodor_core_3stage.v:868.17-868.41" *) 12'h343;
  assign _T_88 = io_decode_csr == (* src = "sodor_core_3stage.v:869.17-869.41" *) 12'h342;
  assign _T_90 = io_decode_csr == (* src = "sodor_core_3stage.v:870.17-870.41" *) 12'h7b0;
  assign _T_91 = io_decode_csr == (* src = "sodor_core_3stage.v:871.17-871.41" *) 12'h7b1;
  assign _T_92 = io_decode_csr == (* src = "sodor_core_3stage.v:872.17-872.41" *) 12'h7b2;
  assign _T_93 = io_decode_csr == (* src = "sodor_core_3stage.v:873.17-873.41" *) 12'h302;
  assign _T_94 = io_decode_csr == (* src = "sodor_core_3stage.v:874.17-874.41" *) 12'hb03;
  assign _T_95 = io_decode_csr == (* src = "sodor_core_3stage.v:875.17-875.41" *) 12'hb83;
  assign _T_96 = io_decode_csr == (* src = "sodor_core_3stage.v:876.17-876.41" *) 12'hb04;
  assign _T_97 = io_decode_csr == (* src = "sodor_core_3stage.v:877.17-877.41" *) 12'hb84;
  assign _T_98 = io_decode_csr == (* src = "sodor_core_3stage.v:878.17-878.41" *) 12'hb05;
  assign _T_99 = io_decode_csr == (* src = "sodor_core_3stage.v:879.17-879.41" *) 12'hb85;
  assign _T_100 = io_decode_csr == (* src = "sodor_core_3stage.v:880.18-880.42" *) 12'hb06;
  assign _T_101 = io_decode_csr == (* src = "sodor_core_3stage.v:881.18-881.42" *) 12'hb86;
  assign _T_102 = io_decode_csr == (* src = "sodor_core_3stage.v:882.18-882.42" *) 12'hb07;
  assign _T_103 = io_decode_csr == (* src = "sodor_core_3stage.v:883.18-883.42" *) 12'hb87;
  assign _T_104 = io_decode_csr == (* src = "sodor_core_3stage.v:884.18-884.42" *) 12'hb08;
  assign _T_105 = io_decode_csr == (* src = "sodor_core_3stage.v:885.18-885.42" *) 12'hb88;
  assign _T_106 = io_decode_csr == (* src = "sodor_core_3stage.v:886.18-886.42" *) 12'hb09;
  assign _T_107 = io_decode_csr == (* src = "sodor_core_3stage.v:887.18-887.42" *) 12'hb89;
  assign _T_108 = io_decode_csr == (* src = "sodor_core_3stage.v:888.18-888.42" *) 12'hb0a;
  assign _T_109 = io_decode_csr == (* src = "sodor_core_3stage.v:889.18-889.42" *) 12'hb8a;
  assign _T_110 = io_decode_csr == (* src = "sodor_core_3stage.v:890.18-890.42" *) 12'hb0b;
  assign _T_111 = io_decode_csr == (* src = "sodor_core_3stage.v:891.18-891.42" *) 12'hb8b;
  assign _T_112 = io_decode_csr == (* src = "sodor_core_3stage.v:892.18-892.42" *) 12'hb0c;
  assign _T_113 = io_decode_csr == (* src = "sodor_core_3stage.v:893.18-893.42" *) 12'hb8c;
  assign _T_114 = io_decode_csr == (* src = "sodor_core_3stage.v:894.18-894.42" *) 12'hb0d;
  assign _T_115 = io_decode_csr == (* src = "sodor_core_3stage.v:895.18-895.42" *) 12'hb8d;
  assign _T_116 = io_decode_csr == (* src = "sodor_core_3stage.v:896.18-896.42" *) 12'hb0e;
  assign _T_117 = io_decode_csr == (* src = "sodor_core_3stage.v:897.18-897.42" *) 12'hb8e;
  assign _T_118 = io_decode_csr == (* src = "sodor_core_3stage.v:898.18-898.42" *) 12'hb0f;
  assign _T_119 = io_decode_csr == (* src = "sodor_core_3stage.v:899.18-899.42" *) 12'hb8f;
  assign _T_120 = io_decode_csr == (* src = "sodor_core_3stage.v:900.18-900.42" *) 12'hb10;
  assign _T_121 = io_decode_csr == (* src = "sodor_core_3stage.v:901.18-901.42" *) 12'hb90;
  assign _T_122 = io_decode_csr == (* src = "sodor_core_3stage.v:902.18-902.42" *) 12'hb11;
  assign _T_123 = io_decode_csr == (* src = "sodor_core_3stage.v:903.18-903.42" *) 12'hb91;
  assign _T_124 = io_decode_csr == (* src = "sodor_core_3stage.v:904.18-904.42" *) 12'hb12;
  assign _T_125 = io_decode_csr == (* src = "sodor_core_3stage.v:905.18-905.42" *) 12'hb92;
  assign _T_126 = io_decode_csr == (* src = "sodor_core_3stage.v:906.18-906.42" *) 12'hb13;
  assign _T_127 = io_decode_csr == (* src = "sodor_core_3stage.v:907.18-907.42" *) 12'hb93;
  assign _T_128 = io_decode_csr == (* src = "sodor_core_3stage.v:908.18-908.42" *) 12'hb14;
  assign _T_129 = io_decode_csr == (* src = "sodor_core_3stage.v:909.18-909.42" *) 12'hb94;
  assign _T_130 = io_decode_csr == (* src = "sodor_core_3stage.v:910.18-910.42" *) 12'hb15;
  assign _T_131 = io_decode_csr == (* src = "sodor_core_3stage.v:911.18-911.42" *) 12'hb95;
  assign _T_132 = io_decode_csr == (* src = "sodor_core_3stage.v:912.18-912.42" *) 12'hb16;
  assign _T_133 = io_decode_csr == (* src = "sodor_core_3stage.v:913.18-913.42" *) 12'hb96;
  assign _T_134 = io_decode_csr == (* src = "sodor_core_3stage.v:914.18-914.42" *) 12'hb17;
  assign _T_135 = io_decode_csr == (* src = "sodor_core_3stage.v:915.18-915.42" *) 12'hb97;
  assign _T_136 = io_decode_csr == (* src = "sodor_core_3stage.v:916.18-916.42" *) 12'hb18;
  assign _T_137 = io_decode_csr == (* src = "sodor_core_3stage.v:917.18-917.42" *) 12'hb98;
  assign _T_138 = io_decode_csr == (* src = "sodor_core_3stage.v:918.18-918.42" *) 12'hb19;
  assign _T_139 = io_decode_csr == (* src = "sodor_core_3stage.v:919.18-919.42" *) 12'hb99;
  assign _T_140 = io_decode_csr == (* src = "sodor_core_3stage.v:920.18-920.42" *) 12'hb1a;
  assign _T_141 = io_decode_csr == (* src = "sodor_core_3stage.v:921.18-921.42" *) 12'hb9a;
  assign _T_142 = io_decode_csr == (* src = "sodor_core_3stage.v:922.18-922.42" *) 12'hb1b;
  assign _T_143 = io_decode_csr == (* src = "sodor_core_3stage.v:923.18-923.42" *) 12'hb9b;
  assign _T_144 = io_decode_csr == (* src = "sodor_core_3stage.v:924.18-924.42" *) 12'hb1c;
  assign _T_145 = io_decode_csr == (* src = "sodor_core_3stage.v:925.18-925.42" *) 12'hb9c;
  assign _T_146 = io_decode_csr == (* src = "sodor_core_3stage.v:926.18-926.42" *) 12'hb1d;
  assign _T_147 = io_decode_csr == (* src = "sodor_core_3stage.v:927.18-927.42" *) 12'hb9d;
  assign _T_148 = io_decode_csr == (* src = "sodor_core_3stage.v:928.18-928.42" *) 12'hb1e;
  assign _T_149 = io_decode_csr == (* src = "sodor_core_3stage.v:929.18-929.42" *) 12'hb9e;
  assign _T_150 = io_decode_csr == (* src = "sodor_core_3stage.v:930.18-930.42" *) 12'hb1f;
  assign _T_151 = io_decode_csr == (* src = "sodor_core_3stage.v:931.18-931.42" *) 12'hb9f;
  assign _T_152 = io_decode_csr == (* src = "sodor_core_3stage.v:932.18-932.42" *) 12'hb20;
  assign _T_153 = io_decode_csr == (* src = "sodor_core_3stage.v:933.18-933.42" *) 12'hba0;
  assign _T_154 = io_decode_csr == (* src = "sodor_core_3stage.v:934.18-934.42" *) 12'hb21;
  assign _T_155 = io_decode_csr == (* src = "sodor_core_3stage.v:935.18-935.42" *) 12'hba1;
  assign _T_156 = io_decode_csr == (* src = "sodor_core_3stage.v:936.18-936.42" *) 12'hb22;
  assign _T_157 = io_decode_csr == (* src = "sodor_core_3stage.v:937.18-937.42" *) 12'hba2;
  assign _T_158 = io_decode_csr == (* src = "sodor_core_3stage.v:938.18-938.42" *) 12'hb80;
  assign _T_159 = io_decode_csr == (* src = "sodor_core_3stage.v:939.18-939.42" *) 12'hb82;
  assign _177_ = io_rw_cmd == (* src = "sodor_core_3stage.v:944.18-944.35" *) 3'h2;
  assign _T_166 = io_rw_cmd == (* src = "sodor_core_3stage.v:944.38-944.55" *) 3'h3;
  assign _178_ = | (* src = "sodor_core_3stage.v:849.19-849.36" *) io_rw_cmd;
  assign _179_ = io_rw_cmd != (* src = "sodor_core_3stage.v:941.29-941.46" *) 3'h5;
  assign _180_ = ~ (* src = "sodor_core_3stage.v:1401.31-1401.49" *) io_decode_csr[10];
  assign _181_ = ~ (* src = "sodor_core_3stage.v:849.39-849.51" *) system_insn;
  assign _182_ = ~ (* src = "sodor_core_3stage.v:942.25-942.35" *) read_only;
  assign _T_172 = ~ (* src = "sodor_core_3stage.v:948.24-948.31" *) _T_171;
  assign _T_470 = _T_385 | (* src = "sodor_core_3stage.v:1042.24-1042.39" *) _T_386;
  assign _T_471 = _T_470 | (* src = "sodor_core_3stage.v:1044.24-1044.41" *) { 48'h000000000000, _T_387 };
  assign _T_474 = _T_471 | (* src = "sodor_core_3stage.v:1046.24-1046.41" *) { 55'h00000000000000, _T_390 };
  assign _T_475 = _T_474 | (* src = "sodor_core_3stage.v:1048.24-1048.41" *) { 29'h00000000, _T_391 };
  assign _T_476 = _T_475 | (* src = "sodor_core_3stage.v:1050.24-1050.41" *) { 55'h00000000000000, _T_392 };
  assign _T_477 = _T_476 | (* src = "sodor_core_3stage.v:1052.24-1052.41" *) { 48'h000000000000, _T_393 };
  assign _T_478 = _T_477 | (* src = "sodor_core_3stage.v:1054.24-1054.41" *) { 48'h000000000000, _T_394 };
  assign _T_479 = _T_478 | (* src = "sodor_core_3stage.v:1056.24-1056.41" *) { 32'h00000000, _T_395 };
  assign _T_480 = _T_479 | (* src = "sodor_core_3stage.v:1058.24-1058.41" *) { 32'h00000000, _T_396 };
  assign _T_481 = _T_480 | (* src = "sodor_core_3stage.v:1060.24-1060.41" *) { 32'h00000000, _T_397 };
  assign _T_482 = _T_481 | (* src = "sodor_core_3stage.v:1062.24-1062.41" *) { 32'h00000000, _T_398 };
  assign _T_484 = _T_482 | (* src = "sodor_core_3stage.v:1064.24-1064.41" *) { 32'h00000000, _T_400 };
  assign _T_485 = _T_484 | (* src = "sodor_core_3stage.v:1066.24-1066.41" *) { 32'h00000000, _T_401 };
  assign _T_486 = _T_485 | (* src = "sodor_core_3stage.v:1068.24-1068.41" *) { 32'h00000000, _T_402 };
  assign _T_487 = _T_486 | (* src = "sodor_core_3stage.v:1070.24-1070.41" *) { 32'h00000000, _T_403 };
  assign _T_488 = _T_487 | (* src = "sodor_core_3stage.v:1072.24-1072.41" *) { 24'h000000, _T_404 };
  assign _T_489 = _T_488 | (* src = "sodor_core_3stage.v:1074.24-1074.41" *) { 24'h000000, _T_405 };
  assign _T_490 = _T_489 | (* src = "sodor_core_3stage.v:1076.24-1076.41" *) { 24'h000000, _T_406 };
  assign _T_491 = _T_490 | (* src = "sodor_core_3stage.v:1078.24-1078.41" *) { 24'h000000, _T_407 };
  assign _T_492 = _T_491 | (* src = "sodor_core_3stage.v:1080.24-1080.41" *) { 24'h000000, _T_408 };
  assign _T_493 = _T_492 | (* src = "sodor_core_3stage.v:1082.24-1082.41" *) { 24'h000000, _T_409 };
  assign _T_494 = _T_493 | (* src = "sodor_core_3stage.v:1084.24-1084.41" *) { 24'h000000, _T_410 };
  assign _T_495 = _T_494 | (* src = "sodor_core_3stage.v:1086.24-1086.41" *) { 24'h000000, _T_411 };
  assign _T_496 = _T_495 | (* src = "sodor_core_3stage.v:1088.24-1088.41" *) { 24'h000000, _T_412 };
  assign _T_497 = _T_496 | (* src = "sodor_core_3stage.v:1090.24-1090.41" *) { 24'h000000, _T_413 };
  assign _T_498 = _T_497 | (* src = "sodor_core_3stage.v:1092.24-1092.41" *) { 24'h000000, _T_414 };
  assign _T_499 = _T_498 | (* src = "sodor_core_3stage.v:1094.24-1094.41" *) { 24'h000000, _T_415 };
  assign _T_500 = _T_499 | (* src = "sodor_core_3stage.v:1096.24-1096.41" *) { 24'h000000, _T_416 };
  assign _T_501 = _T_500 | (* src = "sodor_core_3stage.v:1098.24-1098.41" *) { 24'h000000, _T_417 };
  assign _T_502 = _T_501 | (* src = "sodor_core_3stage.v:1100.24-1100.41" *) { 24'h000000, _T_418 };
  assign _T_503 = _T_502 | (* src = "sodor_core_3stage.v:1102.24-1102.41" *) { 24'h000000, _T_419 };
  assign _T_504 = _T_503 | (* src = "sodor_core_3stage.v:1104.24-1104.41" *) { 24'h000000, _T_420 };
  assign _T_505 = _T_504 | (* src = "sodor_core_3stage.v:1106.24-1106.41" *) { 24'h000000, _T_421 };
  assign _T_506 = _T_505 | (* src = "sodor_core_3stage.v:1108.24-1108.41" *) { 24'h000000, _T_422 };
  assign _T_507 = _T_506 | (* src = "sodor_core_3stage.v:1110.24-1110.41" *) { 24'h000000, _T_423 };
  assign _T_508 = _T_507 | (* src = "sodor_core_3stage.v:1112.24-1112.41" *) { 24'h000000, _T_424 };
  assign _T_509 = _T_508 | (* src = "sodor_core_3stage.v:1114.24-1114.41" *) { 24'h000000, _T_425 };
  assign _T_510 = _T_509 | (* src = "sodor_core_3stage.v:1116.24-1116.41" *) { 24'h000000, _T_426 };
  assign _T_511 = _T_510 | (* src = "sodor_core_3stage.v:1118.24-1118.41" *) { 24'h000000, _T_427 };
  assign _T_512 = _T_511 | (* src = "sodor_core_3stage.v:1120.24-1120.41" *) { 24'h000000, _T_428 };
  assign _T_513 = _T_512 | (* src = "sodor_core_3stage.v:1122.24-1122.41" *) { 24'h000000, _T_429 };
  assign _T_514 = _T_513 | (* src = "sodor_core_3stage.v:1124.24-1124.41" *) { 24'h000000, _T_430 };
  assign _T_515 = _T_514 | (* src = "sodor_core_3stage.v:1126.24-1126.41" *) { 24'h000000, _T_431 };
  assign _T_516 = _T_515 | (* src = "sodor_core_3stage.v:1128.24-1128.41" *) { 24'h000000, _T_432 };
  assign _T_517 = _T_516 | (* src = "sodor_core_3stage.v:1130.24-1130.41" *) { 24'h000000, _T_433 };
  assign _T_518 = _T_517 | (* src = "sodor_core_3stage.v:1132.24-1132.41" *) { 24'h000000, _T_434 };
  assign _T_519 = _T_518 | (* src = "sodor_core_3stage.v:1134.24-1134.41" *) { 24'h000000, _T_435 };
  assign _T_520 = _T_519 | (* src = "sodor_core_3stage.v:1136.24-1136.41" *) { 24'h000000, _T_436 };
  assign _T_521 = _T_520 | (* src = "sodor_core_3stage.v:1138.24-1138.41" *) { 24'h000000, _T_437 };
  assign _T_522 = _T_521 | (* src = "sodor_core_3stage.v:1140.24-1140.41" *) { 24'h000000, _T_438 };
  assign _T_523 = _T_522 | (* src = "sodor_core_3stage.v:1142.24-1142.41" *) { 24'h000000, _T_439 };
  assign _T_524 = _T_523 | (* src = "sodor_core_3stage.v:1144.24-1144.41" *) { 24'h000000, _T_440 };
  assign _T_525 = _T_524 | (* src = "sodor_core_3stage.v:1146.24-1146.41" *) { 24'h000000, _T_441 };
  assign _T_526 = _T_525 | (* src = "sodor_core_3stage.v:1148.24-1148.41" *) { 24'h000000, _T_442 };
  assign _T_527 = _T_526 | (* src = "sodor_core_3stage.v:1150.24-1150.41" *) { 24'h000000, _T_443 };
  assign _T_528 = _T_527 | (* src = "sodor_core_3stage.v:1152.24-1152.41" *) { 24'h000000, _T_444 };
  assign _T_529 = _T_528 | (* src = "sodor_core_3stage.v:1154.24-1154.41" *) { 24'h000000, _T_445 };
  assign _T_530 = _T_529 | (* src = "sodor_core_3stage.v:1156.24-1156.41" *) { 24'h000000, _T_446 };
  assign _T_531 = _T_530 | (* src = "sodor_core_3stage.v:1158.24-1158.41" *) { 24'h000000, _T_447 };
  assign _T_532 = _T_531 | (* src = "sodor_core_3stage.v:1160.24-1160.41" *) { 24'h000000, _T_448 };
  assign _T_533 = _T_532 | (* src = "sodor_core_3stage.v:1162.24-1162.41" *) { 24'h000000, _T_449 };
  assign _T_534 = _T_533 | (* src = "sodor_core_3stage.v:1164.24-1164.41" *) { 24'h000000, _T_450 };
  assign _T_535 = _T_534 | (* src = "sodor_core_3stage.v:1166.24-1166.41" *) { 24'h000000, _T_451 };
  assign _T_536 = _T_535 | (* src = "sodor_core_3stage.v:1168.24-1168.41" *) { 24'h000000, _T_452 };
  assign _T_537 = _T_536 | (* src = "sodor_core_3stage.v:1170.24-1170.41" *) { 24'h000000, _T_453 };
  assign _T_538 = _T_537 | (* src = "sodor_core_3stage.v:1172.24-1172.41" *) { 24'h000000, _T_454 };
  assign _T_539 = _T_538 | (* src = "sodor_core_3stage.v:1174.24-1174.41" *) { 24'h000000, _T_455 };
  assign _T_540 = _T_539 | (* src = "sodor_core_3stage.v:1176.24-1176.41" *) { 24'h000000, _T_456 };
  assign _T_541 = _T_540 | (* src = "sodor_core_3stage.v:1178.24-1178.41" *) { 24'h000000, _T_457 };
  assign _T_542 = _T_541 | (* src = "sodor_core_3stage.v:1180.24-1180.41" *) { 24'h000000, _T_458 };
  assign _T_543 = _T_542 | (* src = "sodor_core_3stage.v:1182.24-1182.41" *) { 24'h000000, _T_459 };
  assign _T_544 = _T_543 | (* src = "sodor_core_3stage.v:1184.24-1184.41" *) { 24'h000000, _T_460 };
  assign _T_545 = _T_544 | (* src = "sodor_core_3stage.v:1186.24-1186.41" *) { 24'h000000, _T_461 };
  assign _T_546 = _T_545 | (* src = "sodor_core_3stage.v:1188.24-1188.41" *) { 24'h000000, _T_462 };
  assign _T_547 = _T_546 | (* src = "sodor_core_3stage.v:1190.24-1190.41" *) { 24'h000000, _T_463 };
  assign _T_548 = _T_547 | (* src = "sodor_core_3stage.v:1192.24-1192.41" *) { 24'h000000, _T_464 };
  assign _T_549 = _T_548 | (* src = "sodor_core_3stage.v:1194.24-1194.41" *) { 24'h000000, _T_465 };
  assign _T_550 = _T_549 | (* src = "sodor_core_3stage.v:1196.24-1196.41" *) { 24'h000000, _T_466 };
  assign _T_551 = _T_550 | (* src = "sodor_core_3stage.v:1198.24-1198.41" *) { 24'h000000, _T_467 };
  assign _183_ = insn_call | (* src = "sodor_core_3stage.v:1377.20-1377.42" *) insn_break;
  assign io_eret = _183_ | (* src = "sodor_core_3stage.v:1377.20-1377.53" *) insn_ret;
  assign _T_167 = _177_ | (* src = "sodor_core_3stage.v:944.18-944.55" *) _T_166;
  assign _T_169 = _T_168 | (* src = "sodor_core_3stage.v:946.24-946.44" *) io_rw_wdata;
  assign _GEN_8 = __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y | (* src = "sodor_core_3stage.v:958.18-958.66" *) io_status_mpie;
  assign _184_ = io_exception | (* src = "sodor_core_3stage.v:961.25-961.49" *) insn_call;
  assign __MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y = _184_ | (* src = "sodor_core_3stage.v:961.25-961.62" *) insn_break;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    reg_mepc <= _174_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    reg_mcause <= _175_;
  (* src = "sodor_core_3stage.v:1403.3-1593.6" *)
  always_ff @(posedge clock)
    reg_mip_mtip <= _176_;
  assign _185_ = _T_159 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1505.20-1505.26|sodor_core_3stage.v:1505.16-1509.10" *) { wdata, 26'hxxxxxxx } : _GEN_1;
  assign _186_ = _T_76 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1503.11-1503.16|sodor_core_3stage.v:1503.7-1509.10" *) { 32'hxxxxxxxx, wdata[31:6] } : _185_;
  assign _187_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1502.18-1502.21|sodor_core_3stage.v:1502.14-1512.8" *) _186_ : _GEN_1;
  assign _188_ = _T_158 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1487.20-1487.26|sodor_core_3stage.v:1487.16-1491.10" *) { wdata, 26'hxxxxxxx } : _GEN_0;
  assign _189_ = _T_75 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1485.11-1485.16|sodor_core_3stage.v:1485.7-1491.10" *) { 32'hxxxxxxxx, wdata[31:6] } : _188_;
  assign _190_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1484.18-1484.21|sodor_core_3stage.v:1484.14-1494.8" *) _189_ : _GEN_0;
  assign _001_ = reset ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1451.9-1451.14|sodor_core_3stage.v:1451.5-1455.8" *) 1'h0 : 1'h1;
  assign _191_ = _T_88 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1428.11-1428.16|sodor_core_3stage.v:1428.7-1432.10" *) { wdata[31], 26'h0000000, wdata[4:0] } : _GEN_12;
  assign _000_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1427.9-1427.12|sodor_core_3stage.v:1427.5-1435.8" *) _191_ : _GEN_12;
  assign _192_ = _T_81 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1418.11-1418.16|sodor_core_3stage.v:1418.7-1422.10" *) wdata[3] : _GEN_7;
  assign _193_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1417.18-1417.21|sodor_core_3stage.v:1417.14-1425.8" *) _192_ : _GEN_7;
  assign _194_ = _T_81 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1407.11-1407.16|sodor_core_3stage.v:1407.7-1411.10" *) wdata[7] : _GEN_8;
  assign _195_ = wen ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:1406.18-1406.21|sodor_core_3stage.v:1406.14-1414.8" *) _194_ : _GEN_8;
  assign read_only = & (* src = "sodor_core_3stage.v:940.21-940.42" *) io_decode_csr[11:10];
  assign opcode = 8'h01 << (* src = "sodor_core_3stage.v:950.23-950.49" *) io_decode_csr[2:0];
  assign _T_426 = _T_116 ? (* src = "sodor_core_3stage.v:1000.24-1000.47" *) REG_15 : 40'h0000000000;
  assign _T_427 = _T_117 ? (* src = "sodor_core_3stage.v:1001.24-1001.47" *) REG_15 : 40'h0000000000;
  assign _T_428 = _T_118 ? (* src = "sodor_core_3stage.v:1002.24-1002.47" *) REG_16 : 40'h0000000000;
  assign _T_429 = _T_119 ? (* src = "sodor_core_3stage.v:1003.24-1003.47" *) REG_16 : 40'h0000000000;
  assign _T_430 = _T_120 ? (* src = "sodor_core_3stage.v:1004.24-1004.47" *) REG_17 : 40'h0000000000;
  assign _T_431 = _T_121 ? (* src = "sodor_core_3stage.v:1005.24-1005.47" *) REG_17 : 40'h0000000000;
  assign _T_432 = _T_122 ? (* src = "sodor_core_3stage.v:1006.24-1006.47" *) REG_18 : 40'h0000000000;
  assign _T_433 = _T_123 ? (* src = "sodor_core_3stage.v:1007.24-1007.47" *) REG_18 : 40'h0000000000;
  assign _T_434 = _T_124 ? (* src = "sodor_core_3stage.v:1008.24-1008.47" *) REG_19 : 40'h0000000000;
  assign _T_435 = _T_125 ? (* src = "sodor_core_3stage.v:1009.24-1009.47" *) REG_19 : 40'h0000000000;
  assign _T_436 = _T_126 ? (* src = "sodor_core_3stage.v:1010.24-1010.47" *) REG_20 : 40'h0000000000;
  assign _T_437 = _T_127 ? (* src = "sodor_core_3stage.v:1011.24-1011.47" *) REG_20 : 40'h0000000000;
  assign _T_438 = _T_128 ? (* src = "sodor_core_3stage.v:1012.24-1012.47" *) REG_21 : 40'h0000000000;
  assign _T_439 = _T_129 ? (* src = "sodor_core_3stage.v:1013.24-1013.47" *) REG_21 : 40'h0000000000;
  assign _T_440 = _T_130 ? (* src = "sodor_core_3stage.v:1014.24-1014.47" *) REG_22 : 40'h0000000000;
  assign _T_441 = _T_131 ? (* src = "sodor_core_3stage.v:1015.24-1015.47" *) REG_22 : 40'h0000000000;
  assign _T_442 = _T_132 ? (* src = "sodor_core_3stage.v:1016.24-1016.47" *) REG_23 : 40'h0000000000;
  assign _T_443 = _T_133 ? (* src = "sodor_core_3stage.v:1017.24-1017.47" *) REG_23 : 40'h0000000000;
  assign _T_444 = _T_134 ? (* src = "sodor_core_3stage.v:1018.24-1018.47" *) REG_24 : 40'h0000000000;
  assign _T_445 = _T_135 ? (* src = "sodor_core_3stage.v:1019.24-1019.47" *) REG_24 : 40'h0000000000;
  assign _T_446 = _T_136 ? (* src = "sodor_core_3stage.v:1020.24-1020.47" *) REG_25 : 40'h0000000000;
  assign _T_447 = _T_137 ? (* src = "sodor_core_3stage.v:1021.24-1021.47" *) REG_25 : 40'h0000000000;
  assign _T_448 = _T_138 ? (* src = "sodor_core_3stage.v:1022.24-1022.47" *) REG_26 : 40'h0000000000;
  assign _T_449 = _T_139 ? (* src = "sodor_core_3stage.v:1023.24-1023.47" *) REG_26 : 40'h0000000000;
  assign _T_450 = _T_140 ? (* src = "sodor_core_3stage.v:1024.24-1024.47" *) REG_27 : 40'h0000000000;
  assign _T_451 = _T_141 ? (* src = "sodor_core_3stage.v:1025.24-1025.47" *) REG_27 : 40'h0000000000;
  assign _T_452 = _T_142 ? (* src = "sodor_core_3stage.v:1026.24-1026.47" *) REG_28 : 40'h0000000000;
  assign _T_453 = _T_143 ? (* src = "sodor_core_3stage.v:1027.24-1027.47" *) REG_28 : 40'h0000000000;
  assign _T_454 = _T_144 ? (* src = "sodor_core_3stage.v:1028.24-1028.47" *) REG_29 : 40'h0000000000;
  assign _T_455 = _T_145 ? (* src = "sodor_core_3stage.v:1029.24-1029.47" *) REG_29 : 40'h0000000000;
  assign _T_456 = _T_146 ? (* src = "sodor_core_3stage.v:1030.24-1030.47" *) REG_30 : 40'h0000000000;
  assign _T_457 = _T_147 ? (* src = "sodor_core_3stage.v:1031.24-1031.47" *) REG_30 : 40'h0000000000;
  assign _T_458 = _T_148 ? (* src = "sodor_core_3stage.v:1032.24-1032.47" *) REG_31 : 40'h0000000000;
  assign _T_459 = _T_149 ? (* src = "sodor_core_3stage.v:1033.24-1033.47" *) REG_31 : 40'h0000000000;
  assign _T_460 = _T_150 ? (* src = "sodor_core_3stage.v:1034.24-1034.47" *) REG_32 : 40'h0000000000;
  assign _T_461 = _T_151 ? (* src = "sodor_core_3stage.v:1035.24-1035.47" *) REG_32 : 40'h0000000000;
  assign _T_462 = _T_152 ? (* src = "sodor_core_3stage.v:1036.24-1036.47" *) REG_33 : 40'h0000000000;
  assign _T_463 = _T_153 ? (* src = "sodor_core_3stage.v:1037.24-1037.47" *) REG_33 : 40'h0000000000;
  assign _T_464 = _T_154 ? (* src = "sodor_core_3stage.v:1038.24-1038.47" *) REG_34 : 40'h0000000000;
  assign _T_465 = _T_155 ? (* src = "sodor_core_3stage.v:1039.24-1039.47" *) REG_34 : 40'h0000000000;
  assign _T_466 = _T_156 ? (* src = "sodor_core_3stage.v:1040.24-1040.47" *) REG_35 : 40'h0000000000;
  assign _T_467 = _T_157 ? (* src = "sodor_core_3stage.v:1041.24-1041.47" *) REG_35 : 40'h0000000000;
  assign _GEN_21 = _T_95 ? (* src = "sodor_core_3stage.v:1201.25-1201.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_22 = _T_94 ? (* src = "sodor_core_3stage.v:1203.25-1203.59" *) { 9'h0xx, wdata } : _GEN_21;
  assign _GEN_23 = _T_97 ? (* src = "sodor_core_3stage.v:1205.25-1205.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_24 = _T_96 ? (* src = "sodor_core_3stage.v:1207.25-1207.59" *) { 9'h0xx, wdata } : _GEN_23;
  assign _GEN_25 = _T_99 ? (* src = "sodor_core_3stage.v:1209.25-1209.57" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_26 = _T_98 ? (* src = "sodor_core_3stage.v:1211.25-1211.59" *) { 9'h0xx, wdata } : _GEN_25;
  assign _GEN_27 = _T_101 ? (* src = "sodor_core_3stage.v:1213.25-1213.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_28 = _T_100 ? (* src = "sodor_core_3stage.v:1215.25-1215.60" *) { 9'h0xx, wdata } : _GEN_27;
  assign _GEN_29 = _T_103 ? (* src = "sodor_core_3stage.v:1217.25-1217.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_30 = _T_102 ? (* src = "sodor_core_3stage.v:1219.25-1219.60" *) { 9'h0xx, wdata } : _GEN_29;
  assign _GEN_31 = _T_105 ? (* src = "sodor_core_3stage.v:1221.25-1221.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_32 = _T_104 ? (* src = "sodor_core_3stage.v:1223.25-1223.60" *) { 9'h0xx, wdata } : _GEN_31;
  assign _GEN_33 = _T_107 ? (* src = "sodor_core_3stage.v:1225.25-1225.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_34 = _T_106 ? (* src = "sodor_core_3stage.v:1227.25-1227.60" *) { 9'h0xx, wdata } : _GEN_33;
  assign _GEN_35 = _T_109 ? (* src = "sodor_core_3stage.v:1229.25-1229.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_36 = _T_108 ? (* src = "sodor_core_3stage.v:1231.25-1231.60" *) { 9'h0xx, wdata } : _GEN_35;
  assign _GEN_37 = _T_111 ? (* src = "sodor_core_3stage.v:1233.25-1233.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_38 = _T_110 ? (* src = "sodor_core_3stage.v:1235.25-1235.60" *) { 9'h0xx, wdata } : _GEN_37;
  assign _GEN_39 = _T_113 ? (* src = "sodor_core_3stage.v:1237.25-1237.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_40 = _T_112 ? (* src = "sodor_core_3stage.v:1239.25-1239.60" *) { 9'h0xx, wdata } : _GEN_39;
  assign _GEN_41 = _T_115 ? (* src = "sodor_core_3stage.v:1241.25-1241.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_42 = _T_114 ? (* src = "sodor_core_3stage.v:1243.25-1243.60" *) { 9'h0xx, wdata } : _GEN_41;
  assign _GEN_43 = _T_117 ? (* src = "sodor_core_3stage.v:1245.25-1245.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_44 = _T_116 ? (* src = "sodor_core_3stage.v:1247.25-1247.60" *) { 9'h0xx, wdata } : _GEN_43;
  assign _GEN_45 = _T_119 ? (* src = "sodor_core_3stage.v:1249.25-1249.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_46 = _T_118 ? (* src = "sodor_core_3stage.v:1251.25-1251.60" *) { 9'h0xx, wdata } : _GEN_45;
  assign _GEN_47 = _T_121 ? (* src = "sodor_core_3stage.v:1253.25-1253.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_48 = _T_120 ? (* src = "sodor_core_3stage.v:1255.25-1255.60" *) { 9'h0xx, wdata } : _GEN_47;
  assign _GEN_49 = _T_123 ? (* src = "sodor_core_3stage.v:1257.25-1257.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_50 = _T_122 ? (* src = "sodor_core_3stage.v:1259.25-1259.60" *) { 9'h0xx, wdata } : _GEN_49;
  assign _GEN_51 = _T_125 ? (* src = "sodor_core_3stage.v:1261.25-1261.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_52 = _T_124 ? (* src = "sodor_core_3stage.v:1263.25-1263.60" *) { 9'h0xx, wdata } : _GEN_51;
  assign _GEN_53 = _T_127 ? (* src = "sodor_core_3stage.v:1265.25-1265.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_54 = _T_126 ? (* src = "sodor_core_3stage.v:1267.25-1267.60" *) { 9'h0xx, wdata } : _GEN_53;
  assign _GEN_55 = _T_129 ? (* src = "sodor_core_3stage.v:1269.25-1269.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_56 = _T_128 ? (* src = "sodor_core_3stage.v:1271.25-1271.60" *) { 9'h0xx, wdata } : _GEN_55;
  assign _GEN_57 = _T_131 ? (* src = "sodor_core_3stage.v:1273.25-1273.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_58 = _T_130 ? (* src = "sodor_core_3stage.v:1275.25-1275.60" *) { 9'h0xx, wdata } : _GEN_57;
  assign _GEN_59 = _T_133 ? (* src = "sodor_core_3stage.v:1277.25-1277.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_60 = _T_132 ? (* src = "sodor_core_3stage.v:1279.25-1279.60" *) { 9'h0xx, wdata } : _GEN_59;
  assign _GEN_61 = _T_135 ? (* src = "sodor_core_3stage.v:1281.25-1281.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_62 = _T_134 ? (* src = "sodor_core_3stage.v:1283.25-1283.60" *) { 9'h0xx, wdata } : _GEN_61;
  assign _GEN_63 = _T_137 ? (* src = "sodor_core_3stage.v:1285.25-1285.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_64 = _T_136 ? (* src = "sodor_core_3stage.v:1287.25-1287.60" *) { 9'h0xx, wdata } : _GEN_63;
  assign _GEN_65 = _T_139 ? (* src = "sodor_core_3stage.v:1289.25-1289.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_66 = _T_138 ? (* src = "sodor_core_3stage.v:1291.25-1291.60" *) { 9'h0xx, wdata } : _GEN_65;
  assign _GEN_67 = _T_141 ? (* src = "sodor_core_3stage.v:1293.25-1293.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_68 = _T_140 ? (* src = "sodor_core_3stage.v:1295.25-1295.60" *) { 9'h0xx, wdata } : _GEN_67;
  assign _GEN_69 = _T_143 ? (* src = "sodor_core_3stage.v:1297.25-1297.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_70 = _T_142 ? (* src = "sodor_core_3stage.v:1299.25-1299.60" *) { 9'h0xx, wdata } : _GEN_69;
  assign _GEN_71 = _T_145 ? (* src = "sodor_core_3stage.v:1301.25-1301.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_72 = _T_144 ? (* src = "sodor_core_3stage.v:1303.25-1303.60" *) { 9'h0xx, wdata } : _GEN_71;
  assign _GEN_73 = _T_147 ? (* src = "sodor_core_3stage.v:1305.25-1305.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_74 = _T_146 ? (* src = "sodor_core_3stage.v:1307.25-1307.60" *) { 9'h0xx, wdata } : _GEN_73;
  assign _GEN_75 = _T_149 ? (* src = "sodor_core_3stage.v:1309.25-1309.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_76 = _T_148 ? (* src = "sodor_core_3stage.v:1311.25-1311.60" *) { 9'h0xx, wdata } : _GEN_75;
  assign _GEN_77 = _T_151 ? (* src = "sodor_core_3stage.v:1313.25-1313.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_78 = _T_150 ? (* src = "sodor_core_3stage.v:1315.25-1315.60" *) { 9'h0xx, wdata } : _GEN_77;
  assign _GEN_79 = _T_153 ? (* src = "sodor_core_3stage.v:1317.25-1317.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_80 = _T_152 ? (* src = "sodor_core_3stage.v:1319.25-1319.60" *) { 9'h0xx, wdata } : _GEN_79;
  assign _GEN_81 = _T_155 ? (* src = "sodor_core_3stage.v:1321.25-1321.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_82 = _T_154 ? (* src = "sodor_core_3stage.v:1323.25-1323.60" *) { 9'h0xx, wdata } : _GEN_81;
  assign _GEN_83 = _T_157 ? (* src = "sodor_core_3stage.v:1325.25-1325.58" *) { 1'h0, wdata[7:0], 32'hxxxxxxxx } : 41'h0xxxxxxxxxx;
  assign _GEN_84 = _T_156 ? (* src = "sodor_core_3stage.v:1327.25-1327.60" *) { 9'h0xx, wdata } : _GEN_83;
  assign _GEN_85 = _T_158 ? (* src = "sodor_core_3stage.v:1329.25-1329.56" *) { wdata, io_time[31:6], 6'hxx } : { 57'h000000000000000, _T };
  assign _GEN_87 = _T_75 ? (* src = "sodor_core_3stage.v:1331.25-1331.49" *) { REG_1[57:26], wdata } : _GEN_85;
  assign _GEN_89 = _T_159 ? (* src = "sodor_core_3stage.v:1333.25-1333.58" *) { wdata, REG_3[25:0], 6'hxx } : { 57'h000000000000000, _T_5 };
  assign _GEN_91 = _T_76 ? (* src = "sodor_core_3stage.v:1335.25-1335.49" *) { REG_3[57:26], wdata } : _GEN_89;
  assign _GEN_95 = _T_86 ? (* src = "sodor_core_3stage.v:1339.25-1339.59" *) { 3'h0, wdata[31:2], 2'h0 } : { 3'h0, _GEN_13 };
  assign _GEN_107 = wen ? (* src = "sodor_core_3stage.v:1341.26-1341.47" *) _GEN_22 : 41'h0xxxxxxxxxx;
  assign _GEN_108 = wen ? (* src = "sodor_core_3stage.v:1342.26-1342.47" *) _GEN_24 : 41'h0xxxxxxxxxx;
  assign _GEN_109 = wen ? (* src = "sodor_core_3stage.v:1343.26-1343.47" *) _GEN_26 : 41'h0xxxxxxxxxx;
  assign _GEN_110 = wen ? (* src = "sodor_core_3stage.v:1344.26-1344.47" *) _GEN_28 : 41'h0xxxxxxxxxx;
  assign _GEN_111 = wen ? (* src = "sodor_core_3stage.v:1345.26-1345.47" *) _GEN_30 : 41'h0xxxxxxxxxx;
  assign _GEN_112 = wen ? (* src = "sodor_core_3stage.v:1346.26-1346.47" *) _GEN_32 : 41'h0xxxxxxxxxx;
  assign _GEN_113 = wen ? (* src = "sodor_core_3stage.v:1347.26-1347.47" *) _GEN_34 : 41'h0xxxxxxxxxx;
  assign _GEN_114 = wen ? (* src = "sodor_core_3stage.v:1348.26-1348.47" *) _GEN_36 : 41'h0xxxxxxxxxx;
  assign _GEN_115 = wen ? (* src = "sodor_core_3stage.v:1349.26-1349.47" *) _GEN_38 : 41'h0xxxxxxxxxx;
  assign _GEN_116 = wen ? (* src = "sodor_core_3stage.v:1350.26-1350.47" *) _GEN_40 : 41'h0xxxxxxxxxx;
  assign _GEN_117 = wen ? (* src = "sodor_core_3stage.v:1351.26-1351.47" *) _GEN_42 : 41'h0xxxxxxxxxx;
  assign _GEN_118 = wen ? (* src = "sodor_core_3stage.v:1352.26-1352.47" *) _GEN_44 : 41'h0xxxxxxxxxx;
  assign _GEN_119 = wen ? (* src = "sodor_core_3stage.v:1353.26-1353.47" *) _GEN_46 : 41'h0xxxxxxxxxx;
  assign _GEN_120 = wen ? (* src = "sodor_core_3stage.v:1354.26-1354.47" *) _GEN_48 : 41'h0xxxxxxxxxx;
  assign _GEN_121 = wen ? (* src = "sodor_core_3stage.v:1355.26-1355.47" *) _GEN_50 : 41'h0xxxxxxxxxx;
  assign _GEN_122 = wen ? (* src = "sodor_core_3stage.v:1356.26-1356.47" *) _GEN_52 : 41'h0xxxxxxxxxx;
  assign _GEN_123 = wen ? (* src = "sodor_core_3stage.v:1357.26-1357.47" *) _GEN_54 : 41'h0xxxxxxxxxx;
  assign _GEN_124 = wen ? (* src = "sodor_core_3stage.v:1358.26-1358.47" *) _GEN_56 : 41'h0xxxxxxxxxx;
  assign _GEN_125 = wen ? (* src = "sodor_core_3stage.v:1359.26-1359.47" *) _GEN_58 : 41'h0xxxxxxxxxx;
  assign _GEN_126 = wen ? (* src = "sodor_core_3stage.v:1360.26-1360.47" *) _GEN_60 : 41'h0xxxxxxxxxx;
  assign _GEN_127 = wen ? (* src = "sodor_core_3stage.v:1361.26-1361.47" *) _GEN_62 : 41'h0xxxxxxxxxx;
  assign _GEN_128 = wen ? (* src = "sodor_core_3stage.v:1362.26-1362.47" *) _GEN_64 : 41'h0xxxxxxxxxx;
  assign _GEN_129 = wen ? (* src = "sodor_core_3stage.v:1363.26-1363.47" *) _GEN_66 : 41'h0xxxxxxxxxx;
  assign _GEN_130 = wen ? (* src = "sodor_core_3stage.v:1364.26-1364.47" *) _GEN_68 : 41'h0xxxxxxxxxx;
  assign _GEN_131 = wen ? (* src = "sodor_core_3stage.v:1365.26-1365.47" *) _GEN_70 : 41'h0xxxxxxxxxx;
  assign _GEN_132 = wen ? (* src = "sodor_core_3stage.v:1366.26-1366.47" *) _GEN_72 : 41'h0xxxxxxxxxx;
  assign _GEN_133 = wen ? (* src = "sodor_core_3stage.v:1367.26-1367.47" *) _GEN_74 : 41'h0xxxxxxxxxx;
  assign _GEN_134 = wen ? (* src = "sodor_core_3stage.v:1368.26-1368.47" *) _GEN_76 : 41'h0xxxxxxxxxx;
  assign _GEN_135 = wen ? (* src = "sodor_core_3stage.v:1369.26-1369.47" *) _GEN_78 : 41'h0xxxxxxxxxx;
  assign _GEN_136 = wen ? (* src = "sodor_core_3stage.v:1370.26-1370.47" *) _GEN_80 : 41'h0xxxxxxxxxx;
  assign _GEN_137 = wen ? (* src = "sodor_core_3stage.v:1371.26-1371.47" *) _GEN_82 : 41'h0xxxxxxxxxx;
  assign _GEN_138 = wen ? (* src = "sodor_core_3stage.v:1372.26-1372.47" *) _GEN_84 : 41'h0xxxxxxxxxx;
  assign _GEN_139 = wen ? (* src = "sodor_core_3stage.v:1373.26-1373.55" *) _GEN_87 : { 57'h000000000000000, _T };
  assign _GEN_141 = wen ? (* src = "sodor_core_3stage.v:1374.26-1374.57" *) _GEN_91 : { 57'h000000000000000, _T_5 };
  assign _GEN_145 = wen ? (* src = "sodor_core_3stage.v:1375.26-1375.59" *) _GEN_95 : { 3'h0, _GEN_13 };
  assign io_evec = __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ? (* src = "sodor_core_3stage.v:1401.20-1401.69" *) reg_mepc : _GEN_6;
  assign _GEN_0 = _T[6] ? (* src = "sodor_core_3stage.v:771.24-771.44" *) _T_3 : { REG_1[57:26], io_time[31:6] };
  assign _GEN_1 = _T_5[6] ? (* src = "sodor_core_3stage.v:778.24-778.46" *) _T_8 : REG_3;
  assign _T_168 = _T_167 ? (* src = "sodor_core_3stage.v:945.24-945.52" *) _T_551[31:0] : 32'd0;
  assign _T_171 = _T_166 ? (* src = "sodor_core_3stage.v:947.24-947.52" *) io_rw_wdata : 32'd0;
  assign _GEN_2 = io_exception ? (* src = "sodor_core_3stage.v:954.24-954.57" *) 32'd2 : reg_mcause;
  assign _GEN_6 = __MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ? (* src = "sodor_core_3stage.v:956.24-956.77" *) reg_dpc : 32'd2147483652;
  assign _GEN_7 = __MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ? (* src = "sodor_core_3stage.v:957.18-957.84" *) io_status_mpie : io_status_mie;
  assign _GEN_11 = insn_call ? (* src = "sodor_core_3stage.v:959.25-959.51" *) 32'd11 : _GEN_2;
  assign _GEN_12 = insn_break ? (* src = "sodor_core_3stage.v:960.25-960.53" *) 32'd3 : _GEN_11;
  assign _GEN_13 = __MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ? (* src = "sodor_core_3stage.v:961.25-961.81" *) io_pc : reg_mepc;
  assign _T_385 = _T_75 ? (* src = "sodor_core_3stage.v:962.24-962.44" *) { REG_1[57:26], io_time[31:6], REG } : 64'h0000000000000000;
  assign _T_386 = _T_76 ? (* src = "sodor_core_3stage.v:963.24-963.44" *) { REG_3, REG_2 } : 64'h0000000000000000;
  assign _T_387 = _T_77 ? (* src = "sodor_core_3stage.v:964.24-964.48" *) 16'h8000 : 16'h0000;
  assign _T_390 = _T_80 ? (* src = "sodor_core_3stage.v:965.23-965.44" *) 9'h100 : 9'h000;
  assign _T_391 = _T_81 ? (* src = "sodor_core_3stage.v:966.24-966.52" *) { 27'h3000018, io_status_mpie, 3'h0, io_status_mie, 3'h0 } : 35'h000000000;
  assign _T_392 = _T_82 ? (* src = "sodor_core_3stage.v:967.23-967.44" *) 9'h100 : 9'h000;
  assign _T_393 = _T_83 ? (* src = "sodor_core_3stage.v:968.24-968.45" *) { 8'h00, reg_mip_mtip, 3'h0, reg_mip_msip, 3'h0 } : 16'h0000;
  assign _T_394 = _T_84 ? (* src = "sodor_core_3stage.v:969.24-969.45" *) { 8'h00, reg_mie_mtip, 3'h0, reg_mie_msip, 3'h0 } : 16'h0000;
  assign _T_395 = _T_85 ? (* src = "sodor_core_3stage.v:970.24-970.52" *) reg_mscratch : 32'd0;
  assign _T_396 = _T_86 ? (* src = "sodor_core_3stage.v:971.24-971.48" *) reg_mepc : 32'd0;
  assign _T_397 = _T_87 ? (* src = "sodor_core_3stage.v:972.24-972.49" *) reg_mtval : 32'd0;
  assign _T_398 = _T_88 ? (* src = "sodor_core_3stage.v:973.24-973.50" *) reg_mcause : 32'd0;
  assign _T_400 = _T_90 ? (* src = "sodor_core_3stage.v:974.24-974.45" *) { 16'h4000, reg_dcsr_ebreakm, 12'h000, reg_dcsr_step, 2'h3 } : 32'd0;
  assign _T_401 = _T_91 ? (* src = "sodor_core_3stage.v:975.24-975.47" *) reg_dpc : 32'd0;
  assign _T_402 = _T_92 ? (* src = "sodor_core_3stage.v:976.24-976.52" *) reg_dscratch : 32'd0;
  assign _T_403 = _T_93 ? (* src = "sodor_core_3stage.v:977.24-977.51" *) reg_medeleg : 32'd0;
  assign _T_404 = _T_94 ? (* src = "sodor_core_3stage.v:978.24-978.45" *) REG_4 : 40'h0000000000;
  assign _T_405 = _T_95 ? (* src = "sodor_core_3stage.v:979.24-979.45" *) REG_4 : 40'h0000000000;
  assign _T_406 = _T_96 ? (* src = "sodor_core_3stage.v:980.24-980.45" *) REG_5 : 40'h0000000000;
  assign _T_407 = _T_97 ? (* src = "sodor_core_3stage.v:981.24-981.45" *) REG_5 : 40'h0000000000;
  assign _T_408 = _T_98 ? (* src = "sodor_core_3stage.v:982.24-982.45" *) REG_6 : 40'h0000000000;
  assign _T_409 = _T_99 ? (* src = "sodor_core_3stage.v:983.24-983.45" *) REG_6 : 40'h0000000000;
  assign _T_410 = _T_100 ? (* src = "sodor_core_3stage.v:984.24-984.46" *) REG_7 : 40'h0000000000;
  assign _T_411 = _T_101 ? (* src = "sodor_core_3stage.v:985.24-985.46" *) REG_7 : 40'h0000000000;
  assign _T_412 = _T_102 ? (* src = "sodor_core_3stage.v:986.24-986.46" *) REG_8 : 40'h0000000000;
  assign _T_413 = _T_103 ? (* src = "sodor_core_3stage.v:987.24-987.46" *) REG_8 : 40'h0000000000;
  assign _T_414 = _T_104 ? (* src = "sodor_core_3stage.v:988.24-988.46" *) REG_9 : 40'h0000000000;
  assign _T_415 = _T_105 ? (* src = "sodor_core_3stage.v:989.24-989.46" *) REG_9 : 40'h0000000000;
  assign _T_416 = _T_106 ? (* src = "sodor_core_3stage.v:990.24-990.47" *) REG_10 : 40'h0000000000;
  assign _T_417 = _T_107 ? (* src = "sodor_core_3stage.v:991.24-991.47" *) REG_10 : 40'h0000000000;
  assign _T_418 = _T_108 ? (* src = "sodor_core_3stage.v:992.24-992.47" *) REG_11 : 40'h0000000000;
  assign _T_419 = _T_109 ? (* src = "sodor_core_3stage.v:993.24-993.47" *) REG_11 : 40'h0000000000;
  assign _T_420 = _T_110 ? (* src = "sodor_core_3stage.v:994.24-994.47" *) REG_12 : 40'h0000000000;
  assign _T_421 = _T_111 ? (* src = "sodor_core_3stage.v:995.24-995.47" *) REG_12 : 40'h0000000000;
  assign _T_422 = _T_112 ? (* src = "sodor_core_3stage.v:996.24-996.47" *) REG_13 : 40'h0000000000;
  assign _T_423 = _T_113 ? (* src = "sodor_core_3stage.v:997.24-997.47" *) REG_13 : 40'h0000000000;
  assign _T_424 = _T_114 ? (* src = "sodor_core_3stage.v:998.24-998.47" *) REG_14 : 40'h0000000000;
  assign _T_425 = _T_115 ? (* src = "sodor_core_3stage.v:999.24-999.47" *) REG_14 : 40'h0000000000;
  assign __MUX_ternarysodor_core_3stagev977772__WIRE__T_93 = _T_93;
  assign __MUX_ternarysodor_core_3stagev976771__WIRE__T_92 = _T_92;
  assign __MUX_ternarysodor_core_3stagev975770__WIRE__T_91 = _T_91;
  assign __MUX_ternarysodor_core_3stagev974769__WIRE__T_90 = _T_90;
  assign __MUX_ternarysodor_core_3stagev972767__WIRE__T_87 = _T_87;
  assign __MUX_ternarysodor_core_3stagev970765__WIRE__T_85 = _T_85;
  assign __MUX_ternarysodor_core_3stagev969764__WIRE__T_84 = _T_84;
  assign __MUX_ternarysodor_core_3stagev968763__WIRE__T_83 = _T_83;
  assign __MUX_ternarysodor_core_3stagev967762__WIRE__T_82 = _T_82;
  assign __MUX_ternarysodor_core_3stagev965760__WIRE__T_80 = _T_80;
  assign __MUX_ternarysodor_core_3stagev964759__WIRE__T_77 = _T_77;
  assign __MUX_ternarysodor_core_3stagev960753__WIRE_insn_break = insn_break;
  assign __MUX_ternarysodor_core_3stagev959752__WIRE_insn_call = insn_call;
  assign __MUX_ternarysodor_core_3stagev954742__WIRE_io_exception = io_exception;
  assign __MUX_ternarysodor_core_3stagev947735__WIRE__T_166 = _T_166;
  assign __MUX_ternarysodor_core_3stagev945733__WIRE__T_167 = _T_167;
  assign __MUX_ternarysodor_core_3stagev778637__WIRE__T_5 = _T_5[6];
  assign __MUX_ternarysodor_core_3stagev771634__WIRE__T = _T[6];
  assign __MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 = _T_86;
  assign __MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 = _T_114;
  assign __MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 = _T_115;
  assign __MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 = _T_112;
  assign __MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 = _T_113;
  assign __MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 = _T_110;
  assign __MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 = _T_111;
  assign __MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 = _T_108;
  assign __MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 = _T_109;
  assign __MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 = _T_106;
  assign __MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 = _T_107;
  assign __MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 = _T_104;
  assign __MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 = _T_105;
  assign __MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 = _T_102;
  assign __MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 = _T_103;
  assign __MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 = _T_100;
  assign __MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 = _T_101;
  assign __MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 = _T_98;
  assign __MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 = _T_99;
  assign __MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 = _T_96;
  assign __MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 = _T_97;
  assign __MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 = _T_94;
  assign __MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 = _T_95;
  assign __MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 = _T_157;
  assign __MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 = _T_156;
  assign __MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 = _T_155;
  assign __MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 = _T_154;
  assign __MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 = _T_153;
  assign __MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 = _T_152;
  assign __MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 = _T_151;
  assign __MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 = _T_150;
  assign __MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 = _T_149;
  assign __MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 = _T_148;
  assign __MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 = _T_147;
  assign __MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 = _T_146;
  assign __MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 = _T_145;
  assign __MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 = _T_144;
  assign __MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 = _T_143;
  assign __MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 = _T_142;
  assign __MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 = _T_141;
  assign __MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 = _T_140;
  assign __MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 = _T_139;
  assign __MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 = _T_138;
  assign __MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 = _T_137;
  assign __MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 = _T_136;
  assign __MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 = _T_135;
  assign __MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 = _T_134;
  assign __MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 = _T_133;
  assign __MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 = _T_132;
  assign __MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 = _T_131;
  assign __MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 = _T_130;
  assign __MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 = _T_129;
  assign __MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 = _T_128;
  assign __MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 = _T_127;
  assign __MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 = _T_126;
  assign __MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 = _T_125;
  assign __MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 = _T_124;
  assign __MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 = _T_123;
  assign __MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 = _T_122;
  assign __MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 = _T_121;
  assign __MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 = _T_120;
  assign __MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 = _T_119;
  assign __MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 = _T_118;
  assign __MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 = _T_117;
  assign __MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 = _T_116;
  assign __MUX_procmux1132__WIRE__T_81 = _T_81;
  assign __MUX_procmux1126__WIRE__T_88 = _T_88;
  assign __MUX_procmux1111__WIRE__T_75 = _T_75;
  assign __MUX_procmux1108__WIRE__T_158 = _T_158;
  assign __MUX_procmux1098__WIRE_wen = wen;
  assign __MUX_procmux1096__WIRE__T_76 = _T_76;
  assign __MUX_procmux1093__WIRE__T_159 = _T_159;
  assign REG_1[25:0] = io_time[31:6];
  assign io_rw_rdata = _T_551[31:0];
  assign io_status_debug = 1'h0;
  assign io_status_fs = 2'h0;
  assign io_status_hie = 1'h0;
  assign io_status_hpie = 1'h0;
  assign io_status_hpp = 2'h0;
  assign io_status_mpp = 2'h3;
  assign io_status_mprv = 1'h0;
  assign io_status_mxr = 1'h0;
  assign io_status_prv = 2'h3;
  assign io_status_sd = 1'h0;
  assign io_status_sie = 1'h0;
  assign io_status_spie = 1'h0;
  assign io_status_spp = 1'h0;
  assign io_status_sum = 1'h0;
  assign io_status_tsr = 1'h0;
  assign io_status_tvm = 1'h0;
  assign io_status_tw = 1'h0;
  assign io_status_uie = 1'h0;
  assign io_status_upie = 1'h0;
  assign io_status_xs = 2'h0;
  assign io_status_zero1 = 8'h00;
  assign io_time[5:0] = REG;
endmodule

(* hdlname = "\\Core" *)
(* top =  1  *)
(* src = "sodor_core_3stage.v:2166.1-2352.10" *)
module Core(clock, reset, io_ddpath_rdata, io_imem_req_bits_addr, io_dmem_req_bits_addr, io_dmem_req_bits_data, io_dmem_req_bits_fcn, io_dmem_req_bits_typ, auto_cover_out, fuzz_in, metaReset);
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev201217__WIRE__T_73 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev202218__WIRE__T_71 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev203219__WIRE__T_69 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev204220__WIRE__T_67 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev205221__WIRE__T_65 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev206222__WIRE__T_63 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev207223__WIRE__T_61 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev208224__WIRE__T_59 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev209225__WIRE__T_57 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev210226__WIRE__T_55 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev211227__WIRE__T_53 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev212228__WIRE__T_51 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev213229__WIRE__T_49 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev214230__WIRE__T_47 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev215231__WIRE__T_45 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev216232__WIRE__T_43 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev217233__WIRE__T_41 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev218234__WIRE__T_39 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev219235__WIRE__T_37 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev220236__WIRE__T_35 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev221237__WIRE__T_33 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev222238__WIRE__T_31 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev223239__WIRE__T_29 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev224240__WIRE__T_27 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev225241__WIRE__T_25 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev226242__WIRE__T_23 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev227243__WIRE__T_21 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev228244__WIRE__T_19 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev229245__WIRE__T_17 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev230246__WIRE__T_15 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev231247__WIRE__T_13 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev232248__WIRE__T_11 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev233249__WIRE__T_9 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev234250__WIRE__T_7 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev235251__WIRE__T_5 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev236252__WIRE__T_3 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev237253__WIRE__T_1 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev266283__WIRE__T_85 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev267284__WIRE__T_83 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev268285__WIRE__T_81 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev269286__WIRE__T_79 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev270287__WIRE__T_77 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev271288__WIRE__T_75 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev454522__WIRE__T_95 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev455523__WIRE__T_93 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev456524__WIRE__T_91 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev457525__WIRE__T_89 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev458526__WIRE__T_87 ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill ;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \CtlPath-cpath___MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1093__WIRE__T_159 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1096__WIRE__T_76 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1098__WIRE_wen ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1108__WIRE__T_158 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1111__WIRE__T_75 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1126__WIRE__T_88 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_procmux1132__WIRE__T_81 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1226__WIRE__T_54 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1238__WIRE__T_5 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1241__WIRE__T_49 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_procmux1268__WIRE_regfile_MPORT_2_en ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev189138__WIRE__T_80 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev189239__WIRE__T_79 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev189340__WIRE__T_78 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev189643__WIRE__T_11 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev198275__WIRE__T_77 ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y ;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \DatPath-dpath___MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y ;
  (* FrontEnd = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \FrontEnd-frontend___MUX_procmux1216__WIRE_io_cpu_req_valid ;
  (* FrontEnd = 32'd1 *)
  (* mux_wire = 32'd1 *)
  wire \FrontEnd-frontend___MUX_procmux1220__WIRE_io_cpu_resp_ready ;
  (* mux_wire = 32'd1 *)
  (* port = 32'd1 *)
  output [184:0] auto_cover_out;
  wire [184:0] auto_cover_out;
  (* src = "sodor_core_3stage.v:2167.17-2167.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_3stage.v:2203.14-2203.34" *)
  wire [3:0] cpath_io_ctl_alu_fun;
  (* src = "sodor_core_3stage.v:2200.9-2200.31" *)
  wire cpath_io_ctl_brjmp_sel;
  (* src = "sodor_core_3stage.v:2206.9-2206.32" *)
  wire cpath_io_ctl_bypassable;
  (* src = "sodor_core_3stage.v:2207.14-2207.34" *)
  wire [2:0] cpath_io_ctl_csr_cmd;
  (* src = "sodor_core_3stage.v:2208.9-2208.30" *)
  wire cpath_io_ctl_dmem_fcn;
  (* src = "sodor_core_3stage.v:2209.14-2209.35" *)
  wire [2:0] cpath_io_ctl_dmem_typ;
  (* src = "sodor_core_3stage.v:2210.9-2210.31" *)
  wire cpath_io_ctl_exception;
  (* src = "sodor_core_3stage.v:2198.9-2198.30" *)
  wire cpath_io_ctl_exe_kill;
  (* src = "sodor_core_3stage.v:2201.14-2201.34" *)
  wire [1:0] cpath_io_ctl_op1_sel;
  (* src = "sodor_core_3stage.v:2202.14-2202.34" *)
  wire [1:0] cpath_io_ctl_op2_sel;
  (* src = "sodor_core_3stage.v:2199.14-2199.33" *)
  wire [2:0] cpath_io_ctl_pc_sel;
  (* src = "sodor_core_3stage.v:2205.9-2205.28" *)
  wire cpath_io_ctl_rf_wen;
  (* src = "sodor_core_3stage.v:2204.14-2204.33" *)
  wire [1:0] cpath_io_ctl_wb_sel;
  (* src = "sodor_core_3stage.v:2194.9-2194.27" *)
  wire cpath_io_dat_br_eq;
  (* src = "sodor_core_3stage.v:2195.9-2195.27" *)
  wire cpath_io_dat_br_lt;
  (* src = "sodor_core_3stage.v:2196.9-2196.28" *)
  wire cpath_io_dat_br_ltu;
  (* src = "sodor_core_3stage.v:2197.9-2197.30" *)
  wire cpath_io_dat_csr_eret;
  (* src = "sodor_core_3stage.v:2191.9-2191.32" *)
  wire cpath_io_imem_req_valid;
  (* src = "sodor_core_3stage.v:2193.15-2193.43" *)
  wire [31:0] cpath_io_imem_resp_bits_inst;
  (* src = "sodor_core_3stage.v:2192.9-2192.33" *)
  wire cpath_io_imem_resp_valid;
  (* src = "sodor_core_3stage.v:2216.15-2216.40" *)
  wire [31:0] dpath_io_imem_req_bits_pc;
  (* src = "sodor_core_3stage.v:2219.15-2219.41" *)
  wire [31:0] dpath_io_imem_resp_bits_pc;
  (* src = "sodor_core_3stage.v:2217.9-2217.33" *)
  wire dpath_io_imem_resp_ready;
  (* fuzz_wire = 32'd1 *)
  (* port = 32'd1 *)
  input [100:0] fuzz_in;
  wire [100:0] fuzz_in;
  (* src = "sodor_core_3stage.v:2169.17-2169.31" *)
  wire [4:0] io_ddpath_addr;
  (* src = "sodor_core_3stage.v:2171.17-2171.32" *)
  output [31:0] io_ddpath_rdata;
  wire [31:0] io_ddpath_rdata;
  (* src = "sodor_core_3stage.v:2170.17-2170.32" *)
  wire [31:0] io_ddpath_wdata;
  (* src = "sodor_core_3stage.v:2174.17-2174.38" *)
  output [31:0] io_dmem_req_bits_addr;
  wire [31:0] io_dmem_req_bits_addr;
  (* src = "sodor_core_3stage.v:2175.17-2175.38" *)
  output [31:0] io_dmem_req_bits_data;
  wire [31:0] io_dmem_req_bits_data;
  (* src = "sodor_core_3stage.v:2176.17-2176.37" *)
  output io_dmem_req_bits_fcn;
  wire io_dmem_req_bits_fcn;
  (* src = "sodor_core_3stage.v:2177.17-2177.37" *)
  output [2:0] io_dmem_req_bits_typ;
  wire [2:0] io_dmem_req_bits_typ;
  (* src = "sodor_core_3stage.v:2178.17-2178.39" *)
  wire [31:0] io_dmem_resp_bits_data;
  (* src = "sodor_core_3stage.v:2172.17-2172.38" *)
  output [31:0] io_imem_req_bits_addr;
  wire [31:0] io_imem_req_bits_addr;
  (* src = "sodor_core_3stage.v:2173.17-2173.39" *)
  wire [31:0] io_imem_resp_bits_data;
  (* meta_reset = 32'd1 *)
  input metaReset;
  wire metaReset;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_3stage.v:2168.17-2168.22" *)
  input reset;
  wire reset;
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_3stage.v:2255.11-2277.4" *)
  CtlPath cpath (
    .__MUX_ternarysodor_core_3stagev201217__WIRE__T_73(\CtlPath-cpath___MUX_ternarysodor_core_3stagev201217__WIRE__T_73 ),
    .__MUX_ternarysodor_core_3stagev202218__WIRE__T_71(\CtlPath-cpath___MUX_ternarysodor_core_3stagev202218__WIRE__T_71 ),
    .__MUX_ternarysodor_core_3stagev203219__WIRE__T_69(\CtlPath-cpath___MUX_ternarysodor_core_3stagev203219__WIRE__T_69 ),
    .__MUX_ternarysodor_core_3stagev204220__WIRE__T_67(\CtlPath-cpath___MUX_ternarysodor_core_3stagev204220__WIRE__T_67 ),
    .__MUX_ternarysodor_core_3stagev205221__WIRE__T_65(\CtlPath-cpath___MUX_ternarysodor_core_3stagev205221__WIRE__T_65 ),
    .__MUX_ternarysodor_core_3stagev206222__WIRE__T_63(\CtlPath-cpath___MUX_ternarysodor_core_3stagev206222__WIRE__T_63 ),
    .__MUX_ternarysodor_core_3stagev207223__WIRE__T_61(\CtlPath-cpath___MUX_ternarysodor_core_3stagev207223__WIRE__T_61 ),
    .__MUX_ternarysodor_core_3stagev208224__WIRE__T_59(\CtlPath-cpath___MUX_ternarysodor_core_3stagev208224__WIRE__T_59 ),
    .__MUX_ternarysodor_core_3stagev209225__WIRE__T_57(\CtlPath-cpath___MUX_ternarysodor_core_3stagev209225__WIRE__T_57 ),
    .__MUX_ternarysodor_core_3stagev210226__WIRE__T_55(\CtlPath-cpath___MUX_ternarysodor_core_3stagev210226__WIRE__T_55 ),
    .__MUX_ternarysodor_core_3stagev211227__WIRE__T_53(\CtlPath-cpath___MUX_ternarysodor_core_3stagev211227__WIRE__T_53 ),
    .__MUX_ternarysodor_core_3stagev212228__WIRE__T_51(\CtlPath-cpath___MUX_ternarysodor_core_3stagev212228__WIRE__T_51 ),
    .__MUX_ternarysodor_core_3stagev213229__WIRE__T_49(\CtlPath-cpath___MUX_ternarysodor_core_3stagev213229__WIRE__T_49 ),
    .__MUX_ternarysodor_core_3stagev214230__WIRE__T_47(\CtlPath-cpath___MUX_ternarysodor_core_3stagev214230__WIRE__T_47 ),
    .__MUX_ternarysodor_core_3stagev215231__WIRE__T_45(\CtlPath-cpath___MUX_ternarysodor_core_3stagev215231__WIRE__T_45 ),
    .__MUX_ternarysodor_core_3stagev216232__WIRE__T_43(\CtlPath-cpath___MUX_ternarysodor_core_3stagev216232__WIRE__T_43 ),
    .__MUX_ternarysodor_core_3stagev217233__WIRE__T_41(\CtlPath-cpath___MUX_ternarysodor_core_3stagev217233__WIRE__T_41 ),
    .__MUX_ternarysodor_core_3stagev218234__WIRE__T_39(\CtlPath-cpath___MUX_ternarysodor_core_3stagev218234__WIRE__T_39 ),
    .__MUX_ternarysodor_core_3stagev219235__WIRE__T_37(\CtlPath-cpath___MUX_ternarysodor_core_3stagev219235__WIRE__T_37 ),
    .__MUX_ternarysodor_core_3stagev220236__WIRE__T_35(\CtlPath-cpath___MUX_ternarysodor_core_3stagev220236__WIRE__T_35 ),
    .__MUX_ternarysodor_core_3stagev221237__WIRE__T_33(\CtlPath-cpath___MUX_ternarysodor_core_3stagev221237__WIRE__T_33 ),
    .__MUX_ternarysodor_core_3stagev222238__WIRE__T_31(\CtlPath-cpath___MUX_ternarysodor_core_3stagev222238__WIRE__T_31 ),
    .__MUX_ternarysodor_core_3stagev223239__WIRE__T_29(\CtlPath-cpath___MUX_ternarysodor_core_3stagev223239__WIRE__T_29 ),
    .__MUX_ternarysodor_core_3stagev224240__WIRE__T_27(\CtlPath-cpath___MUX_ternarysodor_core_3stagev224240__WIRE__T_27 ),
    .__MUX_ternarysodor_core_3stagev225241__WIRE__T_25(\CtlPath-cpath___MUX_ternarysodor_core_3stagev225241__WIRE__T_25 ),
    .__MUX_ternarysodor_core_3stagev226242__WIRE__T_23(\CtlPath-cpath___MUX_ternarysodor_core_3stagev226242__WIRE__T_23 ),
    .__MUX_ternarysodor_core_3stagev227243__WIRE__T_21(\CtlPath-cpath___MUX_ternarysodor_core_3stagev227243__WIRE__T_21 ),
    .__MUX_ternarysodor_core_3stagev228244__WIRE__T_19(\CtlPath-cpath___MUX_ternarysodor_core_3stagev228244__WIRE__T_19 ),
    .__MUX_ternarysodor_core_3stagev229245__WIRE__T_17(\CtlPath-cpath___MUX_ternarysodor_core_3stagev229245__WIRE__T_17 ),
    .__MUX_ternarysodor_core_3stagev230246__WIRE__T_15(\CtlPath-cpath___MUX_ternarysodor_core_3stagev230246__WIRE__T_15 ),
    .__MUX_ternarysodor_core_3stagev231247__WIRE__T_13(\CtlPath-cpath___MUX_ternarysodor_core_3stagev231247__WIRE__T_13 ),
    .__MUX_ternarysodor_core_3stagev232248__WIRE__T_11(\CtlPath-cpath___MUX_ternarysodor_core_3stagev232248__WIRE__T_11 ),
    .__MUX_ternarysodor_core_3stagev233249__WIRE__T_9(\CtlPath-cpath___MUX_ternarysodor_core_3stagev233249__WIRE__T_9 ),
    .__MUX_ternarysodor_core_3stagev234250__WIRE__T_7(\CtlPath-cpath___MUX_ternarysodor_core_3stagev234250__WIRE__T_7 ),
    .__MUX_ternarysodor_core_3stagev235251__WIRE__T_5(\CtlPath-cpath___MUX_ternarysodor_core_3stagev235251__WIRE__T_5 ),
    .__MUX_ternarysodor_core_3stagev236252__WIRE__T_3(\CtlPath-cpath___MUX_ternarysodor_core_3stagev236252__WIRE__T_3 ),
    .__MUX_ternarysodor_core_3stagev237253__WIRE__T_1(\CtlPath-cpath___MUX_ternarysodor_core_3stagev237253__WIRE__T_1 ),
    .__MUX_ternarysodor_core_3stagev266283__WIRE__T_85(\CtlPath-cpath___MUX_ternarysodor_core_3stagev266283__WIRE__T_85 ),
    .__MUX_ternarysodor_core_3stagev267284__WIRE__T_83(\CtlPath-cpath___MUX_ternarysodor_core_3stagev267284__WIRE__T_83 ),
    .__MUX_ternarysodor_core_3stagev268285__WIRE__T_81(\CtlPath-cpath___MUX_ternarysodor_core_3stagev268285__WIRE__T_81 ),
    .__MUX_ternarysodor_core_3stagev269286__WIRE__T_79(\CtlPath-cpath___MUX_ternarysodor_core_3stagev269286__WIRE__T_79 ),
    .__MUX_ternarysodor_core_3stagev270287__WIRE__T_77(\CtlPath-cpath___MUX_ternarysodor_core_3stagev270287__WIRE__T_77 ),
    .__MUX_ternarysodor_core_3stagev271288__WIRE__T_75(\CtlPath-cpath___MUX_ternarysodor_core_3stagev271288__WIRE__T_75 ),
    .__MUX_ternarysodor_core_3stagev454522__WIRE__T_95(\CtlPath-cpath___MUX_ternarysodor_core_3stagev454522__WIRE__T_95 ),
    .__MUX_ternarysodor_core_3stagev455523__WIRE__T_93(\CtlPath-cpath___MUX_ternarysodor_core_3stagev455523__WIRE__T_93 ),
    .__MUX_ternarysodor_core_3stagev456524__WIRE__T_91(\CtlPath-cpath___MUX_ternarysodor_core_3stagev456524__WIRE__T_91 ),
    .__MUX_ternarysodor_core_3stagev457525__WIRE__T_89(\CtlPath-cpath___MUX_ternarysodor_core_3stagev457525__WIRE__T_89 ),
    .__MUX_ternarysodor_core_3stagev458526__WIRE__T_87(\CtlPath-cpath___MUX_ternarysodor_core_3stagev458526__WIRE__T_87 ),
    .__MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq(\CtlPath-cpath___MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq ),
    .__MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt(\CtlPath-cpath___MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt ),
    .__MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu(\CtlPath-cpath___MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu ),
    .__MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y ),
    .__MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y ),
    .__MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y ),
    .__MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y ),
    .__MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y ),
    .__MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y ),
    .__MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y ),
    .__MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y ),
    .__MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y(\CtlPath-cpath___MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y ),
    .__MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren(\CtlPath-cpath___MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren ),
    .__MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill(\CtlPath-cpath___MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill ),
    .__MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid(\CtlPath-cpath___MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid ),
    .clock(clock),
    .io_ctl_alu_fun(cpath_io_ctl_alu_fun),
    .io_ctl_brjmp_sel(cpath_io_ctl_brjmp_sel),
    .io_ctl_bypassable(cpath_io_ctl_bypassable),
    .io_ctl_csr_cmd(cpath_io_ctl_csr_cmd),
    .io_ctl_dmem_fcn(cpath_io_ctl_dmem_fcn),
    .io_ctl_dmem_typ(cpath_io_ctl_dmem_typ),
    .io_ctl_exception(cpath_io_ctl_exception),
    .io_ctl_exe_kill(cpath_io_ctl_exe_kill),
    .io_ctl_op1_sel(cpath_io_ctl_op1_sel),
    .io_ctl_op2_sel(cpath_io_ctl_op2_sel),
    .io_ctl_pc_sel(cpath_io_ctl_pc_sel),
    .io_ctl_rf_wen(cpath_io_ctl_rf_wen),
    .io_ctl_wb_sel(cpath_io_ctl_wb_sel),
    .io_dat_br_eq(cpath_io_dat_br_eq),
    .io_dat_br_lt(cpath_io_dat_br_lt),
    .io_dat_br_ltu(cpath_io_dat_br_ltu),
    .io_dat_csr_eret(cpath_io_dat_csr_eret),
    .io_imem_req_valid(cpath_io_imem_req_valid),
    .io_imem_resp_bits_inst(cpath_io_imem_resp_bits_inst),
    .io_imem_resp_valid(cpath_io_imem_resp_valid),
    .metaReset_CtlPath(metaReset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_3stage.v:2278.11-2311.4" *)
  DatPath dpath (
    .\ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ),
    .\ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y (\DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ),
    .\CSRFile-csr___MUX_procmux1093__WIRE__T_159 (\DatPath-dpath_CSRFile-csr___MUX_procmux1093__WIRE__T_159 ),
    .\CSRFile-csr___MUX_procmux1096__WIRE__T_76 (\DatPath-dpath_CSRFile-csr___MUX_procmux1096__WIRE__T_76 ),
    .\CSRFile-csr___MUX_procmux1098__WIRE_wen (\DatPath-dpath_CSRFile-csr___MUX_procmux1098__WIRE_wen ),
    .\CSRFile-csr___MUX_procmux1108__WIRE__T_158 (\DatPath-dpath_CSRFile-csr___MUX_procmux1108__WIRE__T_158 ),
    .\CSRFile-csr___MUX_procmux1111__WIRE__T_75 (\DatPath-dpath_CSRFile-csr___MUX_procmux1111__WIRE__T_75 ),
    .\CSRFile-csr___MUX_procmux1126__WIRE__T_88 (\DatPath-dpath_CSRFile-csr___MUX_procmux1126__WIRE__T_88 ),
    .\CSRFile-csr___MUX_procmux1132__WIRE__T_81 (\DatPath-dpath_CSRFile-csr___MUX_procmux1132__WIRE__T_81 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 ),
    .\CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 (\DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 ),
    .__MUX_procmux1226__WIRE__T_54(\DatPath-dpath___MUX_procmux1226__WIRE__T_54 ),
    .__MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y(\DatPath-dpath___MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y ),
    .__MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y(\DatPath-dpath___MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y ),
    .__MUX_procmux1238__WIRE__T_5(\DatPath-dpath___MUX_procmux1238__WIRE__T_5 ),
    .__MUX_procmux1241__WIRE__T_49(\DatPath-dpath___MUX_procmux1241__WIRE__T_49 ),
    .__MUX_procmux1268__WIRE_regfile_MPORT_2_en(\DatPath-dpath___MUX_procmux1268__WIRE_regfile_MPORT_2_en ),
    .__MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst(\DatPath-dpath___MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst ),
    .__MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel(\DatPath-dpath___MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel ),
    .__MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y(\DatPath-dpath___MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y ),
    .__MUX_ternarysodor_core_3stagev189138__WIRE__T_80(\DatPath-dpath___MUX_ternarysodor_core_3stagev189138__WIRE__T_80 ),
    .__MUX_ternarysodor_core_3stagev189239__WIRE__T_79(\DatPath-dpath___MUX_ternarysodor_core_3stagev189239__WIRE__T_79 ),
    .__MUX_ternarysodor_core_3stagev189340__WIRE__T_78(\DatPath-dpath___MUX_ternarysodor_core_3stagev189340__WIRE__T_78 ),
    .__MUX_ternarysodor_core_3stagev189643__WIRE__T_11(\DatPath-dpath___MUX_ternarysodor_core_3stagev189643__WIRE__T_11 ),
    .__MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y(\DatPath-dpath___MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y ),
    .__MUX_ternarysodor_core_3stagev198275__WIRE__T_77(\DatPath-dpath___MUX_ternarysodor_core_3stagev198275__WIRE__T_77 ),
    .__MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y(\DatPath-dpath___MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y ),
    .__MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y(\DatPath-dpath___MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y ),
    .__MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y(\DatPath-dpath___MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y ),
    .clock(clock),
    .io_ctl_alu_fun(cpath_io_ctl_alu_fun),
    .io_ctl_brjmp_sel(cpath_io_ctl_brjmp_sel),
    .io_ctl_bypassable(cpath_io_ctl_bypassable),
    .io_ctl_csr_cmd(cpath_io_ctl_csr_cmd),
    .io_ctl_dmem_fcn(cpath_io_ctl_dmem_fcn),
    .io_ctl_dmem_typ(cpath_io_ctl_dmem_typ),
    .io_ctl_exception(cpath_io_ctl_exception),
    .io_ctl_exe_kill(cpath_io_ctl_exe_kill),
    .io_ctl_op1_sel(cpath_io_ctl_op1_sel),
    .io_ctl_op2_sel(cpath_io_ctl_op2_sel),
    .io_ctl_pc_sel(cpath_io_ctl_pc_sel),
    .io_ctl_rf_wen(cpath_io_ctl_rf_wen),
    .io_ctl_wb_sel(cpath_io_ctl_wb_sel),
    .io_dat_br_eq(cpath_io_dat_br_eq),
    .io_dat_br_lt(cpath_io_dat_br_lt),
    .io_dat_br_ltu(cpath_io_dat_br_ltu),
    .io_dat_csr_eret(cpath_io_dat_csr_eret),
    .io_ddpath_addr(fuzz_in[4:0]),
    .io_ddpath_rdata(io_ddpath_rdata),
    .io_ddpath_wdata(fuzz_in[36:5]),
    .io_dmem_req_bits_addr(io_dmem_req_bits_addr),
    .io_dmem_req_bits_data(io_dmem_req_bits_data),
    .io_dmem_req_bits_fcn(io_dmem_req_bits_fcn),
    .io_dmem_req_bits_typ(io_dmem_req_bits_typ),
    .io_dmem_resp_bits_data(fuzz_in[68:37]),
    .io_imem_req_bits_pc(dpath_io_imem_req_bits_pc),
    .io_imem_resp_bits_inst(cpath_io_imem_resp_bits_inst),
    .io_imem_resp_bits_pc(dpath_io_imem_resp_bits_pc),
    .io_imem_resp_ready(dpath_io_imem_resp_ready),
    .io_imem_resp_valid(cpath_io_imem_resp_valid),
    .metaReset_DatPath(metaReset),
    .reset(reset)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_3stage.v:2243.12-2254.4" *)
  FrontEnd frontend (
    .__MUX_procmux1216__WIRE_io_cpu_req_valid(\FrontEnd-frontend___MUX_procmux1216__WIRE_io_cpu_req_valid ),
    .__MUX_procmux1220__WIRE_io_cpu_resp_ready(\FrontEnd-frontend___MUX_procmux1220__WIRE_io_cpu_resp_ready ),
    .clock(clock),
    .io_cpu_req_bits_pc(dpath_io_imem_req_bits_pc),
    .io_cpu_req_valid(cpath_io_imem_req_valid),
    .io_cpu_resp_bits_inst(cpath_io_imem_resp_bits_inst),
    .io_cpu_resp_bits_pc(dpath_io_imem_resp_bits_pc),
    .io_cpu_resp_ready(dpath_io_imem_resp_ready),
    .io_cpu_resp_valid(cpath_io_imem_resp_valid),
    .io_imem_req_bits_addr(io_imem_req_bits_addr),
    .io_imem_resp_bits_data(fuzz_in[100:69]),
    .metaReset_FrontEnd(metaReset),
    .reset(reset)
  );
  assign auto_cover_out = { \CtlPath-cpath___MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid , \CtlPath-cpath___MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill , \CtlPath-cpath___MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren , \CtlPath-cpath___MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y , \CtlPath-cpath___MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu , \CtlPath-cpath___MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt , \CtlPath-cpath___MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq , \CtlPath-cpath___MUX_ternarysodor_core_3stagev458526__WIRE__T_87 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev457525__WIRE__T_89 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev456524__WIRE__T_91 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev455523__WIRE__T_93 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev454522__WIRE__T_95 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev271288__WIRE__T_75 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev270287__WIRE__T_77 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev269286__WIRE__T_79 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev268285__WIRE__T_81 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev267284__WIRE__T_83 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev266283__WIRE__T_85 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev237253__WIRE__T_1 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev236252__WIRE__T_3 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev235251__WIRE__T_5 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev234250__WIRE__T_7 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev233249__WIRE__T_9 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev232248__WIRE__T_11 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev231247__WIRE__T_13 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev230246__WIRE__T_15 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev229245__WIRE__T_17 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev228244__WIRE__T_19 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev227243__WIRE__T_21 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev226242__WIRE__T_23 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev225241__WIRE__T_25 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev224240__WIRE__T_27 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev223239__WIRE__T_29 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev222238__WIRE__T_31 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev221237__WIRE__T_33 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev220236__WIRE__T_35 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev219235__WIRE__T_37 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev218234__WIRE__T_39 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev217233__WIRE__T_41 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev216232__WIRE__T_43 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev215231__WIRE__T_45 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev214230__WIRE__T_47 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev213229__WIRE__T_49 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev212228__WIRE__T_51 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev211227__WIRE__T_53 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev210226__WIRE__T_55 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev209225__WIRE__T_57 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev208224__WIRE__T_59 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev207223__WIRE__T_61 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev206222__WIRE__T_63 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev205221__WIRE__T_65 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev204220__WIRE__T_67 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev203219__WIRE__T_69 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev202218__WIRE__T_71 , \CtlPath-cpath___MUX_ternarysodor_core_3stagev201217__WIRE__T_73 , \DatPath-dpath_CSRFile-csr___MUX_procmux1093__WIRE__T_159 , \DatPath-dpath_CSRFile-csr___MUX_procmux1096__WIRE__T_76 , \DatPath-dpath_CSRFile-csr___MUX_procmux1098__WIRE_wen , \DatPath-dpath_CSRFile-csr___MUX_procmux1108__WIRE__T_158 , \DatPath-dpath_CSRFile-csr___MUX_procmux1111__WIRE__T_75 , \DatPath-dpath_CSRFile-csr___MUX_procmux1126__WIRE__T_88 , \DatPath-dpath_CSRFile-csr___MUX_procmux1132__WIRE__T_81 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 , \DatPath-dpath_CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y , \DatPath-dpath_ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev198275__WIRE__T_77 , \DatPath-dpath___MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev189643__WIRE__T_11 , \DatPath-dpath___MUX_ternarysodor_core_3stagev189340__WIRE__T_78 , \DatPath-dpath___MUX_ternarysodor_core_3stagev189239__WIRE__T_79 , \DatPath-dpath___MUX_ternarysodor_core_3stagev189138__WIRE__T_80 , \DatPath-dpath___MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y , \DatPath-dpath___MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel , \DatPath-dpath___MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst , \DatPath-dpath___MUX_procmux1268__WIRE_regfile_MPORT_2_en , \DatPath-dpath___MUX_procmux1241__WIRE__T_49 , \DatPath-dpath___MUX_procmux1238__WIRE__T_5 , \DatPath-dpath___MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y , \DatPath-dpath___MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y , \DatPath-dpath___MUX_procmux1226__WIRE__T_54 , \FrontEnd-frontend___MUX_procmux1220__WIRE_io_cpu_resp_ready , \FrontEnd-frontend___MUX_procmux1216__WIRE_io_cpu_req_valid  };
  assign io_ddpath_addr = fuzz_in[4:0];
  assign io_ddpath_wdata = fuzz_in[36:5];
  assign io_dmem_resp_bits_data = fuzz_in[68:37];
  assign io_imem_resp_bits_data = fuzz_in[100:69];
endmodule

(* hdlname = "\\CtlPath" *)
(* src = "sodor_core_3stage.v:116.1-586.10" *)
module CtlPath(clock, io_imem_req_valid, io_imem_resp_valid, io_imem_resp_bits_inst, io_dat_br_eq, io_dat_br_lt, io_dat_br_ltu, io_dat_csr_eret, io_ctl_exe_kill, io_ctl_pc_sel, io_ctl_brjmp_sel, io_ctl_op1_sel, io_ctl_op2_sel, io_ctl_alu_fun, io_ctl_wb_sel, io_ctl_rf_wen, io_ctl_bypassable, io_ctl_csr_cmd, io_ctl_dmem_fcn, io_ctl_dmem_typ, io_ctl_exception
, __MUX_ternarysodor_core_3stagev201217__WIRE__T_73, __MUX_ternarysodor_core_3stagev202218__WIRE__T_71, __MUX_ternarysodor_core_3stagev207223__WIRE__T_61, __MUX_ternarysodor_core_3stagev203219__WIRE__T_69, __MUX_ternarysodor_core_3stagev204220__WIRE__T_67, __MUX_ternarysodor_core_3stagev206222__WIRE__T_63, __MUX_ternarysodor_core_3stagev205221__WIRE__T_65, __MUX_ternarysodor_core_3stagev208224__WIRE__T_59, __MUX_ternarysodor_core_3stagev209225__WIRE__T_57, __MUX_ternarysodor_core_3stagev210226__WIRE__T_55, __MUX_ternarysodor_core_3stagev211227__WIRE__T_53, __MUX_ternarysodor_core_3stagev212228__WIRE__T_51, __MUX_ternarysodor_core_3stagev213229__WIRE__T_49, __MUX_ternarysodor_core_3stagev214230__WIRE__T_47, __MUX_ternarysodor_core_3stagev215231__WIRE__T_45, __MUX_ternarysodor_core_3stagev216232__WIRE__T_43, __MUX_ternarysodor_core_3stagev217233__WIRE__T_41, __MUX_ternarysodor_core_3stagev218234__WIRE__T_39, __MUX_ternarysodor_core_3stagev219235__WIRE__T_37, __MUX_ternarysodor_core_3stagev220236__WIRE__T_35, __MUX_ternarysodor_core_3stagev221237__WIRE__T_33
, __MUX_ternarysodor_core_3stagev222238__WIRE__T_31, __MUX_ternarysodor_core_3stagev223239__WIRE__T_29, __MUX_ternarysodor_core_3stagev224240__WIRE__T_27, __MUX_ternarysodor_core_3stagev225241__WIRE__T_25, __MUX_ternarysodor_core_3stagev226242__WIRE__T_23, __MUX_ternarysodor_core_3stagev227243__WIRE__T_21, __MUX_ternarysodor_core_3stagev228244__WIRE__T_19, __MUX_ternarysodor_core_3stagev229245__WIRE__T_17, __MUX_ternarysodor_core_3stagev230246__WIRE__T_15, __MUX_ternarysodor_core_3stagev231247__WIRE__T_13, __MUX_ternarysodor_core_3stagev232248__WIRE__T_11, __MUX_ternarysodor_core_3stagev233249__WIRE__T_9, __MUX_ternarysodor_core_3stagev234250__WIRE__T_7, __MUX_ternarysodor_core_3stagev235251__WIRE__T_5, __MUX_ternarysodor_core_3stagev236252__WIRE__T_3, __MUX_ternarysodor_core_3stagev237253__WIRE__T_1, __MUX_ternarysodor_core_3stagev266283__WIRE__T_85, __MUX_ternarysodor_core_3stagev267284__WIRE__T_83, __MUX_ternarysodor_core_3stagev268285__WIRE__T_81, __MUX_ternarysodor_core_3stagev269286__WIRE__T_79, __MUX_ternarysodor_core_3stagev270287__WIRE__T_77
, __MUX_ternarysodor_core_3stagev271288__WIRE__T_75, __MUX_ternarysodor_core_3stagev454522__WIRE__T_95, __MUX_ternarysodor_core_3stagev455523__WIRE__T_93, __MUX_ternarysodor_core_3stagev456524__WIRE__T_91, __MUX_ternarysodor_core_3stagev457525__WIRE__T_89, __MUX_ternarysodor_core_3stagev458526__WIRE__T_87, __MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq, __MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt, __MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu, __MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y, __MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y, __MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y, __MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y, __MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y, __MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y, __MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y, __MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y, __MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y, __MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren, __MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill, __MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid
, metaReset_CtlPath);
  wire _000_;
  (* src = "sodor_core_3stage.v:522.20-522.33" *)
  wire _001_;
  (* src = "sodor_core_3stage.v:522.36-522.49" *)
  wire _002_;
  (* src = "sodor_core_3stage.v:522.53-522.69" *)
  wire _003_;
  (* src = "sodor_core_3stage.v:524.32-524.51" *)
  wire _004_;
  (* src = "sodor_core_3stage.v:524.30-524.52" *)
  wire _005_;
  (* src = "sodor_core_3stage.v:537.29-537.41" *)
  wire _006_;
  (* src = "sodor_core_3stage.v:196.108-198.83" *)
  wire _007_;
  (* src = "sodor_core_3stage.v:196.99-198.84" *)
  wire _008_;
  (* src = "sodor_core_3stage.v:196.90-198.85" *)
  wire _009_;
  (* src = "sodor_core_3stage.v:196.81-198.86" *)
  wire _010_;
  (* src = "sodor_core_3stage.v:196.72-198.87" *)
  wire _011_;
  (* src = "sodor_core_3stage.v:196.63-198.88" *)
  wire _012_;
  (* src = "sodor_core_3stage.v:196.54-198.89" *)
  wire _013_;
  (* src = "sodor_core_3stage.v:196.45-198.90" *)
  wire _014_;
  (* src = "sodor_core_3stage.v:196.36-198.91" *)
  wire _015_;
  (* src = "sodor_core_3stage.v:196.27-198.92" *)
  wire _016_;
  (* src = "sodor_core_3stage.v:197.113-198.70" *)
  wire _017_;
  (* src = "sodor_core_3stage.v:197.104-198.71" *)
  wire _018_;
  (* src = "sodor_core_3stage.v:197.95-198.72" *)
  wire _019_;
  (* src = "sodor_core_3stage.v:197.86-198.73" *)
  wire _020_;
  (* src = "sodor_core_3stage.v:197.77-198.74" *)
  wire _021_;
  (* src = "sodor_core_3stage.v:197.68-198.75" *)
  wire _022_;
  (* src = "sodor_core_3stage.v:197.59-198.76" *)
  wire _023_;
  (* src = "sodor_core_3stage.v:197.50-198.77" *)
  wire _024_;
  (* src = "sodor_core_3stage.v:197.41-198.78" *)
  wire _025_;
  (* src = "sodor_core_3stage.v:197.32-198.79" *)
  wire _026_;
  (* src = "sodor_core_3stage.v:197.23-198.80" *)
  wire _027_;
  (* src = "sodor_core_3stage.v:197.14-198.81" *)
  wire _028_;
  (* src = "sodor_core_3stage.v:197.5-198.82" *)
  wire _029_;
  (* src = "sodor_core_3stage.v:198.51-198.64" *)
  wire _030_;
  (* src = "sodor_core_3stage.v:198.42-198.65" *)
  wire _031_;
  (* src = "sodor_core_3stage.v:198.33-198.66" *)
  wire _032_;
  (* src = "sodor_core_3stage.v:198.24-198.67" *)
  wire _033_;
  (* src = "sodor_core_3stage.v:198.15-198.68" *)
  wire _034_;
  (* src = "sodor_core_3stage.v:198.6-198.69" *)
  wire _035_;
  (* src = "sodor_core_3stage.v:199.108-200.90" *)
  wire _036_;
  (* src = "sodor_core_3stage.v:199.99-200.91" *)
  wire _037_;
  (* src = "sodor_core_3stage.v:199.90-200.92" *)
  wire _038_;
  (* src = "sodor_core_3stage.v:199.81-200.93" *)
  wire _039_;
  (* src = "sodor_core_3stage.v:199.72-200.94" *)
  wire _040_;
  (* src = "sodor_core_3stage.v:199.63-200.95" *)
  wire _041_;
  (* src = "sodor_core_3stage.v:199.55-200.96" *)
  wire _042_;
  (* src = "sodor_core_3stage.v:199.47-200.97" *)
  wire _043_;
  (* src = "sodor_core_3stage.v:199.39-200.98" *)
  wire _044_;
  (* src = "sodor_core_3stage.v:199.31-200.99" *)
  wire _045_;
  (* src = "sodor_core_3stage.v:200.68-200.82" *)
  wire _046_;
  (* src = "sodor_core_3stage.v:200.59-200.83" *)
  wire _047_;
  (* src = "sodor_core_3stage.v:200.50-200.84" *)
  wire _048_;
  (* src = "sodor_core_3stage.v:200.41-200.85" *)
  wire _049_;
  (* src = "sodor_core_3stage.v:200.32-200.86" *)
  wire _050_;
  (* src = "sodor_core_3stage.v:200.23-200.87" *)
  wire _051_;
  (* src = "sodor_core_3stage.v:200.14-200.88" *)
  wire _052_;
  (* src = "sodor_core_3stage.v:200.5-200.89" *)
  wire _053_;
  (* src = "sodor_core_3stage.v:238.33-238.46" *)
  wire _054_;
  (* src = "sodor_core_3stage.v:422.69-422.82" *)
  wire _055_;
  (* src = "sodor_core_3stage.v:422.60-422.83" *)
  wire _056_;
  (* src = "sodor_core_3stage.v:422.51-422.84" *)
  wire _057_;
  (* src = "sodor_core_3stage.v:422.42-422.85" *)
  wire _058_;
  (* src = "sodor_core_3stage.v:422.33-422.86" *)
  wire _059_;
  (* src = "sodor_core_3stage.v:428.114-430.32" *)
  wire _060_;
  (* src = "sodor_core_3stage.v:428.105-430.33" *)
  wire _061_;
  (* src = "sodor_core_3stage.v:428.96-430.34" *)
  wire _062_;
  (* src = "sodor_core_3stage.v:428.87-430.35" *)
  wire _063_;
  (* src = "sodor_core_3stage.v:428.78-430.36" *)
  wire _064_;
  (* src = "sodor_core_3stage.v:428.69-430.37" *)
  wire _065_;
  (* src = "sodor_core_3stage.v:428.60-430.38" *)
  wire _066_;
  (* src = "sodor_core_3stage.v:428.51-430.39" *)
  wire _067_;
  (* src = "sodor_core_3stage.v:428.42-430.40" *)
  wire _068_;
  (* src = "sodor_core_3stage.v:428.33-430.41" *)
  wire _069_;
  (* src = "sodor_core_3stage.v:429.108-430.20" *)
  wire _070_;
  (* src = "sodor_core_3stage.v:429.99-430.21" *)
  wire _071_;
  (* src = "sodor_core_3stage.v:429.90-430.22" *)
  wire _072_;
  (* src = "sodor_core_3stage.v:429.81-430.23" *)
  wire _073_;
  (* src = "sodor_core_3stage.v:429.72-430.24" *)
  wire _074_;
  (* src = "sodor_core_3stage.v:429.63-430.25" *)
  wire _075_;
  (* src = "sodor_core_3stage.v:429.54-430.26" *)
  wire _076_;
  (* src = "sodor_core_3stage.v:429.45-430.27" *)
  wire _077_;
  (* src = "sodor_core_3stage.v:429.36-430.28" *)
  wire _078_;
  (* src = "sodor_core_3stage.v:429.27-430.29" *)
  wire _079_;
  (* src = "sodor_core_3stage.v:429.18-430.30" *)
  wire _080_;
  (* src = "sodor_core_3stage.v:429.9-430.31" *)
  wire _081_;
  (* src = "sodor_core_3stage.v:430.5-430.19" *)
  wire _082_;
  (* src = "sodor_core_3stage.v:433.49-433.62" *)
  wire _083_;
  (* src = "sodor_core_3stage.v:433.41-433.63" *)
  wire _084_;
  (* src = "sodor_core_3stage.v:433.33-433.64" *)
  wire _085_;
  (* src = "sodor_core_3stage.v:433.25-433.65" *)
  wire _086_;
  (* src = "sodor_core_3stage.v:434.114-436.7" *)
  wire _087_;
  (* src = "sodor_core_3stage.v:434.105-436.8" *)
  wire _088_;
  (* src = "sodor_core_3stage.v:434.96-436.9" *)
  wire _089_;
  (* src = "sodor_core_3stage.v:434.87-436.10" *)
  wire _090_;
  (* src = "sodor_core_3stage.v:434.78-436.11" *)
  wire _091_;
  (* src = "sodor_core_3stage.v:434.69-436.12" *)
  wire _092_;
  (* src = "sodor_core_3stage.v:434.60-436.13" *)
  wire _093_;
  (* src = "sodor_core_3stage.v:434.51-436.14" *)
  wire _094_;
  (* src = "sodor_core_3stage.v:434.42-436.15" *)
  wire _095_;
  (* src = "sodor_core_3stage.v:434.33-436.16" *)
  wire _096_;
  (* src = "sodor_core_3stage.v:435.99-435.112" *)
  wire _097_;
  (* src = "sodor_core_3stage.v:435.90-435.113" *)
  wire _098_;
  (* src = "sodor_core_3stage.v:435.81-435.114" *)
  wire _099_;
  (* src = "sodor_core_3stage.v:435.72-435.115" *)
  wire _100_;
  (* src = "sodor_core_3stage.v:435.63-435.116" *)
  wire _101_;
  (* src = "sodor_core_3stage.v:435.54-435.117" *)
  wire _102_;
  (* src = "sodor_core_3stage.v:435.45-435.118" *)
  wire _103_;
  (* src = "sodor_core_3stage.v:435.36-435.119" *)
  wire _104_;
  (* src = "sodor_core_3stage.v:435.27-435.120" *)
  wire _105_;
  (* src = "sodor_core_3stage.v:435.18-435.121" *)
  wire _106_;
  (* src = "sodor_core_3stage.v:435.9-436.6" *)
  wire _107_;
  (* src = "sodor_core_3stage.v:443.41-443.54" *)
  wire _108_;
  (* src = "sodor_core_3stage.v:443.32-443.55" *)
  wire _109_;
  (* src = "sodor_core_3stage.v:522.20-522.49" *)
  wire _110_;
  (* src = "sodor_core_3stage.v:517.8-517.11" *)
  reg REG;
  (* src = "sodor_core_3stage.v:143.9-143.13" *)
  wire _T_1;
  (* src = "sodor_core_3stage.v:148.9-148.14" *)
  wire _T_11;
  (* src = "sodor_core_3stage.v:149.9-149.14" *)
  wire _T_13;
  (* src = "sodor_core_3stage.v:196.9-196.15" *)
  wire _T_130;
  (* src = "sodor_core_3stage.v:150.9-150.14" *)
  wire _T_15;
  (* src = "sodor_core_3stage.v:201.14-201.20" *)
  wire [3:0] _T_162;
  (* src = "sodor_core_3stage.v:202.14-202.20" *)
  wire [3:0] _T_163;
  (* src = "sodor_core_3stage.v:203.14-203.20" *)
  wire [3:0] _T_164;
  (* src = "sodor_core_3stage.v:204.14-204.20" *)
  wire [3:0] _T_165;
  (* src = "sodor_core_3stage.v:205.14-205.20" *)
  wire [3:0] _T_166;
  (* src = "sodor_core_3stage.v:206.14-206.20" *)
  wire [3:0] _T_167;
  (* src = "sodor_core_3stage.v:207.14-207.20" *)
  wire [3:0] _T_168;
  (* src = "sodor_core_3stage.v:208.14-208.20" *)
  wire [3:0] _T_169;
  (* src = "sodor_core_3stage.v:152.9-152.14" *)
  wire _T_17;
  (* src = "sodor_core_3stage.v:209.14-209.20" *)
  wire [3:0] _T_170;
  (* src = "sodor_core_3stage.v:210.14-210.20" *)
  wire [3:0] _T_171;
  (* src = "sodor_core_3stage.v:211.14-211.20" *)
  wire [3:0] _T_172;
  (* src = "sodor_core_3stage.v:212.14-212.20" *)
  wire [3:0] _T_173;
  (* src = "sodor_core_3stage.v:213.14-213.20" *)
  wire [3:0] _T_174;
  (* src = "sodor_core_3stage.v:214.14-214.20" *)
  wire [3:0] _T_175;
  (* src = "sodor_core_3stage.v:215.14-215.20" *)
  wire [3:0] _T_176;
  (* src = "sodor_core_3stage.v:216.14-216.20" *)
  wire [3:0] _T_177;
  (* src = "sodor_core_3stage.v:217.14-217.20" *)
  wire [3:0] _T_178;
  (* src = "sodor_core_3stage.v:218.14-218.20" *)
  wire [3:0] _T_179;
  (* src = "sodor_core_3stage.v:219.14-219.20" *)
  wire [3:0] _T_180;
  (* src = "sodor_core_3stage.v:220.14-220.20" *)
  wire [3:0] _T_181;
  (* src = "sodor_core_3stage.v:221.14-221.20" *)
  wire [3:0] _T_182;
  (* src = "sodor_core_3stage.v:222.14-222.20" *)
  wire [3:0] _T_183;
  (* src = "sodor_core_3stage.v:223.14-223.20" *)
  wire [3:0] _T_184;
  (* src = "sodor_core_3stage.v:224.14-224.20" *)
  wire [3:0] _T_185;
  (* src = "sodor_core_3stage.v:225.14-225.20" *)
  wire [3:0] _T_186;
  (* src = "sodor_core_3stage.v:226.14-226.20" *)
  wire [3:0] _T_187;
  (* src = "sodor_core_3stage.v:227.14-227.20" *)
  wire [3:0] _T_188;
  (* src = "sodor_core_3stage.v:228.14-228.20" *)
  wire [3:0] _T_189;
  (* src = "sodor_core_3stage.v:153.9-153.14" *)
  wire _T_19;
  (* src = "sodor_core_3stage.v:229.14-229.20" *)
  wire [3:0] _T_190;
  (* src = "sodor_core_3stage.v:230.14-230.20" *)
  wire [3:0] _T_191;
  (* src = "sodor_core_3stage.v:231.14-231.20" *)
  wire [3:0] _T_192;
  (* src = "sodor_core_3stage.v:232.14-232.20" *)
  wire [3:0] _T_193;
  (* src = "sodor_core_3stage.v:233.14-233.20" *)
  wire [3:0] _T_194;
  (* src = "sodor_core_3stage.v:234.14-234.20" *)
  wire [3:0] _T_195;
  (* src = "sodor_core_3stage.v:235.14-235.20" *)
  wire [3:0] _T_196;
  (* src = "sodor_core_3stage.v:236.14-236.20" *)
  wire [3:0] _T_197;
  (* src = "sodor_core_3stage.v:154.9-154.14" *)
  wire _T_21;
  (* src = "sodor_core_3stage.v:238.9-238.15" *)
  wire _T_219;
  (* src = "sodor_core_3stage.v:239.9-239.15" *)
  wire _T_220;
  (* src = "sodor_core_3stage.v:240.9-240.15" *)
  wire _T_221;
  (* src = "sodor_core_3stage.v:241.9-241.15" *)
  wire _T_222;
  (* src = "sodor_core_3stage.v:242.9-242.15" *)
  wire _T_223;
  (* src = "sodor_core_3stage.v:243.9-243.15" *)
  wire _T_224;
  (* src = "sodor_core_3stage.v:244.9-244.15" *)
  wire _T_225;
  (* src = "sodor_core_3stage.v:245.9-245.15" *)
  wire _T_226;
  (* src = "sodor_core_3stage.v:246.9-246.15" *)
  wire _T_227;
  (* src = "sodor_core_3stage.v:247.9-247.15" *)
  wire _T_228;
  (* src = "sodor_core_3stage.v:248.9-248.15" *)
  wire _T_229;
  (* src = "sodor_core_3stage.v:155.9-155.14" *)
  wire _T_23;
  (* src = "sodor_core_3stage.v:249.9-249.15" *)
  wire _T_230;
  (* src = "sodor_core_3stage.v:250.9-250.15" *)
  wire _T_231;
  (* src = "sodor_core_3stage.v:251.9-251.15" *)
  wire _T_232;
  (* src = "sodor_core_3stage.v:252.9-252.15" *)
  wire _T_233;
  (* src = "sodor_core_3stage.v:253.9-253.15" *)
  wire _T_234;
  (* src = "sodor_core_3stage.v:254.9-254.15" *)
  wire _T_235;
  (* src = "sodor_core_3stage.v:255.9-255.15" *)
  wire _T_236;
  (* src = "sodor_core_3stage.v:256.9-256.15" *)
  wire _T_237;
  (* src = "sodor_core_3stage.v:257.9-257.15" *)
  wire _T_238;
  (* src = "sodor_core_3stage.v:258.9-258.15" *)
  wire _T_239;
  (* src = "sodor_core_3stage.v:259.9-259.15" *)
  wire _T_240;
  (* src = "sodor_core_3stage.v:260.9-260.15" *)
  wire _T_241;
  (* src = "sodor_core_3stage.v:261.9-261.15" *)
  wire _T_242;
  (* src = "sodor_core_3stage.v:262.9-262.15" *)
  wire _T_243;
  (* src = "sodor_core_3stage.v:263.9-263.15" *)
  wire _T_244;
  (* src = "sodor_core_3stage.v:264.9-264.15" *)
  wire _T_245;
  (* src = "sodor_core_3stage.v:265.9-265.15" *)
  wire _T_246;
  (* src = "sodor_core_3stage.v:156.9-156.14" *)
  wire _T_25;
  (* src = "sodor_core_3stage.v:266.14-266.20" *)
  wire [1:0] _T_254;
  (* src = "sodor_core_3stage.v:267.14-267.20" *)
  wire [1:0] _T_255;
  (* src = "sodor_core_3stage.v:268.14-268.20" *)
  wire [1:0] _T_256;
  (* src = "sodor_core_3stage.v:269.14-269.20" *)
  wire [1:0] _T_257;
  (* src = "sodor_core_3stage.v:270.14-270.20" *)
  wire [1:0] _T_258;
  (* src = "sodor_core_3stage.v:271.14-271.20" *)
  wire [1:0] _T_259;
  (* src = "sodor_core_3stage.v:272.14-272.20" *)
  wire [1:0] _T_260;
  (* src = "sodor_core_3stage.v:273.14-273.20" *)
  wire [1:0] _T_261;
  (* src = "sodor_core_3stage.v:274.14-274.20" *)
  wire [1:0] _T_262;
  (* src = "sodor_core_3stage.v:275.14-275.20" *)
  wire [1:0] _T_263;
  (* src = "sodor_core_3stage.v:276.14-276.20" *)
  wire [1:0] _T_264;
  (* src = "sodor_core_3stage.v:277.14-277.20" *)
  wire [1:0] _T_265;
  (* src = "sodor_core_3stage.v:278.14-278.20" *)
  wire [1:0] _T_266;
  (* src = "sodor_core_3stage.v:279.14-279.20" *)
  wire [1:0] _T_267;
  (* src = "sodor_core_3stage.v:280.14-280.20" *)
  wire [1:0] _T_268;
  (* src = "sodor_core_3stage.v:281.14-281.20" *)
  wire [1:0] _T_269;
  (* src = "sodor_core_3stage.v:157.9-157.14" *)
  wire _T_27;
  (* src = "sodor_core_3stage.v:282.14-282.20" *)
  wire [1:0] _T_270;
  (* src = "sodor_core_3stage.v:283.14-283.20" *)
  wire [1:0] _T_271;
  (* src = "sodor_core_3stage.v:284.14-284.20" *)
  wire [1:0] _T_272;
  (* src = "sodor_core_3stage.v:285.14-285.20" *)
  wire [1:0] _T_273;
  (* src = "sodor_core_3stage.v:286.14-286.20" *)
  wire [1:0] _T_274;
  (* src = "sodor_core_3stage.v:287.14-287.20" *)
  wire [1:0] _T_275;
  (* src = "sodor_core_3stage.v:288.14-288.20" *)
  wire [1:0] _T_276;
  (* src = "sodor_core_3stage.v:289.14-289.20" *)
  wire [1:0] _T_277;
  (* src = "sodor_core_3stage.v:290.14-290.20" *)
  wire [1:0] _T_278;
  (* src = "sodor_core_3stage.v:291.14-291.20" *)
  wire [1:0] _T_279;
  (* src = "sodor_core_3stage.v:292.14-292.20" *)
  wire [1:0] _T_280;
  (* src = "sodor_core_3stage.v:293.14-293.20" *)
  wire [1:0] _T_281;
  (* src = "sodor_core_3stage.v:294.14-294.20" *)
  wire [1:0] _T_282;
  (* src = "sodor_core_3stage.v:295.14-295.20" *)
  wire [1:0] _T_283;
  (* src = "sodor_core_3stage.v:296.14-296.20" *)
  wire [1:0] _T_284;
  (* src = "sodor_core_3stage.v:297.14-297.20" *)
  wire [1:0] _T_285;
  (* src = "sodor_core_3stage.v:298.14-298.20" *)
  wire [1:0] _T_286;
  (* src = "sodor_core_3stage.v:299.14-299.20" *)
  wire [1:0] _T_287;
  (* src = "sodor_core_3stage.v:300.14-300.20" *)
  wire [1:0] _T_288;
  (* src = "sodor_core_3stage.v:301.14-301.20" *)
  wire [1:0] _T_289;
  (* src = "sodor_core_3stage.v:158.9-158.14" *)
  wire _T_29;
  (* src = "sodor_core_3stage.v:302.14-302.20" *)
  wire [1:0] _T_290;
  (* src = "sodor_core_3stage.v:303.14-303.20" *)
  wire [1:0] _T_291;
  (* src = "sodor_core_3stage.v:304.14-304.20" *)
  wire [1:0] _T_292;
  (* src = "sodor_core_3stage.v:305.14-305.20" *)
  wire [1:0] _T_293;
  (* src = "sodor_core_3stage.v:306.14-306.20" *)
  wire [1:0] _T_294;
  (* src = "sodor_core_3stage.v:307.14-307.20" *)
  wire [1:0] _T_295;
  (* src = "sodor_core_3stage.v:144.9-144.13" *)
  wire _T_3;
  (* src = "sodor_core_3stage.v:159.9-159.14" *)
  wire _T_31;
  (* src = "sodor_core_3stage.v:308.14-308.20" *)
  wire [1:0] _T_315;
  (* src = "sodor_core_3stage.v:309.14-309.20" *)
  wire [1:0] _T_316;
  (* src = "sodor_core_3stage.v:310.14-310.20" *)
  wire [1:0] _T_317;
  (* src = "sodor_core_3stage.v:311.14-311.20" *)
  wire [1:0] _T_318;
  (* src = "sodor_core_3stage.v:312.14-312.20" *)
  wire [1:0] _T_319;
  (* src = "sodor_core_3stage.v:313.14-313.20" *)
  wire [1:0] _T_320;
  (* src = "sodor_core_3stage.v:314.14-314.20" *)
  wire [1:0] _T_321;
  (* src = "sodor_core_3stage.v:315.14-315.20" *)
  wire [1:0] _T_322;
  (* src = "sodor_core_3stage.v:316.14-316.20" *)
  wire [1:0] _T_323;
  (* src = "sodor_core_3stage.v:317.14-317.20" *)
  wire [1:0] _T_324;
  (* src = "sodor_core_3stage.v:318.14-318.20" *)
  wire [1:0] _T_325;
  (* src = "sodor_core_3stage.v:319.14-319.20" *)
  wire [1:0] _T_326;
  (* src = "sodor_core_3stage.v:320.14-320.20" *)
  wire [1:0] _T_327;
  (* src = "sodor_core_3stage.v:321.14-321.20" *)
  wire [1:0] _T_328;
  (* src = "sodor_core_3stage.v:322.14-322.20" *)
  wire [1:0] _T_329;
  (* src = "sodor_core_3stage.v:161.9-161.14" *)
  wire _T_33;
  (* src = "sodor_core_3stage.v:323.14-323.20" *)
  wire [1:0] _T_330;
  (* src = "sodor_core_3stage.v:324.14-324.20" *)
  wire [1:0] _T_331;
  (* src = "sodor_core_3stage.v:325.14-325.20" *)
  wire [1:0] _T_332;
  (* src = "sodor_core_3stage.v:326.14-326.20" *)
  wire [1:0] _T_333;
  (* src = "sodor_core_3stage.v:327.14-327.20" *)
  wire [1:0] _T_334;
  (* src = "sodor_core_3stage.v:328.14-328.20" *)
  wire [1:0] _T_335;
  (* src = "sodor_core_3stage.v:329.14-329.20" *)
  wire [1:0] _T_336;
  (* src = "sodor_core_3stage.v:330.14-330.20" *)
  wire [1:0] _T_337;
  (* src = "sodor_core_3stage.v:331.14-331.20" *)
  wire [1:0] _T_338;
  (* src = "sodor_core_3stage.v:332.14-332.20" *)
  wire [1:0] _T_339;
  (* src = "sodor_core_3stage.v:333.14-333.20" *)
  wire [1:0] _T_340;
  (* src = "sodor_core_3stage.v:334.14-334.20" *)
  wire [1:0] _T_341;
  (* src = "sodor_core_3stage.v:335.14-335.20" *)
  wire [1:0] _T_342;
  (* src = "sodor_core_3stage.v:336.14-336.20" *)
  wire [1:0] _T_343;
  (* src = "sodor_core_3stage.v:337.14-337.20" *)
  wire [1:0] _T_344;
  (* src = "sodor_core_3stage.v:162.9-162.14" *)
  wire _T_35;
  (* src = "sodor_core_3stage.v:338.14-338.20" *)
  wire [3:0] _T_352;
  (* src = "sodor_core_3stage.v:339.14-339.20" *)
  wire [3:0] _T_353;
  (* src = "sodor_core_3stage.v:340.14-340.20" *)
  wire [3:0] _T_354;
  (* src = "sodor_core_3stage.v:341.14-341.20" *)
  wire [3:0] _T_355;
  (* src = "sodor_core_3stage.v:342.14-342.20" *)
  wire [3:0] _T_356;
  (* src = "sodor_core_3stage.v:343.14-343.20" *)
  wire [3:0] _T_357;
  (* src = "sodor_core_3stage.v:344.14-344.20" *)
  wire [3:0] _T_358;
  (* src = "sodor_core_3stage.v:345.14-345.20" *)
  wire [3:0] _T_359;
  (* src = "sodor_core_3stage.v:346.14-346.20" *)
  wire [3:0] _T_360;
  (* src = "sodor_core_3stage.v:347.14-347.20" *)
  wire [3:0] _T_361;
  (* src = "sodor_core_3stage.v:348.14-348.20" *)
  wire [3:0] _T_362;
  (* src = "sodor_core_3stage.v:349.14-349.20" *)
  wire [3:0] _T_363;
  (* src = "sodor_core_3stage.v:350.14-350.20" *)
  wire [3:0] _T_364;
  (* src = "sodor_core_3stage.v:351.14-351.20" *)
  wire [3:0] _T_365;
  (* src = "sodor_core_3stage.v:352.14-352.20" *)
  wire [3:0] _T_366;
  (* src = "sodor_core_3stage.v:353.14-353.20" *)
  wire [3:0] _T_367;
  (* src = "sodor_core_3stage.v:354.14-354.20" *)
  wire [3:0] _T_368;
  (* src = "sodor_core_3stage.v:355.14-355.20" *)
  wire [3:0] _T_369;
  (* src = "sodor_core_3stage.v:163.9-163.14" *)
  wire _T_37;
  (* src = "sodor_core_3stage.v:356.14-356.20" *)
  wire [3:0] _T_370;
  (* src = "sodor_core_3stage.v:357.14-357.20" *)
  wire [3:0] _T_371;
  (* src = "sodor_core_3stage.v:358.14-358.20" *)
  wire [3:0] _T_372;
  (* src = "sodor_core_3stage.v:359.14-359.20" *)
  wire [3:0] _T_373;
  (* src = "sodor_core_3stage.v:360.14-360.20" *)
  wire [3:0] _T_374;
  (* src = "sodor_core_3stage.v:361.14-361.20" *)
  wire [3:0] _T_375;
  (* src = "sodor_core_3stage.v:362.14-362.20" *)
  wire [3:0] _T_376;
  (* src = "sodor_core_3stage.v:363.14-363.20" *)
  wire [3:0] _T_377;
  (* src = "sodor_core_3stage.v:364.14-364.20" *)
  wire [3:0] _T_378;
  (* src = "sodor_core_3stage.v:365.14-365.20" *)
  wire [3:0] _T_379;
  (* src = "sodor_core_3stage.v:366.14-366.20" *)
  wire [3:0] _T_380;
  (* src = "sodor_core_3stage.v:367.14-367.20" *)
  wire [3:0] _T_381;
  (* src = "sodor_core_3stage.v:368.14-368.20" *)
  wire [3:0] _T_382;
  (* src = "sodor_core_3stage.v:369.14-369.20" *)
  wire [3:0] _T_383;
  (* src = "sodor_core_3stage.v:370.14-370.20" *)
  wire [3:0] _T_384;
  (* src = "sodor_core_3stage.v:371.14-371.20" *)
  wire [3:0] _T_385;
  (* src = "sodor_core_3stage.v:372.14-372.20" *)
  wire [3:0] _T_386;
  (* src = "sodor_core_3stage.v:373.14-373.20" *)
  wire [3:0] _T_387;
  (* src = "sodor_core_3stage.v:374.14-374.20" *)
  wire [3:0] _T_388;
  (* src = "sodor_core_3stage.v:375.14-375.20" *)
  wire [3:0] _T_389;
  (* src = "sodor_core_3stage.v:165.9-165.14" *)
  wire _T_39;
  (* src = "sodor_core_3stage.v:376.14-376.20" *)
  wire [3:0] _T_390;
  (* src = "sodor_core_3stage.v:377.14-377.20" *)
  wire [3:0] _T_391;
  (* src = "sodor_core_3stage.v:378.14-378.20" *)
  wire [3:0] _T_392;
  (* src = "sodor_core_3stage.v:379.14-379.20" *)
  wire [3:0] _T_393;
  (* src = "sodor_core_3stage.v:380.14-380.20" *)
  wire [1:0] _T_401;
  (* src = "sodor_core_3stage.v:381.14-381.20" *)
  wire [1:0] _T_402;
  (* src = "sodor_core_3stage.v:382.14-382.20" *)
  wire [1:0] _T_403;
  (* src = "sodor_core_3stage.v:383.14-383.20" *)
  wire [1:0] _T_404;
  (* src = "sodor_core_3stage.v:384.14-384.20" *)
  wire [1:0] _T_405;
  (* src = "sodor_core_3stage.v:385.14-385.20" *)
  wire [1:0] _T_406;
  (* src = "sodor_core_3stage.v:386.14-386.20" *)
  wire [1:0] _T_407;
  (* src = "sodor_core_3stage.v:387.14-387.20" *)
  wire [1:0] _T_408;
  (* src = "sodor_core_3stage.v:388.14-388.20" *)
  wire [1:0] _T_409;
  (* src = "sodor_core_3stage.v:166.9-166.14" *)
  wire _T_41;
  (* src = "sodor_core_3stage.v:389.14-389.20" *)
  wire [1:0] _T_410;
  (* src = "sodor_core_3stage.v:390.14-390.20" *)
  wire [1:0] _T_411;
  (* src = "sodor_core_3stage.v:391.14-391.20" *)
  wire [1:0] _T_412;
  (* src = "sodor_core_3stage.v:392.14-392.20" *)
  wire [1:0] _T_413;
  (* src = "sodor_core_3stage.v:393.14-393.20" *)
  wire [1:0] _T_414;
  (* src = "sodor_core_3stage.v:394.14-394.20" *)
  wire [1:0] _T_415;
  (* src = "sodor_core_3stage.v:395.14-395.20" *)
  wire [1:0] _T_416;
  (* src = "sodor_core_3stage.v:396.14-396.20" *)
  wire [1:0] _T_417;
  (* src = "sodor_core_3stage.v:397.14-397.20" *)
  wire [1:0] _T_418;
  (* src = "sodor_core_3stage.v:398.14-398.20" *)
  wire [1:0] _T_419;
  (* src = "sodor_core_3stage.v:399.14-399.20" *)
  wire [1:0] _T_420;
  (* src = "sodor_core_3stage.v:400.14-400.20" *)
  wire [1:0] _T_421;
  (* src = "sodor_core_3stage.v:401.14-401.20" *)
  wire [1:0] _T_422;
  (* src = "sodor_core_3stage.v:402.14-402.20" *)
  wire [1:0] _T_423;
  (* src = "sodor_core_3stage.v:403.14-403.20" *)
  wire [1:0] _T_424;
  (* src = "sodor_core_3stage.v:404.14-404.20" *)
  wire [1:0] _T_425;
  (* src = "sodor_core_3stage.v:405.14-405.20" *)
  wire [1:0] _T_426;
  (* src = "sodor_core_3stage.v:406.14-406.20" *)
  wire [1:0] _T_427;
  (* src = "sodor_core_3stage.v:407.14-407.20" *)
  wire [1:0] _T_428;
  (* src = "sodor_core_3stage.v:408.14-408.20" *)
  wire [1:0] _T_429;
  (* src = "sodor_core_3stage.v:167.9-167.14" *)
  wire _T_43;
  (* src = "sodor_core_3stage.v:409.14-409.20" *)
  wire [1:0] _T_430;
  (* src = "sodor_core_3stage.v:410.14-410.20" *)
  wire [1:0] _T_431;
  (* src = "sodor_core_3stage.v:411.14-411.20" *)
  wire [1:0] _T_432;
  (* src = "sodor_core_3stage.v:412.14-412.20" *)
  wire [1:0] _T_433;
  (* src = "sodor_core_3stage.v:413.14-413.20" *)
  wire [1:0] _T_434;
  (* src = "sodor_core_3stage.v:414.14-414.20" *)
  wire [1:0] _T_435;
  (* src = "sodor_core_3stage.v:415.14-415.20" *)
  wire [1:0] _T_436;
  (* src = "sodor_core_3stage.v:416.14-416.20" *)
  wire [1:0] _T_437;
  (* src = "sodor_core_3stage.v:417.14-417.20" *)
  wire [1:0] _T_438;
  (* src = "sodor_core_3stage.v:418.14-418.20" *)
  wire [1:0] _T_439;
  (* src = "sodor_core_3stage.v:419.14-419.20" *)
  wire [1:0] _T_440;
  (* src = "sodor_core_3stage.v:420.14-420.20" *)
  wire [1:0] _T_441;
  (* src = "sodor_core_3stage.v:421.14-421.20" *)
  wire [1:0] _T_442;
  (* src = "sodor_core_3stage.v:168.9-168.14" *)
  wire _T_45;
  (* src = "sodor_core_3stage.v:422.9-422.15" *)
  wire _T_456;
  (* src = "sodor_core_3stage.v:423.9-423.15" *)
  wire _T_457;
  (* src = "sodor_core_3stage.v:424.9-424.15" *)
  wire _T_458;
  (* src = "sodor_core_3stage.v:425.9-425.15" *)
  wire _T_459;
  (* src = "sodor_core_3stage.v:426.9-426.15" *)
  wire _T_460;
  (* src = "sodor_core_3stage.v:427.9-427.15" *)
  wire _T_461;
  (* src = "sodor_core_3stage.v:169.9-169.14" *)
  wire _T_47;
  (* src = "sodor_core_3stage.v:428.9-428.15" *)
  wire _T_485;
  (* src = "sodor_core_3stage.v:431.9-431.15" *)
  wire _T_486;
  (* src = "sodor_core_3stage.v:432.9-432.15" *)
  wire _T_487;
  (* src = "sodor_core_3stage.v:170.9-170.14" *)
  wire _T_49;
  (* src = "sodor_core_3stage.v:145.9-145.13" *)
  wire _T_5;
  (* src = "sodor_core_3stage.v:171.9-171.14" *)
  wire _T_51;
  (* src = "sodor_core_3stage.v:172.9-172.14" *)
  wire _T_53;
  (* src = "sodor_core_3stage.v:434.9-434.15" *)
  wire _T_534;
  (* src = "sodor_core_3stage.v:437.9-437.15" *)
  wire _T_535;
  (* src = "sodor_core_3stage.v:438.9-438.15" *)
  wire _T_536;
  (* src = "sodor_core_3stage.v:439.9-439.15" *)
  wire _T_537;
  (* src = "sodor_core_3stage.v:440.9-440.15" *)
  wire _T_538;
  (* src = "sodor_core_3stage.v:441.9-441.15" *)
  wire _T_539;
  (* src = "sodor_core_3stage.v:442.9-442.15" *)
  wire _T_540;
  (* src = "sodor_core_3stage.v:173.9-173.14" *)
  wire _T_55;
  (* src = "sodor_core_3stage.v:174.9-174.14" *)
  wire _T_57;
  (* src = "sodor_core_3stage.v:175.9-175.14" *)
  wire _T_59;
  (* src = "sodor_core_3stage.v:176.9-176.14" *)
  wire _T_61;
  (* src = "sodor_core_3stage.v:177.9-177.14" *)
  wire _T_63;
  (* src = "sodor_core_3stage.v:443.9-443.15" *)
  wire _T_635;
  (* src = "sodor_core_3stage.v:444.9-444.15" *)
  wire _T_636;
  (* src = "sodor_core_3stage.v:445.9-445.15" *)
  wire _T_637;
  (* src = "sodor_core_3stage.v:446.9-446.15" *)
  wire _T_638;
  (* src = "sodor_core_3stage.v:178.9-178.14" *)
  wire _T_65;
  (* src = "sodor_core_3stage.v:179.9-179.14" *)
  wire _T_67;
  (* src = "sodor_core_3stage.v:447.14-447.20" *)
  wire [2:0] _T_681;
  (* src = "sodor_core_3stage.v:448.14-448.20" *)
  wire [2:0] _T_682;
  (* src = "sodor_core_3stage.v:449.14-449.20" *)
  wire [2:0] _T_683;
  (* src = "sodor_core_3stage.v:450.14-450.20" *)
  wire [2:0] _T_684;
  (* src = "sodor_core_3stage.v:451.14-451.20" *)
  wire [2:0] _T_685;
  (* src = "sodor_core_3stage.v:452.14-452.20" *)
  wire [2:0] _T_686;
  (* src = "sodor_core_3stage.v:453.14-453.20" *)
  wire [2:0] _T_687;
  (* src = "sodor_core_3stage.v:180.9-180.14" *)
  wire _T_69;
  (* src = "sodor_core_3stage.v:454.14-454.20" *)
  wire [2:0] _T_690;
  (* src = "sodor_core_3stage.v:455.14-455.20" *)
  wire [2:0] _T_691;
  (* src = "sodor_core_3stage.v:456.14-456.20" *)
  wire [2:0] _T_692;
  (* src = "sodor_core_3stage.v:457.14-457.20" *)
  wire [2:0] _T_693;
  (* src = "sodor_core_3stage.v:458.14-458.20" *)
  wire [2:0] _T_694;
  (* src = "sodor_core_3stage.v:459.14-459.20" *)
  wire [2:0] _T_695;
  (* src = "sodor_core_3stage.v:460.14-460.20" *)
  wire [2:0] _T_696;
  (* src = "sodor_core_3stage.v:461.14-461.20" *)
  wire [2:0] _T_697;
  (* src = "sodor_core_3stage.v:462.14-462.20" *)
  wire [2:0] _T_698;
  (* src = "sodor_core_3stage.v:463.14-463.20" *)
  wire [2:0] _T_699;
  (* src = "sodor_core_3stage.v:146.9-146.13" *)
  wire _T_7;
  (* src = "sodor_core_3stage.v:464.14-464.20" *)
  wire [2:0] _T_700;
  (* src = "sodor_core_3stage.v:465.14-465.20" *)
  wire [2:0] _T_701;
  (* src = "sodor_core_3stage.v:466.14-466.20" *)
  wire [2:0] _T_702;
  (* src = "sodor_core_3stage.v:467.14-467.20" *)
  wire [2:0] _T_703;
  (* src = "sodor_core_3stage.v:468.14-468.20" *)
  wire [2:0] _T_704;
  (* src = "sodor_core_3stage.v:469.14-469.20" *)
  wire [2:0] _T_705;
  (* src = "sodor_core_3stage.v:470.14-470.20" *)
  wire [2:0] _T_706;
  (* src = "sodor_core_3stage.v:471.14-471.20" *)
  wire [2:0] _T_707;
  (* src = "sodor_core_3stage.v:472.14-472.20" *)
  wire [2:0] _T_708;
  (* src = "sodor_core_3stage.v:473.14-473.20" *)
  wire [2:0] _T_709;
  (* src = "sodor_core_3stage.v:181.9-181.14" *)
  wire _T_71;
  (* src = "sodor_core_3stage.v:474.14-474.20" *)
  wire [2:0] _T_710;
  (* src = "sodor_core_3stage.v:475.14-475.20" *)
  wire [2:0] _T_711;
  (* src = "sodor_core_3stage.v:476.14-476.20" *)
  wire [2:0] _T_712;
  (* src = "sodor_core_3stage.v:477.14-477.20" *)
  wire [2:0] _T_713;
  (* src = "sodor_core_3stage.v:478.14-478.20" *)
  wire [2:0] _T_714;
  (* src = "sodor_core_3stage.v:479.14-479.20" *)
  wire [2:0] _T_715;
  (* src = "sodor_core_3stage.v:480.14-480.20" *)
  wire [2:0] _T_716;
  (* src = "sodor_core_3stage.v:481.14-481.20" *)
  wire [2:0] _T_717;
  (* src = "sodor_core_3stage.v:482.14-482.20" *)
  wire [2:0] _T_718;
  (* src = "sodor_core_3stage.v:483.14-483.20" *)
  wire [2:0] _T_719;
  (* src = "sodor_core_3stage.v:484.14-484.20" *)
  wire [2:0] _T_720;
  (* src = "sodor_core_3stage.v:485.14-485.20" *)
  wire [2:0] _T_721;
  (* src = "sodor_core_3stage.v:486.14-486.20" *)
  wire [2:0] _T_722;
  (* src = "sodor_core_3stage.v:487.14-487.20" *)
  wire [2:0] _T_723;
  (* src = "sodor_core_3stage.v:488.14-488.20" *)
  wire [2:0] _T_724;
  (* src = "sodor_core_3stage.v:489.14-489.20" *)
  wire [2:0] _T_725;
  (* src = "sodor_core_3stage.v:490.14-490.20" *)
  wire [2:0] _T_726;
  (* src = "sodor_core_3stage.v:491.14-491.20" *)
  wire [2:0] _T_727;
  (* src = "sodor_core_3stage.v:492.14-492.20" *)
  wire [2:0] _T_728;
  (* src = "sodor_core_3stage.v:493.14-493.20" *)
  wire [2:0] _T_729;
  (* src = "sodor_core_3stage.v:182.9-182.14" *)
  wire _T_73;
  (* src = "sodor_core_3stage.v:494.14-494.20" *)
  wire [2:0] _T_730;
  (* src = "sodor_core_3stage.v:495.14-495.20" *)
  wire [2:0] _T_731;
  (* src = "sodor_core_3stage.v:496.14-496.20" *)
  wire [2:0] _T_732;
  (* src = "sodor_core_3stage.v:497.14-497.20" *)
  wire [2:0] _T_733;
  (* src = "sodor_core_3stage.v:498.14-498.20" *)
  wire [2:0] _T_734;
  (* src = "sodor_core_3stage.v:499.14-499.20" *)
  wire [2:0] _T_735;
  (* src = "sodor_core_3stage.v:500.14-500.20" *)
  wire [2:0] _T_736;
  (* src = "sodor_core_3stage.v:183.9-183.14" *)
  wire _T_75;
  (* src = "sodor_core_3stage.v:184.9-184.14" *)
  wire _T_77;
  (* src = "sodor_core_3stage.v:502.14-502.20" *)
  wire [2:0] _T_789;
  (* src = "sodor_core_3stage.v:185.9-185.14" *)
  wire _T_79;
  (* src = "sodor_core_3stage.v:503.14-503.20" *)
  wire [2:0] _T_791;
  (* src = "sodor_core_3stage.v:504.14-504.20" *)
  wire [2:0] _T_794;
  (* src = "sodor_core_3stage.v:505.14-505.20" *)
  wire [2:0] _T_797;
  (* src = "sodor_core_3stage.v:506.14-506.20" *)
  wire [2:0] _T_799;
  (* src = "sodor_core_3stage.v:507.14-507.20" *)
  wire [2:0] _T_801;
  (* src = "sodor_core_3stage.v:508.14-508.20" *)
  wire [2:0] _T_804;
  (* src = "sodor_core_3stage.v:509.14-509.20" *)
  wire [2:0] _T_805;
  (* src = "sodor_core_3stage.v:510.14-510.20" *)
  wire [2:0] _T_806;
  (* src = "sodor_core_3stage.v:511.14-511.20" *)
  wire [2:0] _T_807;
  (* src = "sodor_core_3stage.v:512.14-512.20" *)
  wire [2:0] _T_808;
  (* src = "sodor_core_3stage.v:513.14-513.20" *)
  wire [2:0] _T_809;
  (* src = "sodor_core_3stage.v:186.9-186.14" *)
  wire _T_81;
  (* src = "sodor_core_3stage.v:514.14-514.20" *)
  wire [2:0] _T_810;
  (* src = "sodor_core_3stage.v:515.14-515.20" *)
  wire [2:0] _T_811;
  (* src = "sodor_core_3stage.v:516.14-516.20" *)
  wire [2:0] _T_812;
  (* src = "sodor_core_3stage.v:187.9-187.14" *)
  wire _T_83;
  (* src = "sodor_core_3stage.v:188.9-188.14" *)
  wire _T_85;
  (* src = "sodor_core_3stage.v:189.9-189.14" *)
  wire _T_87;
  (* src = "sodor_core_3stage.v:190.9-190.14" *)
  wire _T_89;
  (* src = "sodor_core_3stage.v:147.9-147.13" *)
  wire _T_9;
  (* src = "sodor_core_3stage.v:191.9-191.14" *)
  wire _T_91;
  (* src = "sodor_core_3stage.v:192.9-192.14" *)
  wire _T_93;
  (* src = "sodor_core_3stage.v:193.9-193.14" *)
  wire _T_95;
  (* src = "sodor_core_3stage.v:194.9-194.14" *)
  wire _T_97;
  (* src = "sodor_core_3stage.v:195.9-195.14" *)
  wire _T_99;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev201217__WIRE__T_73;
  wire __MUX_ternarysodor_core_3stagev201217__WIRE__T_73;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev202218__WIRE__T_71;
  wire __MUX_ternarysodor_core_3stagev202218__WIRE__T_71;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev203219__WIRE__T_69;
  wire __MUX_ternarysodor_core_3stagev203219__WIRE__T_69;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev204220__WIRE__T_67;
  wire __MUX_ternarysodor_core_3stagev204220__WIRE__T_67;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev205221__WIRE__T_65;
  wire __MUX_ternarysodor_core_3stagev205221__WIRE__T_65;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev206222__WIRE__T_63;
  wire __MUX_ternarysodor_core_3stagev206222__WIRE__T_63;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev207223__WIRE__T_61;
  wire __MUX_ternarysodor_core_3stagev207223__WIRE__T_61;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev208224__WIRE__T_59;
  wire __MUX_ternarysodor_core_3stagev208224__WIRE__T_59;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev209225__WIRE__T_57;
  wire __MUX_ternarysodor_core_3stagev209225__WIRE__T_57;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev210226__WIRE__T_55;
  wire __MUX_ternarysodor_core_3stagev210226__WIRE__T_55;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev211227__WIRE__T_53;
  wire __MUX_ternarysodor_core_3stagev211227__WIRE__T_53;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev212228__WIRE__T_51;
  wire __MUX_ternarysodor_core_3stagev212228__WIRE__T_51;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev213229__WIRE__T_49;
  wire __MUX_ternarysodor_core_3stagev213229__WIRE__T_49;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev214230__WIRE__T_47;
  wire __MUX_ternarysodor_core_3stagev214230__WIRE__T_47;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev215231__WIRE__T_45;
  wire __MUX_ternarysodor_core_3stagev215231__WIRE__T_45;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev216232__WIRE__T_43;
  wire __MUX_ternarysodor_core_3stagev216232__WIRE__T_43;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev217233__WIRE__T_41;
  wire __MUX_ternarysodor_core_3stagev217233__WIRE__T_41;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev218234__WIRE__T_39;
  wire __MUX_ternarysodor_core_3stagev218234__WIRE__T_39;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev219235__WIRE__T_37;
  wire __MUX_ternarysodor_core_3stagev219235__WIRE__T_37;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev220236__WIRE__T_35;
  wire __MUX_ternarysodor_core_3stagev220236__WIRE__T_35;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev221237__WIRE__T_33;
  wire __MUX_ternarysodor_core_3stagev221237__WIRE__T_33;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev222238__WIRE__T_31;
  wire __MUX_ternarysodor_core_3stagev222238__WIRE__T_31;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev223239__WIRE__T_29;
  wire __MUX_ternarysodor_core_3stagev223239__WIRE__T_29;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev224240__WIRE__T_27;
  wire __MUX_ternarysodor_core_3stagev224240__WIRE__T_27;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev225241__WIRE__T_25;
  wire __MUX_ternarysodor_core_3stagev225241__WIRE__T_25;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev226242__WIRE__T_23;
  wire __MUX_ternarysodor_core_3stagev226242__WIRE__T_23;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev227243__WIRE__T_21;
  wire __MUX_ternarysodor_core_3stagev227243__WIRE__T_21;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev228244__WIRE__T_19;
  wire __MUX_ternarysodor_core_3stagev228244__WIRE__T_19;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev229245__WIRE__T_17;
  wire __MUX_ternarysodor_core_3stagev229245__WIRE__T_17;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev230246__WIRE__T_15;
  wire __MUX_ternarysodor_core_3stagev230246__WIRE__T_15;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev231247__WIRE__T_13;
  wire __MUX_ternarysodor_core_3stagev231247__WIRE__T_13;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev232248__WIRE__T_11;
  wire __MUX_ternarysodor_core_3stagev232248__WIRE__T_11;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev233249__WIRE__T_9;
  wire __MUX_ternarysodor_core_3stagev233249__WIRE__T_9;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev234250__WIRE__T_7;
  wire __MUX_ternarysodor_core_3stagev234250__WIRE__T_7;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev235251__WIRE__T_5;
  wire __MUX_ternarysodor_core_3stagev235251__WIRE__T_5;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev236252__WIRE__T_3;
  wire __MUX_ternarysodor_core_3stagev236252__WIRE__T_3;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev237253__WIRE__T_1;
  wire __MUX_ternarysodor_core_3stagev237253__WIRE__T_1;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev266283__WIRE__T_85;
  wire __MUX_ternarysodor_core_3stagev266283__WIRE__T_85;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev267284__WIRE__T_83;
  wire __MUX_ternarysodor_core_3stagev267284__WIRE__T_83;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev268285__WIRE__T_81;
  wire __MUX_ternarysodor_core_3stagev268285__WIRE__T_81;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev269286__WIRE__T_79;
  wire __MUX_ternarysodor_core_3stagev269286__WIRE__T_79;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev270287__WIRE__T_77;
  wire __MUX_ternarysodor_core_3stagev270287__WIRE__T_77;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev271288__WIRE__T_75;
  wire __MUX_ternarysodor_core_3stagev271288__WIRE__T_75;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev454522__WIRE__T_95;
  wire __MUX_ternarysodor_core_3stagev454522__WIRE__T_95;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev455523__WIRE__T_93;
  wire __MUX_ternarysodor_core_3stagev455523__WIRE__T_93;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev456524__WIRE__T_91;
  wire __MUX_ternarysodor_core_3stagev456524__WIRE__T_91;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev457525__WIRE__T_89;
  wire __MUX_ternarysodor_core_3stagev457525__WIRE__T_89;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev458526__WIRE__T_87;
  wire __MUX_ternarysodor_core_3stagev458526__WIRE__T_87;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq;
  wire __MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt;
  wire __MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu;
  wire __MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y;
  wire __MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y;
  wire __MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y;
  wire __MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y;
  wire __MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y;
  wire __MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y;
  wire __MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y;
  wire __MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y;
  wire __MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y;
  wire __MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren;
  wire __MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill;
  wire __MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill;
  (* CtlPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid;
  wire __MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid;
  (* src = "sodor_core_3stage.v:117.17-117.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_3stage.v:433.9-433.14" *)
  wire cs0_2;
  (* src = "sodor_core_3stage.v:501.14-501.19" *)
  wire [2:0] cs0_7;
  (* src = "sodor_core_3stage.v:237.14-237.24" *)
  wire [3:0] cs_br_type;
  (* src = "sodor_core_3stage.v:199.9-199.20" *)
  wire cs_inst_val;
  (* src = "sodor_core_3stage.v:523.14-523.21" *)
  wire [2:0] csr_cmd;
  (* src = "sodor_core_3stage.v:522.9-522.16" *)
  wire csr_ren;
  (* src = "sodor_core_3stage.v:130.17-130.31" *)
  output [3:0] io_ctl_alu_fun;
  wire [3:0] io_ctl_alu_fun;
  (* src = "sodor_core_3stage.v:127.17-127.33" *)
  output io_ctl_brjmp_sel;
  wire io_ctl_brjmp_sel;
  (* src = "sodor_core_3stage.v:133.17-133.34" *)
  output io_ctl_bypassable;
  wire io_ctl_bypassable;
  (* src = "sodor_core_3stage.v:134.17-134.31" *)
  output [2:0] io_ctl_csr_cmd;
  wire [2:0] io_ctl_csr_cmd;
  (* src = "sodor_core_3stage.v:135.17-135.32" *)
  output io_ctl_dmem_fcn;
  wire io_ctl_dmem_fcn;
  (* src = "sodor_core_3stage.v:136.17-136.32" *)
  output [2:0] io_ctl_dmem_typ;
  wire [2:0] io_ctl_dmem_typ;
  (* src = "sodor_core_3stage.v:137.17-137.33" *)
  output io_ctl_exception;
  wire io_ctl_exception;
  (* src = "sodor_core_3stage.v:125.17-125.32" *)
  output io_ctl_exe_kill;
  wire io_ctl_exe_kill;
  (* src = "sodor_core_3stage.v:128.17-128.31" *)
  output [1:0] io_ctl_op1_sel;
  wire [1:0] io_ctl_op1_sel;
  (* src = "sodor_core_3stage.v:129.17-129.31" *)
  output [1:0] io_ctl_op2_sel;
  wire [1:0] io_ctl_op2_sel;
  (* src = "sodor_core_3stage.v:126.17-126.30" *)
  output [2:0] io_ctl_pc_sel;
  wire [2:0] io_ctl_pc_sel;
  (* src = "sodor_core_3stage.v:132.17-132.30" *)
  output io_ctl_rf_wen;
  wire io_ctl_rf_wen;
  (* src = "sodor_core_3stage.v:131.17-131.30" *)
  output [1:0] io_ctl_wb_sel;
  wire [1:0] io_ctl_wb_sel;
  (* src = "sodor_core_3stage.v:121.17-121.29" *)
  input io_dat_br_eq;
  wire io_dat_br_eq;
  (* src = "sodor_core_3stage.v:122.17-122.29" *)
  input io_dat_br_lt;
  wire io_dat_br_lt;
  (* src = "sodor_core_3stage.v:123.17-123.30" *)
  input io_dat_br_ltu;
  wire io_dat_br_ltu;
  (* src = "sodor_core_3stage.v:124.17-124.32" *)
  input io_dat_csr_eret;
  wire io_dat_csr_eret;
  (* src = "sodor_core_3stage.v:118.17-118.34" *)
  output io_imem_req_valid;
  wire io_imem_req_valid;
  (* src = "sodor_core_3stage.v:120.17-120.39" *)
  input [31:0] io_imem_resp_bits_inst;
  wire [31:0] io_imem_resp_bits_inst;
  (* src = "sodor_core_3stage.v:119.17-119.35" *)
  input io_imem_resp_valid;
  wire io_imem_resp_valid;
  (* meta_reset = 32'd1 *)
  input metaReset_CtlPath;
  wire metaReset_CtlPath;
  assign csr_ren = _110_ & (* src = "sodor_core_3stage.v:522.19-522.69" *) _003_;
  assign io_imem_req_valid = _005_ & (* src = "sodor_core_3stage.v:524.30-524.73" *) io_imem_resp_valid;
  assign io_ctl_exception = _006_ & (* src = "sodor_core_3stage.v:537.29-537.62" *) io_imem_resp_valid;
  assign _000_ = metaReset_CtlPath ? 1'h0 : io_ctl_exception;
  assign _T_1 = 10'h103 == (* src = "sodor_core_3stage.v:143.16-143.30" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_3 = 10'h003 == (* src = "sodor_core_3stage.v:144.16-144.27" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_5 = 10'h203 == (* src = "sodor_core_3stage.v:145.16-145.30" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_7 = 10'h083 == (* src = "sodor_core_3stage.v:146.16-146.30" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_9 = 10'h283 == (* src = "sodor_core_3stage.v:147.16-147.30" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_11 = 10'h123 == (* src = "sodor_core_3stage.v:148.17-148.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_13 = 10'h023 == (* src = "sodor_core_3stage.v:149.17-149.29" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_15 = 10'h0a3 == (* src = "sodor_core_3stage.v:150.17-150.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_17 = 7'h17 == (* src = "sodor_core_3stage.v:152.17-152.32" *) io_imem_resp_bits_inst[6:0];
  assign _T_19 = 7'h37 == (* src = "sodor_core_3stage.v:153.17-153.32" *) io_imem_resp_bits_inst[6:0];
  assign _T_21 = 10'h013 == (* src = "sodor_core_3stage.v:154.17-154.29" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_23 = 10'h393 == (* src = "sodor_core_3stage.v:155.17-155.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_25 = 10'h313 == (* src = "sodor_core_3stage.v:156.17-156.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_27 = 10'h213 == (* src = "sodor_core_3stage.v:157.17-157.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_29 = 10'h113 == (* src = "sodor_core_3stage.v:158.17-158.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_31 = 10'h193 == (* src = "sodor_core_3stage.v:159.17-159.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_33 = 16'h0093 == (* src = "sodor_core_3stage.v:161.17-161.34" *) { io_imem_resp_bits_inst[31:26], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_35 = 16'h4293 == (* src = "sodor_core_3stage.v:162.17-162.38" *) { io_imem_resp_bits_inst[31:26], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_37 = 16'h0293 == (* src = "sodor_core_3stage.v:163.17-163.34" *) { io_imem_resp_bits_inst[31:26], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_39 = 17'h000b3 == (* src = "sodor_core_3stage.v:165.17-165.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_41 = 17'h00033 == (* src = "sodor_core_3stage.v:166.17-166.32" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_43 = 17'h08033 == (* src = "sodor_core_3stage.v:167.17-167.38" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_45 = 17'h00133 == (* src = "sodor_core_3stage.v:168.17-168.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_47 = 17'h001b3 == (* src = "sodor_core_3stage.v:169.17-169.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_49 = 17'h003b3 == (* src = "sodor_core_3stage.v:170.17-170.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_51 = 17'h00333 == (* src = "sodor_core_3stage.v:171.17-171.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_53 = 17'h00233 == (* src = "sodor_core_3stage.v:172.17-172.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_55 = 17'h082b3 == (* src = "sodor_core_3stage.v:173.17-173.38" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_57 = 17'h002b3 == (* src = "sodor_core_3stage.v:174.17-174.34" *) { io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_59 = 7'h6f == (* src = "sodor_core_3stage.v:175.17-175.32" *) io_imem_resp_bits_inst[6:0];
  assign _T_61 = 10'h067 == (* src = "sodor_core_3stage.v:176.17-176.29" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_63 = 10'h063 == (* src = "sodor_core_3stage.v:177.17-177.29" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_65 = 10'h0e3 == (* src = "sodor_core_3stage.v:178.17-178.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_67 = 10'h2e3 == (* src = "sodor_core_3stage.v:179.17-179.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_69 = 10'h3e3 == (* src = "sodor_core_3stage.v:180.17-180.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_71 = 10'h263 == (* src = "sodor_core_3stage.v:181.17-181.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_73 = 10'h363 == (* src = "sodor_core_3stage.v:182.17-182.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_75 = 10'h2f3 == (* src = "sodor_core_3stage.v:183.17-183.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_77 = 10'h373 == (* src = "sodor_core_3stage.v:184.17-184.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_79 = 10'h0f3 == (* src = "sodor_core_3stage.v:185.17-185.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_81 = 10'h173 == (* src = "sodor_core_3stage.v:186.17-186.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_83 = 10'h1f3 == (* src = "sodor_core_3stage.v:187.17-187.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_85 = 10'h3f3 == (* src = "sodor_core_3stage.v:188.17-188.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_87 = 32'd115 == (* src = "sodor_core_3stage.v:189.17-189.49" *) io_imem_resp_bits_inst;
  assign _T_89 = 32'd807403635 == (* src = "sodor_core_3stage.v:190.17-190.55" *) io_imem_resp_bits_inst;
  assign _T_91 = 32'd2065694835 == (* src = "sodor_core_3stage.v:191.17-191.55" *) io_imem_resp_bits_inst;
  assign _T_93 = 32'd1048691 == (* src = "sodor_core_3stage.v:192.17-192.53" *) io_imem_resp_bits_inst;
  assign _T_95 = 32'd273678451 == (* src = "sodor_core_3stage.v:193.17-193.55" *) io_imem_resp_bits_inst;
  assign _T_97 = 10'h08f == (* src = "sodor_core_3stage.v:194.17-194.31" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign _T_99 = 10'h00f == (* src = "sodor_core_3stage.v:195.17-195.28" *) { io_imem_resp_bits_inst[14:12], io_imem_resp_bits_inst[6:0] };
  assign __MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y = cs_br_type == (* src = "sodor_core_3stage.v:508.23-508.41" *) 4'h8;
  assign __MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y = cs_br_type == (* src = "sodor_core_3stage.v:509.23-509.41" *) 4'h7;
  assign __MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y = cs_br_type == (* src = "sodor_core_3stage.v:510.23-510.41" *) 4'h6;
  assign __MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y = cs_br_type == (* src = "sodor_core_3stage.v:511.23-511.41" *) 4'h5;
  assign __MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y = cs_br_type == (* src = "sodor_core_3stage.v:512.23-512.41" *) 4'h4;
  assign __MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y = cs_br_type == (* src = "sodor_core_3stage.v:513.23-513.41" *) 4'h3;
  assign __MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y = cs_br_type == (* src = "sodor_core_3stage.v:514.23-514.41" *) 4'h2;
  assign __MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y = cs_br_type == (* src = "sodor_core_3stage.v:515.23-515.41" *) 4'h1;
  assign __MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y = ! (* src = "sodor_core_3stage.v:516.23-516.41" *) cs_br_type;
  assign _001_ = cs0_7 == (* src = "sodor_core_3stage.v:522.20-522.33" *) 3'h2;
  assign _002_ = cs0_7 == (* src = "sodor_core_3stage.v:522.36-522.49" *) 3'h3;
  assign _003_ = ! (* src = "sodor_core_3stage.v:522.53-522.69" *) io_imem_resp_bits_inst[19:15];
  assign _004_ = ! (* src = "sodor_core_3stage.v:524.32-524.51" *) io_ctl_pc_sel;
  assign _005_ = ~ (* src = "sodor_core_3stage.v:524.30-524.52" *) _004_;
  assign _006_ = ~ (* src = "sodor_core_3stage.v:537.29-537.41" *) cs_inst_val;
  assign _007_ = _T_59 | (* src = "sodor_core_3stage.v:196.108-198.83" *) _029_;
  assign _008_ = _T_57 | (* src = "sodor_core_3stage.v:196.99-198.84" *) _007_;
  assign _009_ = _T_55 | (* src = "sodor_core_3stage.v:196.90-198.85" *) _008_;
  assign _010_ = _T_53 | (* src = "sodor_core_3stage.v:196.81-198.86" *) _009_;
  assign _011_ = _T_51 | (* src = "sodor_core_3stage.v:196.72-198.87" *) _010_;
  assign _012_ = _T_49 | (* src = "sodor_core_3stage.v:196.63-198.88" *) _011_;
  assign _013_ = _T_47 | (* src = "sodor_core_3stage.v:196.54-198.89" *) _012_;
  assign _014_ = _T_45 | (* src = "sodor_core_3stage.v:196.45-198.90" *) _013_;
  assign _015_ = _T_43 | (* src = "sodor_core_3stage.v:196.36-198.91" *) _014_;
  assign _016_ = _T_41 | (* src = "sodor_core_3stage.v:196.27-198.92" *) _015_;
  assign _T_130 = _T_39 | (* src = "sodor_core_3stage.v:196.18-198.93" *) _016_;
  assign _017_ = _T_85 | (* src = "sodor_core_3stage.v:197.113-198.70" *) _035_;
  assign _018_ = _T_83 | (* src = "sodor_core_3stage.v:197.104-198.71" *) _017_;
  assign _019_ = _T_81 | (* src = "sodor_core_3stage.v:197.95-198.72" *) _018_;
  assign _020_ = _T_79 | (* src = "sodor_core_3stage.v:197.86-198.73" *) _019_;
  assign _021_ = _T_77 | (* src = "sodor_core_3stage.v:197.77-198.74" *) _020_;
  assign _022_ = _T_75 | (* src = "sodor_core_3stage.v:197.68-198.75" *) _021_;
  assign _023_ = _T_73 | (* src = "sodor_core_3stage.v:197.59-198.76" *) _022_;
  assign _024_ = _T_71 | (* src = "sodor_core_3stage.v:197.50-198.77" *) _023_;
  assign _025_ = _T_69 | (* src = "sodor_core_3stage.v:197.41-198.78" *) _024_;
  assign _026_ = _T_67 | (* src = "sodor_core_3stage.v:197.32-198.79" *) _025_;
  assign _027_ = _T_65 | (* src = "sodor_core_3stage.v:197.23-198.80" *) _026_;
  assign _028_ = _T_63 | (* src = "sodor_core_3stage.v:197.14-198.81" *) _027_;
  assign _029_ = _T_61 | (* src = "sodor_core_3stage.v:197.5-198.82" *) _028_;
  assign _030_ = _T_97 | (* src = "sodor_core_3stage.v:198.51-198.64" *) _T_99;
  assign _031_ = _T_95 | (* src = "sodor_core_3stage.v:198.42-198.65" *) _030_;
  assign _032_ = _T_93 | (* src = "sodor_core_3stage.v:198.33-198.66" *) _031_;
  assign _033_ = _T_91 | (* src = "sodor_core_3stage.v:198.24-198.67" *) _032_;
  assign _034_ = _T_89 | (* src = "sodor_core_3stage.v:198.15-198.68" *) _033_;
  assign _035_ = _T_87 | (* src = "sodor_core_3stage.v:198.6-198.69" *) _034_;
  assign _036_ = _T_21 | (* src = "sodor_core_3stage.v:199.108-200.90" *) _053_;
  assign _037_ = _T_19 | (* src = "sodor_core_3stage.v:199.99-200.91" *) _036_;
  assign _038_ = _T_17 | (* src = "sodor_core_3stage.v:199.90-200.92" *) _037_;
  assign _039_ = _T_15 | (* src = "sodor_core_3stage.v:199.81-200.93" *) _038_;
  assign _040_ = _T_13 | (* src = "sodor_core_3stage.v:199.72-200.94" *) _039_;
  assign _041_ = _T_11 | (* src = "sodor_core_3stage.v:199.63-200.95" *) _040_;
  assign _042_ = _T_9 | (* src = "sodor_core_3stage.v:199.55-200.96" *) _041_;
  assign _043_ = _T_7 | (* src = "sodor_core_3stage.v:199.47-200.97" *) _042_;
  assign _044_ = _T_5 | (* src = "sodor_core_3stage.v:199.39-200.98" *) _043_;
  assign _045_ = _T_3 | (* src = "sodor_core_3stage.v:199.31-200.99" *) _044_;
  assign cs_inst_val = _T_1 | (* src = "sodor_core_3stage.v:199.23-200.100" *) _045_;
  assign _046_ = _T_37 | (* src = "sodor_core_3stage.v:200.68-200.82" *) _T_130;
  assign _047_ = _T_35 | (* src = "sodor_core_3stage.v:200.59-200.83" *) _046_;
  assign _048_ = _T_33 | (* src = "sodor_core_3stage.v:200.50-200.84" *) _047_;
  assign _049_ = _T_31 | (* src = "sodor_core_3stage.v:200.41-200.85" *) _048_;
  assign _050_ = _T_29 | (* src = "sodor_core_3stage.v:200.32-200.86" *) _049_;
  assign _051_ = _T_27 | (* src = "sodor_core_3stage.v:200.23-200.87" *) _050_;
  assign _052_ = _T_25 | (* src = "sodor_core_3stage.v:200.14-200.88" *) _051_;
  assign _053_ = _T_23 | (* src = "sodor_core_3stage.v:200.5-200.89" *) _052_;
  assign _054_ = _T_59 | (* src = "sodor_core_3stage.v:238.33-238.46" *) _T_61;
  assign _055_ = _T_83 | (* src = "sodor_core_3stage.v:422.69-422.82" *) _T_85;
  assign _056_ = _T_81 | (* src = "sodor_core_3stage.v:422.60-422.83" *) _055_;
  assign _057_ = _T_79 | (* src = "sodor_core_3stage.v:422.51-422.84" *) _056_;
  assign _058_ = _T_77 | (* src = "sodor_core_3stage.v:422.42-422.85" *) _057_;
  assign _059_ = _T_75 | (* src = "sodor_core_3stage.v:422.33-422.86" *) _058_;
  assign _060_ = _T_35 | (* src = "sodor_core_3stage.v:428.114-430.32" *) _081_;
  assign _061_ = _T_33 | (* src = "sodor_core_3stage.v:428.105-430.33" *) _060_;
  assign _062_ = _T_31 | (* src = "sodor_core_3stage.v:428.96-430.34" *) _061_;
  assign _063_ = _T_29 | (* src = "sodor_core_3stage.v:428.87-430.35" *) _062_;
  assign _064_ = _T_27 | (* src = "sodor_core_3stage.v:428.78-430.36" *) _063_;
  assign _065_ = _T_25 | (* src = "sodor_core_3stage.v:428.69-430.37" *) _064_;
  assign _066_ = _T_23 | (* src = "sodor_core_3stage.v:428.60-430.38" *) _065_;
  assign _067_ = _T_21 | (* src = "sodor_core_3stage.v:428.51-430.39" *) _066_;
  assign _068_ = _T_19 | (* src = "sodor_core_3stage.v:428.42-430.40" *) _067_;
  assign _069_ = _T_17 | (* src = "sodor_core_3stage.v:428.33-430.41" *) _068_;
  assign _070_ = _T_59 | (* src = "sodor_core_3stage.v:429.108-430.20" *) _082_;
  assign _071_ = _T_57 | (* src = "sodor_core_3stage.v:429.99-430.21" *) _070_;
  assign _072_ = _T_55 | (* src = "sodor_core_3stage.v:429.90-430.22" *) _071_;
  assign _073_ = _T_53 | (* src = "sodor_core_3stage.v:429.81-430.23" *) _072_;
  assign _074_ = _T_51 | (* src = "sodor_core_3stage.v:429.72-430.24" *) _073_;
  assign _075_ = _T_49 | (* src = "sodor_core_3stage.v:429.63-430.25" *) _074_;
  assign _076_ = _T_47 | (* src = "sodor_core_3stage.v:429.54-430.26" *) _075_;
  assign _077_ = _T_45 | (* src = "sodor_core_3stage.v:429.45-430.27" *) _076_;
  assign _078_ = _T_43 | (* src = "sodor_core_3stage.v:429.36-430.28" *) _077_;
  assign _079_ = _T_41 | (* src = "sodor_core_3stage.v:429.27-430.29" *) _078_;
  assign _080_ = _T_39 | (* src = "sodor_core_3stage.v:429.18-430.30" *) _079_;
  assign _081_ = _T_37 | (* src = "sodor_core_3stage.v:429.9-430.31" *) _080_;
  assign _082_ = _T_61 | (* src = "sodor_core_3stage.v:430.5-430.19" *) _T_461;
  assign _083_ = _T_9 | (* src = "sodor_core_3stage.v:433.49-433.62" *) _T_487;
  assign _084_ = _T_7 | (* src = "sodor_core_3stage.v:433.41-433.63" *) _083_;
  assign _085_ = _T_5 | (* src = "sodor_core_3stage.v:433.33-433.64" *) _084_;
  assign _086_ = _T_3 | (* src = "sodor_core_3stage.v:433.25-433.65" *) _085_;
  assign cs0_2 = _T_1 | (* src = "sodor_core_3stage.v:433.17-433.66" *) _086_;
  assign _087_ = _T_35 | (* src = "sodor_core_3stage.v:434.114-436.7" *) _107_;
  assign _088_ = _T_33 | (* src = "sodor_core_3stage.v:434.105-436.8" *) _087_;
  assign _089_ = _T_31 | (* src = "sodor_core_3stage.v:434.96-436.9" *) _088_;
  assign _090_ = _T_29 | (* src = "sodor_core_3stage.v:434.87-436.10" *) _089_;
  assign _091_ = _T_27 | (* src = "sodor_core_3stage.v:434.78-436.11" *) _090_;
  assign _092_ = _T_25 | (* src = "sodor_core_3stage.v:434.69-436.12" *) _091_;
  assign _093_ = _T_23 | (* src = "sodor_core_3stage.v:434.60-436.13" *) _092_;
  assign _094_ = _T_21 | (* src = "sodor_core_3stage.v:434.51-436.14" *) _093_;
  assign _095_ = _T_19 | (* src = "sodor_core_3stage.v:434.42-436.15" *) _094_;
  assign _096_ = _T_17 | (* src = "sodor_core_3stage.v:434.33-436.16" *) _095_;
  assign _097_ = _T_57 | (* src = "sodor_core_3stage.v:435.99-435.112" *) _T_59;
  assign _098_ = _T_55 | (* src = "sodor_core_3stage.v:435.90-435.113" *) _097_;
  assign _099_ = _T_53 | (* src = "sodor_core_3stage.v:435.81-435.114" *) _098_;
  assign _100_ = _T_51 | (* src = "sodor_core_3stage.v:435.72-435.115" *) _099_;
  assign _101_ = _T_49 | (* src = "sodor_core_3stage.v:435.63-435.116" *) _100_;
  assign _102_ = _T_47 | (* src = "sodor_core_3stage.v:435.54-435.117" *) _101_;
  assign _103_ = _T_45 | (* src = "sodor_core_3stage.v:435.45-435.118" *) _102_;
  assign _104_ = _T_43 | (* src = "sodor_core_3stage.v:435.36-435.119" *) _103_;
  assign _105_ = _T_41 | (* src = "sodor_core_3stage.v:435.27-435.120" *) _104_;
  assign _106_ = _T_39 | (* src = "sodor_core_3stage.v:435.18-435.121" *) _105_;
  assign _107_ = _T_37 | (* src = "sodor_core_3stage.v:435.9-436.6" *) _106_;
  assign _108_ = _T_13 | (* src = "sodor_core_3stage.v:443.41-443.54" *) _T_15;
  assign _109_ = _T_11 | (* src = "sodor_core_3stage.v:443.32-443.55" *) _108_;
  assign _110_ = _001_ | (* src = "sodor_core_3stage.v:522.20-522.49" *) _002_;
  assign io_ctl_exe_kill = REG | (* src = "sodor_core_3stage.v:525.28-525.49" *) io_dat_csr_eret;
  (* src = "sodor_core_3stage.v:538.3-540.6" *)
  always_ff @(posedge clock)
    REG <= _000_;
  assign _T_162 = _T_73 ? (* src = "sodor_core_3stage.v:201.23-201.42" *) 4'h6 : 4'h0;
  assign _T_163 = _T_71 ? (* src = "sodor_core_3stage.v:202.23-202.44" *) 4'h5 : _T_162;
  assign _T_164 = _T_69 ? (* src = "sodor_core_3stage.v:203.23-203.44" *) 4'h4 : _T_163;
  assign _T_165 = _T_67 ? (* src = "sodor_core_3stage.v:204.23-204.44" *) 4'h3 : _T_164;
  assign _T_166 = _T_65 ? (* src = "sodor_core_3stage.v:205.23-205.44" *) 4'h1 : _T_165;
  assign _T_167 = _T_63 ? (* src = "sodor_core_3stage.v:206.23-206.44" *) 4'h2 : _T_166;
  assign _T_168 = _T_61 ? (* src = "sodor_core_3stage.v:207.23-207.44" *) 4'h8 : _T_167;
  assign _T_169 = _T_59 ? (* src = "sodor_core_3stage.v:208.23-208.44" *) 4'h7 : _T_168;
  assign _T_170 = _T_57 ? (* src = "sodor_core_3stage.v:209.23-209.44" *) 4'h0 : _T_169;
  assign _T_171 = _T_55 ? (* src = "sodor_core_3stage.v:210.23-210.44" *) 4'h0 : _T_170;
  assign _T_172 = _T_53 ? (* src = "sodor_core_3stage.v:211.23-211.44" *) 4'h0 : _T_171;
  assign _T_173 = _T_51 ? (* src = "sodor_core_3stage.v:212.23-212.44" *) 4'h0 : _T_172;
  assign _T_174 = _T_49 ? (* src = "sodor_core_3stage.v:213.23-213.44" *) 4'h0 : _T_173;
  assign _T_175 = _T_47 ? (* src = "sodor_core_3stage.v:214.23-214.44" *) 4'h0 : _T_174;
  assign _T_176 = _T_45 ? (* src = "sodor_core_3stage.v:215.23-215.44" *) 4'h0 : _T_175;
  assign _T_177 = _T_43 ? (* src = "sodor_core_3stage.v:216.23-216.44" *) 4'h0 : _T_176;
  assign _T_178 = _T_41 ? (* src = "sodor_core_3stage.v:217.23-217.44" *) 4'h0 : _T_177;
  assign _T_179 = _T_39 ? (* src = "sodor_core_3stage.v:218.23-218.44" *) 4'h0 : _T_178;
  assign _T_180 = _T_37 ? (* src = "sodor_core_3stage.v:219.23-219.44" *) 4'h0 : _T_179;
  assign _T_181 = _T_35 ? (* src = "sodor_core_3stage.v:220.23-220.44" *) 4'h0 : _T_180;
  assign _T_182 = _T_33 ? (* src = "sodor_core_3stage.v:221.23-221.44" *) 4'h0 : _T_181;
  assign _T_183 = _T_31 ? (* src = "sodor_core_3stage.v:222.23-222.44" *) 4'h0 : _T_182;
  assign _T_184 = _T_29 ? (* src = "sodor_core_3stage.v:223.23-223.44" *) 4'h0 : _T_183;
  assign _T_185 = _T_27 ? (* src = "sodor_core_3stage.v:224.23-224.44" *) 4'h0 : _T_184;
  assign _T_186 = _T_25 ? (* src = "sodor_core_3stage.v:225.23-225.44" *) 4'h0 : _T_185;
  assign _T_187 = _T_23 ? (* src = "sodor_core_3stage.v:226.23-226.44" *) 4'h0 : _T_186;
  assign _T_188 = _T_21 ? (* src = "sodor_core_3stage.v:227.23-227.44" *) 4'h0 : _T_187;
  assign _T_189 = _T_19 ? (* src = "sodor_core_3stage.v:228.23-228.44" *) 4'h0 : _T_188;
  assign _T_190 = _T_17 ? (* src = "sodor_core_3stage.v:229.23-229.44" *) 4'h0 : _T_189;
  assign _T_191 = _T_15 ? (* src = "sodor_core_3stage.v:230.23-230.44" *) 4'h0 : _T_190;
  assign _T_192 = _T_13 ? (* src = "sodor_core_3stage.v:231.23-231.44" *) 4'h0 : _T_191;
  assign _T_193 = _T_11 ? (* src = "sodor_core_3stage.v:232.23-232.44" *) 4'h0 : _T_192;
  assign _T_194 = _T_9 ? (* src = "sodor_core_3stage.v:233.23-233.43" *) 4'h0 : _T_193;
  assign _T_195 = _T_7 ? (* src = "sodor_core_3stage.v:234.23-234.43" *) 4'h0 : _T_194;
  assign _T_196 = _T_5 ? (* src = "sodor_core_3stage.v:235.23-235.43" *) 4'h0 : _T_195;
  assign _T_197 = _T_3 ? (* src = "sodor_core_3stage.v:236.23-236.43" *) 4'h0 : _T_196;
  assign cs_br_type = _T_1 ? (* src = "sodor_core_3stage.v:237.27-237.47" *) 4'h0 : _T_197;
  assign _T_219 = _T_57 ? (* src = "sodor_core_3stage.v:238.18-238.46" *) 1'h0 : _054_;
  assign _T_220 = _T_55 ? (* src = "sodor_core_3stage.v:239.18-239.39" *) 1'h0 : _T_219;
  assign _T_221 = _T_53 ? (* src = "sodor_core_3stage.v:240.18-240.39" *) 1'h0 : _T_220;
  assign _T_222 = _T_51 ? (* src = "sodor_core_3stage.v:241.18-241.39" *) 1'h0 : _T_221;
  assign _T_223 = _T_49 ? (* src = "sodor_core_3stage.v:242.18-242.39" *) 1'h0 : _T_222;
  assign _T_224 = _T_47 ? (* src = "sodor_core_3stage.v:243.18-243.39" *) 1'h0 : _T_223;
  assign _T_225 = _T_45 ? (* src = "sodor_core_3stage.v:244.18-244.39" *) 1'h0 : _T_224;
  assign _T_226 = _T_43 ? (* src = "sodor_core_3stage.v:245.18-245.39" *) 1'h0 : _T_225;
  assign _T_227 = _T_41 ? (* src = "sodor_core_3stage.v:246.18-246.39" *) 1'h0 : _T_226;
  assign _T_228 = _T_39 ? (* src = "sodor_core_3stage.v:247.18-247.39" *) 1'h0 : _T_227;
  assign _T_229 = _T_37 ? (* src = "sodor_core_3stage.v:248.18-248.39" *) 1'h0 : _T_228;
  assign _T_230 = _T_35 ? (* src = "sodor_core_3stage.v:249.18-249.39" *) 1'h0 : _T_229;
  assign _T_231 = _T_33 ? (* src = "sodor_core_3stage.v:250.18-250.39" *) 1'h0 : _T_230;
  assign _T_232 = _T_31 ? (* src = "sodor_core_3stage.v:251.18-251.39" *) 1'h0 : _T_231;
  assign _T_233 = _T_29 ? (* src = "sodor_core_3stage.v:252.18-252.39" *) 1'h0 : _T_232;
  assign _T_234 = _T_27 ? (* src = "sodor_core_3stage.v:253.18-253.39" *) 1'h0 : _T_233;
  assign _T_235 = _T_25 ? (* src = "sodor_core_3stage.v:254.18-254.39" *) 1'h0 : _T_234;
  assign _T_236 = _T_23 ? (* src = "sodor_core_3stage.v:255.18-255.39" *) 1'h0 : _T_235;
  assign _T_237 = _T_21 ? (* src = "sodor_core_3stage.v:256.18-256.39" *) 1'h0 : _T_236;
  assign _T_238 = _T_19 ? (* src = "sodor_core_3stage.v:257.18-257.39" *) 1'h0 : _T_237;
  assign _T_239 = _T_17 ? (* src = "sodor_core_3stage.v:258.18-258.39" *) 1'h0 : _T_238;
  assign _T_240 = _T_15 ? (* src = "sodor_core_3stage.v:259.18-259.39" *) 1'h0 : _T_239;
  assign _T_241 = _T_13 ? (* src = "sodor_core_3stage.v:260.18-260.39" *) 1'h0 : _T_240;
  assign _T_242 = _T_11 ? (* src = "sodor_core_3stage.v:261.18-261.39" *) 1'h0 : _T_241;
  assign _T_243 = _T_9 ? (* src = "sodor_core_3stage.v:262.18-262.38" *) 1'h0 : _T_242;
  assign _T_244 = _T_7 ? (* src = "sodor_core_3stage.v:263.18-263.38" *) 1'h0 : _T_243;
  assign _T_245 = _T_5 ? (* src = "sodor_core_3stage.v:264.18-264.38" *) 1'h0 : _T_244;
  assign _T_246 = _T_3 ? (* src = "sodor_core_3stage.v:265.18-265.38" *) 1'h0 : _T_245;
  assign _T_254 = _T_85 ? (* src = "sodor_core_3stage.v:266.23-266.42" *) 2'h2 : 2'h0;
  assign _T_255 = _T_83 ? (* src = "sodor_core_3stage.v:267.23-267.44" *) 2'h0 : _T_254;
  assign _T_256 = _T_81 ? (* src = "sodor_core_3stage.v:268.23-268.44" *) 2'h0 : _T_255;
  assign _T_257 = _T_79 ? (* src = "sodor_core_3stage.v:269.23-269.44" *) 2'h0 : _T_256;
  assign _T_258 = _T_77 ? (* src = "sodor_core_3stage.v:270.23-270.44" *) 2'h2 : _T_257;
  assign _T_259 = _T_75 ? (* src = "sodor_core_3stage.v:271.23-271.44" *) 2'h2 : _T_258;
  assign _T_260 = _T_73 ? (* src = "sodor_core_3stage.v:272.23-272.44" *) 2'h0 : _T_259;
  assign _T_261 = _T_71 ? (* src = "sodor_core_3stage.v:273.23-273.44" *) 2'h0 : _T_260;
  assign _T_262 = _T_69 ? (* src = "sodor_core_3stage.v:274.23-274.44" *) 2'h0 : _T_261;
  assign _T_263 = _T_67 ? (* src = "sodor_core_3stage.v:275.23-275.44" *) 2'h0 : _T_262;
  assign _T_264 = _T_65 ? (* src = "sodor_core_3stage.v:276.23-276.44" *) 2'h0 : _T_263;
  assign _T_265 = _T_63 ? (* src = "sodor_core_3stage.v:277.23-277.44" *) 2'h0 : _T_264;
  assign _T_266 = _T_61 ? (* src = "sodor_core_3stage.v:278.23-278.44" *) 2'h0 : _T_265;
  assign _T_267 = _T_59 ? (* src = "sodor_core_3stage.v:279.23-279.44" *) 2'h0 : _T_266;
  assign _T_268 = _T_57 ? (* src = "sodor_core_3stage.v:280.23-280.44" *) 2'h0 : _T_267;
  assign _T_269 = _T_55 ? (* src = "sodor_core_3stage.v:281.23-281.44" *) 2'h0 : _T_268;
  assign _T_270 = _T_53 ? (* src = "sodor_core_3stage.v:282.23-282.44" *) 2'h0 : _T_269;
  assign _T_271 = _T_51 ? (* src = "sodor_core_3stage.v:283.23-283.44" *) 2'h0 : _T_270;
  assign _T_272 = _T_49 ? (* src = "sodor_core_3stage.v:284.23-284.44" *) 2'h0 : _T_271;
  assign _T_273 = _T_47 ? (* src = "sodor_core_3stage.v:285.23-285.44" *) 2'h0 : _T_272;
  assign _T_274 = _T_45 ? (* src = "sodor_core_3stage.v:286.23-286.44" *) 2'h0 : _T_273;
  assign _T_275 = _T_43 ? (* src = "sodor_core_3stage.v:287.23-287.44" *) 2'h0 : _T_274;
  assign _T_276 = _T_41 ? (* src = "sodor_core_3stage.v:288.23-288.44" *) 2'h0 : _T_275;
  assign _T_277 = _T_39 ? (* src = "sodor_core_3stage.v:289.23-289.44" *) 2'h0 : _T_276;
  assign _T_278 = _T_37 ? (* src = "sodor_core_3stage.v:290.23-290.44" *) 2'h0 : _T_277;
  assign _T_279 = _T_35 ? (* src = "sodor_core_3stage.v:291.23-291.44" *) 2'h0 : _T_278;
  assign _T_280 = _T_33 ? (* src = "sodor_core_3stage.v:292.23-292.44" *) 2'h0 : _T_279;
  assign _T_281 = _T_31 ? (* src = "sodor_core_3stage.v:293.23-293.44" *) 2'h0 : _T_280;
  assign _T_282 = _T_29 ? (* src = "sodor_core_3stage.v:294.23-294.44" *) 2'h0 : _T_281;
  assign _T_283 = _T_27 ? (* src = "sodor_core_3stage.v:295.23-295.44" *) 2'h0 : _T_282;
  assign _T_284 = _T_25 ? (* src = "sodor_core_3stage.v:296.23-296.44" *) 2'h0 : _T_283;
  assign _T_285 = _T_23 ? (* src = "sodor_core_3stage.v:297.23-297.44" *) 2'h0 : _T_284;
  assign _T_286 = _T_21 ? (* src = "sodor_core_3stage.v:298.23-298.44" *) 2'h0 : _T_285;
  assign _T_287 = _T_19 ? (* src = "sodor_core_3stage.v:299.23-299.44" *) 2'h1 : _T_286;
  assign _T_288 = _T_17 ? (* src = "sodor_core_3stage.v:300.23-300.44" *) 2'h1 : _T_287;
  assign _T_289 = _T_15 ? (* src = "sodor_core_3stage.v:301.23-301.44" *) 2'h0 : _T_288;
  assign _T_290 = _T_13 ? (* src = "sodor_core_3stage.v:302.23-302.44" *) 2'h0 : _T_289;
  assign _T_291 = _T_11 ? (* src = "sodor_core_3stage.v:303.23-303.44" *) 2'h0 : _T_290;
  assign _T_292 = _T_9 ? (* src = "sodor_core_3stage.v:304.23-304.43" *) 2'h0 : _T_291;
  assign _T_293 = _T_7 ? (* src = "sodor_core_3stage.v:305.23-305.43" *) 2'h0 : _T_292;
  assign _T_294 = _T_5 ? (* src = "sodor_core_3stage.v:306.23-306.43" *) 2'h0 : _T_293;
  assign _T_295 = _T_3 ? (* src = "sodor_core_3stage.v:307.23-307.43" *) 2'h0 : _T_294;
  assign _T_315 = _T_61 ? (* src = "sodor_core_3stage.v:308.23-308.42" *) 2'h1 : 2'h0;
  assign _T_316 = _T_59 ? (* src = "sodor_core_3stage.v:309.23-309.44" *) 2'h0 : _T_315;
  assign _T_317 = _T_57 ? (* src = "sodor_core_3stage.v:310.23-310.44" *) 2'h0 : _T_316;
  assign _T_318 = _T_55 ? (* src = "sodor_core_3stage.v:311.23-311.44" *) 2'h0 : _T_317;
  assign _T_319 = _T_53 ? (* src = "sodor_core_3stage.v:312.23-312.44" *) 2'h0 : _T_318;
  assign _T_320 = _T_51 ? (* src = "sodor_core_3stage.v:313.23-313.44" *) 2'h0 : _T_319;
  assign _T_321 = _T_49 ? (* src = "sodor_core_3stage.v:314.23-314.44" *) 2'h0 : _T_320;
  assign _T_322 = _T_47 ? (* src = "sodor_core_3stage.v:315.23-315.44" *) 2'h0 : _T_321;
  assign _T_323 = _T_45 ? (* src = "sodor_core_3stage.v:316.23-316.44" *) 2'h0 : _T_322;
  assign _T_324 = _T_43 ? (* src = "sodor_core_3stage.v:317.23-317.44" *) 2'h0 : _T_323;
  assign _T_325 = _T_41 ? (* src = "sodor_core_3stage.v:318.23-318.44" *) 2'h0 : _T_324;
  assign _T_326 = _T_39 ? (* src = "sodor_core_3stage.v:319.23-319.44" *) 2'h0 : _T_325;
  assign _T_327 = _T_37 ? (* src = "sodor_core_3stage.v:320.23-320.44" *) 2'h1 : _T_326;
  assign _T_328 = _T_35 ? (* src = "sodor_core_3stage.v:321.23-321.44" *) 2'h1 : _T_327;
  assign _T_329 = _T_33 ? (* src = "sodor_core_3stage.v:322.23-322.44" *) 2'h1 : _T_328;
  assign _T_330 = _T_31 ? (* src = "sodor_core_3stage.v:323.23-323.44" *) 2'h1 : _T_329;
  assign _T_331 = _T_29 ? (* src = "sodor_core_3stage.v:324.23-324.44" *) 2'h1 : _T_330;
  assign _T_332 = _T_27 ? (* src = "sodor_core_3stage.v:325.23-325.44" *) 2'h1 : _T_331;
  assign _T_333 = _T_25 ? (* src = "sodor_core_3stage.v:326.23-326.44" *) 2'h1 : _T_332;
  assign _T_334 = _T_23 ? (* src = "sodor_core_3stage.v:327.23-327.44" *) 2'h1 : _T_333;
  assign _T_335 = _T_21 ? (* src = "sodor_core_3stage.v:328.23-328.44" *) 2'h1 : _T_334;
  assign _T_336 = _T_19 ? (* src = "sodor_core_3stage.v:329.23-329.44" *) 2'h0 : _T_335;
  assign _T_337 = _T_17 ? (* src = "sodor_core_3stage.v:330.23-330.44" *) 2'h3 : _T_336;
  assign _T_338 = _T_15 ? (* src = "sodor_core_3stage.v:331.23-331.44" *) 2'h2 : _T_337;
  assign _T_339 = _T_13 ? (* src = "sodor_core_3stage.v:332.23-332.44" *) 2'h2 : _T_338;
  assign _T_340 = _T_11 ? (* src = "sodor_core_3stage.v:333.23-333.44" *) 2'h2 : _T_339;
  assign _T_341 = _T_9 ? (* src = "sodor_core_3stage.v:334.23-334.43" *) 2'h1 : _T_340;
  assign _T_342 = _T_7 ? (* src = "sodor_core_3stage.v:335.23-335.43" *) 2'h1 : _T_341;
  assign _T_343 = _T_5 ? (* src = "sodor_core_3stage.v:336.23-336.43" *) 2'h1 : _T_342;
  assign _T_344 = _T_3 ? (* src = "sodor_core_3stage.v:337.23-337.43" *) 2'h1 : _T_343;
  assign _T_352 = _T_85 ? (* src = "sodor_core_3stage.v:338.23-338.42" *) 4'h8 : 4'h0;
  assign _T_353 = _T_83 ? (* src = "sodor_core_3stage.v:339.23-339.44" *) 4'h8 : _T_352;
  assign _T_354 = _T_81 ? (* src = "sodor_core_3stage.v:340.23-340.44" *) 4'h8 : _T_353;
  assign _T_355 = _T_79 ? (* src = "sodor_core_3stage.v:341.23-341.44" *) 4'h8 : _T_354;
  assign _T_356 = _T_77 ? (* src = "sodor_core_3stage.v:342.23-342.44" *) 4'h8 : _T_355;
  assign _T_357 = _T_75 ? (* src = "sodor_core_3stage.v:343.23-343.44" *) 4'h8 : _T_356;
  assign _T_358 = _T_73 ? (* src = "sodor_core_3stage.v:344.23-344.44" *) 4'h0 : _T_357;
  assign _T_359 = _T_71 ? (* src = "sodor_core_3stage.v:345.23-345.44" *) 4'h0 : _T_358;
  assign _T_360 = _T_69 ? (* src = "sodor_core_3stage.v:346.23-346.44" *) 4'h0 : _T_359;
  assign _T_361 = _T_67 ? (* src = "sodor_core_3stage.v:347.23-347.44" *) 4'h0 : _T_360;
  assign _T_362 = _T_65 ? (* src = "sodor_core_3stage.v:348.23-348.44" *) 4'h0 : _T_361;
  assign _T_363 = _T_63 ? (* src = "sodor_core_3stage.v:349.23-349.44" *) 4'h0 : _T_362;
  assign _T_364 = _T_61 ? (* src = "sodor_core_3stage.v:350.23-350.44" *) 4'h0 : _T_363;
  assign _T_365 = _T_59 ? (* src = "sodor_core_3stage.v:351.23-351.44" *) 4'h0 : _T_364;
  assign _T_366 = _T_57 ? (* src = "sodor_core_3stage.v:352.23-352.44" *) 4'h5 : _T_365;
  assign _T_367 = _T_55 ? (* src = "sodor_core_3stage.v:353.23-353.44" *) 4'hb : _T_366;
  assign _T_368 = _T_53 ? (* src = "sodor_core_3stage.v:354.23-354.44" *) 4'h4 : _T_367;
  assign _T_369 = _T_51 ? (* src = "sodor_core_3stage.v:355.23-355.44" *) 4'h6 : _T_368;
  assign _T_370 = _T_49 ? (* src = "sodor_core_3stage.v:356.23-356.44" *) 4'h7 : _T_369;
  assign _T_371 = _T_47 ? (* src = "sodor_core_3stage.v:357.23-357.44" *) 4'he : _T_370;
  assign _T_372 = _T_45 ? (* src = "sodor_core_3stage.v:358.23-358.44" *) 4'hc : _T_371;
  assign _T_373 = _T_43 ? (* src = "sodor_core_3stage.v:359.23-359.44" *) 4'ha : _T_372;
  assign _T_374 = _T_41 ? (* src = "sodor_core_3stage.v:360.23-360.44" *) 4'h0 : _T_373;
  assign _T_375 = _T_39 ? (* src = "sodor_core_3stage.v:361.23-361.44" *) 4'h1 : _T_374;
  assign _T_376 = _T_37 ? (* src = "sodor_core_3stage.v:362.23-362.44" *) 4'h5 : _T_375;
  assign _T_377 = _T_35 ? (* src = "sodor_core_3stage.v:363.23-363.44" *) 4'hb : _T_376;
  assign _T_378 = _T_33 ? (* src = "sodor_core_3stage.v:364.23-364.44" *) 4'h1 : _T_377;
  assign _T_379 = _T_31 ? (* src = "sodor_core_3stage.v:365.23-365.44" *) 4'he : _T_378;
  assign _T_380 = _T_29 ? (* src = "sodor_core_3stage.v:366.23-366.44" *) 4'hc : _T_379;
  assign _T_381 = _T_27 ? (* src = "sodor_core_3stage.v:367.23-367.44" *) 4'h4 : _T_380;
  assign _T_382 = _T_25 ? (* src = "sodor_core_3stage.v:368.23-368.44" *) 4'h6 : _T_381;
  assign _T_383 = _T_23 ? (* src = "sodor_core_3stage.v:369.23-369.44" *) 4'h7 : _T_382;
  assign _T_384 = _T_21 ? (* src = "sodor_core_3stage.v:370.23-370.44" *) 4'h0 : _T_383;
  assign _T_385 = _T_19 ? (* src = "sodor_core_3stage.v:371.23-371.44" *) 4'h8 : _T_384;
  assign _T_386 = _T_17 ? (* src = "sodor_core_3stage.v:372.23-372.44" *) 4'h0 : _T_385;
  assign _T_387 = _T_15 ? (* src = "sodor_core_3stage.v:373.23-373.44" *) 4'h0 : _T_386;
  assign _T_388 = _T_13 ? (* src = "sodor_core_3stage.v:374.23-374.44" *) 4'h0 : _T_387;
  assign _T_389 = _T_11 ? (* src = "sodor_core_3stage.v:375.23-375.44" *) 4'h0 : _T_388;
  assign _T_390 = _T_9 ? (* src = "sodor_core_3stage.v:376.23-376.43" *) 4'h0 : _T_389;
  assign _T_391 = _T_7 ? (* src = "sodor_core_3stage.v:377.23-377.43" *) 4'h0 : _T_390;
  assign _T_392 = _T_5 ? (* src = "sodor_core_3stage.v:378.23-378.43" *) 4'h0 : _T_391;
  assign _T_393 = _T_3 ? (* src = "sodor_core_3stage.v:379.23-379.43" *) 4'h0 : _T_392;
  assign _T_401 = _T_85 ? (* src = "sodor_core_3stage.v:380.23-380.42" *) 2'h3 : 2'h0;
  assign _T_402 = _T_83 ? (* src = "sodor_core_3stage.v:381.23-381.44" *) 2'h3 : _T_401;
  assign _T_403 = _T_81 ? (* src = "sodor_core_3stage.v:382.23-382.44" *) 2'h3 : _T_402;
  assign _T_404 = _T_79 ? (* src = "sodor_core_3stage.v:383.23-383.44" *) 2'h3 : _T_403;
  assign _T_405 = _T_77 ? (* src = "sodor_core_3stage.v:384.23-384.44" *) 2'h3 : _T_404;
  assign _T_406 = _T_75 ? (* src = "sodor_core_3stage.v:385.23-385.44" *) 2'h3 : _T_405;
  assign _T_407 = _T_73 ? (* src = "sodor_core_3stage.v:386.23-386.44" *) 2'h0 : _T_406;
  assign _T_408 = _T_71 ? (* src = "sodor_core_3stage.v:387.23-387.44" *) 2'h0 : _T_407;
  assign _T_409 = _T_69 ? (* src = "sodor_core_3stage.v:388.23-388.44" *) 2'h0 : _T_408;
  assign _T_410 = _T_67 ? (* src = "sodor_core_3stage.v:389.23-389.44" *) 2'h0 : _T_409;
  assign _T_411 = _T_65 ? (* src = "sodor_core_3stage.v:390.23-390.44" *) 2'h0 : _T_410;
  assign _T_412 = _T_63 ? (* src = "sodor_core_3stage.v:391.23-391.44" *) 2'h0 : _T_411;
  assign _T_413 = _T_61 ? (* src = "sodor_core_3stage.v:392.23-392.44" *) 2'h2 : _T_412;
  assign _T_414 = _T_59 ? (* src = "sodor_core_3stage.v:393.23-393.44" *) 2'h2 : _T_413;
  assign _T_415 = _T_57 ? (* src = "sodor_core_3stage.v:394.23-394.44" *) 2'h0 : _T_414;
  assign _T_416 = _T_55 ? (* src = "sodor_core_3stage.v:395.23-395.44" *) 2'h0 : _T_415;
  assign _T_417 = _T_53 ? (* src = "sodor_core_3stage.v:396.23-396.44" *) 2'h0 : _T_416;
  assign _T_418 = _T_51 ? (* src = "sodor_core_3stage.v:397.23-397.44" *) 2'h0 : _T_417;
  assign _T_419 = _T_49 ? (* src = "sodor_core_3stage.v:398.23-398.44" *) 2'h0 : _T_418;
  assign _T_420 = _T_47 ? (* src = "sodor_core_3stage.v:399.23-399.44" *) 2'h0 : _T_419;
  assign _T_421 = _T_45 ? (* src = "sodor_core_3stage.v:400.23-400.44" *) 2'h0 : _T_420;
  assign _T_422 = _T_43 ? (* src = "sodor_core_3stage.v:401.23-401.44" *) 2'h0 : _T_421;
  assign _T_423 = _T_41 ? (* src = "sodor_core_3stage.v:402.23-402.44" *) 2'h0 : _T_422;
  assign _T_424 = _T_39 ? (* src = "sodor_core_3stage.v:403.23-403.44" *) 2'h0 : _T_423;
  assign _T_425 = _T_37 ? (* src = "sodor_core_3stage.v:404.23-404.44" *) 2'h0 : _T_424;
  assign _T_426 = _T_35 ? (* src = "sodor_core_3stage.v:405.23-405.44" *) 2'h0 : _T_425;
  assign _T_427 = _T_33 ? (* src = "sodor_core_3stage.v:406.23-406.44" *) 2'h0 : _T_426;
  assign _T_428 = _T_31 ? (* src = "sodor_core_3stage.v:407.23-407.44" *) 2'h0 : _T_427;
  assign _T_429 = _T_29 ? (* src = "sodor_core_3stage.v:408.23-408.44" *) 2'h0 : _T_428;
  assign _T_430 = _T_27 ? (* src = "sodor_core_3stage.v:409.23-409.44" *) 2'h0 : _T_429;
  assign _T_431 = _T_25 ? (* src = "sodor_core_3stage.v:410.23-410.44" *) 2'h0 : _T_430;
  assign _T_432 = _T_23 ? (* src = "sodor_core_3stage.v:411.23-411.44" *) 2'h0 : _T_431;
  assign _T_433 = _T_21 ? (* src = "sodor_core_3stage.v:412.23-412.44" *) 2'h0 : _T_432;
  assign _T_434 = _T_19 ? (* src = "sodor_core_3stage.v:413.23-413.44" *) 2'h0 : _T_433;
  assign _T_435 = _T_17 ? (* src = "sodor_core_3stage.v:414.23-414.44" *) 2'h0 : _T_434;
  assign _T_436 = _T_15 ? (* src = "sodor_core_3stage.v:415.23-415.44" *) 2'h0 : _T_435;
  assign _T_437 = _T_13 ? (* src = "sodor_core_3stage.v:416.23-416.44" *) 2'h0 : _T_436;
  assign _T_438 = _T_11 ? (* src = "sodor_core_3stage.v:417.23-417.44" *) 2'h0 : _T_437;
  assign _T_439 = _T_9 ? (* src = "sodor_core_3stage.v:418.23-418.43" *) 2'h1 : _T_438;
  assign _T_440 = _T_7 ? (* src = "sodor_core_3stage.v:419.23-419.43" *) 2'h1 : _T_439;
  assign _T_441 = _T_5 ? (* src = "sodor_core_3stage.v:420.23-420.43" *) 2'h1 : _T_440;
  assign _T_442 = _T_3 ? (* src = "sodor_core_3stage.v:421.23-421.43" *) 2'h1 : _T_441;
  assign _T_456 = _T_73 ? (* src = "sodor_core_3stage.v:422.18-422.86" *) 1'h0 : _059_;
  assign _T_457 = _T_71 ? (* src = "sodor_core_3stage.v:423.18-423.39" *) 1'h0 : _T_456;
  assign _T_458 = _T_69 ? (* src = "sodor_core_3stage.v:424.18-424.39" *) 1'h0 : _T_457;
  assign _T_459 = _T_67 ? (* src = "sodor_core_3stage.v:425.18-425.39" *) 1'h0 : _T_458;
  assign _T_460 = _T_65 ? (* src = "sodor_core_3stage.v:426.18-426.39" *) 1'h0 : _T_459;
  assign _T_461 = _T_63 ? (* src = "sodor_core_3stage.v:427.18-427.39" *) 1'h0 : _T_460;
  assign _T_485 = _T_15 ? (* src = "sodor_core_3stage.v:428.18-430.41" *) 1'h0 : _069_;
  assign _T_486 = _T_13 ? (* src = "sodor_core_3stage.v:431.18-431.39" *) 1'h0 : _T_485;
  assign _T_487 = _T_11 ? (* src = "sodor_core_3stage.v:432.18-432.39" *) 1'h0 : _T_486;
  assign _T_534 = _T_15 ? (* src = "sodor_core_3stage.v:434.18-436.16" *) 1'h0 : _096_;
  assign _T_535 = _T_13 ? (* src = "sodor_core_3stage.v:437.18-437.39" *) 1'h0 : _T_534;
  assign _T_536 = _T_11 ? (* src = "sodor_core_3stage.v:438.18-438.39" *) 1'h0 : _T_535;
  assign _T_537 = _T_9 ? (* src = "sodor_core_3stage.v:439.18-439.38" *) 1'h0 : _T_536;
  assign _T_538 = _T_7 ? (* src = "sodor_core_3stage.v:440.18-440.38" *) 1'h0 : _T_537;
  assign _T_539 = _T_5 ? (* src = "sodor_core_3stage.v:441.18-441.38" *) 1'h0 : _T_538;
  assign _T_540 = _T_3 ? (* src = "sodor_core_3stage.v:442.18-442.38" *) 1'h0 : _T_539;
  assign _T_635 = _T_9 ? (* src = "sodor_core_3stage.v:443.18-443.55" *) 1'h0 : _109_;
  assign _T_636 = _T_7 ? (* src = "sodor_core_3stage.v:444.18-444.38" *) 1'h0 : _T_635;
  assign _T_637 = _T_5 ? (* src = "sodor_core_3stage.v:445.18-445.38" *) 1'h0 : _T_636;
  assign _T_638 = _T_3 ? (* src = "sodor_core_3stage.v:446.18-446.38" *) 1'h0 : _T_637;
  assign _T_681 = _T_15 ? (* src = "sodor_core_3stage.v:447.23-447.42" *) 3'h2 : 3'h0;
  assign _T_682 = _T_13 ? (* src = "sodor_core_3stage.v:448.23-448.44" *) 3'h1 : _T_681;
  assign _T_683 = _T_11 ? (* src = "sodor_core_3stage.v:449.23-449.44" *) 3'h3 : _T_682;
  assign _T_684 = _T_9 ? (* src = "sodor_core_3stage.v:450.23-450.43" *) 3'h6 : _T_683;
  assign _T_685 = _T_7 ? (* src = "sodor_core_3stage.v:451.23-451.43" *) 3'h2 : _T_684;
  assign _T_686 = _T_5 ? (* src = "sodor_core_3stage.v:452.23-452.43" *) 3'h5 : _T_685;
  assign _T_687 = _T_3 ? (* src = "sodor_core_3stage.v:453.23-453.43" *) 3'h1 : _T_686;
  assign _T_690 = _T_95 ? (* src = "sodor_core_3stage.v:454.23-454.42" *) 3'h4 : 3'h0;
  assign _T_691 = _T_93 ? (* src = "sodor_core_3stage.v:455.23-455.44" *) 3'h4 : _T_690;
  assign _T_692 = _T_91 ? (* src = "sodor_core_3stage.v:456.23-456.44" *) 3'h4 : _T_691;
  assign _T_693 = _T_89 ? (* src = "sodor_core_3stage.v:457.23-457.44" *) 3'h4 : _T_692;
  assign _T_694 = _T_87 ? (* src = "sodor_core_3stage.v:458.23-458.44" *) 3'h4 : _T_693;
  assign _T_695 = _T_85 ? (* src = "sodor_core_3stage.v:459.23-459.44" *) 3'h3 : _T_694;
  assign _T_696 = _T_83 ? (* src = "sodor_core_3stage.v:460.23-460.44" *) 3'h3 : _T_695;
  assign _T_697 = _T_81 ? (* src = "sodor_core_3stage.v:461.23-461.44" *) 3'h2 : _T_696;
  assign _T_698 = _T_79 ? (* src = "sodor_core_3stage.v:462.23-462.44" *) 3'h1 : _T_697;
  assign _T_699 = _T_77 ? (* src = "sodor_core_3stage.v:463.23-463.44" *) 3'h2 : _T_698;
  assign _T_700 = _T_75 ? (* src = "sodor_core_3stage.v:464.23-464.44" *) 3'h1 : _T_699;
  assign _T_701 = _T_73 ? (* src = "sodor_core_3stage.v:465.23-465.44" *) 3'h0 : _T_700;
  assign _T_702 = _T_71 ? (* src = "sodor_core_3stage.v:466.23-466.44" *) 3'h0 : _T_701;
  assign _T_703 = _T_69 ? (* src = "sodor_core_3stage.v:467.23-467.44" *) 3'h0 : _T_702;
  assign _T_704 = _T_67 ? (* src = "sodor_core_3stage.v:468.23-468.44" *) 3'h0 : _T_703;
  assign _T_705 = _T_65 ? (* src = "sodor_core_3stage.v:469.23-469.44" *) 3'h0 : _T_704;
  assign _T_706 = _T_63 ? (* src = "sodor_core_3stage.v:470.23-470.44" *) 3'h0 : _T_705;
  assign _T_707 = _T_61 ? (* src = "sodor_core_3stage.v:471.23-471.44" *) 3'h0 : _T_706;
  assign _T_708 = _T_59 ? (* src = "sodor_core_3stage.v:472.23-472.44" *) 3'h0 : _T_707;
  assign _T_709 = _T_57 ? (* src = "sodor_core_3stage.v:473.23-473.44" *) 3'h0 : _T_708;
  assign _T_710 = _T_55 ? (* src = "sodor_core_3stage.v:474.23-474.44" *) 3'h0 : _T_709;
  assign _T_711 = _T_53 ? (* src = "sodor_core_3stage.v:475.23-475.44" *) 3'h0 : _T_710;
  assign _T_712 = _T_51 ? (* src = "sodor_core_3stage.v:476.23-476.44" *) 3'h0 : _T_711;
  assign _T_713 = _T_49 ? (* src = "sodor_core_3stage.v:477.23-477.44" *) 3'h0 : _T_712;
  assign _T_714 = _T_47 ? (* src = "sodor_core_3stage.v:478.23-478.44" *) 3'h0 : _T_713;
  assign _T_715 = _T_45 ? (* src = "sodor_core_3stage.v:479.23-479.44" *) 3'h0 : _T_714;
  assign _T_716 = _T_43 ? (* src = "sodor_core_3stage.v:480.23-480.44" *) 3'h0 : _T_715;
  assign _T_717 = _T_41 ? (* src = "sodor_core_3stage.v:481.23-481.44" *) 3'h0 : _T_716;
  assign _T_718 = _T_39 ? (* src = "sodor_core_3stage.v:482.23-482.44" *) 3'h0 : _T_717;
  assign _T_719 = _T_37 ? (* src = "sodor_core_3stage.v:483.23-483.44" *) 3'h0 : _T_718;
  assign _T_720 = _T_35 ? (* src = "sodor_core_3stage.v:484.23-484.44" *) 3'h0 : _T_719;
  assign _T_721 = _T_33 ? (* src = "sodor_core_3stage.v:485.23-485.44" *) 3'h0 : _T_720;
  assign _T_722 = _T_31 ? (* src = "sodor_core_3stage.v:486.23-486.44" *) 3'h0 : _T_721;
  assign _T_723 = _T_29 ? (* src = "sodor_core_3stage.v:487.23-487.44" *) 3'h0 : _T_722;
  assign _T_724 = _T_27 ? (* src = "sodor_core_3stage.v:488.23-488.44" *) 3'h0 : _T_723;
  assign _T_725 = _T_25 ? (* src = "sodor_core_3stage.v:489.23-489.44" *) 3'h0 : _T_724;
  assign _T_726 = _T_23 ? (* src = "sodor_core_3stage.v:490.23-490.44" *) 3'h0 : _T_725;
  assign _T_727 = _T_21 ? (* src = "sodor_core_3stage.v:491.23-491.44" *) 3'h0 : _T_726;
  assign _T_728 = _T_19 ? (* src = "sodor_core_3stage.v:492.23-492.44" *) 3'h0 : _T_727;
  assign _T_729 = _T_17 ? (* src = "sodor_core_3stage.v:493.23-493.44" *) 3'h0 : _T_728;
  assign _T_730 = _T_15 ? (* src = "sodor_core_3stage.v:494.23-494.44" *) 3'h0 : _T_729;
  assign _T_731 = _T_13 ? (* src = "sodor_core_3stage.v:495.23-495.44" *) 3'h0 : _T_730;
  assign _T_732 = _T_11 ? (* src = "sodor_core_3stage.v:496.23-496.44" *) 3'h0 : _T_731;
  assign _T_733 = _T_9 ? (* src = "sodor_core_3stage.v:497.23-497.43" *) 3'h0 : _T_732;
  assign _T_734 = _T_7 ? (* src = "sodor_core_3stage.v:498.23-498.43" *) 3'h0 : _T_733;
  assign _T_735 = _T_5 ? (* src = "sodor_core_3stage.v:499.23-499.43" *) 3'h0 : _T_734;
  assign _T_736 = _T_3 ? (* src = "sodor_core_3stage.v:500.23-500.43" *) 3'h0 : _T_735;
  assign cs0_7 = _T_1 ? (* src = "sodor_core_3stage.v:501.22-501.42" *) 3'h0 : _T_736;
  assign _T_789 = io_dat_br_eq ? (* src = "sodor_core_3stage.v:502.23-502.50" *) 3'h0 : 3'h1;
  assign _T_791 = io_dat_br_eq ? (* src = "sodor_core_3stage.v:503.23-503.49" *) 3'h1 : 3'h0;
  assign _T_794 = io_dat_br_lt ? (* src = "sodor_core_3stage.v:504.23-504.50" *) 3'h0 : 3'h1;
  assign _T_797 = io_dat_br_ltu ? (* src = "sodor_core_3stage.v:505.23-505.51" *) 3'h0 : 3'h1;
  assign _T_799 = io_dat_br_lt ? (* src = "sodor_core_3stage.v:506.23-506.49" *) 3'h1 : 3'h0;
  assign _T_801 = io_dat_br_ltu ? (* src = "sodor_core_3stage.v:507.23-507.50" *) 3'h1 : 3'h0;
  assign _T_804 = __MUX_ternarysodor_core_3stagev508580__WIRE_eqsodor_core_3stagev508579_Y ? (* src = "sodor_core_3stage.v:508.23-508.55" *) 3'h3 : 3'h0;
  assign _T_805 = __MUX_ternarysodor_core_3stagev509582__WIRE_eqsodor_core_3stagev509581_Y ? (* src = "sodor_core_3stage.v:509.23-509.57" *) 3'h2 : _T_804;
  assign _T_806 = __MUX_ternarysodor_core_3stagev510584__WIRE_eqsodor_core_3stagev510583_Y ? (* src = "sodor_core_3stage.v:510.23-510.59" *) _T_801 : _T_805;
  assign _T_807 = __MUX_ternarysodor_core_3stagev511586__WIRE_eqsodor_core_3stagev511585_Y ? (* src = "sodor_core_3stage.v:511.23-511.59" *) _T_799 : _T_806;
  assign _T_808 = __MUX_ternarysodor_core_3stagev512588__WIRE_eqsodor_core_3stagev512587_Y ? (* src = "sodor_core_3stage.v:512.23-512.59" *) _T_797 : _T_807;
  assign _T_809 = __MUX_ternarysodor_core_3stagev513590__WIRE_eqsodor_core_3stagev513589_Y ? (* src = "sodor_core_3stage.v:513.23-513.59" *) _T_794 : _T_808;
  assign _T_810 = __MUX_ternarysodor_core_3stagev514592__WIRE_eqsodor_core_3stagev514591_Y ? (* src = "sodor_core_3stage.v:514.23-514.59" *) _T_791 : _T_809;
  assign _T_811 = __MUX_ternarysodor_core_3stagev515594__WIRE_eqsodor_core_3stagev515593_Y ? (* src = "sodor_core_3stage.v:515.23-515.59" *) _T_789 : _T_810;
  assign _T_812 = __MUX_ternarysodor_core_3stagev516596__WIRE_eqsodor_core_3stagev516595_Y ? (* src = "sodor_core_3stage.v:516.23-516.57" *) 3'h0 : _T_811;
  assign csr_cmd = csr_ren ? (* src = "sodor_core_3stage.v:523.24-523.46" *) 3'h5 : cs0_7;
  assign io_ctl_pc_sel = io_ctl_exe_kill ? (* src = "sodor_core_3stage.v:526.26-526.51" *) 3'h4 : _T_812;
  assign io_ctl_brjmp_sel = _T_1 ? (* src = "sodor_core_3stage.v:527.29-527.49" *) 1'h0 : _T_246;
  assign io_ctl_op1_sel = _T_1 ? (* src = "sodor_core_3stage.v:528.27-528.47" *) 2'h0 : _T_295;
  assign io_ctl_op2_sel = _T_1 ? (* src = "sodor_core_3stage.v:529.27-529.47" *) 2'h1 : _T_344;
  assign io_ctl_alu_fun = _T_1 ? (* src = "sodor_core_3stage.v:530.27-530.47" *) 4'h0 : _T_393;
  assign io_ctl_wb_sel = _T_1 ? (* src = "sodor_core_3stage.v:531.26-531.46" *) 2'h1 : _T_442;
  assign io_ctl_rf_wen = io_imem_resp_valid ? (* src = "sodor_core_3stage.v:532.26-532.60" *) cs0_2 : 1'h0;
  assign io_ctl_bypassable = _T_1 ? (* src = "sodor_core_3stage.v:533.30-533.50" *) 1'h0 : _T_540;
  assign io_ctl_csr_cmd = io_imem_resp_valid ? (* src = "sodor_core_3stage.v:534.27-534.50" *) csr_cmd : 3'h0;
  assign io_ctl_dmem_fcn = _T_1 ? (* src = "sodor_core_3stage.v:535.28-535.48" *) 1'h0 : _T_638;
  assign io_ctl_dmem_typ = _T_1 ? (* src = "sodor_core_3stage.v:536.28-536.48" *) 3'h3 : _T_687;
  assign __MUX_ternarysodor_core_3stagev505576__WIRE_io_dat_br_ltu = io_dat_br_ltu;
  assign __MUX_ternarysodor_core_3stagev504574__WIRE_io_dat_br_lt = io_dat_br_lt;
  assign __MUX_ternarysodor_core_3stagev502571__WIRE_io_dat_br_eq = io_dat_br_eq;
  assign __MUX_ternarysodor_core_3stagev458526__WIRE__T_87 = _T_87;
  assign __MUX_ternarysodor_core_3stagev457525__WIRE__T_89 = _T_89;
  assign __MUX_ternarysodor_core_3stagev456524__WIRE__T_91 = _T_91;
  assign __MUX_ternarysodor_core_3stagev455523__WIRE__T_93 = _T_93;
  assign __MUX_ternarysodor_core_3stagev454522__WIRE__T_95 = _T_95;
  assign __MUX_ternarysodor_core_3stagev271288__WIRE__T_75 = _T_75;
  assign __MUX_ternarysodor_core_3stagev270287__WIRE__T_77 = _T_77;
  assign __MUX_ternarysodor_core_3stagev269286__WIRE__T_79 = _T_79;
  assign __MUX_ternarysodor_core_3stagev268285__WIRE__T_81 = _T_81;
  assign __MUX_ternarysodor_core_3stagev267284__WIRE__T_83 = _T_83;
  assign __MUX_ternarysodor_core_3stagev266283__WIRE__T_85 = _T_85;
  assign __MUX_ternarysodor_core_3stagev237253__WIRE__T_1 = _T_1;
  assign __MUX_ternarysodor_core_3stagev236252__WIRE__T_3 = _T_3;
  assign __MUX_ternarysodor_core_3stagev235251__WIRE__T_5 = _T_5;
  assign __MUX_ternarysodor_core_3stagev234250__WIRE__T_7 = _T_7;
  assign __MUX_ternarysodor_core_3stagev233249__WIRE__T_9 = _T_9;
  assign __MUX_ternarysodor_core_3stagev232248__WIRE__T_11 = _T_11;
  assign __MUX_ternarysodor_core_3stagev231247__WIRE__T_13 = _T_13;
  assign __MUX_ternarysodor_core_3stagev230246__WIRE__T_15 = _T_15;
  assign __MUX_ternarysodor_core_3stagev229245__WIRE__T_17 = _T_17;
  assign __MUX_ternarysodor_core_3stagev228244__WIRE__T_19 = _T_19;
  assign __MUX_ternarysodor_core_3stagev227243__WIRE__T_21 = _T_21;
  assign __MUX_ternarysodor_core_3stagev226242__WIRE__T_23 = _T_23;
  assign __MUX_ternarysodor_core_3stagev225241__WIRE__T_25 = _T_25;
  assign __MUX_ternarysodor_core_3stagev224240__WIRE__T_27 = _T_27;
  assign __MUX_ternarysodor_core_3stagev223239__WIRE__T_29 = _T_29;
  assign __MUX_ternarysodor_core_3stagev222238__WIRE__T_31 = _T_31;
  assign __MUX_ternarysodor_core_3stagev221237__WIRE__T_33 = _T_33;
  assign __MUX_ternarysodor_core_3stagev220236__WIRE__T_35 = _T_35;
  assign __MUX_ternarysodor_core_3stagev219235__WIRE__T_37 = _T_37;
  assign __MUX_ternarysodor_core_3stagev218234__WIRE__T_39 = _T_39;
  assign __MUX_ternarysodor_core_3stagev217233__WIRE__T_41 = _T_41;
  assign __MUX_ternarysodor_core_3stagev216232__WIRE__T_43 = _T_43;
  assign __MUX_ternarysodor_core_3stagev215231__WIRE__T_45 = _T_45;
  assign __MUX_ternarysodor_core_3stagev214230__WIRE__T_47 = _T_47;
  assign __MUX_ternarysodor_core_3stagev213229__WIRE__T_49 = _T_49;
  assign __MUX_ternarysodor_core_3stagev212228__WIRE__T_51 = _T_51;
  assign __MUX_ternarysodor_core_3stagev211227__WIRE__T_53 = _T_53;
  assign __MUX_ternarysodor_core_3stagev210226__WIRE__T_55 = _T_55;
  assign __MUX_ternarysodor_core_3stagev209225__WIRE__T_57 = _T_57;
  assign __MUX_ternarysodor_core_3stagev208224__WIRE__T_59 = _T_59;
  assign __MUX_ternarysodor_core_3stagev207223__WIRE__T_61 = _T_61;
  assign __MUX_ternarysodor_core_3stagev206222__WIRE__T_63 = _T_63;
  assign __MUX_ternarysodor_core_3stagev205221__WIRE__T_65 = _T_65;
  assign __MUX_ternarysodor_core_3stagev204220__WIRE__T_67 = _T_67;
  assign __MUX_ternarysodor_core_3stagev203219__WIRE__T_69 = _T_69;
  assign __MUX_ternarysodor_core_3stagev202218__WIRE__T_71 = _T_71;
  assign __MUX_ternarysodor_core_3stagev201217__WIRE__T_73 = _T_73;
  assign __MUX_ternarysodor_core_3stagev523605__WIRE_csr_ren = csr_ren;
  assign __MUX_ternarysodor_core_3stagev526610__WIRE_io_ctl_exe_kill = io_ctl_exe_kill;
  assign __MUX_ternarysodor_core_3stagev532617__WIRE_io_imem_resp_valid = io_imem_resp_valid;
endmodule

(* hdlname = "\\DatPath" *)
(* src = "sodor_core_3stage.v:1740.1-2165.10" *)
module DatPath(clock, reset, io_ddpath_addr, io_ddpath_wdata, io_ddpath_rdata, io_imem_req_bits_pc, io_imem_resp_ready, io_imem_resp_valid, io_imem_resp_bits_pc, io_imem_resp_bits_inst, io_dmem_req_bits_addr, io_dmem_req_bits_data, io_dmem_req_bits_fcn, io_dmem_req_bits_typ, io_dmem_resp_bits_data, io_ctl_exe_kill, io_ctl_pc_sel, io_ctl_brjmp_sel, io_ctl_op1_sel, io_ctl_op2_sel, io_ctl_alu_fun
, io_ctl_wb_sel, io_ctl_rf_wen, io_ctl_bypassable, io_ctl_csr_cmd, io_ctl_dmem_fcn, io_ctl_dmem_typ, io_ctl_exception, io_dat_br_eq, io_dat_br_lt, io_dat_br_ltu, io_dat_csr_eret, \CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 
, \CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 , \CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y , \CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T , \CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 , \CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 , \CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 , \CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception , \CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y , \CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call 
, \CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break , \CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y , \CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 , \CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 , \CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 , \CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 , \CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 , \CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 , \CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 , \CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 , \CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 , \CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 , \CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 , \CSRFile-csr___MUX_procmux1093__WIRE__T_159 , \CSRFile-csr___MUX_procmux1096__WIRE__T_76 , \CSRFile-csr___MUX_procmux1098__WIRE_wen , \CSRFile-csr___MUX_procmux1108__WIRE__T_158 , \CSRFile-csr___MUX_procmux1111__WIRE__T_75 , \CSRFile-csr___MUX_procmux1126__WIRE__T_88 , \CSRFile-csr___MUX_procmux1132__WIRE__T_81 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 
, \CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 , \ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn , \ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y , \CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 
, \CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 , \CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 
, \CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 , \ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 , \ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y , \ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y , \ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y , \ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y , \ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y , \ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y , __MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y, __MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y, __MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y, __MUX_ternarysodor_core_3stagev198275__WIRE__T_77, __MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y, __MUX_ternarysodor_core_3stagev189643__WIRE__T_11, __MUX_ternarysodor_core_3stagev189340__WIRE__T_78, __MUX_ternarysodor_core_3stagev189239__WIRE__T_79, __MUX_ternarysodor_core_3stagev189138__WIRE__T_80, __MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y, __MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel, __MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst, __MUX_procmux1268__WIRE_regfile_MPORT_2_en
, __MUX_procmux1241__WIRE__T_49, __MUX_procmux1238__WIRE__T_5, __MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y, __MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y, __MUX_procmux1226__WIRE__T_54, metaReset_DatPath);
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  wire [4:0] _00_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  wire [31:0] _01_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  wire [31:0] _02_;
  (* src = "sodor_core_3stage.v:1861.16-1861.68" *)
  wire _03_;
  (* src = "sodor_core_3stage.v:1865.17-1865.69" *)
  wire _04_;
  (* src = "sodor_core_3stage.v:1867.27-1868.27" *)
  wire _05_;
  (* src = "sodor_core_3stage.v:1991.33-1991.53" *)
  wire _06_;
  wire _07_;
  wire [1:0] _08_;
  wire _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  wire [11:0] _12_;
  wire [4:0] _13_;
  (* src = "sodor_core_3stage.v:1861.16-1861.45" *)
  wire _14_;
  (* src = "sodor_core_3stage.v:1865.17-1865.46" *)
  wire _15_;
  (* src = "sodor_core_3stage.v:2006.41-2006.63" *)
  wire _16_;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ;
  (* ALU = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ;
  wire \ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1093__WIRE__T_159 ;
  wire \CSRFile-csr___MUX_procmux1093__WIRE__T_159 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1096__WIRE__T_76 ;
  wire \CSRFile-csr___MUX_procmux1096__WIRE__T_76 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1098__WIRE_wen ;
  wire \CSRFile-csr___MUX_procmux1098__WIRE_wen ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1108__WIRE__T_158 ;
  wire \CSRFile-csr___MUX_procmux1108__WIRE__T_158 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1111__WIRE__T_75 ;
  wire \CSRFile-csr___MUX_procmux1111__WIRE__T_75 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1126__WIRE__T_88 ;
  wire \CSRFile-csr___MUX_procmux1126__WIRE__T_88 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_procmux1132__WIRE__T_81 ;
  wire \CSRFile-csr___MUX_procmux1132__WIRE__T_81 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 ;
  (* CSRFile = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output \CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 ;
  wire \CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 ;
  (* src = "sodor_core_3stage.v:1864.9-1864.14" *)
  wire _T_11;
  (* src = "sodor_core_3stage.v:1865.9-1865.14" *)
  wire _T_13;
  (* src = "sodor_core_3stage.v:1866.9-1866.14" *)
  wire _T_15;
  (* src = "sodor_core_3stage.v:1886.9-1886.14" *)
  wire _T_17;
  (* src = "sodor_core_3stage.v:1883.15-1883.19" *)
  wire [31:0] _T_3;
  (* src = "sodor_core_3stage.v:1900.15-1900.20" *)
  wire [19:0] _T_35;
  (* src = "sodor_core_3stage.v:1878.15-1878.20" *)
  wire [18:0] _T_41;
  (* src = "sodor_core_3stage.v:1873.15-1873.20" *)
  wire [10:0] _T_44;
  (* src = "sodor_core_3stage.v:1904.9-1904.14" *)
  wire _T_49;
  (* src = "sodor_core_3stage.v:1860.9-1860.13" *)
  wire _T_5;
  (* src = "sodor_core_3stage.v:1906.9-1906.14" *)
  wire _T_54;
  (* src = "sodor_core_3stage.v:1908.15-1908.20" *)
  wire [31:0] _T_57;
  (* src = "sodor_core_3stage.v:1909.15-1909.20" *)
  wire [31:0] _T_61;
  (* src = "sodor_core_3stage.v:1910.15-1910.20" *)
  wire [31:0] _T_62;
  (* src = "sodor_core_3stage.v:1911.15-1911.20" *)
  wire [31:0] _T_66;
  (* src = "sodor_core_3stage.v:1861.9-1861.13" *)
  wire _T_7;
  (* src = "sodor_core_3stage.v:1913.9-1913.14" *)
  wire _T_73;
  (* src = "sodor_core_3stage.v:1887.9-1887.14" *)
  wire _T_77;
  (* src = "sodor_core_3stage.v:1888.9-1888.14" *)
  wire _T_78;
  (* src = "sodor_core_3stage.v:1889.9-1889.14" *)
  wire _T_79;
  (* src = "sodor_core_3stage.v:1862.9-1862.13" *)
  wire _T_8;
  (* src = "sodor_core_3stage.v:1890.9-1890.14" *)
  wire _T_80;
  (* src = "sodor_core_3stage.v:1891.15-1891.20" *)
  wire [31:0] _T_81;
  (* src = "sodor_core_3stage.v:1892.15-1892.20" *)
  wire [31:0] _T_82;
  (* src = "sodor_core_3stage.v:1893.15-1893.20" *)
  wire [31:0] _T_83;
  (* src = "sodor_core_3stage.v:1915.15-1915.20" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _T_89;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1226__WIRE__T_54;
  wire __MUX_procmux1226__WIRE__T_54;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y;
  wire __MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y;
  wire __MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1238__WIRE__T_5;
  wire __MUX_procmux1238__WIRE__T_5;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1241__WIRE__T_49;
  wire __MUX_procmux1241__WIRE__T_49;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1268__WIRE_regfile_MPORT_2_en;
  wire __MUX_procmux1268__WIRE_regfile_MPORT_2_en;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst;
  wire __MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel;
  wire __MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y;
  wire __MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev189138__WIRE__T_80;
  wire __MUX_ternarysodor_core_3stagev189138__WIRE__T_80;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev189239__WIRE__T_79;
  wire __MUX_ternarysodor_core_3stagev189239__WIRE__T_79;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev189340__WIRE__T_78;
  wire __MUX_ternarysodor_core_3stagev189340__WIRE__T_78;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev189643__WIRE__T_11;
  wire __MUX_ternarysodor_core_3stagev189643__WIRE__T_11;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y;
  wire __MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev198275__WIRE__T_77;
  wire __MUX_ternarysodor_core_3stagev198275__WIRE__T_77;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y;
  wire __MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y;
  wire __MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y;
  (* DatPath = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y;
  wire __MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y;
  (* src = "sodor_core_3stage.v:1813.15-1813.31" *)
  wire [31:0] alu_io_adder_out;
  (* src = "sodor_core_3stage.v:1811.15-1811.25" *)
  wire [31:0] alu_io_in1;
  (* src = "sodor_core_3stage.v:1810.15-1810.25" *)
  wire [31:0] alu_io_in2;
  (* src = "sodor_core_3stage.v:1741.17-1741.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_3stage.v:1820.15-1820.32" *)
  reg [11:0] csr_io_decode_csr;
  (* src = "sodor_core_3stage.v:1844.15-1844.26" *)
  wire [31:0] csr_io_evec;
  (* src = "sodor_core_3stage.v:1845.9-1845.25" *)
  reg csr_io_exception;
  (* src = "sodor_core_3stage.v:1847.15-1847.24" *)
  reg [31:0] csr_io_pc;
  (* src = "sodor_core_3stage.v:1846.9-1846.22" *)
  wire csr_io_retire;
  (* src = "sodor_core_3stage.v:1816.14-1816.27" *)
  reg [2:0] csr_io_rw_cmd;
  (* src = "sodor_core_3stage.v:1817.15-1817.30" *)
  wire [31:0] csr_io_rw_rdata;
  (* src = "sodor_core_3stage.v:1818.15-1818.30" *)
  reg [31:0] csr_io_rw_wdata;
  (* src = "sodor_core_3stage.v:1821.9-1821.28" *)
  (* unused_bits = "0" *)
  wire csr_io_status_debug;
  (* src = "sodor_core_3stage.v:1832.14-1832.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_fs;
  (* src = "sodor_core_3stage.v:1841.9-1841.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_hie;
  (* src = "sodor_core_3stage.v:1837.9-1837.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_hpie;
  (* src = "sodor_core_3stage.v:1834.14-1834.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_hpp;
  (* src = "sodor_core_3stage.v:1840.9-1840.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mie;
  (* src = "sodor_core_3stage.v:1836.9-1836.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mpie;
  (* src = "sodor_core_3stage.v:1833.14-1833.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_mpp;
  (* src = "sodor_core_3stage.v:1830.9-1830.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mprv;
  (* src = "sodor_core_3stage.v:1828.9-1828.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_mxr;
  (* src = "sodor_core_3stage.v:1822.14-1822.31" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_prv;
  (* src = "sodor_core_3stage.v:1823.9-1823.25" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sd;
  (* src = "sodor_core_3stage.v:1842.9-1842.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sie;
  (* src = "sodor_core_3stage.v:1838.9-1838.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_spie;
  (* src = "sodor_core_3stage.v:1835.9-1835.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_spp;
  (* src = "sodor_core_3stage.v:1829.9-1829.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_sum;
  (* src = "sodor_core_3stage.v:1825.9-1825.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tsr;
  (* src = "sodor_core_3stage.v:1827.9-1827.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tvm;
  (* src = "sodor_core_3stage.v:1826.9-1826.25" *)
  (* unused_bits = "0" *)
  wire csr_io_status_tw;
  (* src = "sodor_core_3stage.v:1843.9-1843.26" *)
  (* unused_bits = "0" *)
  wire csr_io_status_uie;
  (* src = "sodor_core_3stage.v:1839.9-1839.27" *)
  (* unused_bits = "0" *)
  wire csr_io_status_upie;
  (* src = "sodor_core_3stage.v:1831.14-1831.30" *)
  (* unused_bits = "0 1" *)
  wire [1:0] csr_io_status_xs;
  (* src = "sodor_core_3stage.v:1824.14-1824.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] csr_io_status_zero1;
  (* src = "sodor_core_3stage.v:1882.15-1882.31" *)
  wire [31:0] exe_brjmp_target;
  (* src = "sodor_core_3stage.v:1881.15-1881.24" *)
  wire [31:0] imm_brjmp;
  (* src = "sodor_core_3stage.v:1761.17-1761.31" *)
  input [3:0] io_ctl_alu_fun;
  wire [3:0] io_ctl_alu_fun;
  (* src = "sodor_core_3stage.v:1758.17-1758.33" *)
  input io_ctl_brjmp_sel;
  wire io_ctl_brjmp_sel;
  (* src = "sodor_core_3stage.v:1764.17-1764.34" *)
  input io_ctl_bypassable;
  wire io_ctl_bypassable;
  (* src = "sodor_core_3stage.v:1765.17-1765.31" *)
  input [2:0] io_ctl_csr_cmd;
  wire [2:0] io_ctl_csr_cmd;
  (* src = "sodor_core_3stage.v:1766.17-1766.32" *)
  input io_ctl_dmem_fcn;
  wire io_ctl_dmem_fcn;
  (* src = "sodor_core_3stage.v:1767.17-1767.32" *)
  input [2:0] io_ctl_dmem_typ;
  wire [2:0] io_ctl_dmem_typ;
  (* src = "sodor_core_3stage.v:1768.17-1768.33" *)
  input io_ctl_exception;
  wire io_ctl_exception;
  (* src = "sodor_core_3stage.v:1756.17-1756.32" *)
  input io_ctl_exe_kill;
  wire io_ctl_exe_kill;
  (* src = "sodor_core_3stage.v:1759.17-1759.31" *)
  input [1:0] io_ctl_op1_sel;
  wire [1:0] io_ctl_op1_sel;
  (* src = "sodor_core_3stage.v:1760.17-1760.31" *)
  input [1:0] io_ctl_op2_sel;
  wire [1:0] io_ctl_op2_sel;
  (* src = "sodor_core_3stage.v:1757.17-1757.30" *)
  input [2:0] io_ctl_pc_sel;
  wire [2:0] io_ctl_pc_sel;
  (* src = "sodor_core_3stage.v:1763.17-1763.30" *)
  input io_ctl_rf_wen;
  wire io_ctl_rf_wen;
  (* src = "sodor_core_3stage.v:1762.17-1762.30" *)
  input [1:0] io_ctl_wb_sel;
  wire [1:0] io_ctl_wb_sel;
  (* src = "sodor_core_3stage.v:1769.17-1769.29" *)
  output io_dat_br_eq;
  wire io_dat_br_eq;
  (* src = "sodor_core_3stage.v:1770.17-1770.29" *)
  output io_dat_br_lt;
  wire io_dat_br_lt;
  (* src = "sodor_core_3stage.v:1771.17-1771.30" *)
  output io_dat_br_ltu;
  wire io_dat_br_ltu;
  (* src = "sodor_core_3stage.v:1772.17-1772.32" *)
  output io_dat_csr_eret;
  wire io_dat_csr_eret;
  (* src = "sodor_core_3stage.v:1743.17-1743.31" *)
  input [4:0] io_ddpath_addr;
  wire [4:0] io_ddpath_addr;
  (* src = "sodor_core_3stage.v:1745.17-1745.32" *)
  output [31:0] io_ddpath_rdata;
  wire [31:0] io_ddpath_rdata;
  (* src = "sodor_core_3stage.v:1744.17-1744.32" *)
  input [31:0] io_ddpath_wdata;
  wire [31:0] io_ddpath_wdata;
  (* src = "sodor_core_3stage.v:1751.17-1751.38" *)
  output [31:0] io_dmem_req_bits_addr;
  wire [31:0] io_dmem_req_bits_addr;
  (* src = "sodor_core_3stage.v:1752.17-1752.38" *)
  output [31:0] io_dmem_req_bits_data;
  wire [31:0] io_dmem_req_bits_data;
  (* src = "sodor_core_3stage.v:1753.17-1753.37" *)
  output io_dmem_req_bits_fcn;
  wire io_dmem_req_bits_fcn;
  (* src = "sodor_core_3stage.v:1754.17-1754.37" *)
  output [2:0] io_dmem_req_bits_typ;
  wire [2:0] io_dmem_req_bits_typ;
  (* src = "sodor_core_3stage.v:1755.17-1755.39" *)
  input [31:0] io_dmem_resp_bits_data;
  wire [31:0] io_dmem_resp_bits_data;
  (* src = "sodor_core_3stage.v:1746.17-1746.36" *)
  output [31:0] io_imem_req_bits_pc;
  wire [31:0] io_imem_req_bits_pc;
  (* src = "sodor_core_3stage.v:1750.17-1750.39" *)
  input [31:0] io_imem_resp_bits_inst;
  wire [31:0] io_imem_resp_bits_inst;
  (* src = "sodor_core_3stage.v:1749.17-1749.37" *)
  input [31:0] io_imem_resp_bits_pc;
  wire [31:0] io_imem_resp_bits_pc;
  (* src = "sodor_core_3stage.v:1747.17-1747.35" *)
  output io_imem_resp_ready;
  wire io_imem_resp_ready;
  (* src = "sodor_core_3stage.v:1748.17-1748.35" *)
  input io_imem_resp_valid;
  wire io_imem_resp_valid;
  (* meta_reset = 32'd1 *)
  input metaReset_DatPath;
  wire metaReset_DatPath;
  (* src = "sodor_core_3stage.v:1806.14-1806.34" *)
  reg [4:0] regfile_MPORT_2_addr;
  (* src = "sodor_core_3stage.v:1805.15-1805.35" *)
  wire [31:0] regfile_MPORT_2_data;
  (* src = "sodor_core_3stage.v:1808.9-1808.27" *)
  wire regfile_MPORT_2_en;
  (* src = "sodor_core_3stage.v:1797.15-1797.35" *)
  wire [31:0] regfile_MPORT_3_data;
  (* src = "sodor_core_3stage.v:1799.15-1799.35" *)
  wire [31:0] regfile_MPORT_4_data;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_3stage.v:1742.17-1742.22" *)
  input reset;
  wire reset;
  (* src = "sodor_core_3stage.v:1895.15-1895.26" *)
  wire [31:0] rf_rs1_data;
  (* src = "sodor_core_3stage.v:1896.15-1896.26" *)
  wire [31:0] rf_rs2_data;
  (* src = "sodor_core_3stage.v:1867.9-1867.24" *)
  wire wb_hazard_stall;
  (* src = "sodor_core_3stage.v:1852.8-1852.30" *)
  reg wb_reg_ctrl_bypassable;
  (* src = "sodor_core_3stage.v:1851.8-1851.26" *)
  reg wb_reg_ctrl_rf_wen;
  (* src = "sodor_core_3stage.v:1850.13-1850.31" *)
  reg [1:0] wb_reg_ctrl_wb_sel;
  (* src = "sodor_core_3stage.v:1849.8-1849.20" *)
  reg wb_reg_valid;
  (* src = "sodor_core_3stage.v:1794.14-1794.21" *)
  reg [31:0] regfile [31:0];
  always_ff @(posedge clock) begin
    regfile[io_ddpath_addr] <= io_ddpath_wdata;
    if (_02_[31])
      regfile[_00_] <= _01_;
  end
  assign regfile_MPORT_4_data = regfile[io_imem_resp_bits_inst[24:20]];
  assign regfile_MPORT_3_data = regfile[io_imem_resp_bits_inst[19:15]];
  assign io_ddpath_rdata = regfile[io_ddpath_addr];
  assign exe_brjmp_target = io_imem_resp_bits_pc + (* src = "sodor_core_3stage.v:1882.34-1882.66" *) imm_brjmp;
  assign _04_ = _15_ & (* src = "sodor_core_3stage.v:1866.17-1866.69" *) _T_11;
  assign _T_13 = _04_ & (* src = "sodor_core_3stage.v:1866.17-1866.90" *) wb_reg_ctrl_rf_wen;
  assign _T_15 = _T_13 & (* src = "sodor_core_3stage.v:1866.17-1866.97" *) _T_8;
  assign _03_ = _14_ & (* src = "sodor_core_3stage.v:1867.27-1867.79" *) _T_5;
  assign _T_7 = _03_ & (* src = "sodor_core_3stage.v:1867.27-1867.100" *) wb_reg_ctrl_rf_wen;
  assign _05_ = _T_7 & (* src = "sodor_core_3stage.v:1867.27-1868.27" *) _T_8;
  assign _T_49 = _T_7 & (* src = "sodor_core_3stage.v:1904.17-1904.46" *) wb_reg_ctrl_bypassable;
  assign _T_54 = _T_13 & (* src = "sodor_core_3stage.v:1906.17-1906.47" *) wb_reg_ctrl_bypassable;
  assign regfile_MPORT_2_en = wb_reg_ctrl_rf_wen & (* src = "sodor_core_3stage.v:1985.31-1985.57" *) _T_17;
  assign _06_ = io_ctl_dmem_fcn & (* src = "sodor_core_3stage.v:1991.33-1991.53" *) io_imem_resp_ready;
  assign io_dmem_req_bits_fcn = _06_ & (* src = "sodor_core_3stage.v:1991.33-1991.74" *) io_imem_resp_valid;
  assign csr_io_retire = wb_reg_valid & (* src = "sodor_core_3stage.v:2006.26-2006.63" *) _16_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    if (_T_73) csr_io_exception <= 1'h0;
    else csr_io_exception <= io_ctl_exception;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    if (_T_73) csr_io_rw_cmd <= 3'h0;
    else csr_io_rw_cmd <= io_ctl_csr_cmd;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    if (_T_73) wb_reg_ctrl_rf_wen <= 1'h0;
    else wb_reg_ctrl_rf_wen <= io_ctl_rf_wen;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    if (_07_) wb_reg_valid <= 1'h0;
    else wb_reg_valid <= io_imem_resp_valid;
  assign _08_ = metaReset_DatPath ? 2'h0 : io_ctl_wb_sel;
  assign _09_ = metaReset_DatPath ? 1'h0 : io_ctl_bypassable;
  assign _10_ = metaReset_DatPath ? 32'd0 : io_imem_resp_bits_pc;
  assign _11_ = metaReset_DatPath ? 32'd0 : io_dmem_req_bits_addr;
  assign _12_ = metaReset_DatPath ? 12'h000 : io_imem_resp_bits_inst[31:20];
  assign _13_ = metaReset_DatPath ? 5'h00 : io_imem_resp_bits_inst[11:7];
  assign _07_ = | { _T_73, reset };
  assign _15_ = regfile_MPORT_2_addr == (* src = "sodor_core_3stage.v:1866.17-1866.46" *) io_imem_resp_bits_inst[24:20];
  assign _14_ = regfile_MPORT_2_addr == (* src = "sodor_core_3stage.v:1867.27-1867.56" *) io_imem_resp_bits_inst[19:15];
  assign __MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y = io_ctl_pc_sel == (* src = "sodor_core_3stage.v:1883.22-1883.43" *) 3'h3;
  assign _T_77 = ! (* src = "sodor_core_3stage.v:1887.17-1887.43" *) wb_reg_ctrl_wb_sel;
  assign _T_78 = wb_reg_ctrl_wb_sel == (* src = "sodor_core_3stage.v:1888.17-1888.43" *) 2'h1;
  assign _T_79 = wb_reg_ctrl_wb_sel == (* src = "sodor_core_3stage.v:1889.17-1889.43" *) 2'h2;
  assign _T_80 = wb_reg_ctrl_wb_sel == (* src = "sodor_core_3stage.v:1890.17-1890.43" *) 2'h3;
  assign __MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y = io_ctl_pc_sel == (* src = "sodor_core_3stage.v:1987.32-1987.53" *) 3'h4;
  assign io_dat_br_eq = _T_66 == (* src = "sodor_core_3stage.v:1993.25-1993.53" *) io_dmem_req_bits_data;
  assign __MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y = io_ctl_op1_sel == (* src = "sodor_core_3stage.v:2049.9-2049.31" *) 2'h2;
  assign __MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y = io_ctl_op1_sel == (* src = "sodor_core_3stage.v:2051.18-2051.40" *) 2'h1;
  assign __MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y = io_ctl_op2_sel == (* src = "sodor_core_3stage.v:2061.9-2061.31" *) 2'h1;
  assign __MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y = io_ctl_op2_sel == (* src = "sodor_core_3stage.v:2063.18-2063.40" *) 2'h3;
  assign __MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y = io_ctl_op2_sel == (* src = "sodor_core_3stage.v:2065.18-2065.40" *) 2'h2;
  assign io_dat_br_lt = $signed(_T_66) < (* src = "sodor_core_3stage.v:1994.25-1994.56" *) $signed(io_dmem_req_bits_data);
  assign io_dat_br_ltu = _T_66 < (* src = "sodor_core_3stage.v:1995.26-1995.53" *) io_dmem_req_bits_data;
  assign _T_11 = | (* src = "sodor_core_3stage.v:1866.49-1866.69" *) io_imem_resp_bits_inst[24:20];
  assign _T_5 = | (* src = "sodor_core_3stage.v:1867.59-1867.79" *) io_imem_resp_bits_inst[19:15];
  assign _T_17 = | (* src = "sodor_core_3stage.v:1886.17-1886.38" *) regfile_MPORT_2_addr;
  assign _T_8 = ~ (* src = "sodor_core_3stage.v:1867.103-1868.27" *) wb_reg_ctrl_bypassable;
  assign io_imem_resp_ready = ~ (* src = "sodor_core_3stage.v:1988.31-1988.47" *) wb_hazard_stall;
  assign _16_ = ~ (* src = "sodor_core_3stage.v:2006.41-2006.63" *) csr_io_exception;
  assign wb_hazard_stall = _05_ | (* src = "sodor_core_3stage.v:1867.27-1868.35" *) _T_15;
  assign _T_73 = wb_hazard_stall | (* src = "sodor_core_3stage.v:1913.17-1913.50" *) io_ctl_exe_kill;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    wb_reg_ctrl_wb_sel <= _08_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    wb_reg_ctrl_bypassable <= _09_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    csr_io_pc <= _10_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    csr_io_rw_wdata <= _11_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    csr_io_decode_csr <= _12_;
  (* src = "sodor_core_3stage.v:2008.3-2086.6" *)
  always_ff @(posedge clock)
    regfile_MPORT_2_addr <= _13_;
  assign io_dmem_req_bits_data = _T_54 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2067.18-2067.23|sodor_core_3stage.v:2067.14-2071.8" *) csr_io_rw_wdata : rf_rs2_data;
  assign _T_61 = __MUX_procmux1229__WIRE_eqsodor_core_3stagev190952_Y ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2065.18-2065.40|sodor_core_3stage.v:2065.14-2071.8" *) { _T_35, io_imem_resp_bits_inst[31:25], io_imem_resp_bits_inst[11:7] } : io_dmem_req_bits_data;
  assign _T_62 = __MUX_procmux1232__WIRE_eqsodor_core_3stagev191054_Y ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2063.18-2063.40|sodor_core_3stage.v:2063.14-2071.8" *) io_imem_resp_bits_pc : _T_61;
  assign rf_rs1_data = _T_5 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2055.18-2055.22|sodor_core_3stage.v:2055.14-2059.8" *) regfile_MPORT_3_data : 32'd0;
  assign _T_66 = _T_49 ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2053.18-2053.23|sodor_core_3stage.v:2053.14-2059.8" *) csr_io_rw_wdata : rf_rs1_data;
  assign _02_[31] = regfile_MPORT_2_en ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2012.8-2012.49|sodor_core_3stage.v:2012.5-2014.8" *) 1'h1 : 1'h0;
  assign _01_ = regfile_MPORT_2_en ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2012.8-2012.49|sodor_core_3stage.v:2012.5-2014.8" *) regfile_MPORT_2_data : 32'hxxxxxxxx;
  assign _00_ = regfile_MPORT_2_en ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:2012.8-2012.49|sodor_core_3stage.v:2012.5-2014.8" *) regfile_MPORT_2_addr : 5'hxx;
  assign _T_44 = io_imem_resp_bits_inst[31] ? (* src = "sodor_core_3stage.v:1873.23-1873.50" *) 11'h7ff : 11'h000;
  assign _T_41 = io_imem_resp_bits_inst[31] ? (* src = "sodor_core_3stage.v:1878.23-1878.52" *) 19'h7ffff : 19'h00000;
  assign imm_brjmp = io_ctl_brjmp_sel ? (* src = "sodor_core_3stage.v:1881.27-1881.69" *) { _T_44, io_imem_resp_bits_inst[31], io_imem_resp_bits_inst[19:12], io_imem_resp_bits_inst[20], io_imem_resp_bits_inst[30:21], 1'h0 } : { _T_41, io_imem_resp_bits_inst[31], io_imem_resp_bits_inst[7], io_imem_resp_bits_inst[30:25], io_imem_resp_bits_inst[11:8], 1'h0 };
  assign _T_3 = __MUX_ternarysodor_core_3stagev188332__WIRE_eqsodor_core_3stagev188331_Y ? (* src = "sodor_core_3stage.v:1883.22-1883.84" *) alu_io_adder_out : exe_brjmp_target;
  assign _T_81 = _T_80 ? (* src = "sodor_core_3stage.v:1891.23-1891.59" *) csr_io_rw_rdata : csr_io_rw_wdata;
  assign _T_82 = _T_79 ? (* src = "sodor_core_3stage.v:1892.23-1892.59" *) io_imem_resp_bits_pc : _T_81;
  assign _T_83 = _T_78 ? (* src = "sodor_core_3stage.v:1893.23-1893.61" *) io_dmem_resp_bits_data : _T_82;
  assign rf_rs2_data = _T_11 ? (* src = "sodor_core_3stage.v:1896.29-1896.65" *) regfile_MPORT_4_data : 32'd0;
  assign _T_35 = io_imem_resp_bits_inst[31] ? (* src = "sodor_core_3stage.v:1902.23-1902.52" *) 20'hfffff : 20'h00000;
  assign _T_57 = __MUX_ternarysodor_core_3stagev190851__WIRE_eqsodor_core_3stagev190850_Y ? (* src = "sodor_core_3stage.v:1908.23-1908.68" *) { io_imem_resp_bits_inst[31:12], 12'h000 } : _T_66;
  assign regfile_MPORT_2_data = _T_77 ? (* src = "sodor_core_3stage.v:1982.33-1982.59" *) csr_io_rw_wdata : _T_83;
  assign io_imem_req_bits_pc = __MUX_ternarysodor_core_3stagev198778__WIRE_eqsodor_core_3stagev198777_Y ? (* src = "sodor_core_3stage.v:1987.32-1987.79" *) csr_io_evec : _T_3;
  assign alu_io_in2 = __MUX_ternarysodor_core_3stagev199887__WIRE_eqsodor_core_3stagev199886_Y ? (* src = "sodor_core_3stage.v:1998.23-1998.66" *) { _T_35, io_imem_resp_bits_inst[31:20] } : _T_62;
  assign alu_io_in1 = __MUX_ternarysodor_core_3stagev199989__WIRE_eqsodor_core_3stagev199988_Y ? (* src = "sodor_core_3stage.v:1999.23-1999.79" *) { 27'h0000000, io_imem_resp_bits_inst[19:15] } : _T_57;
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_3stage.v:1928.7-1934.4" *)
  ALU alu (
    .__MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn(\ALU-alu___MUX_ternarysodor_core_3stagev5951028__WIRE_io_fn ),
    .__MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y(\ALU-alu___MUX_ternarysodor_core_3stagev5981032__WIRE_eqsodor_core_3stagev5981031_Y ),
    .__MUX_ternarysodor_core_3stagev6251053__WIRE__T_15(\ALU-alu___MUX_ternarysodor_core_3stagev6251053__WIRE__T_15 ),
    .__MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6571074__WIRE_eqsodor_core_3stagev6571073_Y ),
    .__MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6581076__WIRE_eqsodor_core_3stagev6581075_Y ),
    .__MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6591078__WIRE_eqsodor_core_3stagev6591077_Y ),
    .__MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6601080__WIRE_eqsodor_core_3stagev6601079_Y ),
    .__MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6621085__WIRE_orsodor_core_3stagev6621084_Y ),
    .__MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y(\ALU-alu___MUX_ternarysodor_core_3stagev6631089__WIRE_orsodor_core_3stagev6631088_Y ),
    .io_adder_out(alu_io_adder_out),
    .io_fn(io_ctl_alu_fun),
    .io_in1(alu_io_in1),
    .io_in2(alu_io_in2),
    .io_out(io_dmem_req_bits_addr),
    .metaReset_ALU(metaReset_DatPath)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "sodor_core_3stage.v:1935.11-1971.4" *)
  CSRFile csr (
    .__MUX_procmux1093__WIRE__T_159(\CSRFile-csr___MUX_procmux1093__WIRE__T_159 ),
    .__MUX_procmux1096__WIRE__T_76(\CSRFile-csr___MUX_procmux1096__WIRE__T_76 ),
    .__MUX_procmux1098__WIRE_wen(\CSRFile-csr___MUX_procmux1098__WIRE_wen ),
    .__MUX_procmux1108__WIRE__T_158(\CSRFile-csr___MUX_procmux1108__WIRE__T_158 ),
    .__MUX_procmux1111__WIRE__T_75(\CSRFile-csr___MUX_procmux1111__WIRE__T_75 ),
    .__MUX_procmux1126__WIRE__T_88(\CSRFile-csr___MUX_procmux1126__WIRE__T_88 ),
    .__MUX_procmux1132__WIRE__T_81(\CSRFile-csr___MUX_procmux1132__WIRE__T_81 ),
    .__MUX_ternarysodor_core_3stagev1000795__WIRE__T_116(\CSRFile-csr___MUX_ternarysodor_core_3stagev1000795__WIRE__T_116 ),
    .__MUX_ternarysodor_core_3stagev1001796__WIRE__T_117(\CSRFile-csr___MUX_ternarysodor_core_3stagev1001796__WIRE__T_117 ),
    .__MUX_ternarysodor_core_3stagev1002797__WIRE__T_118(\CSRFile-csr___MUX_ternarysodor_core_3stagev1002797__WIRE__T_118 ),
    .__MUX_ternarysodor_core_3stagev1003798__WIRE__T_119(\CSRFile-csr___MUX_ternarysodor_core_3stagev1003798__WIRE__T_119 ),
    .__MUX_ternarysodor_core_3stagev1004799__WIRE__T_120(\CSRFile-csr___MUX_ternarysodor_core_3stagev1004799__WIRE__T_120 ),
    .__MUX_ternarysodor_core_3stagev1005800__WIRE__T_121(\CSRFile-csr___MUX_ternarysodor_core_3stagev1005800__WIRE__T_121 ),
    .__MUX_ternarysodor_core_3stagev1006801__WIRE__T_122(\CSRFile-csr___MUX_ternarysodor_core_3stagev1006801__WIRE__T_122 ),
    .__MUX_ternarysodor_core_3stagev1007802__WIRE__T_123(\CSRFile-csr___MUX_ternarysodor_core_3stagev1007802__WIRE__T_123 ),
    .__MUX_ternarysodor_core_3stagev1008803__WIRE__T_124(\CSRFile-csr___MUX_ternarysodor_core_3stagev1008803__WIRE__T_124 ),
    .__MUX_ternarysodor_core_3stagev1009804__WIRE__T_125(\CSRFile-csr___MUX_ternarysodor_core_3stagev1009804__WIRE__T_125 ),
    .__MUX_ternarysodor_core_3stagev1010805__WIRE__T_126(\CSRFile-csr___MUX_ternarysodor_core_3stagev1010805__WIRE__T_126 ),
    .__MUX_ternarysodor_core_3stagev1011806__WIRE__T_127(\CSRFile-csr___MUX_ternarysodor_core_3stagev1011806__WIRE__T_127 ),
    .__MUX_ternarysodor_core_3stagev1012807__WIRE__T_128(\CSRFile-csr___MUX_ternarysodor_core_3stagev1012807__WIRE__T_128 ),
    .__MUX_ternarysodor_core_3stagev1013808__WIRE__T_129(\CSRFile-csr___MUX_ternarysodor_core_3stagev1013808__WIRE__T_129 ),
    .__MUX_ternarysodor_core_3stagev1014809__WIRE__T_130(\CSRFile-csr___MUX_ternarysodor_core_3stagev1014809__WIRE__T_130 ),
    .__MUX_ternarysodor_core_3stagev1015810__WIRE__T_131(\CSRFile-csr___MUX_ternarysodor_core_3stagev1015810__WIRE__T_131 ),
    .__MUX_ternarysodor_core_3stagev1016811__WIRE__T_132(\CSRFile-csr___MUX_ternarysodor_core_3stagev1016811__WIRE__T_132 ),
    .__MUX_ternarysodor_core_3stagev1017812__WIRE__T_133(\CSRFile-csr___MUX_ternarysodor_core_3stagev1017812__WIRE__T_133 ),
    .__MUX_ternarysodor_core_3stagev1018813__WIRE__T_134(\CSRFile-csr___MUX_ternarysodor_core_3stagev1018813__WIRE__T_134 ),
    .__MUX_ternarysodor_core_3stagev1019814__WIRE__T_135(\CSRFile-csr___MUX_ternarysodor_core_3stagev1019814__WIRE__T_135 ),
    .__MUX_ternarysodor_core_3stagev1020815__WIRE__T_136(\CSRFile-csr___MUX_ternarysodor_core_3stagev1020815__WIRE__T_136 ),
    .__MUX_ternarysodor_core_3stagev1021816__WIRE__T_137(\CSRFile-csr___MUX_ternarysodor_core_3stagev1021816__WIRE__T_137 ),
    .__MUX_ternarysodor_core_3stagev1022817__WIRE__T_138(\CSRFile-csr___MUX_ternarysodor_core_3stagev1022817__WIRE__T_138 ),
    .__MUX_ternarysodor_core_3stagev1023818__WIRE__T_139(\CSRFile-csr___MUX_ternarysodor_core_3stagev1023818__WIRE__T_139 ),
    .__MUX_ternarysodor_core_3stagev1024819__WIRE__T_140(\CSRFile-csr___MUX_ternarysodor_core_3stagev1024819__WIRE__T_140 ),
    .__MUX_ternarysodor_core_3stagev1025820__WIRE__T_141(\CSRFile-csr___MUX_ternarysodor_core_3stagev1025820__WIRE__T_141 ),
    .__MUX_ternarysodor_core_3stagev1026821__WIRE__T_142(\CSRFile-csr___MUX_ternarysodor_core_3stagev1026821__WIRE__T_142 ),
    .__MUX_ternarysodor_core_3stagev1027822__WIRE__T_143(\CSRFile-csr___MUX_ternarysodor_core_3stagev1027822__WIRE__T_143 ),
    .__MUX_ternarysodor_core_3stagev1028823__WIRE__T_144(\CSRFile-csr___MUX_ternarysodor_core_3stagev1028823__WIRE__T_144 ),
    .__MUX_ternarysodor_core_3stagev1029824__WIRE__T_145(\CSRFile-csr___MUX_ternarysodor_core_3stagev1029824__WIRE__T_145 ),
    .__MUX_ternarysodor_core_3stagev1030825__WIRE__T_146(\CSRFile-csr___MUX_ternarysodor_core_3stagev1030825__WIRE__T_146 ),
    .__MUX_ternarysodor_core_3stagev1031826__WIRE__T_147(\CSRFile-csr___MUX_ternarysodor_core_3stagev1031826__WIRE__T_147 ),
    .__MUX_ternarysodor_core_3stagev1032827__WIRE__T_148(\CSRFile-csr___MUX_ternarysodor_core_3stagev1032827__WIRE__T_148 ),
    .__MUX_ternarysodor_core_3stagev1033828__WIRE__T_149(\CSRFile-csr___MUX_ternarysodor_core_3stagev1033828__WIRE__T_149 ),
    .__MUX_ternarysodor_core_3stagev1034829__WIRE__T_150(\CSRFile-csr___MUX_ternarysodor_core_3stagev1034829__WIRE__T_150 ),
    .__MUX_ternarysodor_core_3stagev1035830__WIRE__T_151(\CSRFile-csr___MUX_ternarysodor_core_3stagev1035830__WIRE__T_151 ),
    .__MUX_ternarysodor_core_3stagev1036831__WIRE__T_152(\CSRFile-csr___MUX_ternarysodor_core_3stagev1036831__WIRE__T_152 ),
    .__MUX_ternarysodor_core_3stagev1037832__WIRE__T_153(\CSRFile-csr___MUX_ternarysodor_core_3stagev1037832__WIRE__T_153 ),
    .__MUX_ternarysodor_core_3stagev1038833__WIRE__T_154(\CSRFile-csr___MUX_ternarysodor_core_3stagev1038833__WIRE__T_154 ),
    .__MUX_ternarysodor_core_3stagev1039834__WIRE__T_155(\CSRFile-csr___MUX_ternarysodor_core_3stagev1039834__WIRE__T_155 ),
    .__MUX_ternarysodor_core_3stagev1040835__WIRE__T_156(\CSRFile-csr___MUX_ternarysodor_core_3stagev1040835__WIRE__T_156 ),
    .__MUX_ternarysodor_core_3stagev1041836__WIRE__T_157(\CSRFile-csr___MUX_ternarysodor_core_3stagev1041836__WIRE__T_157 ),
    .__MUX_ternarysodor_core_3stagev1201916__WIRE__T_95(\CSRFile-csr___MUX_ternarysodor_core_3stagev1201916__WIRE__T_95 ),
    .__MUX_ternarysodor_core_3stagev1203917__WIRE__T_94(\CSRFile-csr___MUX_ternarysodor_core_3stagev1203917__WIRE__T_94 ),
    .__MUX_ternarysodor_core_3stagev1205918__WIRE__T_97(\CSRFile-csr___MUX_ternarysodor_core_3stagev1205918__WIRE__T_97 ),
    .__MUX_ternarysodor_core_3stagev1207919__WIRE__T_96(\CSRFile-csr___MUX_ternarysodor_core_3stagev1207919__WIRE__T_96 ),
    .__MUX_ternarysodor_core_3stagev1209920__WIRE__T_99(\CSRFile-csr___MUX_ternarysodor_core_3stagev1209920__WIRE__T_99 ),
    .__MUX_ternarysodor_core_3stagev1211921__WIRE__T_98(\CSRFile-csr___MUX_ternarysodor_core_3stagev1211921__WIRE__T_98 ),
    .__MUX_ternarysodor_core_3stagev1213922__WIRE__T_101(\CSRFile-csr___MUX_ternarysodor_core_3stagev1213922__WIRE__T_101 ),
    .__MUX_ternarysodor_core_3stagev1215923__WIRE__T_100(\CSRFile-csr___MUX_ternarysodor_core_3stagev1215923__WIRE__T_100 ),
    .__MUX_ternarysodor_core_3stagev1217924__WIRE__T_103(\CSRFile-csr___MUX_ternarysodor_core_3stagev1217924__WIRE__T_103 ),
    .__MUX_ternarysodor_core_3stagev1219925__WIRE__T_102(\CSRFile-csr___MUX_ternarysodor_core_3stagev1219925__WIRE__T_102 ),
    .__MUX_ternarysodor_core_3stagev1221926__WIRE__T_105(\CSRFile-csr___MUX_ternarysodor_core_3stagev1221926__WIRE__T_105 ),
    .__MUX_ternarysodor_core_3stagev1223927__WIRE__T_104(\CSRFile-csr___MUX_ternarysodor_core_3stagev1223927__WIRE__T_104 ),
    .__MUX_ternarysodor_core_3stagev1225928__WIRE__T_107(\CSRFile-csr___MUX_ternarysodor_core_3stagev1225928__WIRE__T_107 ),
    .__MUX_ternarysodor_core_3stagev1227929__WIRE__T_106(\CSRFile-csr___MUX_ternarysodor_core_3stagev1227929__WIRE__T_106 ),
    .__MUX_ternarysodor_core_3stagev1229930__WIRE__T_109(\CSRFile-csr___MUX_ternarysodor_core_3stagev1229930__WIRE__T_109 ),
    .__MUX_ternarysodor_core_3stagev1231931__WIRE__T_108(\CSRFile-csr___MUX_ternarysodor_core_3stagev1231931__WIRE__T_108 ),
    .__MUX_ternarysodor_core_3stagev1233932__WIRE__T_111(\CSRFile-csr___MUX_ternarysodor_core_3stagev1233932__WIRE__T_111 ),
    .__MUX_ternarysodor_core_3stagev1235933__WIRE__T_110(\CSRFile-csr___MUX_ternarysodor_core_3stagev1235933__WIRE__T_110 ),
    .__MUX_ternarysodor_core_3stagev1237934__WIRE__T_113(\CSRFile-csr___MUX_ternarysodor_core_3stagev1237934__WIRE__T_113 ),
    .__MUX_ternarysodor_core_3stagev1239935__WIRE__T_112(\CSRFile-csr___MUX_ternarysodor_core_3stagev1239935__WIRE__T_112 ),
    .__MUX_ternarysodor_core_3stagev1241936__WIRE__T_115(\CSRFile-csr___MUX_ternarysodor_core_3stagev1241936__WIRE__T_115 ),
    .__MUX_ternarysodor_core_3stagev1243937__WIRE__T_114(\CSRFile-csr___MUX_ternarysodor_core_3stagev1243937__WIRE__T_114 ),
    .__MUX_ternarysodor_core_3stagev1339984__WIRE__T_86(\CSRFile-csr___MUX_ternarysodor_core_3stagev1339984__WIRE__T_86 ),
    .__MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y(\CSRFile-csr___MUX_ternarysodor_core_3stagev14011025__WIRE_andsodor_core_3stagev14011024_Y ),
    .__MUX_ternarysodor_core_3stagev771634__WIRE__T(\CSRFile-csr___MUX_ternarysodor_core_3stagev771634__WIRE__T ),
    .__MUX_ternarysodor_core_3stagev778637__WIRE__T_5(\CSRFile-csr___MUX_ternarysodor_core_3stagev778637__WIRE__T_5 ),
    .__MUX_ternarysodor_core_3stagev945733__WIRE__T_167(\CSRFile-csr___MUX_ternarysodor_core_3stagev945733__WIRE__T_167 ),
    .__MUX_ternarysodor_core_3stagev947735__WIRE__T_166(\CSRFile-csr___MUX_ternarysodor_core_3stagev947735__WIRE__T_166 ),
    .__MUX_ternarysodor_core_3stagev954742__WIRE_io_exception(\CSRFile-csr___MUX_ternarysodor_core_3stagev954742__WIRE_io_exception ),
    .__MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y(\CSRFile-csr___MUX_ternarysodor_core_3stagev956745__WIRE_andsodor_core_3stagev956744_Y ),
    .__MUX_ternarysodor_core_3stagev959752__WIRE_insn_call(\CSRFile-csr___MUX_ternarysodor_core_3stagev959752__WIRE_insn_call ),
    .__MUX_ternarysodor_core_3stagev960753__WIRE_insn_break(\CSRFile-csr___MUX_ternarysodor_core_3stagev960753__WIRE_insn_break ),
    .__MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y(\CSRFile-csr___MUX_ternarysodor_core_3stagev961756__WIRE_orsodor_core_3stagev961755_Y ),
    .__MUX_ternarysodor_core_3stagev964759__WIRE__T_77(\CSRFile-csr___MUX_ternarysodor_core_3stagev964759__WIRE__T_77 ),
    .__MUX_ternarysodor_core_3stagev965760__WIRE__T_80(\CSRFile-csr___MUX_ternarysodor_core_3stagev965760__WIRE__T_80 ),
    .__MUX_ternarysodor_core_3stagev967762__WIRE__T_82(\CSRFile-csr___MUX_ternarysodor_core_3stagev967762__WIRE__T_82 ),
    .__MUX_ternarysodor_core_3stagev968763__WIRE__T_83(\CSRFile-csr___MUX_ternarysodor_core_3stagev968763__WIRE__T_83 ),
    .__MUX_ternarysodor_core_3stagev969764__WIRE__T_84(\CSRFile-csr___MUX_ternarysodor_core_3stagev969764__WIRE__T_84 ),
    .__MUX_ternarysodor_core_3stagev970765__WIRE__T_85(\CSRFile-csr___MUX_ternarysodor_core_3stagev970765__WIRE__T_85 ),
    .__MUX_ternarysodor_core_3stagev972767__WIRE__T_87(\CSRFile-csr___MUX_ternarysodor_core_3stagev972767__WIRE__T_87 ),
    .__MUX_ternarysodor_core_3stagev974769__WIRE__T_90(\CSRFile-csr___MUX_ternarysodor_core_3stagev974769__WIRE__T_90 ),
    .__MUX_ternarysodor_core_3stagev975770__WIRE__T_91(\CSRFile-csr___MUX_ternarysodor_core_3stagev975770__WIRE__T_91 ),
    .__MUX_ternarysodor_core_3stagev976771__WIRE__T_92(\CSRFile-csr___MUX_ternarysodor_core_3stagev976771__WIRE__T_92 ),
    .__MUX_ternarysodor_core_3stagev977772__WIRE__T_93(\CSRFile-csr___MUX_ternarysodor_core_3stagev977772__WIRE__T_93 ),
    .clock(clock),
    .io_decode_csr(csr_io_decode_csr),
    .io_eret(io_dat_csr_eret),
    .io_evec(csr_io_evec),
    .io_exception(csr_io_exception),
    .io_pc(csr_io_pc),
    .io_retire(csr_io_retire),
    .io_rw_cmd(csr_io_rw_cmd),
    .io_rw_rdata(csr_io_rw_rdata),
    .io_rw_wdata(csr_io_rw_wdata),
    .io_status_debug(csr_io_status_debug),
    .io_status_fs(csr_io_status_fs),
    .io_status_hie(csr_io_status_hie),
    .io_status_hpie(csr_io_status_hpie),
    .io_status_hpp(csr_io_status_hpp),
    .io_status_mie(csr_io_status_mie),
    .io_status_mpie(csr_io_status_mpie),
    .io_status_mpp(csr_io_status_mpp),
    .io_status_mprv(csr_io_status_mprv),
    .io_status_mxr(csr_io_status_mxr),
    .io_status_prv(csr_io_status_prv),
    .io_status_sd(csr_io_status_sd),
    .io_status_sie(csr_io_status_sie),
    .io_status_spie(csr_io_status_spie),
    .io_status_spp(csr_io_status_spp),
    .io_status_sum(csr_io_status_sum),
    .io_status_tsr(csr_io_status_tsr),
    .io_status_tvm(csr_io_status_tvm),
    .io_status_tw(csr_io_status_tw),
    .io_status_uie(csr_io_status_uie),
    .io_status_upie(csr_io_status_upie),
    .io_status_xs(csr_io_status_xs),
    .io_status_zero1(csr_io_status_zero1),
    .io_time(_T_89),
    .metaReset_CSRFile(metaReset_DatPath),
    .reset(reset)
  );
  assign __MUX_ternarysodor_core_3stagev198275__WIRE__T_77 = _T_77;
  assign __MUX_ternarysodor_core_3stagev189643__WIRE__T_11 = _T_11;
  assign __MUX_ternarysodor_core_3stagev189340__WIRE__T_78 = _T_78;
  assign __MUX_ternarysodor_core_3stagev189239__WIRE__T_79 = _T_79;
  assign __MUX_ternarysodor_core_3stagev189138__WIRE__T_80 = _T_80;
  assign __MUX_ternarysodor_core_3stagev188129__WIRE_io_ctl_brjmp_sel = io_ctl_brjmp_sel;
  assign __MUX_ternarysodor_core_3stagev187327__WIRE_io_imem_resp_bits_inst = io_imem_resp_bits_inst[31];
  assign __MUX_procmux1268__WIRE_regfile_MPORT_2_en = regfile_MPORT_2_en;
  assign __MUX_procmux1241__WIRE__T_49 = _T_49;
  assign __MUX_procmux1238__WIRE__T_5 = _T_5;
  assign __MUX_procmux1226__WIRE__T_54 = _T_54;
  assign _02_[30:0] = { _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31], _02_[31] };
  assign io_dmem_req_bits_typ = io_ctl_dmem_typ;
endmodule

(* hdlname = "\\FrontEnd" *)
(* src = "sodor_core_3stage.v:1.1-115.10" *)
module FrontEnd(clock, reset, io_cpu_req_valid, io_cpu_req_bits_pc, io_cpu_resp_ready, io_cpu_resp_valid, io_cpu_resp_bits_pc, io_cpu_resp_bits_inst, io_imem_req_bits_addr, io_imem_resp_bits_data, __MUX_procmux1220__WIRE_io_cpu_resp_ready, __MUX_procmux1216__WIRE_io_cpu_req_valid, metaReset_FrontEnd);
  (* src = "sodor_core_3stage.v:53.24-53.56" *)
  wire _00_;
  (* src = "sodor_core_3stage.v:53.39-53.56" *)
  wire _01_;
  (* src = "sodor_core_3stage.v:27.15-27.21" *)
  wire [31:0] _GEN_0;
  (* src = "sodor_core_3stage.v:28.9-28.15" *)
  wire _GEN_3;
  (* FrontEnd = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1216__WIRE_io_cpu_req_valid;
  wire __MUX_procmux1216__WIRE_io_cpu_req_valid;
  (* FrontEnd = 32'd1 *)
  (* mux_wire = 32'd1 *)
  output __MUX_procmux1220__WIRE_io_cpu_resp_ready;
  wire __MUX_procmux1220__WIRE_io_cpu_resp_ready;
  (* src = "sodor_core_3stage.v:2.17-2.22" *)
  input clock;
  wire clock;
  (* src = "sodor_core_3stage.v:26.15-26.26" *)
  wire [31:0] if_pc_plus4;
  (* src = "sodor_core_3stage.v:22.14-22.23" *)
  reg [31:0] if_reg_pc;
  (* src = "sodor_core_3stage.v:20.8-20.20" *)
  reg if_reg_valid;
  (* src = "sodor_core_3stage.v:5.17-5.35" *)
  input [31:0] io_cpu_req_bits_pc;
  wire [31:0] io_cpu_req_bits_pc;
  (* src = "sodor_core_3stage.v:4.17-4.33" *)
  input io_cpu_req_valid;
  wire io_cpu_req_valid;
  (* src = "sodor_core_3stage.v:9.17-9.38" *)
  output [31:0] io_cpu_resp_bits_inst;
  reg [31:0] io_cpu_resp_bits_inst;
  (* src = "sodor_core_3stage.v:8.17-8.36" *)
  output [31:0] io_cpu_resp_bits_pc;
  reg [31:0] io_cpu_resp_bits_pc;
  (* src = "sodor_core_3stage.v:6.17-6.34" *)
  input io_cpu_resp_ready;
  wire io_cpu_resp_ready;
  (* src = "sodor_core_3stage.v:7.17-7.34" *)
  output io_cpu_resp_valid;
  reg io_cpu_resp_valid;
  (* src = "sodor_core_3stage.v:10.17-10.38" *)
  output [31:0] io_imem_req_bits_addr;
  wire [31:0] io_imem_req_bits_addr;
  (* src = "sodor_core_3stage.v:11.17-11.39" *)
  input [31:0] io_imem_resp_bits_data;
  wire [31:0] io_imem_resp_bits_data;
  (* meta_reset = 32'd1 *)
  input metaReset_FrontEnd;
  wire metaReset_FrontEnd;
  (* reset_wire = 32'd1 *)
  (* src = "sodor_core_3stage.v:3.17-3.22" *)
  input reset;
  wire reset;
  assign if_pc_plus4 = if_reg_pc + (* src = "sodor_core_3stage.v:26.29-26.46" *) 32'd4;
  assign _00_ = if_reg_valid & (* src = "sodor_core_3stage.v:53.24-53.56" *) _01_;
  (* src = "sodor_core_3stage.v:33.3-61.6" *)
  always_ff @(posedge clock)
    if (io_cpu_resp_ready) io_cpu_resp_bits_pc <= if_reg_pc;
  (* src = "sodor_core_3stage.v:33.3-61.6" *)
  always_ff @(posedge clock)
    if (reset) io_cpu_resp_valid <= 1'h0;
    else if (io_cpu_resp_ready) io_cpu_resp_valid <= _00_;
  (* src = "sodor_core_3stage.v:33.3-61.6" *)
  always_ff @(posedge clock)
    if (io_cpu_resp_ready) io_cpu_resp_bits_inst <= io_imem_resp_bits_data;
  (* src = "sodor_core_3stage.v:33.3-61.6" *)
  always_ff @(posedge clock)
    if (reset) if_reg_valid <= 1'h0;
    else if_reg_valid <= _GEN_3;
  (* src = "sodor_core_3stage.v:33.3-61.6" *)
  always_ff @(posedge clock)
    if (reset) if_reg_pc <= 32'd2147483644;
    else if_reg_pc <= io_imem_req_bits_addr;
  assign _01_ = ~ (* src = "sodor_core_3stage.v:53.39-53.56" *) io_cpu_req_valid;
  assign _GEN_3 = io_cpu_resp_ready | (* src = "sodor_core_3stage.v:28.18-28.50" *) if_reg_valid;
  assign _GEN_0 = io_cpu_req_valid ? (* full_case = 32'd1 *) (* src = "sodor_core_3stage.v:43.13-43.29|sodor_core_3stage.v:43.9-47.12" *) io_cpu_req_bits_pc : if_pc_plus4;
  assign io_imem_req_bits_addr = io_cpu_resp_ready ? (* src = "sodor_core_3stage.v:41.18-41.35|sodor_core_3stage.v:41.14-49.8" *) _GEN_0 : if_reg_pc;
  assign __MUX_procmux1220__WIRE_io_cpu_resp_ready = io_cpu_resp_ready;
  assign __MUX_procmux1216__WIRE_io_cpu_req_valid = io_cpu_req_valid;
endmodule
