{
  "Top": "fft32",
  "RtlTop": "fft32",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft32_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z030",
    "Package": "-sbv485",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<axis_data, 0>&",
      "srcSize": "48",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top fft32 -name fft32"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft32"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2705",
    "Latency": "2704"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft32",
    "Version": "1.0",
    "DisplayName": "Fft32",
    "Revision": "2114142517",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft32_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/FFT32_sol.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fft32_data_real_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft32_dmul_64ns_64ns_64_7_max_dsp_1.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_1.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_3.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_5.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_7.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_8.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_bit_rev_assign_loop.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_input_loop.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_output_loop.vhd",
      "impl\/vhdl\/fft32_fft32_Pipeline_stage1_loop.vhd",
      "impl\/vhdl\/fft32_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.vhd",
      "impl\/vhdl\/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.vhd",
      "impl\/vhdl\/fft32_generic_sincos_16_4_s.vhd",
      "impl\/vhdl\/fft32_mac_muladd_4ns_16ns_18ns_18_4_1.vhd",
      "impl\/vhdl\/fft32_mac_muladd_16s_14s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mac_muladd_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mac_mulsub_16s_14s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mac_mulsub_16s_16s_28s_28_4_1.vhd",
      "impl\/vhdl\/fft32_mul_16ns_22ns_37_1_1.vhd",
      "impl\/vhdl\/fft32_mul_16s_14s_28_1_1.vhd",
      "impl\/vhdl\/fft32_mul_16s_16s_28_1_1.vhd",
      "impl\/vhdl\/fft32_sitodp_32ns_64_6_no_dsp_1.vhd",
      "impl\/vhdl\/fft32_stage0_real_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/fft32.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft32_data_real_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft32_dmul_64ns_64ns_64_7_max_dsp_1.v",
      "impl\/verilog\/fft32_fft32_Pipeline_1.v",
      "impl\/verilog\/fft32_fft32_Pipeline_3.v",
      "impl\/verilog\/fft32_fft32_Pipeline_5.v",
      "impl\/verilog\/fft32_fft32_Pipeline_7.v",
      "impl\/verilog\/fft32_fft32_Pipeline_8.v",
      "impl\/verilog\/fft32_fft32_Pipeline_bit_rev_assign_loop.v",
      "impl\/verilog\/fft32_fft32_Pipeline_input_loop.v",
      "impl\/verilog\/fft32_fft32_Pipeline_output_loop.v",
      "impl\/verilog\/fft32_fft32_Pipeline_stage1_loop.v",
      "impl\/verilog\/fft32_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.v",
      "impl\/verilog\/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.dat",
      "impl\/verilog\/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.v",
      "impl\/verilog\/fft32_generic_sincos_16_4_s.v",
      "impl\/verilog\/fft32_mac_muladd_4ns_16ns_18ns_18_4_1.v",
      "impl\/verilog\/fft32_mac_muladd_16s_14s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mac_muladd_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mac_mulsub_16s_14s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mac_mulsub_16s_16s_28s_28_4_1.v",
      "impl\/verilog\/fft32_mul_16ns_22ns_37_1_1.v",
      "impl\/verilog\/fft32_mul_16s_14s_28_1_1.v",
      "impl\/verilog\/fft32_mul_16s_16s_28_1_1.v",
      "impl\/verilog\/fft32_sitodp_32ns_64_6_no_dsp_1.v",
      "impl\/verilog\/fft32_stage0_real_RAM_AUTO_1R1W.v",
      "impl\/verilog\/fft32.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip.tcl",
      "impl\/misc\/fft32_sitodp_32ns_64_6_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fft32.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft32_sitodp_32ns_64_6_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name fft32_sitodp_32ns_64_6_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_stream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "in_stream_",
      "portMap": {
        "in_stream_dout": "RD_DATA",
        "in_stream_empty_n": "EMPTY_N",
        "in_stream_read": "RD_EN"
      },
      "ports": [
        "in_stream_dout",
        "in_stream_empty_n",
        "in_stream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "33",
      "portPrefix": "out_stream_",
      "portMap": {
        "out_stream_din": "WR_DATA",
        "out_stream_full_n": "FULL_N",
        "out_stream_write": "WR_EN"
      },
      "ports": [
        "out_stream_din",
        "out_stream_full_n",
        "out_stream_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_dout": {
      "dir": "in",
      "width": "33"
    },
    "in_stream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_read": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_din": {
      "dir": "out",
      "width": "33"
    },
    "out_stream_full_n": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fft32",
      "Instances": [
        {
          "ModuleName": "fft32_Pipeline_1",
          "InstanceName": "grp_fft32_Pipeline_1_fu_479"
        },
        {
          "ModuleName": "fft32_Pipeline_input_loop",
          "InstanceName": "grp_fft32_Pipeline_input_loop_fu_487"
        },
        {
          "ModuleName": "fft32_Pipeline_3",
          "InstanceName": "grp_fft32_Pipeline_3_fu_495"
        },
        {
          "ModuleName": "fft32_Pipeline_5",
          "InstanceName": "grp_fft32_Pipeline_5_fu_501"
        },
        {
          "ModuleName": "fft32_Pipeline_7",
          "InstanceName": "grp_fft32_Pipeline_7_fu_507"
        },
        {
          "ModuleName": "fft32_Pipeline_bit_rev_assign_loop",
          "InstanceName": "grp_fft32_Pipeline_bit_rev_assign_loop_fu_513"
        },
        {
          "ModuleName": "fft32_Pipeline_stage1_loop",
          "InstanceName": "grp_fft32_Pipeline_stage1_loop_fu_521"
        },
        {
          "ModuleName": "fft32_Pipeline_8",
          "InstanceName": "grp_fft32_Pipeline_8_fu_529"
        },
        {
          "ModuleName": "generic_sincos_16_4_s",
          "InstanceName": "grp_generic_sincos_16_4_s_fu_545",
          "Instances": [{
              "ModuleName": "generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1",
              "InstanceName": "grp_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_fu_76"
            }]
        },
        {
          "ModuleName": "fft32_Pipeline_output_loop",
          "InstanceName": "grp_fft32_Pipeline_output_loop_fu_552"
        }
      ]
    },
    "Info": {
      "fft32_Pipeline_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_input_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_bit_rev_assign_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_stage1_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "generic_sincos_16_4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32_Pipeline_output_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft32": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "fft32_Pipeline_1": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_input_loop": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.799"
        },
        "Loops": [{
            "Name": "input_loop",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "77",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_3": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_bit_rev_assign_loop": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "bit_rev_assign_loop",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_5": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_stage1_loop": {
        "Latency": {
          "LatencyBest": "36",
          "LatencyAvg": "36",
          "LatencyWorst": "36",
          "PipelineII": "36",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.476"
        },
        "Loops": [{
            "Name": "stage1_loop",
            "TripCount": "8",
            "Latency": "34",
            "PipelineII": "4",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "255",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "758",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_7": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.368"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "32",
            "Latency": "31",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "7",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "53",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_8": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.958"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "69",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "170",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1": {
        "Latency": {
          "LatencyBest": "22",
          "LatencyAvg": "22",
          "LatencyWorst": "22",
          "PipelineII": "22",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.935"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_87_1",
            "TripCount": "18",
            "Latency": "20",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "~0",
          "FF": "129",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "399",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "generic_sincos_16_4_s": {
        "Latency": {
          "LatencyBest": "29",
          "LatencyAvg": "29",
          "LatencyWorst": "29",
          "PipelineII": "29",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.935"
        },
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "~0",
          "DSP": "2",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "~0",
          "FF": "226",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "769",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32_Pipeline_output_loop": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "34",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.799"
        },
        "Loops": [{
            "Name": "output_loop",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "157200",
          "UTIL_FF": "~0",
          "LUT": "91",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fft32": {
        "Latency": {
          "LatencyBest": "2704",
          "LatencyAvg": "2704",
          "LatencyWorst": "2704",
          "PipelineII": "2705",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.887"
        },
        "Loops": [
          {
            "Name": "stage2_loop",
            "TripCount": "8",
            "Latency": "1592",
            "PipelineII": "",
            "PipelineDepth": "199",
            "Loops": [{
                "Name": "twiddle_loop",
                "TripCount": "3",
                "Latency": "180",
                "PipelineII": "",
                "PipelineDepth": "60"
              }]
          },
          {
            "Name": "stage3_loop",
            "TripCount": "16",
            "Latency": "896",
            "PipelineII": "",
            "PipelineDepth": "56"
          }
        ],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "530",
          "UTIL_BRAM": "~0",
          "DSP": "29",
          "AVAIL_DSP": "400",
          "UTIL_DSP": "7",
          "FF": "2763",
          "AVAIL_FF": "157200",
          "UTIL_FF": "1",
          "LUT": "6112",
          "AVAIL_LUT": "78600",
          "UTIL_LUT": "7",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-24 22:37:20 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
