-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    col_sum_lane_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_1_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_2_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_3_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_4_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_5_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_6_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_7_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_8_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_9_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_10_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_11_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_12_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_13_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_14_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_15_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_16_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_17_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_18_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_19_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_20_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_21_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_22_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_23_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_24_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_25_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_26_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_27_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_28_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_29_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_30_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_31_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_32_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_33_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_34_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_35_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_36_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_37_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_38_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_39_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_40_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_41_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_42_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_43_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_44_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_45_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_46_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_47_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_48_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_49_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_50_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_51_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_52_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_53_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_54_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_55_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_56_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_57_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_58_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_59_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_60_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_61_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_62_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    col_sum_lane_63_load_reload : IN STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_63_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_63_out_ap_vld : OUT STD_LOGIC;
    scale_lane_62_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_62_out_ap_vld : OUT STD_LOGIC;
    scale_lane_61_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_61_out_ap_vld : OUT STD_LOGIC;
    scale_lane_60_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_60_out_ap_vld : OUT STD_LOGIC;
    scale_lane_59_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_59_out_ap_vld : OUT STD_LOGIC;
    scale_lane_58_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_58_out_ap_vld : OUT STD_LOGIC;
    scale_lane_57_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_57_out_ap_vld : OUT STD_LOGIC;
    scale_lane_56_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_56_out_ap_vld : OUT STD_LOGIC;
    scale_lane_55_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_55_out_ap_vld : OUT STD_LOGIC;
    scale_lane_54_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_54_out_ap_vld : OUT STD_LOGIC;
    scale_lane_53_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_53_out_ap_vld : OUT STD_LOGIC;
    scale_lane_52_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_52_out_ap_vld : OUT STD_LOGIC;
    scale_lane_51_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_51_out_ap_vld : OUT STD_LOGIC;
    scale_lane_50_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_50_out_ap_vld : OUT STD_LOGIC;
    scale_lane_49_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_49_out_ap_vld : OUT STD_LOGIC;
    scale_lane_48_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_48_out_ap_vld : OUT STD_LOGIC;
    scale_lane_47_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_47_out_ap_vld : OUT STD_LOGIC;
    scale_lane_46_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_46_out_ap_vld : OUT STD_LOGIC;
    scale_lane_45_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_45_out_ap_vld : OUT STD_LOGIC;
    scale_lane_44_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_44_out_ap_vld : OUT STD_LOGIC;
    scale_lane_43_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_43_out_ap_vld : OUT STD_LOGIC;
    scale_lane_42_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_42_out_ap_vld : OUT STD_LOGIC;
    scale_lane_41_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_41_out_ap_vld : OUT STD_LOGIC;
    scale_lane_40_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_40_out_ap_vld : OUT STD_LOGIC;
    scale_lane_39_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_39_out_ap_vld : OUT STD_LOGIC;
    scale_lane_38_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_38_out_ap_vld : OUT STD_LOGIC;
    scale_lane_37_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_37_out_ap_vld : OUT STD_LOGIC;
    scale_lane_36_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_36_out_ap_vld : OUT STD_LOGIC;
    scale_lane_35_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_35_out_ap_vld : OUT STD_LOGIC;
    scale_lane_34_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_34_out_ap_vld : OUT STD_LOGIC;
    scale_lane_33_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_33_out_ap_vld : OUT STD_LOGIC;
    scale_lane_32_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_32_out_ap_vld : OUT STD_LOGIC;
    scale_lane_31_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_31_out_ap_vld : OUT STD_LOGIC;
    scale_lane_30_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_30_out_ap_vld : OUT STD_LOGIC;
    scale_lane_29_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_29_out_ap_vld : OUT STD_LOGIC;
    scale_lane_28_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_28_out_ap_vld : OUT STD_LOGIC;
    scale_lane_27_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_27_out_ap_vld : OUT STD_LOGIC;
    scale_lane_26_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_26_out_ap_vld : OUT STD_LOGIC;
    scale_lane_25_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_25_out_ap_vld : OUT STD_LOGIC;
    scale_lane_24_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_24_out_ap_vld : OUT STD_LOGIC;
    scale_lane_23_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_23_out_ap_vld : OUT STD_LOGIC;
    scale_lane_22_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_22_out_ap_vld : OUT STD_LOGIC;
    scale_lane_21_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_21_out_ap_vld : OUT STD_LOGIC;
    scale_lane_20_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_20_out_ap_vld : OUT STD_LOGIC;
    scale_lane_19_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_19_out_ap_vld : OUT STD_LOGIC;
    scale_lane_18_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_18_out_ap_vld : OUT STD_LOGIC;
    scale_lane_17_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_17_out_ap_vld : OUT STD_LOGIC;
    scale_lane_16_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_16_out_ap_vld : OUT STD_LOGIC;
    scale_lane_15_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_15_out_ap_vld : OUT STD_LOGIC;
    scale_lane_14_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_14_out_ap_vld : OUT STD_LOGIC;
    scale_lane_13_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_13_out_ap_vld : OUT STD_LOGIC;
    scale_lane_12_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_12_out_ap_vld : OUT STD_LOGIC;
    scale_lane_11_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_11_out_ap_vld : OUT STD_LOGIC;
    scale_lane_10_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_10_out_ap_vld : OUT STD_LOGIC;
    scale_lane_9_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_9_out_ap_vld : OUT STD_LOGIC;
    scale_lane_8_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_8_out_ap_vld : OUT STD_LOGIC;
    scale_lane_7_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_7_out_ap_vld : OUT STD_LOGIC;
    scale_lane_6_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_6_out_ap_vld : OUT STD_LOGIC;
    scale_lane_5_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_5_out_ap_vld : OUT STD_LOGIC;
    scale_lane_4_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_4_out_ap_vld : OUT STD_LOGIC;
    scale_lane_3_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_3_out_ap_vld : OUT STD_LOGIC;
    scale_lane_2_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_2_out_ap_vld : OUT STD_LOGIC;
    scale_lane_1_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_1_out_ap_vld : OUT STD_LOGIC;
    scale_lane_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    scale_lane_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_77_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv38_0 : STD_LOGIC_VECTOR (37 downto 0) := "00000000000000000000000000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln77_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal b_fu_324 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal add_ln77_fu_1430_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_b_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_lane_fu_328 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_fu_1544_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln77_fu_1436_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal scale_lane_1_fu_332 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_2_fu_336 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_3_fu_340 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_4_fu_344 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_5_fu_348 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_6_fu_352 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_7_fu_356 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_8_fu_360 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_1_fu_1652_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_9_fu_364 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_10_fu_368 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_11_fu_372 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_12_fu_376 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_13_fu_380 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_14_fu_384 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_15_fu_388 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_16_fu_392 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_2_fu_1760_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_17_fu_396 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_18_fu_400 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_19_fu_404 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_20_fu_408 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_21_fu_412 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_22_fu_416 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_23_fu_420 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_24_fu_424 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_3_fu_1868_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_25_fu_428 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_26_fu_432 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_27_fu_436 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_28_fu_440 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_29_fu_444 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_30_fu_448 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_31_fu_452 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_32_fu_456 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_4_fu_1976_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_33_fu_460 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_34_fu_464 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_35_fu_468 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_36_fu_472 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_37_fu_476 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_38_fu_480 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_39_fu_484 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_40_fu_488 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_5_fu_2084_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_41_fu_492 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_42_fu_496 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_43_fu_500 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_44_fu_504 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_45_fu_508 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_46_fu_512 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_47_fu_516 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_48_fu_520 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_6_fu_2192_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_49_fu_524 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_50_fu_528 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_51_fu_532 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_52_fu_536 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_53_fu_540 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_54_fu_544 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_55_fu_548 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_56_fu_552 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal sext_ln81_7_fu_2300_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal scale_lane_57_fu_556 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_58_fu_560 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_59_fu_564 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_60_fu_568 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_61_fu_572 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_62_fu_576 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal scale_lane_63_fu_580 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal tmp_2_fu_1440_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_2_fu_1440_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1_fu_1480_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_fu_1496_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_12_fu_1502_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_fu_1512_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_1522_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_1_fu_1516_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_1_fu_1532_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_64_fu_1536_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_6_fu_1548_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_1548_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_1_fu_1588_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_2_fu_1604_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_15_fu_1610_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_2_fu_1620_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_1630_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1596_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_3_fu_1624_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_3_fu_1640_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_65_fu_1644_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_s_fu_1656_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_s_fu_1656_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_2_fu_1696_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_4_fu_1712_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_18_fu_1718_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_4_fu_1728_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_19_fu_1738_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_5_fu_1732_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_5_fu_1748_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_66_fu_1752_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_fu_1764_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_13_fu_1764_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_3_fu_1804_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_6_fu_1820_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_20_fu_1826_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_6_fu_1836_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_1846_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1812_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_7_fu_1840_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_7_fu_1856_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_67_fu_1860_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_1872_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_17_fu_1872_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_4_fu_1912_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_8_fu_1928_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_23_fu_1934_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_8_fu_1944_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_fu_1954_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_1920_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_9_fu_1948_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_9_fu_1964_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_68_fu_1968_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_1980_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_21_fu_1980_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_5_fu_2020_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_10_fu_2036_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_26_fu_2042_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_10_fu_2052_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_fu_2062_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_2028_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_11_fu_2056_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_11_fu_2072_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_69_fu_2076_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_25_fu_2088_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_25_fu_2088_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_6_fu_2128_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_12_fu_2144_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_28_fu_2150_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_12_fu_2160_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_2170_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_2136_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_13_fu_2164_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_13_fu_2180_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_70_fu_2184_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_fu_2196_p17 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_29_fu_2196_p19 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln81_7_fu_2236_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal sub_ln81_14_fu_2252_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_31_fu_2258_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln81_14_fu_2268_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_32_fu_2278_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_2244_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln81_15_fu_2272_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln81_15_fu_2288_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal scale_lane_71_fu_2292_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_2_fu_1440_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_1440_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_6_fu_1548_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_s_fu_1656_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_13_fu_1764_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_17_fu_1872_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_21_fu_1980_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_2088_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_29_fu_2196_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_sparsemux_17_3_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_17_3_24_1_1_U111 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_load_reload,
        din1 => col_sum_lane_1_load_reload,
        din2 => col_sum_lane_2_load_reload,
        din3 => col_sum_lane_3_load_reload,
        din4 => col_sum_lane_4_load_reload,
        din5 => col_sum_lane_5_load_reload,
        din6 => col_sum_lane_6_load_reload,
        din7 => col_sum_lane_7_load_reload,
        def => tmp_2_fu_1440_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_2_fu_1440_p19);

    sparsemux_17_3_24_1_1_U112 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_8_load_reload,
        din1 => col_sum_lane_9_load_reload,
        din2 => col_sum_lane_10_load_reload,
        din3 => col_sum_lane_11_load_reload,
        din4 => col_sum_lane_12_load_reload,
        din5 => col_sum_lane_13_load_reload,
        din6 => col_sum_lane_14_load_reload,
        din7 => col_sum_lane_15_load_reload,
        def => tmp_6_fu_1548_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_6_fu_1548_p19);

    sparsemux_17_3_24_1_1_U113 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_16_load_reload,
        din1 => col_sum_lane_17_load_reload,
        din2 => col_sum_lane_18_load_reload,
        din3 => col_sum_lane_19_load_reload,
        din4 => col_sum_lane_20_load_reload,
        din5 => col_sum_lane_21_load_reload,
        din6 => col_sum_lane_22_load_reload,
        din7 => col_sum_lane_23_load_reload,
        def => tmp_s_fu_1656_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_s_fu_1656_p19);

    sparsemux_17_3_24_1_1_U114 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_24_load_reload,
        din1 => col_sum_lane_25_load_reload,
        din2 => col_sum_lane_26_load_reload,
        din3 => col_sum_lane_27_load_reload,
        din4 => col_sum_lane_28_load_reload,
        din5 => col_sum_lane_29_load_reload,
        din6 => col_sum_lane_30_load_reload,
        din7 => col_sum_lane_31_load_reload,
        def => tmp_13_fu_1764_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_13_fu_1764_p19);

    sparsemux_17_3_24_1_1_U115 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_32_load_reload,
        din1 => col_sum_lane_33_load_reload,
        din2 => col_sum_lane_34_load_reload,
        din3 => col_sum_lane_35_load_reload,
        din4 => col_sum_lane_36_load_reload,
        din5 => col_sum_lane_37_load_reload,
        din6 => col_sum_lane_38_load_reload,
        din7 => col_sum_lane_39_load_reload,
        def => tmp_17_fu_1872_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_17_fu_1872_p19);

    sparsemux_17_3_24_1_1_U116 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_40_load_reload,
        din1 => col_sum_lane_41_load_reload,
        din2 => col_sum_lane_42_load_reload,
        din3 => col_sum_lane_43_load_reload,
        din4 => col_sum_lane_44_load_reload,
        din5 => col_sum_lane_45_load_reload,
        din6 => col_sum_lane_46_load_reload,
        din7 => col_sum_lane_47_load_reload,
        def => tmp_21_fu_1980_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_21_fu_1980_p19);

    sparsemux_17_3_24_1_1_U117 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_48_load_reload,
        din1 => col_sum_lane_49_load_reload,
        din2 => col_sum_lane_50_load_reload,
        din3 => col_sum_lane_51_load_reload,
        din4 => col_sum_lane_52_load_reload,
        din5 => col_sum_lane_53_load_reload,
        din6 => col_sum_lane_54_load_reload,
        din7 => col_sum_lane_55_load_reload,
        def => tmp_25_fu_2088_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_25_fu_2088_p19);

    sparsemux_17_3_24_1_1_U118 : component top_kernel_sparsemux_17_3_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 24,
        CASE1 => "001",
        din1_WIDTH => 24,
        CASE2 => "010",
        din2_WIDTH => 24,
        CASE3 => "011",
        din3_WIDTH => 24,
        CASE4 => "100",
        din4_WIDTH => 24,
        CASE5 => "101",
        din5_WIDTH => 24,
        CASE6 => "110",
        din6_WIDTH => 24,
        CASE7 => "111",
        din7_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 3,
        dout_WIDTH => 24)
    port map (
        din0 => col_sum_lane_56_load_reload,
        din1 => col_sum_lane_57_load_reload,
        din2 => col_sum_lane_58_load_reload,
        din3 => col_sum_lane_59_load_reload,
        din4 => col_sum_lane_60_load_reload,
        din5 => col_sum_lane_61_load_reload,
        din6 => col_sum_lane_62_load_reload,
        din7 => col_sum_lane_63_load_reload,
        def => tmp_29_fu_2196_p17,
        sel => trunc_ln77_fu_1436_p1,
        dout => tmp_29_fu_2196_p19);

    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    b_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln77_fu_1424_p2 = ap_const_lv1_0)) then 
                    b_fu_324 <= add_ln77_fu_1430_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    b_fu_324 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_10_fu_368 <= sext_ln81_1_fu_1652_p1;
                scale_lane_18_fu_400 <= sext_ln81_2_fu_1760_p1;
                scale_lane_26_fu_432 <= sext_ln81_3_fu_1868_p1;
                scale_lane_2_fu_336 <= sext_ln81_fu_1544_p1;
                scale_lane_34_fu_464 <= sext_ln81_4_fu_1976_p1;
                scale_lane_42_fu_496 <= sext_ln81_5_fu_2084_p1;
                scale_lane_50_fu_528 <= sext_ln81_6_fu_2192_p1;
                scale_lane_58_fu_560 <= sext_ln81_7_fu_2300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_11_fu_372 <= sext_ln81_1_fu_1652_p1;
                scale_lane_19_fu_404 <= sext_ln81_2_fu_1760_p1;
                scale_lane_27_fu_436 <= sext_ln81_3_fu_1868_p1;
                scale_lane_35_fu_468 <= sext_ln81_4_fu_1976_p1;
                scale_lane_3_fu_340 <= sext_ln81_fu_1544_p1;
                scale_lane_43_fu_500 <= sext_ln81_5_fu_2084_p1;
                scale_lane_51_fu_532 <= sext_ln81_6_fu_2192_p1;
                scale_lane_59_fu_564 <= sext_ln81_7_fu_2300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_12_fu_376 <= sext_ln81_1_fu_1652_p1;
                scale_lane_20_fu_408 <= sext_ln81_2_fu_1760_p1;
                scale_lane_28_fu_440 <= sext_ln81_3_fu_1868_p1;
                scale_lane_36_fu_472 <= sext_ln81_4_fu_1976_p1;
                scale_lane_44_fu_504 <= sext_ln81_5_fu_2084_p1;
                scale_lane_4_fu_344 <= sext_ln81_fu_1544_p1;
                scale_lane_52_fu_536 <= sext_ln81_6_fu_2192_p1;
                scale_lane_60_fu_568 <= sext_ln81_7_fu_2300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_13_fu_380 <= sext_ln81_1_fu_1652_p1;
                scale_lane_21_fu_412 <= sext_ln81_2_fu_1760_p1;
                scale_lane_29_fu_444 <= sext_ln81_3_fu_1868_p1;
                scale_lane_37_fu_476 <= sext_ln81_4_fu_1976_p1;
                scale_lane_45_fu_508 <= sext_ln81_5_fu_2084_p1;
                scale_lane_53_fu_540 <= sext_ln81_6_fu_2192_p1;
                scale_lane_5_fu_348 <= sext_ln81_fu_1544_p1;
                scale_lane_61_fu_572 <= sext_ln81_7_fu_2300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_14_fu_384 <= sext_ln81_1_fu_1652_p1;
                scale_lane_22_fu_416 <= sext_ln81_2_fu_1760_p1;
                scale_lane_30_fu_448 <= sext_ln81_3_fu_1868_p1;
                scale_lane_38_fu_480 <= sext_ln81_4_fu_1976_p1;
                scale_lane_46_fu_512 <= sext_ln81_5_fu_2084_p1;
                scale_lane_54_fu_544 <= sext_ln81_6_fu_2192_p1;
                scale_lane_62_fu_576 <= sext_ln81_7_fu_2300_p1;
                scale_lane_6_fu_352 <= sext_ln81_fu_1544_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_7) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_15_fu_388 <= sext_ln81_1_fu_1652_p1;
                scale_lane_23_fu_420 <= sext_ln81_2_fu_1760_p1;
                scale_lane_31_fu_452 <= sext_ln81_3_fu_1868_p1;
                scale_lane_39_fu_484 <= sext_ln81_4_fu_1976_p1;
                scale_lane_47_fu_516 <= sext_ln81_5_fu_2084_p1;
                scale_lane_55_fu_548 <= sext_ln81_6_fu_2192_p1;
                scale_lane_63_fu_580 <= sext_ln81_7_fu_2300_p1;
                scale_lane_7_fu_356 <= sext_ln81_fu_1544_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_16_fu_392 <= sext_ln81_2_fu_1760_p1;
                scale_lane_24_fu_424 <= sext_ln81_3_fu_1868_p1;
                scale_lane_32_fu_456 <= sext_ln81_4_fu_1976_p1;
                scale_lane_40_fu_488 <= sext_ln81_5_fu_2084_p1;
                scale_lane_48_fu_520 <= sext_ln81_6_fu_2192_p1;
                scale_lane_56_fu_552 <= sext_ln81_7_fu_2300_p1;
                scale_lane_8_fu_360 <= sext_ln81_1_fu_1652_p1;
                scale_lane_fu_328 <= sext_ln81_fu_1544_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_0) and (trunc_ln77_fu_1436_p1 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                scale_lane_17_fu_396 <= sext_ln81_2_fu_1760_p1;
                scale_lane_1_fu_332 <= sext_ln81_fu_1544_p1;
                scale_lane_25_fu_428 <= sext_ln81_3_fu_1868_p1;
                scale_lane_33_fu_460 <= sext_ln81_4_fu_1976_p1;
                scale_lane_41_fu_492 <= sext_ln81_5_fu_2084_p1;
                scale_lane_49_fu_524 <= sext_ln81_6_fu_2192_p1;
                scale_lane_57_fu_556 <= sext_ln81_7_fu_2300_p1;
                scale_lane_9_fu_364 <= sext_ln81_1_fu_1652_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln77_fu_1430_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_b_1) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start_int = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2)
    begin
        if (((icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_b_1_assign_proc : process(ap_CS_fsm_state1, b_fu_324, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_b_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_b_1 <= b_fu_324;
        end if; 
    end process;

    icmp_ln77_fu_1424_p2 <= "1" when (ap_sig_allocacmp_b_1 = ap_const_lv4_8) else "0";
    scale_lane_10_out <= scale_lane_10_fu_368;

    scale_lane_10_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_10_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_11_out <= scale_lane_11_fu_372;

    scale_lane_11_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_11_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_12_out <= scale_lane_12_fu_376;

    scale_lane_12_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_12_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_13_out <= scale_lane_13_fu_380;

    scale_lane_13_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_13_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_14_out <= scale_lane_14_fu_384;

    scale_lane_14_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_14_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_15_out <= scale_lane_15_fu_388;

    scale_lane_15_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_15_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_16_out <= scale_lane_16_fu_392;

    scale_lane_16_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_16_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_16_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_17_out <= scale_lane_17_fu_396;

    scale_lane_17_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_17_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_17_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_18_out <= scale_lane_18_fu_400;

    scale_lane_18_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_18_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_18_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_19_out <= scale_lane_19_fu_404;

    scale_lane_19_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_19_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_19_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_1_out <= scale_lane_1_fu_332;

    scale_lane_1_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_1_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_20_out <= scale_lane_20_fu_408;

    scale_lane_20_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_20_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_20_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_21_out <= scale_lane_21_fu_412;

    scale_lane_21_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_21_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_21_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_22_out <= scale_lane_22_fu_416;

    scale_lane_22_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_22_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_22_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_23_out <= scale_lane_23_fu_420;

    scale_lane_23_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_23_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_23_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_24_out <= scale_lane_24_fu_424;

    scale_lane_24_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_24_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_24_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_25_out <= scale_lane_25_fu_428;

    scale_lane_25_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_25_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_25_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_26_out <= scale_lane_26_fu_432;

    scale_lane_26_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_26_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_26_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_27_out <= scale_lane_27_fu_436;

    scale_lane_27_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_27_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_27_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_28_out <= scale_lane_28_fu_440;

    scale_lane_28_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_28_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_28_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_29_out <= scale_lane_29_fu_444;

    scale_lane_29_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_29_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_29_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_2_out <= scale_lane_2_fu_336;

    scale_lane_2_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_2_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_30_out <= scale_lane_30_fu_448;

    scale_lane_30_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_30_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_30_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_31_out <= scale_lane_31_fu_452;

    scale_lane_31_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_31_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_31_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_32_out <= scale_lane_32_fu_456;

    scale_lane_32_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_32_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_32_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_33_out <= scale_lane_33_fu_460;

    scale_lane_33_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_33_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_33_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_34_out <= scale_lane_34_fu_464;

    scale_lane_34_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_34_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_34_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_35_out <= scale_lane_35_fu_468;

    scale_lane_35_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_35_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_35_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_36_out <= scale_lane_36_fu_472;

    scale_lane_36_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_36_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_36_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_37_out <= scale_lane_37_fu_476;

    scale_lane_37_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_37_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_37_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_38_out <= scale_lane_38_fu_480;

    scale_lane_38_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_38_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_38_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_39_out <= scale_lane_39_fu_484;

    scale_lane_39_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_39_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_39_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_3_out <= scale_lane_3_fu_340;

    scale_lane_3_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_3_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_3_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_40_out <= scale_lane_40_fu_488;

    scale_lane_40_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_40_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_40_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_41_out <= scale_lane_41_fu_492;

    scale_lane_41_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_41_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_41_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_42_out <= scale_lane_42_fu_496;

    scale_lane_42_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_42_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_42_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_43_out <= scale_lane_43_fu_500;

    scale_lane_43_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_43_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_43_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_44_out <= scale_lane_44_fu_504;

    scale_lane_44_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_44_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_44_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_45_out <= scale_lane_45_fu_508;

    scale_lane_45_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_45_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_45_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_46_out <= scale_lane_46_fu_512;

    scale_lane_46_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_46_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_46_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_47_out <= scale_lane_47_fu_516;

    scale_lane_47_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_47_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_47_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_48_out <= scale_lane_48_fu_520;

    scale_lane_48_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_48_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_48_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_49_out <= scale_lane_49_fu_524;

    scale_lane_49_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_49_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_49_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_4_out <= scale_lane_4_fu_344;

    scale_lane_4_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_4_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_4_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_50_out <= scale_lane_50_fu_528;

    scale_lane_50_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_50_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_50_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_51_out <= scale_lane_51_fu_532;

    scale_lane_51_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_51_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_51_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_52_out <= scale_lane_52_fu_536;

    scale_lane_52_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_52_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_52_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_53_out <= scale_lane_53_fu_540;

    scale_lane_53_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_53_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_53_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_54_out <= scale_lane_54_fu_544;

    scale_lane_54_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_54_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_54_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_55_out <= scale_lane_55_fu_548;

    scale_lane_55_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_55_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_55_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_56_out <= scale_lane_56_fu_552;

    scale_lane_56_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_56_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_56_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_57_out <= scale_lane_57_fu_556;

    scale_lane_57_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_57_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_57_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_58_out <= scale_lane_58_fu_560;

    scale_lane_58_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_58_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_58_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_59_out <= scale_lane_59_fu_564;

    scale_lane_59_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_59_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_59_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_5_out <= scale_lane_5_fu_348;

    scale_lane_5_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_5_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_5_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_60_out <= scale_lane_60_fu_568;

    scale_lane_60_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_60_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_60_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_61_out <= scale_lane_61_fu_572;

    scale_lane_61_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_61_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_61_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_62_out <= scale_lane_62_fu_576;

    scale_lane_62_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_62_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_62_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_63_out <= scale_lane_63_fu_580;

    scale_lane_63_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_63_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_63_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_64_fu_1536_p3 <= 
        sub_ln81_1_fu_1516_p2 when (tmp_fu_1488_p3(0) = '1') else 
        zext_ln81_1_fu_1532_p1;
    scale_lane_65_fu_1644_p3 <= 
        sub_ln81_3_fu_1624_p2 when (tmp_33_fu_1596_p3(0) = '1') else 
        zext_ln81_3_fu_1640_p1;
    scale_lane_66_fu_1752_p3 <= 
        sub_ln81_5_fu_1732_p2 when (tmp_34_fu_1704_p3(0) = '1') else 
        zext_ln81_5_fu_1748_p1;
    scale_lane_67_fu_1860_p3 <= 
        sub_ln81_7_fu_1840_p2 when (tmp_35_fu_1812_p3(0) = '1') else 
        zext_ln81_7_fu_1856_p1;
    scale_lane_68_fu_1968_p3 <= 
        sub_ln81_9_fu_1948_p2 when (tmp_36_fu_1920_p3(0) = '1') else 
        zext_ln81_9_fu_1964_p1;
    scale_lane_69_fu_2076_p3 <= 
        sub_ln81_11_fu_2056_p2 when (tmp_37_fu_2028_p3(0) = '1') else 
        zext_ln81_11_fu_2072_p1;
    scale_lane_6_out <= scale_lane_6_fu_352;

    scale_lane_6_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_6_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_6_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_70_fu_2184_p3 <= 
        sub_ln81_13_fu_2164_p2 when (tmp_38_fu_2136_p3(0) = '1') else 
        zext_ln81_13_fu_2180_p1;
    scale_lane_71_fu_2292_p3 <= 
        sub_ln81_15_fu_2272_p2 when (tmp_39_fu_2244_p3(0) = '1') else 
        zext_ln81_15_fu_2288_p1;
    scale_lane_7_out <= scale_lane_7_fu_356;

    scale_lane_7_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_7_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_7_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_8_out <= scale_lane_8_fu_360;

    scale_lane_8_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_8_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_8_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_9_out <= scale_lane_9_fu_364;

    scale_lane_9_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_9_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_9_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    scale_lane_out <= scale_lane_fu_328;

    scale_lane_out_ap_vld_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, icmp_ln77_fu_1424_p2, ap_loop_exit_ready)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (icmp_ln77_fu_1424_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            scale_lane_out_ap_vld <= ap_const_logic_1;
        else 
            scale_lane_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln81_1_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_65_fu_1644_p3),24));

        sext_ln81_2_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_66_fu_1752_p3),24));

        sext_ln81_3_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_67_fu_1860_p3),24));

        sext_ln81_4_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_68_fu_1968_p3),24));

        sext_ln81_5_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_69_fu_2076_p3),24));

        sext_ln81_6_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_70_fu_2184_p3),24));

        sext_ln81_7_fu_2300_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_71_fu_2292_p3),24));

        sext_ln81_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(scale_lane_64_fu_1536_p3),24));

    shl_ln1_fu_1480_p3 <= (tmp_2_fu_1440_p19 & ap_const_lv14_0);
    shl_ln81_1_fu_1588_p3 <= (tmp_6_fu_1548_p19 & ap_const_lv14_0);
    shl_ln81_2_fu_1696_p3 <= (tmp_s_fu_1656_p19 & ap_const_lv14_0);
    shl_ln81_3_fu_1804_p3 <= (tmp_13_fu_1764_p19 & ap_const_lv14_0);
    shl_ln81_4_fu_1912_p3 <= (tmp_17_fu_1872_p19 & ap_const_lv14_0);
    shl_ln81_5_fu_2020_p3 <= (tmp_21_fu_1980_p19 & ap_const_lv14_0);
    shl_ln81_6_fu_2128_p3 <= (tmp_25_fu_2088_p19 & ap_const_lv14_0);
    shl_ln81_7_fu_2236_p3 <= (tmp_29_fu_2196_p19 & ap_const_lv14_0);
    sub_ln81_10_fu_2036_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_5_fu_2020_p3));
    sub_ln81_11_fu_2056_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_10_fu_2052_p1));
    sub_ln81_12_fu_2144_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_6_fu_2128_p3));
    sub_ln81_13_fu_2164_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_12_fu_2160_p1));
    sub_ln81_14_fu_2252_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_7_fu_2236_p3));
    sub_ln81_15_fu_2272_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_14_fu_2268_p1));
    sub_ln81_1_fu_1516_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_fu_1512_p1));
    sub_ln81_2_fu_1604_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_1_fu_1588_p3));
    sub_ln81_3_fu_1624_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_2_fu_1620_p1));
    sub_ln81_4_fu_1712_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_2_fu_1696_p3));
    sub_ln81_5_fu_1732_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_4_fu_1728_p1));
    sub_ln81_6_fu_1820_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_3_fu_1804_p3));
    sub_ln81_7_fu_1840_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_6_fu_1836_p1));
    sub_ln81_8_fu_1928_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln81_4_fu_1912_p3));
    sub_ln81_9_fu_1948_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(zext_ln81_8_fu_1944_p1));
    sub_ln81_fu_1496_p2 <= std_logic_vector(unsigned(ap_const_lv38_0) - unsigned(shl_ln1_fu_1480_p3));
    tmp_12_fu_1502_p4 <= sub_ln81_fu_1496_p2(37 downto 22);
    tmp_13_fu_1764_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_14_fu_1522_p4 <= tmp_2_fu_1440_p19(23 downto 8);
    tmp_15_fu_1610_p4 <= sub_ln81_2_fu_1604_p2(37 downto 22);
    tmp_16_fu_1630_p4 <= tmp_6_fu_1548_p19(23 downto 8);
    tmp_17_fu_1872_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_18_fu_1718_p4 <= sub_ln81_4_fu_1712_p2(37 downto 22);
    tmp_19_fu_1738_p4 <= tmp_s_fu_1656_p19(23 downto 8);
    tmp_20_fu_1826_p4 <= sub_ln81_6_fu_1820_p2(37 downto 22);
    tmp_21_fu_1980_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_22_fu_1846_p4 <= tmp_13_fu_1764_p19(23 downto 8);
    tmp_23_fu_1934_p4 <= sub_ln81_8_fu_1928_p2(37 downto 22);
    tmp_24_fu_1954_p4 <= tmp_17_fu_1872_p19(23 downto 8);
    tmp_25_fu_2088_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_26_fu_2042_p4 <= sub_ln81_10_fu_2036_p2(37 downto 22);
    tmp_27_fu_2062_p4 <= tmp_21_fu_1980_p19(23 downto 8);
    tmp_28_fu_2150_p4 <= sub_ln81_12_fu_2144_p2(37 downto 22);
    tmp_29_fu_2196_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_2_fu_1440_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_30_fu_2170_p4 <= tmp_25_fu_2088_p19(23 downto 8);
    tmp_31_fu_2258_p4 <= sub_ln81_14_fu_2252_p2(37 downto 22);
    tmp_32_fu_2278_p4 <= tmp_29_fu_2196_p19(23 downto 8);
    tmp_33_fu_1596_p3 <= tmp_6_fu_1548_p19(23 downto 23);
    tmp_34_fu_1704_p3 <= tmp_s_fu_1656_p19(23 downto 23);
    tmp_35_fu_1812_p3 <= tmp_13_fu_1764_p19(23 downto 23);
    tmp_36_fu_1920_p3 <= tmp_17_fu_1872_p19(23 downto 23);
    tmp_37_fu_2028_p3 <= tmp_21_fu_1980_p19(23 downto 23);
    tmp_38_fu_2136_p3 <= tmp_25_fu_2088_p19(23 downto 23);
    tmp_39_fu_2244_p3 <= tmp_29_fu_2196_p19(23 downto 23);
    tmp_6_fu_1548_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    tmp_fu_1488_p3 <= tmp_2_fu_1440_p19(23 downto 23);
    tmp_s_fu_1656_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln77_fu_1436_p1 <= ap_sig_allocacmp_b_1(3 - 1 downto 0);
    zext_ln81_10_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_2042_p4),17));
    zext_ln81_11_fu_2072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_2062_p4),17));
    zext_ln81_12_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_fu_2150_p4),17));
    zext_ln81_13_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_2170_p4),17));
    zext_ln81_14_fu_2268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_2258_p4),17));
    zext_ln81_15_fu_2288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_2278_p4),17));
    zext_ln81_1_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1522_p4),17));
    zext_ln81_2_fu_1620_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_fu_1610_p4),17));
    zext_ln81_3_fu_1640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1630_p4),17));
    zext_ln81_4_fu_1728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1718_p4),17));
    zext_ln81_5_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_1738_p4),17));
    zext_ln81_6_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1826_p4),17));
    zext_ln81_7_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_fu_1846_p4),17));
    zext_ln81_8_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_1934_p4),17));
    zext_ln81_9_fu_1964_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1954_p4),17));
    zext_ln81_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_1502_p4),17));
end behav;
