

================================================================
== Vivado HLS Report for 'operator_int_56_div5'
================================================================
* Date:           Fri Aug 24 15:40:11 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       operator_int_56_div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.348|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   37|   37|   37|   37|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   36|   36|         2|          -|          -|    18|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|    1192|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        0|      -|       6|       6|
|Multiplexer      |        -|      -|       -|      39|
|Register         |        -|      -|      87|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      93|    1237|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |r0_U   |operator_int_56_dbkb  |        0|  1|   1|    64|    1|     1|           64|
    |r1_U   |operator_int_56_dcud  |        0|  1|   1|    64|    1|     1|           64|
    |r2_U   |operator_int_56_ddEe  |        0|  1|   1|    64|    1|     1|           64|
    |q0_U   |operator_int_56_deOg  |        0|  1|   1|    64|    1|     1|           64|
    |q1_U   |operator_int_56_dfYi  |        0|  1|   1|    64|    1|     1|           64|
    |q2_U   |operator_int_56_dg8j  |        0|  1|   1|    64|    1|     1|           64|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        0|  6|   6|   384|    6|     6|          384|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |i_fu_302_p2           |     +    |      0|  0|   15|           2|           6|
    |tmp_14_fu_332_p2      |     +    |      0|  0|   15|           2|           6|
    |Lo_assign_fu_210_p2   |     -    |      0|  0|   15|           8|           8|
    |tmp_15_fu_337_p2      |     -    |      0|  0|   15|           5|           6|
    |tmp_19_fu_360_p2      |     -    |      0|  0|   15|           5|           6|
    |tmp_6_fu_239_p2       |     -    |      0|  0|   15|           5|           6|
    |p_demorgan_fu_413_p2  |    and   |      0|  0|   56|          56|          56|
    |tmp_29_fu_425_p2      |    and   |      0|  0|   56|          56|          56|
    |tmp_30_fu_431_p2      |    and   |      0|  0|   56|          56|          56|
    |tmp_12_fu_292_p2      |   icmp   |      0|  0|   11|           8|           3|
    |tmp_3_fu_220_p2       |   icmp   |      0|  0|   11|           8|           3|
    |tmp_10_fu_264_p2      |   lshr   |      0|  0|  166|          56|          56|
    |tmp_27_fu_407_p2      |   lshr   |      0|  0|  166|           2|          56|
    |p_Result_4_fu_437_p2  |    or    |      0|  0|   56|          56|          56|
    |tmp_16_fu_342_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_17_fu_348_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_18_fu_354_p3      |  select  |      0|  0|    6|           1|           6|
    |tmp_25_fu_394_p3      |  select  |      0|  0|   56|           1|          56|
    |tmp_7_fu_245_p3       |  select  |      0|  0|   56|           1|          56|
    |tmp_8_fu_252_p3       |  select  |      0|  0|    6|           1|           6|
    |tmp_23_fu_378_p2      |    shl   |      0|  0|  166|          56|          56|
    |tmp_26_fu_401_p2      |    shl   |      0|  0|  166|           2|          56|
    |tmp_28_fu_419_p2      |    xor   |      0|  0|   56|          56|           2|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0| 1192|         445|         630|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_i_reg_171        |   9|          2|    6|         12|
    |p_Repl2_1_reg_148  |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  39|          8|   10|         22|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   3|   0|    3|          0|
    |i_i_reg_171        |   6|   0|    6|          0|
    |i_reg_503          |   6|   0|    6|          0|
    |p_Repl2_1_reg_148  |   3|   0|    3|          0|
    |p_Val2_s_reg_159   |  56|   0|   56|          0|
    |tmp_12_reg_487     |   1|   0|    1|          0|
    |tmp_13_reg_495     |   6|   0|    6|          0|
    |tmp_2_reg_452      |   6|   0|    6|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  87|   0|   87|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_int_56_div5 | return value |
|ap_return  | out |   56| ap_ctrl_hs | operator_int_56_div5 | return value |
|in_V       |  in |   56|   ap_none  |         in_V         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

