Generate_Knowledge/modules/Fsm3.v:9: syntax error
Generate_Knowledge/modules/Fsm3.v:9: error: Invalid module instantiation
Generate_Knowledge/modules/Fsm3.v:16: syntax error
Generate_Knowledge/modules/Fsm3.v:16: error: Invalid module instantiation
Module file path: Generate_Knowledge/modules/Fsm3.v
Testbench file path: hdlbits_testbenches/Fsm3_0_tb.v
Error during compilation: Command '['iverilog', '-o', 'Generate_Knowledge/simulations/Fsm3_sim', 'Generate_Knowledge/modules/Fsm3.v', 'hdlbits_testbenches/Fsm3_0_tb.v']' returned non-zero exit status 4.
