 
****************************************
Report : area
Design : pe_tile_new_unq1
Version: L-2016.03-SP5-5
Date   : Tue Oct  1 03:35:25 2019
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /tsmc40r/pdk/2019.05.21_TSMC/tcbn40lpbwp_200a/tcbn40lpbwp_200a_nldm/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_200a/tcbn40lpbwptc.db)
    hybrid40tt (File: /home/akashl/Hybrid-RRAM-NEMS/model/sismart/devicetest/models/liberty/nldm_hybrid40tt.db)

Number of ports:                         3558
Number of nets:                          9293
Number of cells:                         6391
Number of combinational cells:           4545
Number of sequential cells:              1071
Number of macros/black boxes:             716
Number of buf/inv:                       1390
Number of references:                      43

Combinational area:               6055.459279
Buf/Inv area:                     1293.188422
Noncombinational area:            4347.730818
Macro/Black Box area:              505.209617
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 10908.399713
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes     Design
--------------------------------  ----------  -------  ---------  ---------  --------  ----------------------------------------------------
pe_tile_new_unq1                  10908.3997    100.0   414.5400     6.3504    0.0000  pe_tile_new_unq1
cb_bit0                             230.5548      2.1    56.0952   170.4024    0.7056  cb_unq2_4
cb_bit0/clk_gate_config_cb_reg        3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_4
cb_bit1                             230.5548      2.1    56.0952   170.4024    0.7056  cb_unq2_5
cb_bit1/clk_gate_config_cb_reg        3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_6
cb_bit2                             230.9076      2.1    56.4480   170.4024    0.7056  cb_unq2_6
cb_bit2/clk_gate_config_cb_reg        3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_7
cb_cg_en                            230.5548      2.1    56.0952   170.4024    0.7056  cb_unq2_7
cb_cg_en/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq2_0_5
cb_data0                            241.6680      2.2    56.6244   170.4024   11.2896  cb_unq1_2
cb_data0/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_2
cb_data1                            252.4284      2.3    67.3848   170.4024   11.2896  cb_unq1_3
cb_data1/clk_gate_config_cb_reg       3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_cb_unq1_0_3
sb_1b                               957.3228      8.8   269.8920   649.1520   28.2240  sb_unq2_0
sb_1b/clk_gate_config_sb_reg          3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_3
sb_1b/clk_gate_config_sb_reg_0        3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_5
sb_1b/clk_gate_config_ungate_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq2_4
sb_wide                            3664.8865     33.6  1089.9756  2046.2401  451.5840  sb_unq1_0
sb_wide/clk_gate_config_sb_reg        3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_23
sb_wide/clk_gate_config_sb_reg_0      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_25
sb_wide/clk_gate_config_ungate_reg
                                      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_26
sb_wide/clk_gate_out_0_0_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_27
sb_wide/clk_gate_out_0_1_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_28
sb_wide/clk_gate_out_0_2_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_29
sb_wide/clk_gate_out_0_3_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_30
sb_wide/clk_gate_out_0_4_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_31
sb_wide/clk_gate_out_1_0_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_32
sb_wide/clk_gate_out_1_1_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_33
sb_wide/clk_gate_out_1_2_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_34
sb_wide/clk_gate_out_1_3_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_35
sb_wide/clk_gate_out_1_4_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_36
sb_wide/clk_gate_out_2_0_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_37
sb_wide/clk_gate_out_2_1_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_38
sb_wide/clk_gate_out_2_2_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_39
sb_wide/clk_gate_out_2_3_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_40
sb_wide/clk_gate_out_2_4_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_41
sb_wide/clk_gate_out_3_0_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_42
sb_wide/clk_gate_out_3_1_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_43
sb_wide/clk_gate_out_3_2_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_44
sb_wide/clk_gate_out_3_3_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_45
sb_wide/clk_gate_out_3_4_id1_reg      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_sb_unq1_24
test_pe                            4448.6316     40.8   422.3016   180.2808    0.0000  test_pe_unq1_0
test_pe/clk_gate_op_code_reg          3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0
test_pe/test_debug_bit               16.0524      0.1     8.9964     7.0560    0.0000  test_debug_reg_DataWidth1_0
test_pe/test_debug_data             135.2988      1.2    47.2752    84.6720    0.0000  test_debug_reg_DataWidth16_0
test_pe/test_debug_data/clk_gate_debug_val_reg
                                      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
test_pe/test_lut                     60.8580      0.6    15.1704    42.3360    0.0000  test_lut_DataWidth1_0
test_pe/test_lut/clk_gate_GEN_LUT[0].lut_reg
                                      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
test_pe/test_opt_reg_a              228.2616      2.1   140.2380    84.6720    0.0000  test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg
                                      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0
test_pe/test_opt_reg_d               15.8760      0.1    10.5840     5.2920    0.0000  test_opt_reg_DataWidth1_3
test_pe/test_opt_reg_e               15.1704      0.1     9.8784     5.2920    0.0000  test_opt_reg_DataWidth1_5
test_pe/test_opt_reg_f               13.9356      0.1     8.6436     5.2920    0.0000  test_opt_reg_DataWidth1_4
test_pe/test_opt_reg_file           176.9292      1.6    88.9056    84.6720    0.0000  test_opt_reg_file_DataWidth16_0
test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg[0]
                                      3.3516      0.0     0.0000     3.3516    0.0000  SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
test_pe/test_pe_comp               3180.3156     29.2   574.0056     0.0000    0.0000  test_pe_comp_unq1_0
test_pe/test_pe_comp/GEN_ADD[0].full_add
                                    116.4240      1.1   116.4240     0.0000    0.0000  test_full_add_DataWidth16_0
test_pe/test_pe_comp/cmpr            17.2872      0.2    17.2872     0.0000    0.0000  test_cmpr_0
test_pe/test_pe_comp/test_mult_add
                                   2244.8664     20.6  2244.8664     0.0000    0.0000  test_mult_add_DataWidth16_0
test_pe/test_pe_comp/test_shifter   227.7324      2.1   227.7324     0.0000    0.0000  test_shifter_unq1_DataWidth16_0
--------------------------------  ----------  -------  ---------  ---------  --------  ----------------------------------------------------
Total                                                  6055.4593  4347.7308  505.2096

1
