[2021-09-09 10:07:33,320]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 10:07:33,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:07:33,655]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; ".

Peak memory: 14401536 bytes

[2021-09-09 10:07:33,656]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:07:33,815]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 35012608 bytes

[2021-09-09 10:07:33,816]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 10:07:33,817]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:07:33,857]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :96
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :96
score:100
	Report mapping result:
		klut_size()     :138
		klut.num_gates():100
		max delay       :11
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :94
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 7925760 bytes

[2021-09-09 10:07:33,857]mapper_test.py:220:[INFO]: area: 100 level: 11
[2021-09-09 12:09:48,693]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 12:09:48,693]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:09:49,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; ".

Peak memory: 14561280 bytes

[2021-09-09 12:09:49,107]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:09:49,243]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34607104 bytes

[2021-09-09 12:09:49,244]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 12:09:49,245]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:09:51,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :96
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :150
score:100
	Report mapping result:
		klut_size()     :138
		klut.num_gates():100
		max delay       :11
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :94
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15224832 bytes

[2021-09-09 12:09:51,179]mapper_test.py:220:[INFO]: area: 100 level: 11
[2021-09-09 13:39:25,438]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 13:39:25,438]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:39:25,776]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; ".

Peak memory: 14200832 bytes

[2021-09-09 13:39:25,776]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:39:25,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34541568 bytes

[2021-09-09 13:39:25,942]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 13:39:25,942]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:39:27,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :96
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :152
score:100
	Report mapping result:
		klut_size()     :138
		klut.num_gates():100
		max delay       :11
		max area        :96
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :0
		LUT fanins:4	 numbers :94
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15253504 bytes

[2021-09-09 13:39:27,805]mapper_test.py:220:[INFO]: area: 100 level: 11
[2021-09-09 15:10:43,582]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 15:10:43,582]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:10:43,583]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:10:43,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34500608 bytes

[2021-09-09 15:10:43,720]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 15:10:43,720]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:10:45,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15220736 bytes

[2021-09-09 15:10:45,735]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-09 15:39:47,781]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 15:39:47,781]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:39:47,781]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:39:47,952]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34594816 bytes

[2021-09-09 15:39:47,953]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 15:39:47,954]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:39:49,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15159296 bytes

[2021-09-09 15:39:49,980]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-09 16:17:51,157]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 16:17:51,157]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:17:51,157]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:17:51,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 35004416 bytes

[2021-09-09 16:17:51,331]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 16:17:51,331]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:17:53,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15233024 bytes

[2021-09-09 16:17:53,358]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-09 16:52:37,024]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 16:52:37,024]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:52:37,025]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:52:37,163]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-09-09 16:52:37,165]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 16:52:37,165]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:52:39,167]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15245312 bytes

[2021-09-09 16:52:39,168]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-09 17:28:55,809]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-09 17:28:55,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:28:55,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:28:55,980]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 17:28:55,982]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-09 17:28:55,982]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:28:58,006]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15052800 bytes

[2021-09-09 17:28:58,007]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-13 23:33:15,251]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-13 23:33:15,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:33:15,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:33:15,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-09-13 23:33:15,425]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-13 23:33:15,426]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:33:17,232]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :121
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 13803520 bytes

[2021-09-13 23:33:17,233]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-13 23:42:58,587]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-13 23:42:58,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:58,587]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:58,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34091008 bytes

[2021-09-13 23:42:58,713]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-13 23:42:58,714]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:58,750]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 7409664 bytes

[2021-09-13 23:42:58,751]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-14 09:03:18,084]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-14 09:03:18,085]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:03:18,085]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:03:18,207]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34283520 bytes

[2021-09-14 09:03:18,208]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-14 09:03:18,209]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:03:19,966]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :142
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15052800 bytes

[2021-09-14 09:03:19,967]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-14 09:21:56,626]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-14 09:21:56,627]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:56,627]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:56,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34349056 bytes

[2021-09-14 09:21:56,753]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-14 09:21:56,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:56,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 7753728 bytes

[2021-09-14 09:21:56,792]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-15 15:36:17,893]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-15 15:36:17,893]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:36:17,893]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:36:18,057]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34390016 bytes

[2021-09-15 15:36:18,059]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-15 15:36:18,059]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:36:19,671]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :130
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 15011840 bytes

[2021-09-15 15:36:19,672]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-15 15:55:13,873]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-15 15:55:13,873]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:55:13,874]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:55:13,986]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34422784 bytes

[2021-09-15 15:55:13,988]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-15 15:55:13,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:55:14,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6840320 bytes

[2021-09-15 15:55:14,017]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-18 14:06:43,699]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-18 14:06:43,699]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:06:43,700]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:06:43,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34197504 bytes

[2021-09-18 14:06:43,813]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-18 14:06:43,813]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:06:45,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :143
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-09-18 14:06:45,493]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-18 16:31:15,427]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-18 16:31:15,428]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:31:15,428]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:31:15,540]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34238464 bytes

[2021-09-18 16:31:15,541]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-18 16:31:15,541]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:31:17,248]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :143
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11919360 bytes

[2021-09-18 16:31:17,249]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-22 09:00:31,227]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-22 09:00:31,227]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 09:00:31,227]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 09:00:31,339]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-09-22 09:00:31,341]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-22 09:00:31,341]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 09:00:32,156]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :12
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11780096 bytes

[2021-09-22 09:00:32,157]mapper_test.py:220:[INFO]: area: 66 level: 12
[2021-09-22 11:29:55,248]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-22 11:29:55,248]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:29:55,249]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:29:55,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34291712 bytes

[2021-09-22 11:29:55,366]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-22 11:29:55,366]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:29:56,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12251136 bytes

[2021-09-22 11:29:56,993]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-23 16:49:09,986]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-23 16:49:09,986]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:49:09,986]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:49:10,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-09-23 16:49:10,148]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-23 16:49:10,149]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:49:11,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
balancing!
	current map manager:
		current min nodes:166
		current min depth:22
rewriting!
	current map manager:
		current min nodes:166
		current min depth:22
balancing!
	current map manager:
		current min nodes:166
		current min depth:21
rewriting!
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12111872 bytes

[2021-09-23 16:49:11,867]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-23 17:12:00,809]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-23 17:12:00,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:12:00,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:12:00,970]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-09-23 17:12:00,972]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-23 17:12:00,972]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:12:02,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
balancing!
	current map manager:
		current min nodes:166
		current min depth:22
rewriting!
	current map manager:
		current min nodes:166
		current min depth:22
balancing!
	current map manager:
		current min nodes:166
		current min depth:21
rewriting!
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12206080 bytes

[2021-09-23 17:12:02,623]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-23 18:13:42,168]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-23 18:13:42,168]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:13:42,168]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:13:42,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-09-23 18:13:42,326]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-23 18:13:42,326]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:13:43,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
balancing!
	current map manager:
		current min nodes:166
		current min depth:22
rewriting!
	current map manager:
		current min nodes:166
		current min depth:22
balancing!
	current map manager:
		current min nodes:166
		current min depth:21
rewriting!
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12165120 bytes

[2021-09-23 18:13:43,956]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-27 16:40:47,736]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-27 16:40:47,737]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:40:47,737]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:40:47,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34263040 bytes

[2021-09-27 16:40:47,853]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-27 16:40:47,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:40:49,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
balancing!
	current map manager:
		current min nodes:166
		current min depth:22
rewriting!
	current map manager:
		current min nodes:166
		current min depth:22
balancing!
	current map manager:
		current min nodes:166
		current min depth:21
rewriting!
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-09-27 16:40:49,489]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-27 17:47:30,780]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-27 17:47:30,780]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:47:30,781]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:47:30,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34332672 bytes

[2021-09-27 17:47:30,953]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-27 17:47:30,953]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:47:32,659]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
balancing!
	current map manager:
		current min nodes:166
		current min depth:22
rewriting!
	current map manager:
		current min nodes:166
		current min depth:22
balancing!
	current map manager:
		current min nodes:166
		current min depth:21
rewriting!
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12349440 bytes

[2021-09-27 17:47:32,660]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-28 02:13:44,350]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-28 02:13:44,351]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:13:44,351]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:13:44,466]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34222080 bytes

[2021-09-28 02:13:44,468]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-28 02:13:44,468]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:13:46,116]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12312576 bytes

[2021-09-28 02:13:46,117]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-28 16:53:02,497]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-28 16:53:02,497]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:53:02,498]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:53:02,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34299904 bytes

[2021-09-28 16:53:02,615]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-28 16:53:02,615]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:53:04,301]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12374016 bytes

[2021-09-28 16:53:04,302]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-09-28 17:32:05,088]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-09-28 17:32:05,089]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:32:05,089]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:32:05,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33923072 bytes

[2021-09-28 17:32:05,206]mapper_test.py:156:[INFO]: area: 62 level: 11
[2021-09-28 17:32:05,206]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:32:06,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12996608 bytes

[2021-09-28 17:32:06,833]mapper_test.py:220:[INFO]: area: 66 level: 11
[2021-10-09 10:43:38,178]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-09 10:43:38,179]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:43:38,179]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:43:38,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34004992 bytes

[2021-10-09 10:43:38,294]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-09 10:43:38,294]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:43:38,353]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :134
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 7434240 bytes

[2021-10-09 10:43:38,354]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-09 11:26:09,859]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-09 11:26:09,860]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:26:09,860]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:26:10,025]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33972224 bytes

[2021-10-09 11:26:10,027]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-09 11:26:10,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:26:10,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :134
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 7479296 bytes

[2021-10-09 11:26:10,087]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-09 16:34:14,721]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-09 16:34:14,721]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:34:14,721]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:34:14,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34304000 bytes

[2021-10-09 16:34:14,834]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-09 16:34:14,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:34:15,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-09 16:34:15,666]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-09 16:51:17,933]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-09 16:51:17,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:51:17,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:51:18,098]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34213888 bytes

[2021-10-09 16:51:18,099]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-09 16:51:18,100]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:51:18,950]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11214848 bytes

[2021-10-09 16:51:18,950]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-12 11:03:33,667]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-12 11:03:33,668]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:03:33,668]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:03:33,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34070528 bytes

[2021-10-12 11:03:33,790]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-12 11:03:33,790]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:03:35,537]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11804672 bytes

[2021-10-12 11:03:35,537]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-12 11:20:29,645]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-12 11:20:29,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:20:29,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:20:29,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-10-12 11:20:29,765]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-12 11:20:29,766]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:20:29,828]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :134
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6995968 bytes

[2021-10-12 11:20:29,828]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-12 13:39:02,886]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-12 13:39:02,887]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:39:02,887]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:39:03,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-10-12 13:39:03,048]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-12 13:39:03,049]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:39:04,912]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 12001280 bytes

[2021-10-12 13:39:04,913]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-12 15:09:41,035]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-12 15:09:41,035]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:09:41,035]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:09:41,155]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34320384 bytes

[2021-10-12 15:09:41,157]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-12 15:09:41,157]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:09:42,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :137
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11272192 bytes

[2021-10-12 15:09:42,918]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-12 18:54:43,014]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-12 18:54:43,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:54:43,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:54:43,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34115584 bytes

[2021-10-12 18:54:43,135]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-12 18:54:43,135]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:54:44,844]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :135
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-12 18:54:44,844]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-18 11:48:14,101]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-18 11:48:14,101]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:48:14,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:48:14,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-10-18 11:48:14,266]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-18 11:48:14,266]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:48:16,006]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :135
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11243520 bytes

[2021-10-18 11:48:16,007]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-18 12:04:42,491]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-18 12:04:42,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:42,492]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:42,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34254848 bytes

[2021-10-18 12:04:42,613]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-18 12:04:42,613]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:42,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 5992448 bytes

[2021-10-18 12:04:42,638]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-19 14:12:38,325]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-19 14:12:38,325]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:38,326]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:38,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34258944 bytes

[2021-10-19 14:12:38,444]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-19 14:12:38,444]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:38,468]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6103040 bytes

[2021-10-19 14:12:38,468]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-22 13:35:36,176]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-22 13:35:36,177]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:35:36,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:35:36,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34422784 bytes

[2021-10-22 13:35:36,294]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-22 13:35:36,294]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:35:36,361]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 8773632 bytes

[2021-10-22 13:35:36,362]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-22 13:56:28,998]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-22 13:56:28,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:56:28,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:56:29,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 13:56:29,117]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-22 13:56:29,118]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:56:29,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 8830976 bytes

[2021-10-22 13:56:29,186]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-22 14:02:59,368]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-22 14:02:59,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:59,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:59,487]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34578432 bytes

[2021-10-22 14:02:59,488]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-22 14:02:59,489]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:59,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-10-22 14:02:59,512]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-22 14:06:20,558]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-22 14:06:20,558]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:06:20,559]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:06:20,682]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34447360 bytes

[2021-10-22 14:06:20,684]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-22 14:06:20,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:06:20,714]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6037504 bytes

[2021-10-22 14:06:20,714]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-23 13:37:35,897]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-23 13:37:35,897]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:37:35,897]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:37:36,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-10-23 13:37:36,079]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-23 13:37:36,079]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:37:37,832]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :117
score:100
	Report mapping result:
		klut_size()     :155
		klut.num_gates():117
		max delay       :11
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :52
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-23 13:37:37,833]mapper_test.py:224:[INFO]: area: 117 level: 11
[2021-10-24 17:49:18,920]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-24 17:49:18,921]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:49:18,921]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:49:19,083]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34131968 bytes

[2021-10-24 17:49:19,084]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-24 17:49:19,085]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:49:20,786]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :117
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11407360 bytes

[2021-10-24 17:49:20,787]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-24 18:09:44,560]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-24 18:09:44,561]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:09:44,561]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:09:44,679]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-10-24 18:09:44,680]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-24 18:09:44,681]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:09:46,362]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:22
	current map manager:
		current min nodes:166
		current min depth:21
	current map manager:
		current min nodes:166
		current min depth:21
process set_nodes_refs()
process derive_final_mapping()
delay:11
area :65
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:10
area :135
score:100
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11255808 bytes

[2021-10-24 18:09:46,362]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-26 10:26:14,427]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-26 10:26:14,427]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:26:14,428]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:26:14,596]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-10-26 10:26:14,597]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-26 10:26:14,598]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:26:14,622]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	current map manager:
		current min nodes:166
		current min depth:25
	Report mapping result:
		klut_size()     :126
		klut.num_gates():88
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6209536 bytes

[2021-10-26 10:26:14,623]mapper_test.py:224:[INFO]: area: 88 level: 11
[2021-10-26 11:07:45,196]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-26 11:07:45,196]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:07:45,196]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:07:45,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34004992 bytes

[2021-10-26 11:07:45,362]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-26 11:07:45,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:07:47,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():88
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 10883072 bytes

[2021-10-26 11:07:47,071]mapper_test.py:224:[INFO]: area: 88 level: 11
[2021-10-26 11:28:17,419]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-26 11:28:17,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:28:17,420]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:28:17,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34168832 bytes

[2021-10-26 11:28:17,538]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-26 11:28:17,539]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:28:19,247]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :174
		klut.num_gates():136
		max delay       :11
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :43
		LUT fanins:4	 numbers :83
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 10956800 bytes

[2021-10-26 11:28:19,248]mapper_test.py:224:[INFO]: area: 136 level: 11
[2021-10-26 12:26:20,701]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-26 12:26:20,701]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:26:20,701]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:26:20,859]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34562048 bytes

[2021-10-26 12:26:20,861]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-26 12:26:20,861]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:26:22,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 11055104 bytes

[2021-10-26 12:26:22,560]mapper_test.py:224:[INFO]: area: 66 level: 11
[2021-10-26 14:13:40,181]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-26 14:13:40,182]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:40,182]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:40,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34287616 bytes

[2021-10-26 14:13:40,307]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-26 14:13:40,307]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:40,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :126
		klut.num_gates():88
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6131712 bytes

[2021-10-26 14:13:40,332]mapper_test.py:224:[INFO]: area: 88 level: 11
[2021-10-29 16:10:45,386]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-10-29 16:10:45,387]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:45,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:45,507]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34258944 bytes

[2021-10-29 16:10:45,508]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-10-29 16:10:45,509]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:45,533]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :150
		klut.num_gates():112
		max delay       :12
		max area        :108
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
Peak memory: 6139904 bytes

[2021-10-29 16:10:45,533]mapper_test.py:224:[INFO]: area: 112 level: 12
[2021-11-03 09:52:48,063]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-03 09:52:48,063]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:48,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:48,229]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34136064 bytes

[2021-11-03 09:52:48,231]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-03 09:52:48,231]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:48,266]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :150
		klut.num_gates():112
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :66
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig_output.v
	Peak memory: 6332416 bytes

[2021-11-03 09:52:48,267]mapper_test.py:226:[INFO]: area: 112 level: 11
[2021-11-03 10:04:59,617]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-03 10:04:59,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:59,618]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:59,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34508800 bytes

[2021-11-03 10:04:59,733]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-03 10:04:59,733]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:59,763]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():125
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig_output.v
	Peak memory: 6123520 bytes

[2021-11-03 10:04:59,764]mapper_test.py:226:[INFO]: area: 125 level: 11
[2021-11-03 13:44:59,736]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-03 13:44:59,738]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:59,738]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:59,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34177024 bytes

[2021-11-03 13:44:59,859]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-03 13:44:59,860]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:59,909]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():125
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig_output.v
	Peak memory: 6447104 bytes

[2021-11-03 13:44:59,910]mapper_test.py:226:[INFO]: area: 125 level: 11
[2021-11-03 13:51:14,822]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-03 13:51:14,822]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:51:14,823]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:51:14,942]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34304000 bytes

[2021-11-03 13:51:14,944]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-03 13:51:14,944]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:51:14,976]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :163
		klut.num_gates():125
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :75
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig_output.v
	Peak memory: 6443008 bytes

[2021-11-03 13:51:14,976]mapper_test.py:226:[INFO]: area: 125 level: 11
[2021-11-04 15:58:13,530]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-04 15:58:13,530]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:58:13,531]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:58:13,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34258944 bytes

[2021-11-04 15:58:13,654]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-04 15:58:13,655]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:58:13,689]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
	Report mapping result:
		klut_size()     :128
		klut.num_gates():90
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :45
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig_output.v
	Peak memory: 6336512 bytes

[2021-11-04 15:58:13,689]mapper_test.py:226:[INFO]: area: 90 level: 11
[2021-11-16 12:28:51,895]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-16 12:28:51,896]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:51,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:52,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34381824 bytes

[2021-11-16 12:28:52,020]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-16 12:28:52,021]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:52,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002767 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():90
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :45
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6250496 bytes

[2021-11-16 12:28:52,046]mapper_test.py:228:[INFO]: area: 90 level: 11
[2021-11-16 14:17:49,704]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-16 14:17:49,704]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:49,704]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:49,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34111488 bytes

[2021-11-16 14:17:49,826]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-16 14:17:49,826]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:49,858]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002523 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():90
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :45
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6062080 bytes

[2021-11-16 14:17:49,859]mapper_test.py:228:[INFO]: area: 90 level: 11
[2021-11-16 14:24:11,477]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-16 14:24:11,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:24:11,477]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:24:11,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34086912 bytes

[2021-11-16 14:24:11,651]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-16 14:24:11,651]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:24:11,679]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002534 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():90
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :45
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6111232 bytes

[2021-11-16 14:24:11,680]mapper_test.py:228:[INFO]: area: 90 level: 11
[2021-11-17 16:36:48,906]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-17 16:36:48,907]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:48,907]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:49,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34144256 bytes

[2021-11-17 16:36:49,034]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-17 16:36:49,034]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:49,058]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002594 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-17 16:36:49,058]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-18 10:19:28,363]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-18 10:19:28,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:28,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:28,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 33943552 bytes

[2021-11-18 10:19:28,531]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-18 10:19:28,531]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:28,564]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.006293 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :66
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6713344 bytes

[2021-11-18 10:19:28,565]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-23 16:12:19,048]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-23 16:12:19,049]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:12:19,049]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:12:19,171]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34377728 bytes

[2021-11-23 16:12:19,172]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-23 16:12:19,173]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:12:19,206]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.008937 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :66
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6479872 bytes

[2021-11-23 16:12:19,206]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-23 16:43:17,594]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-23 16:43:17,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:43:17,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:43:17,771]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34504704 bytes

[2021-11-23 16:43:17,773]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-23 16:43:17,773]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:43:17,812]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.009088 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :66
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6594560 bytes

[2021-11-23 16:43:17,813]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 11:39:24,469]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 11:39:24,469]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:24,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:24,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34172928 bytes

[2021-11-24 11:39:24,586]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 11:39:24,586]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:24,605]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.000164 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6238208 bytes

[2021-11-24 11:39:24,606]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 12:02:38,332]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 12:02:38,332]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:38,332]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:38,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 12:02:38,450]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 12:02:38,450]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:38,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.000144 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6307840 bytes

[2021-11-24 12:02:38,480]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 12:06:28,479]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 12:06:28,479]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:28,480]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:28,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34324480 bytes

[2021-11-24 12:06:28,599]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 12:06:28,600]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:28,624]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002609 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6250496 bytes

[2021-11-24 12:06:28,625]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 12:12:01,166]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 12:12:01,166]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:12:01,166]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:12:01,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34336768 bytes

[2021-11-24 12:12:01,290]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 12:12:01,290]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:12:01,318]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00073 secs
	Report mapping result:
		klut_size()     :97
		klut.num_gates():59
		max delay       :15
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :6
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6008832 bytes

[2021-11-24 12:12:01,319]mapper_test.py:228:[INFO]: area: 59 level: 15
[2021-11-24 12:58:26,584]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 12:58:26,585]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:26,585]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:26,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34095104 bytes

[2021-11-24 12:58:26,703]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 12:58:26,704]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:26,728]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002608 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-24 12:58:26,729]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 13:14:44,184]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 13:14:44,184]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:14:44,184]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:14:44,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34250752 bytes

[2021-11-24 13:14:44,355]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 13:14:44,355]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:14:46,065]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.002564 secs
Mapping time: 0.005136 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 11251712 bytes

[2021-11-24 13:14:46,066]mapper_test.py:228:[INFO]: area: 66 level: 11
[2021-11-24 13:37:26,780]mapper_test.py:79:[INFO]: run case "C432.iscas_comb"
[2021-11-24 13:37:26,780]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:37:26,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:37:26,896]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     129.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =   11.00.  Ar =      65.0.  Edge =      228.  Cut =      676.  T =     0.00 sec
P:  Del =   11.00.  Ar =      76.0.  Edge =      297.  Cut =      673.  T =     0.00 sec
P:  Del =   11.00.  Ar =      81.0.  Edge =      305.  Cut =      677.  T =     0.00 sec
E:  Del =   11.00.  Ar =      80.0.  Edge =      302.  Cut =      677.  T =     0.00 sec
F:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
E:  Del =   11.00.  Ar =      66.0.  Edge =      242.  Cut =      344.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      362.  T =     0.00 sec
A:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
E:  Del =   11.00.  Ar =      62.0.  Edge =      224.  Cut =      361.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        5      8.06 %
Or           =        0      0.00 %
Other        =       57     91.94 %
TOTAL        =       62    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    6.  COs =    1.    28.6 %
Level =    9.  COs =    1.    42.9 %
Level =   10.  COs =    1.    57.1 %
Level =   11.  COs =    3.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 13:37:26,898]mapper_test.py:160:[INFO]: area: 62 level: 11
[2021-11-24 13:37:26,898]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:37:28,593]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.opt.aig
Mapping time: 0.000137 secs
Mapping time: 0.000266 secs
	Report mapping result:
		klut_size()     :104
		klut.num_gates():66
		max delay       :11
		max area        :65
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :8
		LUT fanins:4	 numbers :46
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/C432.iscas_comb/C432.iscas_comb.ifpga.v
	Peak memory: 11292672 bytes

[2021-11-24 13:37:28,593]mapper_test.py:228:[INFO]: area: 66 level: 11
