{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741398192571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741398192571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 20:43:12 2025 " "Processing started: Fri Mar 07 20:43:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741398192571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741398192571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReducedComplexityParallelProcessingL3 -c FIR_Filter_L3_Top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReducedComplexityParallelProcessingL3 -c FIR_Filter_L3_Top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741398192571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741398192953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741398192953 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "H0 FIR_Filter_L3_Top.sv(33) " "Verilog HDL Declaration error at FIR_Filter_L3_Top.sv(33): identifier \"H0\" is already declared in the present scope" {  } { { "FIR_Filter_L3_Top.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "H1 FIR_Filter_L3_Top.sv(34) " "Verilog HDL Declaration error at FIR_Filter_L3_Top.sv(34): identifier \"H1\" is already declared in the present scope" {  } { { "FIR_Filter_L3_Top.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv" 34 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "H0_H1 FIR_Filter_L3_Top.sv(35) " "Verilog HDL Declaration error at FIR_Filter_L3_Top.sv(35): identifier \"H0_H1\" is already declared in the present scope" {  } { { "FIR_Filter_L3_Top.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv" 35 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "FIR_Filter_L3_Top FIR_Filter_L3_Top.sv(1) " "Ignored design unit \"FIR_Filter_L3_Top\" at FIR_Filter_L3_Top.sv(1) due to previous errors" {  } { { "FIR_Filter_L3_Top.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_l3_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file fir_filter_l3_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.sv 1 1 " "Found 1 design units, including 1 entities, in source file sinewave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineWave " "Found entity 1: SineWave" {  } { { "SineWave.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/SineWave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_parallel.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_parallel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_parallel " "Found entity 1: fir_parallel" {  } { { "fir_parallel.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/fir_parallel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_filter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir_filter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_Filter_tb " "Found entity 1: FIR_Filter_tb" {  } { { "FIR_Filter_tb.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741398199454 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNT count counter.sv(2) " "Verilog HDL Declaration information at counter.sv(2): object \"COUNT\" differs only in case from object \"count\" in the same scope" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1741398199462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741398199462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741398199462 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741398199490 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 07 20:43:19 2025 " "Processing ended: Fri Mar 07 20:43:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741398199490 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741398199490 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741398199490 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741398199490 ""}
