{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1643875554441 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1643875554506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643875554582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1643875554582 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 0 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1643875554668 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 594 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1643875554668 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 50 0 0 } } { "" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1643875554668 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1643875554853 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "25.64 2 0 5 " "Fitter is preserving placement for 25.64 percent of the design from 2 Post-Fit partitions and 0 imported partitions of 5 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1643875555158 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1643875555217 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1643875555217 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Warning" "WFIOMGR_RUBLOCK_IS_ACTIVE_SERIAL_BUT_UPDATE_MODE_IS_NOT_REMOTE" "" "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" {  } { { "../src/remote_reconf.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/remote_reconf.v" 749 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { remote_reconf:remote_reconf_inst|remote_reconf_rmtupdt_51n:remote_reconf_rmtupdt_51n_component|wire_sd4_regout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169143 "Ignored configuration mode setting -- set configuration mode to remote update mode operating in Active Serial programming mode" 0 0 "Fitter" 0 -1 1643875555233 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1643875555236 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1643875555249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1643875557075 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1643875557075 ""}
{ "Info" "ISTA_SDC_FOUND" "../src/top.sdc " "Reading SDC File: '../src/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643875557094 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1643875557096 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 50 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at top.sdc(50): pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1643875557098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock top.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at top.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]  " "create_generated_clock -name \{clk_100M\} -source \[get_ports \{CLK\}\] -master_clock \{clk\} \[get_pins \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " {  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557102 ""}  } { { "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1643875557102 ""}
{ "Info" "ISTA_SDC_FOUND" "af_prepare.sdc " "Reading SDC File: 'af_prepare.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1643875557115 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: cpu_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1) " "-multiply_by (expected: 4, found: 1), -divide_by (expected: 1, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications: " "Clock: spi_clk was found on node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1) " "-multiply_by (expected: 1, found: 1), -divide_by (expected: 2, found: 1)" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557150 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1643875557150 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) cpu_clk (Rise) setup and hold " "From clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) cpu_clk (Rise) setup and hold " "From cpu_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) cpu_clk (Rise) setup and hold " "From spi_clk (Rise) to cpu_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) spi_clk (Rise) setup and hold " "From clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cpu_clk (Rise) spi_clk (Rise) setup and hold " "From cpu_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Rise) setup and hold " "From spi_clk (Rise) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Fall) spi_clk (Rise) setup and hold " "From spi_clk (Fall) to spi_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "spi_clk (Rise) spi_clk (Fall) setup and hold " "From spi_clk (Rise) to spi_clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1643875557153 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1643875557153 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1643875557154 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      cpu_clk " "  20.000      cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      spi_clk " "  20.000      spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1643875557155 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1643875557155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Promoted node CLK~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLK~inputclkctrl Global Clock CLKCTRL_G1 " "Promoted CLK~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G1" {  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1285 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557285 ""}  } { { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1274 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/db/pll_altpll.v" 92 -1 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "reset_module:rst_mod\|rst_n  " "Promoted node reset_module:rst_mod\|rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "reset_module:rst_mod\|rst_n~clkctrl Global Clock " "Promoted reset_module:rst_mod\|rst_n~clkctrl to use location or clock signal Global Clock" {  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:rst_mod|rst_n~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1287 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[67\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[67\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3441 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[67\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[67\]" {  } { { "sld_signaltap.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap.vhd" 289 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1643875557286 ""}  } { { "../src/reset_module.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/reset_module.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_module:rst_mod\|rst_n" } } } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_module:rst_mod|rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1286 9662 10382 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } { { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 1206 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 4361 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 2414 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1643875557288 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/altera/13_1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 3350 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1643875557288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1643875558116 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643875558122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1643875558123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643875558129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1643875558136 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1643875558142 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1643875558142 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1643875558148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1643875558171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1643875558180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1643875558180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875558423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1643875560385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875560929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1643875560946 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1643875561740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875561740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1643875562429 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "19.38 " "Router is attempting to preserve 19.38 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1643875562911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1643875564005 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1643875564005 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875564243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1643875564246 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1643875564246 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1643875564246 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.14 " "Total time spent on timing analysis during the Fitter is 1.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1643875564331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643875564402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643875564938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1643875565036 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1643875565706 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1643875566584 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "16 Cyclone IV E " "16 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI1_MOSI 3.3-V LVCMOS A10 " "Pin SPI1_MOSI uses I/O standard 3.3-V LVCMOS at A10" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SPI1_MOSI } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 11 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI1_MOSI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[0\] 3.3-V LVCMOS U21 " "Pin IO_KEYIN\[0\] uses I/O standard 3.3-V LVCMOS at U21" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[0] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[1\] 3.3-V LVCMOS L7 " "Pin IO_KEYIN\[1\] uses I/O standard 3.3-V LVCMOS at L7" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[1] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[2\] 3.3-V LVCMOS G13 " "Pin IO_KEYIN\[2\] uses I/O standard 3.3-V LVCMOS at G13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[2] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[3\] 3.3-V LVCMOS AA20 " "Pin IO_KEYIN\[3\] uses I/O standard 3.3-V LVCMOS at AA20" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[3] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[4\] 3.3-V LVCMOS AB17 " "Pin IO_KEYIN\[4\] uses I/O standard 3.3-V LVCMOS at AB17" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[4] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[5\] 3.3-V LVCMOS AB13 " "Pin IO_KEYIN\[5\] uses I/O standard 3.3-V LVCMOS at AB13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[5] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[6\] 3.3-V LVCMOS F14 " "Pin IO_KEYIN\[6\] uses I/O standard 3.3-V LVCMOS at F14" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[6] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IO_KEYIN\[7\] 3.3-V LVCMOS AA16 " "Pin IO_KEYIN\[7\] uses I/O standard 3.3-V LVCMOS at AA16" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { IO_KEYIN[7] } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 27 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IO_KEYIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI1_MISO 3.3-V LVCMOS A8 " "Pin SPI1_MISO uses I/O standard 3.3-V LVCMOS at A8" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SPI1_MISO } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 12 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI1_MISO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTMS 3.3-V LVCMOS A13 " "Pin JTMS uses I/O standard 3.3-V LVCMOS at A13" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTMS } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 21 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTMS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTCK 3.3-V LVCMOS E10 " "Pin JTCK uses I/O standard 3.3-V LVCMOS at E10" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTCK } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 20 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JTDI 3.3-V LVCMOS H11 " "Pin JTDI uses I/O standard 3.3-V LVCMOS at H11" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { JTDI } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 22 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { JTDI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART0_RXD 3.3-V LVCMOS P17 " "Pin UART0_RXD uses I/O standard 3.3-V LVCMOS at P17" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { UART0_RXD } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 15 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART0_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVCMOS G1 " "Pin CLK uses I/O standard 3.3-V LVCMOS at G1" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { CLK } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 3 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SWITCH 3.3-V LVCMOS J2 " "Pin SWITCH uses I/O standard 3.3-V LVCMOS at J2" {  } { { "e:/altera/13_1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/13_1/quartus/bin64/pin_planner.ppl" { SWITCH } } } { "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/13_1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SWITCH" } } } } { "../src/top.v" "" { Text "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/src/top.v" 6 0 0 } } { "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13_1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SWITCH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1643875567704 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1643875567704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.fit.smsg " "Generated suppressed messages file E:/Project/FPGA_altera/AG16KSDE176_DemoBoard/altera/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1643875567995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1182 " "Peak virtual memory: 1182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 03 16:06:10 2022 " "Processing ended: Thu Feb 03 16:06:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1643875570144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1643875570144 ""}
