// Seed: 3617277010
`timescale 1 ps / 1ps
`define pp_5 0
`endcelldefine
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    output id_3
);
  assign id_3 = 1'b0 & id_0 ? 1 * 1 : id_0 ? id_0 : id_0;
endmodule
`timescale 1 ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 (  pp_11  ,  pp_12  )  0
`default_nettype module_0
module module_1 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output logic id_4
);
  logic id_5;
  logic id_6;
  always @(1 - 1'b0) begin
  end
endmodule
