<html><head><title>CS-341 9TA3 Course Schedule</title>
<link rel=stylesheet href="http://babbage.cs.qc.edu/css/sans-serif_body.css"
media="screen">
</head>
<body bgcolor=#FFFFC0>
<center>
<h1>CS-341 Computer Organization</h1>
<h2>Section 9TA3 (1076) - Dr. Vickery</h2>
<h2>Spring 2002</h2>

  [&nbsp;<a href="../administrivia.html">Course
  Administration</a>&nbsp;]<p>

  [&nbsp;<a href="./check_grades.html">Check Grades</a>&nbsp;]<p>

<h1>Course Schedule</h1>
<center><table border=1 cellpadding=5 width=90%>

  <tr>
    <th width=5%>Class<br>Number
    <th width=15%>Date
    <th>&nbsp;

  <tr>
    <td align=center>1
    <td>January 29
    <td>Course Introduction
    <br><b>Read Chapter 1</b>

  <tr>
    <td align=center>2
    <td>February 1
    <td>Binary Numbers
    <br>[&nbsp;<a href="Assignments/Assignment_01.html">Assignment
    1</a>&nbsp;] Due
    <br>Memorize the [&nbsp;<a href="../../Units_of_Measure.html">Units of
    Measure Chart</a>&nbsp;].  
    <br><b>Read Chapter 2</b> 

  <tr>
    <td align=center>3
    <td>February 5
    <td>Encoding Fixed Point Values

  <tr>
    <td align=center>4
    <td>February 8
    <td>IEEE-754 Floating Point Encoding
    <br>&nbsp;

  <tr>
    <td align=center>&nbsp;
    <td>February 12
    <td><b>No Class</b> (Lincoln's Birthday)

  <tr>
    <td align=center>5
    <td>February 15
    <td>Character Encoding
    <br>[&nbsp;<a href="Assignments/Assignment_02.html">Assignment
    2</a>&nbsp;] Due
    <br>Introduction to Digital Logic
    <br><b>Read Appendix A</b>

  <tr>
    <td align=center>6
    <td>February 19
    <td>Functions, truth-tables, networks.
    <br>[&nbsp;<a href="Assignments/Assignment_03.html">Assignment
    3</a>&nbsp;] Due

  <tr>
    <td align=center>7
    <td>February 22
    <td>Functions, Truth Tables, Networks (continued)
    <br>Minimization.
    <br><b>Read pages 501-508</b>

  <tr>
    <td align=center>8
    <td>February 26
    <td>Building Blocks: Full Adders, Decoders, Multiplexers, Tristate
    Gates, Simple datapath design, implementing functions using
    multiplexors.
    <br>[&nbsp;<a href="Assignments/Assignment_04.html">Assignment
    4</a>&nbsp;] Due
    <br>[&nbsp;<a href="Assignments/Assignment_04_Solutions.html">Assignment
    4</a>&nbsp;] Solutions

  <tr>
    <td align=center>9
    <td>March 1
    <td>Programmable Logic Devices

  <tr>
    <td align=center>10
    <td>March 5
    <td>ALU Design: Condition Code Bits, Carry Lookahead Logic
    <br>[&nbsp;<a href="Assignments/Assignment_05.html">Assignment
    5</a>&nbsp;] Due
    <br>[&nbsp;<a href="Assignments/Assignment_05_Solutions.html">Assignment
    5 Solutions</a>&nbsp;]

  <tr>
    <td align=center>11
    <td>March 8
    <td><b>*** First Exam ***</b>
    <br>Chapters 1-2; Appendix A pp 441-471; Appendix B pp 501-508.
    <br>[&nbsp;<a
    href="../../Public_Exams/2001-09_First_Exam.html">Last Semester's
    First Exam</a>&nbsp;]

  <tr>
    <td align=center>12
    <td>March 12
    <td>Sequential Circuits: Latches

  <tr>
    <td align=center>13
    <td>March 15
    <td>Clocked R-S and D-type Latches

  <tr>
    <td align=center>14
    <td>March 19
    <td>Flip-flops and Binary Up/Down Counters

  <tr>
    <td align=center>15
    <td>March 22
    <td>Finite State Machine Design
    <br>[&nbsp;<a href="Assignments/Assignment_06.html">Assignment
    6</a>&nbsp;] Due
    <br><a
    href="./Assignments/Assignment_06_solution.html">Solution</a>

  <tr>
    <td align=center colspan=3> <b>*** Spring Break ***</b>
    <br>March 25 - 29

  <tr>
    <td align=center>16
    <td>April 2
    <td>Three-bit Sequence Detector Design
    <br><b>Read pages 471-491</b>

  <tr>
    <td align=center>&nbsp;
    <td>April 3
    <td align=center><b>*** Last Day to Drop ***</b>
    <br>&nbsp;

  <tr>
    <td align=center>17
    <td>April 5
    <td>&nbsp;
    <br>[&nbsp;<a href="Assignments/Assignment_07.html">Assignment
    7</a>&nbsp;] Due
    <br><a href="./Assignments/Murdocca/A-29.html">A-29 Solution</a>
    <br><a href="./Assignments/Murdocca/A-34.html">A-34 Solution</a>


  <tr>
    <td align=center>18
    <td>April 9
    <td>&nbsp;

  <tr>
    <td align=center>19
    <td>April 12
    <td>&nbsp;

  <tr>
    <td align=center>20
    <td>April 16
    <td align=center><b>*** Exam 2 ***</b>
    <br><a href="../../Public_Exams/2001_09_Second_Exam.html"> Last
    Semester's Second Exam</a>

  <tr>
    <td align=center>21
    <td>April 19
    <td>Exam <i>post mortem</i>
    <br>Processor - Memory Interface

  <tr>
    <td align=center>22
    <td>April 23
    <td>Instruction Set Architectures

  <tr>
    <td align=center>23
    <td>April 26
    <td>ARC Instruction Formats

  <tr>
    <td align=center>24
    <td>April 30
    <td>ARC ISA-level operations.
    <br><a href="./Assignments/Assignment_08.html">Assignment 8</a> Due

  <tr>
    <td align=center>25
    <td>May 3
    <td>ARC ISA-level implementation.

  <tr>
    <td align=center>26
    <td>May 7
    <td>Datapath design and control.

  <tr>
    <td align=center>27
    <td>May 10
    <td>Microinstruction fields.

  <tr>
    <td align=center>28
    <td>May 14
    <td>Microcode algorithms.
    <br><a href="./Assignments/Assignment_09.html">Assignment 9</a> Due

  <tr>
    <td align=center>&nbsp;
    <td>May 22
    <td align=center><b>*** Final Exam ***</b>
    <li>11:00 am to 1:00 pm

</table></center>


</center>

<hr></body></html>
