# Piano_Tiles
Piano Tiles game using verilog and implemented on Basys-3 FPGA board


Extract the file and run through vivado.

Run synthesis, GEnerate Bitstream, connect your fpga and run on your monitor.
