<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › irq-msc01.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq-msc01.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2004 MIPS Inc</span>
<span class="cm"> * Author: chris@mips.com</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004, 06 Ralf Baechle &lt;ralf@linux-mips.org&gt;</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel_stat.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/msc01_ic.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_icctrl_msc</span><span class="p">;</span>
<span class="cp">#define MSC01_IC_REG_BASE	_icctrl_msc</span>

<span class="cp">#define MSCIC_WRITE(reg, data)	do { *(volatile u32 *)(reg) = data; } while (0)</span>
<span class="cp">#define MSCIC_READ(reg, data)	do { data = *(volatile u32 *)(reg); } while (0)</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq_base</span><span class="p">;</span>

<span class="cm">/* mask off an interrupt */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mask_msc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">+</span> <span class="mi">32</span><span class="p">))</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_DISL</span><span class="p">,</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">irq_base</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_DISH</span><span class="p">,</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">irq_base</span> <span class="o">-</span> <span class="mi">32</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* unmask an interrupt */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">unmask_msc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">+</span> <span class="mi">32</span><span class="p">))</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_ENAL</span><span class="p">,</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">irq_base</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_ENAH</span><span class="p">,</span> <span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">irq</span> <span class="o">-</span> <span class="n">irq_base</span> <span class="o">-</span> <span class="mi">32</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Masks and ACKs an IRQ</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">level_mask_and_ack_msc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">mask_msc_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_veic</span><span class="p">)</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_EOI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* This actually needs to be a call into platform code */</span>
	<span class="n">smtc_im_ack_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Masks and ACKs an IRQ</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">edge_mask_and_ack_msc_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>

	<span class="n">mask_msc_irq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpu_has_veic</span><span class="p">)</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_EOI</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">r</span><span class="p">;</span>
		<span class="n">MSCIC_READ</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">irq</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">irq</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">r</span> <span class="o">|</span> <span class="o">~</span><span class="n">MSC01_IC_SUP_EDGE_BIT</span><span class="p">);</span>
		<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">irq</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">smtc_im_ack_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt handler for interrupts coming from SOC-it.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">ll_msc_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
 	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="cm">/* read the interrupt vector register */</span>
	<span class="n">MSCIC_READ</span><span class="p">(</span><span class="n">MSC01_IC_VEC</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">)</span>
		<span class="n">do_IRQ</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="n">irq_base</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Ignore spurious interrupt */</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">msc_bind_eic_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_RAMW</span><span class="p">,</span>
		    <span class="p">(</span><span class="n">irq</span><span class="o">&lt;&lt;</span><span class="n">MSC01_IC_RAMW_ADDR_SHF</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">set</span><span class="o">&lt;&lt;</span><span class="n">MSC01_IC_RAMW_DATA_SHF</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msc_levelirq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SOC-it-Level&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">level_mask_and_ack_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">mask_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">level_mask_and_ack_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">unmask_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">unmask_msc_irq</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msc_edgeirq_type</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SOC-it-Edge&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">edge_mask_and_ack_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">mask_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">edge_mask_and_ack_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">unmask_msc_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span> <span class="o">=</span> <span class="n">unmask_msc_irq</span><span class="p">,</span>
<span class="p">};</span>


<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_msc_irqs</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icubase</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqbase</span><span class="p">,</span> <span class="n">msc_irqmap_t</span> <span class="o">*</span><span class="n">imp</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nirq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">_icctrl_msc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">icubase</span><span class="p">,</span> <span class="mh">0x40000</span><span class="p">);</span>

	<span class="cm">/* Reset interrupt controller - initialises all registers to 0 */</span>
	<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_RST</span><span class="p">,</span> <span class="n">MSC01_IC_RST_RST_BIT</span><span class="p">);</span>

	<span class="n">board_bind_eic_interrupt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msc_bind_eic_interrupt</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">nirq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">nirq</span><span class="o">--</span><span class="p">,</span> <span class="n">imp</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">n</span> <span class="o">=</span> <span class="n">imp</span><span class="o">-&gt;</span><span class="n">im_irq</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">imp</span><span class="o">-&gt;</span><span class="n">im_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">MSC01_IRQ_EDGE</span>:
			<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">irqbase</span> <span class="o">+</span> <span class="n">n</span><span class="p">,</span>
						      <span class="o">&amp;</span><span class="n">msc_edgeirq_type</span><span class="p">,</span>
						      <span class="n">handle_edge_irq</span><span class="p">,</span>
						      <span class="s">&quot;edge&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_veic</span><span class="p">)</span>
				<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">n</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">MSC01_IC_SUP_EDGE_BIT</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">n</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">MSC01_IC_SUP_EDGE_BIT</span> <span class="o">|</span> <span class="n">imp</span><span class="o">-&gt;</span><span class="n">im_lvl</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">MSC01_IRQ_LEVEL</span>:
			<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">irqbase</span> <span class="o">+</span> <span class="n">n</span><span class="p">,</span>
						      <span class="o">&amp;</span><span class="n">msc_levelirq_type</span><span class="p">,</span>
						      <span class="n">handle_level_irq</span><span class="p">,</span>
						      <span class="s">&quot;level&quot;</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_veic</span><span class="p">)</span>
				<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">n</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_SUP</span><span class="o">+</span><span class="n">n</span><span class="o">*</span><span class="mi">8</span><span class="p">,</span> <span class="n">imp</span><span class="o">-&gt;</span><span class="n">im_lvl</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irqbase</span><span class="p">;</span>

	<span class="n">MSCIC_WRITE</span><span class="p">(</span><span class="n">MSC01_IC_GENA</span><span class="p">,</span> <span class="n">MSC01_IC_GENA_GENA_BIT</span><span class="p">);</span>	<span class="cm">/* Enable interrupt generation */</span>

<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
