# vsim -do {add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem; run -all} -l sim_risc16ba.log -c -wlf sim_risc16ba.wlf sim_risc16ba 
# Loading sv_std.std
# Loading work.sim_risc16ba
# Loading work.risc16ba
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16ba/risc16ba_inst/* /sim_risc16ba/mem 
#  run -all 
# ==== clock: 0 ====
#  if_pc:0000 if_ir:0000000000000000
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0000 idin:3040 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 1 ====
#  if_pc:0002 if_ir:0011000001000000
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0002 idin:3180 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 2 ====
#  if_pc:0004 if_ir:0011000110000000
#  rf_pc:0002 rf_ir:0011000001000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0040
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0004 idin:32c0 ioe:1
#  alu_ain:0000 alu_bin:0040 alu_op:0110 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 3 ====
#  if_pc:0006 if_ir:0011001011000000
#  rf_pc:0004 rf_ir:0011000110000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0080
#  ex_ir:0011000001000000 ex_result:4000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0006 idin:0333 ioe:1
#  alu_ain:0000 alu_bin:0080 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 4 ====
#  if_pc:0008 if_ir:0000001100110011
#  rf_pc:0006 rf_ir:0011001011000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:00c0
#  ex_ir:0011000110000000 ex_result:8000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0008 idin:0cff ioe:1
#  alu_ain:0000 alu_bin:00c0 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 5 ====
#  if_pc:000a if_ir:0000110011111111
#  rf_pc:0008 rf_ir:0000001100110011 rf_treg1:0000 rf_treg2:8000 rf_immediate:0033
#  ex_ir:0011001011000000 ex_result:c000
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:1 dwe0:0 dwe1:0
#  iaddr:000a idin:0465 ioe:1
#  alu_ain:0000 alu_bin:8000 alu_op:0011 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 6 ====
#  if_pc:000c if_ir:0000010001100101
#  rf_pc:000a rf_ir:0000110011111111 rf_treg1:0000 rf_treg2:0000 rf_immediate:00ff
#  ex_ir:0000001100110011 ex_result:00xx
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:000c idin:0452 ioe:1
#  alu_ain:0000 alu_bin:00ff alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8000 c000 0000 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 7 ====
#  if_pc:000e if_ir:0000010001010010
#  rf_pc:000c rf_ir:0000010001100101 rf_treg1:00ff rf_treg2:00xx rf_immediate:0065
#  ex_ir:0000110011111111 ex_result:00ff
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:000e idin:2101 ioe:1
#  alu_ain:00ff alu_bin:00xx alu_op:0101 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8000 c000 00xx 0000 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 8 ====
#  if_pc:0010 if_ir:0010000100000001
#  rf_pc:000e rf_ir:0000010001010010 rf_treg1:xxxx rf_treg2:0000 rf_immediate:0052
#  ex_ir:0000010001100101 ex_result:xxxx
#  daddr:zzzz ddin:xxxx ddout:xx00 doe:0 dwe0:1 dwe1:0
#  iaddr:0010 idin:20ff ioe:1
#  alu_ain:xxxx alu_bin:0000 alu_op:0010 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8000 c000 00xx 00ff 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 9 ====
#  if_pc:0012 if_ir:0010000011111111
#  rf_pc:0010 rf_ir:0010000100000001 rf_treg1:8000 rf_treg2:8000 rf_immediate:0001
#  ex_ir:0000010001010010 ex_result:ffff
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0012 idin:80f2 ioe:1
#  alu_ain:8000 alu_bin:0001 alu_op:0100 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 4000 8000 c000 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 10 ====
#  if_pc:0014 if_ir:1000000011110010
#  rf_pc:0012 rf_ir:0010000011111111 rf_treg1:4000 rf_treg2:4000 rf_immediate:ffff
#  ex_ir:0010000100000001 ex_result:8001
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0014 idin:2201 ioe:1
#  alu_ain:4000 alu_bin:ffff alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8000 c000 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 11 ====
#  if_pc:0016 if_ir:0010001000000001
#  rf_pc:0014 rf_ir:1000000011110010 rf_treg1:3fff rf_treg2:4000 rf_immediate:00f2
#  ex_ir:0010000011111111 ex_result:3fff
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0016 idin:0000 ioe:1
#  alu_ain:0014 alu_bin:4000 alu_op:0010 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 4000 8001 c000 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 12 ====
#  if_pc:0018 if_ir:0000000000000000
#  rf_pc:0016 rf_ir:0010001000000001 rf_treg1:c000 rf_treg2:3fff rf_immediate:0001
#  ex_ir:1000000011110010 ex_result:bfff
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:0018 idin:0000 ioe:1
#  alu_ain:c000 alu_bin:0001 alu_op:0100 reg_file_we:0 if_pc_we:1 led:000000
#  regs: 3fff 8001 c000 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 13 ====
#  if_pc:001a if_ir:0000000000000000
#  rf_pc:0018 rf_ir:0000000000000000 rf_treg1:3fff rf_treg2:c001 rf_immediate:0000
#  ex_ir:0010001000000001 ex_result:c001
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:001a idin:c7fe ioe:1
#  alu_ain:3fff alu_bin:c001 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  regs: 3fff 8001 c000 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ==== clock: 14 ====
#  if_pc:001c if_ir:1100011111111110
#  rf_pc:001a rf_ir:0000000000000000 rf_treg1:3fff rf_treg2:3fff rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:3fff
#  daddr:zzzz ddin:xxxx ddout:xxxx doe:0 dwe0:0 dwe1:0
#  iaddr:001c idin:0000 ioe:1
#  alu_ain:3fff alu_bin:3fff alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  regs: 3fff 8001 c001 00xx xxxx 0000 0000 0000
#  mem[00-07]: 30 40 31 80 32 c0 03 33
#  mem[08-0f]: 0c ff 04 65 04 52 21 01
#  mem[10-17]: 20 ff 80 f2 22 01 00 00
#  mem[18-1f]: 00 00 c7 fe 00 00 00 00
# 
# ** Note: $finish    : sim_risc16ba.sv(65)
#    Time: 600 ns  Iteration: 0  Instance: /sim_risc16ba
