* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Feb 17 2020 12:41:07

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : n940
T_13_20_wire_logic_cluster/lc_0/cout
T_13_20_wire_logic_cluster/lc_1/in_3

End 

Net : n26
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_20_0_
T_13_20_wire_logic_cluster/carry_in_mux/cout
T_13_20_wire_logic_cluster/lc_0/in_3

Net : n25
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : n24
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g1_2
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : n23
T_13_17_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : n938
T_13_19_wire_logic_cluster/lc_6/cout
T_13_19_wire_logic_cluster/lc_7/in_3

Net : n22
T_13_17_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : n937
T_13_19_wire_logic_cluster/lc_5/cout
T_13_19_wire_logic_cluster/lc_6/in_3

Net : n21
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : n936
T_13_19_wire_logic_cluster/lc_4/cout
T_13_19_wire_logic_cluster/lc_5/in_3

Net : n20
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : n935
T_13_19_wire_logic_cluster/lc_3/cout
T_13_19_wire_logic_cluster/lc_4/in_3

Net : n19
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : n934
T_13_19_wire_logic_cluster/lc_2/cout
T_13_19_wire_logic_cluster/lc_3/in_3

Net : n933
T_13_19_wire_logic_cluster/lc_1/cout
T_13_19_wire_logic_cluster/lc_2/in_3

Net : n932
T_13_19_wire_logic_cluster/lc_0/cout
T_13_19_wire_logic_cluster/lc_1/in_3

Net : n18
T_13_18_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_19_0_
T_13_19_wire_logic_cluster/carry_in_mux/cout
T_13_19_wire_logic_cluster/lc_0/in_3

Net : n17
T_13_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_1/in_1

End 

Net : n16
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g1_2
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : n15
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : n930
T_13_18_wire_logic_cluster/lc_6/cout
T_13_18_wire_logic_cluster/lc_7/in_3

Net : n14
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : n929
T_13_18_wire_logic_cluster/lc_5/cout
T_13_18_wire_logic_cluster/lc_6/in_3

Net : n13
T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : n928
T_13_18_wire_logic_cluster/lc_4/cout
T_13_18_wire_logic_cluster/lc_5/in_3

Net : n12
T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_6/in_1

End 

Net : n927
T_13_18_wire_logic_cluster/lc_3/cout
T_13_18_wire_logic_cluster/lc_4/in_3

Net : n11
T_13_18_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g3_7
T_13_18_wire_logic_cluster/lc_7/in_1

End 

Net : n926
T_13_18_wire_logic_cluster/lc_2/cout
T_13_18_wire_logic_cluster/lc_3/in_3

Net : n925
T_13_18_wire_logic_cluster/lc_1/cout
T_13_18_wire_logic_cluster/lc_2/in_3

Net : n924
T_13_18_wire_logic_cluster/lc_0/cout
T_13_18_wire_logic_cluster/lc_1/in_3

Net : n10
T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_18_0_
T_13_18_wire_logic_cluster/carry_in_mux/cout
T_13_18_wire_logic_cluster/lc_0/in_3

Net : n9
T_13_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : tli.clk_slow_N_43
T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

End 

Net : tli.counter_1
T_14_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g1_1
T_15_16_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : tli.n6_adj_237_cascade_
T_15_16_wire_logic_cluster/lc_3/ltout
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : tli.counter_2
T_14_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : n8
T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : n7
T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : n922
T_13_17_wire_logic_cluster/lc_6/cout
T_13_17_wire_logic_cluster/lc_7/in_3

Net : n6
T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : tli.counter_3
T_14_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : n921
T_13_17_wire_logic_cluster/lc_5/cout
T_13_17_wire_logic_cluster/lc_6/in_3

Net : tli.counter_4
T_14_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g1_4
T_15_16_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_4/in_1

End 

Net : blink_counter_21
T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_wire_logic_cluster/lc_2/in_3

T_13_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g2_5
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

End 

Net : tli.counter_0
T_14_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_0/in_1

End 

Net : n920
T_13_17_wire_logic_cluster/lc_4/cout
T_13_17_wire_logic_cluster/lc_5/in_3

Net : blink_counter_22
T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_2/in_0

T_13_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_3/in_3

End 

Net : n919
T_13_17_wire_logic_cluster/lc_3/cout
T_13_17_wire_logic_cluster/lc_4/in_3

Net : tli.n902
T_14_16_wire_logic_cluster/lc_3/cout
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : blink_counter_23
T_13_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g3_7
T_13_19_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_input_2_2
T_12_19_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_3/in_1

End 

Net : tli.clk_slow_N_43_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : tli.n901
T_14_16_wire_logic_cluster/lc_2/cout
T_14_16_wire_logic_cluster/lc_3/in_3

Net : n918
T_13_17_wire_logic_cluster/lc_2/cout
T_13_17_wire_logic_cluster/lc_3/in_3

Net : n917
T_13_17_wire_logic_cluster/lc_1/cout
T_13_17_wire_logic_cluster/lc_2/in_3

Net : tli.n900
T_14_16_wire_logic_cluster/lc_1/cout
T_14_16_wire_logic_cluster/lc_2/in_3

Net : blink_counter_24
T_13_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_0/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_3/in_0

End 

Net : tli.n899
T_14_16_wire_logic_cluster/lc_0/cout
T_14_16_wire_logic_cluster/lc_1/in_3

Net : n916
T_13_17_wire_logic_cluster/lc_0/cout
T_13_17_wire_logic_cluster/lc_1/in_3

Net : blink_counter_25
T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_2/in_3

End 

Net : tli.clk_slow
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_9_sp12_v_t_22
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_47
T_15_16_sp4_v_t_36
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_10
T_17_16_sp4_v_t_41
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_47
T_15_16_sp4_v_t_36
T_15_20_sp4_v_t_44
T_15_16_sp4_v_t_40
T_15_19_lc_trk_g0_0
T_15_19_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_13_16_sp4_h_l_7
T_16_16_sp4_v_t_37
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_10
T_17_16_sp4_v_t_41
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_2
T_18_16_sp4_h_l_10
T_17_16_sp4_v_t_41
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_15_12_sp4_v_t_47
T_15_16_sp4_v_t_36
T_15_20_lc_trk_g1_1
T_15_20_wire_logic_cluster/lc_3/clk

T_15_16_wire_logic_cluster/lc_5/out
T_15_14_sp4_v_t_39
T_16_18_sp4_h_l_8
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_3/clk

End 

Net : tli.bit_counter_7
T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_7/in_0

T_15_17_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g1_7
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : tli.clk_out
T_17_18_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g2_6
T_17_18_input_2_6
T_17_18_wire_logic_cluster/lc_6/in_2

T_17_18_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_2/in_3

End 

Net : CLK_c
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_18_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_19_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_14_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_13_20_wire_logic_cluster/lc_3/clk

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_15_16_wire_logic_cluster/lc_3/clk

End 

Net : CLK_pad_gb_input
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_28_span4_vert_t_12
T_0_24_span4_vert_t_12
T_0_20_span4_vert_t_12
T_0_16_span4_vert_t_12
T_0_17_lc_trk_g1_4
T_0_17_wire_gbuf/in

End 

Net : CONSTANT_ONE_NET
T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_7/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

T_14_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : CS_CLK_c
T_17_17_wire_logic_cluster/lc_2/out
T_17_15_sp12_v_t_23
T_17_3_sp12_v_t_23
T_18_3_sp12_h_l_0
T_27_3_sp4_h_l_11
T_31_3_sp4_h_l_7
T_30_0_span4_horz_r_1
T_33_2_lc_trk_g0_5
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CS_c
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_15_17_sp12_h_l_1
T_27_17_sp12_h_l_1
T_33_17_lc_trk_g1_5
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_c
T_12_20_wire_logic_cluster/lc_2/out
T_12_18_sp12_v_t_23
T_0_30_span12_horz_0
T_6_30_sp4_h_l_7
T_5_30_sp4_v_t_36
T_5_33_lc_trk_g1_4
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_13_17_0_
Net : bfn_14_16_0_
Net : bfn_15_17_0_
Net : bfn_15_19_0_
Net : bfn_15_20_0_
Net : n979
T_12_19_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g0_2
T_12_20_wire_logic_cluster/lc_2/in_0

End 

Net : n980
T_12_19_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g0_3
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : tli.bit_counter_0
T_15_18_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : tli.bit_counter_1
T_15_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_1/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : tli.bit_counter_2
T_16_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g3_0
T_15_17_wire_logic_cluster/lc_2/in_1

End 

Net : tli.bit_counter_3
T_16_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_1/in_1

End 

Net : tli.bit_counter_4
T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

End 

Net : tli.bit_counter_5
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g1_5
T_15_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : tli.bit_counter_6
T_15_17_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : tli.n833
T_16_19_wire_logic_cluster/lc_4/out
T_16_11_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

T_16_19_wire_logic_cluster/lc_4/out
T_16_11_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_0/cen

End 

Net : tli.n839
T_16_18_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_39
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_1/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_5/out
T_16_17_sp4_v_t_42
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

End 

Net : tli.n850
T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_46
T_17_18_sp4_h_l_4
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/s_r

End 

Net : tli.n852
T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

T_16_18_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g2_4
T_15_17_wire_logic_cluster/lc_5/s_r

End 

Net : tli.n892
Net : tli.n913
Net : tli.n914
Net : tli.n915
T_15_20_wire_logic_cluster/lc_4/cout
T_15_20_wire_logic_cluster/lc_5/in_3

End 

Net : tli.n966_cascade_
T_16_20_wire_logic_cluster/lc_0/ltout
T_16_20_wire_logic_cluster/lc_1/in_2

End 

Net : tli.n977
T_16_19_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g0_1
T_16_20_wire_logic_cluster/lc_0/in_1

End 

Net : tli.n978_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : tli.delay_counter_3
T_15_19_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_3/in_1

T_15_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g1_3
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

End 

Net : tli.n984
T_15_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : tli.delay_counter_2
T_15_19_wire_logic_cluster/lc_2/out
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_2/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_0/in_0

End 

Net : tli.delay_counter_15__N_124
T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_16_18_sp4_v_t_47
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_4/in_1

T_16_20_wire_logic_cluster/lc_1/out
T_16_18_sp4_v_t_47
T_16_19_lc_trk_g2_7
T_16_19_input_2_7
T_16_19_wire_logic_cluster/lc_7/in_2

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_20_wire_logic_cluster/lc_1/out
T_12_20_sp12_h_l_1
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_5/s_r

End 

Net : tli.n911
Net : tli.delay_counter_4
T_15_19_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g3_4
T_15_19_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g0_4
T_16_19_wire_logic_cluster/lc_1/in_3

End 

Net : tli.n912
Net : tli.state_1
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_1/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_6/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_7/in_3

End 

Net : tli.state_0
T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

T_16_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g1_2
T_17_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g1_2
T_16_19_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_16_19_lc_trk_g3_1
T_16_19_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : tli.n986
T_15_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_6/in_1

End 

Net : tli.n985
T_15_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_9
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_0
T_15_19_wire_logic_cluster/lc_0/out
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_0/in_1

T_15_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_3

End 

Net : tli.delay_counter_1
T_15_19_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_1/in_1

T_15_19_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

End 

Net : tli.delay_counter_10
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_16_20_lc_trk_g0_2
T_16_20_input_2_0
T_16_20_wire_logic_cluster/lc_0/in_2

End 

Net : tli.delay_counter_11
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_1/in_3

End 

Net : tli.delay_counter_12
T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g1_4
T_16_20_wire_logic_cluster/lc_1/in_0

End 

Net : tli.delay_counter_13
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g1_5
T_16_20_wire_logic_cluster/lc_1/in_1

End 

Net : tli.delay_counter_5
T_15_19_wire_logic_cluster/lc_5/out
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_5/in_1

T_15_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g1_5
T_16_19_wire_logic_cluster/lc_5/in_1

End 

Net : tli.n909
Net : tli.n908
Net : tli.n907
Net : tli.n906
Net : tli.n905
Net : tli.n904
Net : tli.n903
Net : tli.n898
T_15_17_wire_logic_cluster/lc_6/cout
T_15_17_wire_logic_cluster/lc_7/in_3

End 

Net : tli.n897
Net : tli.n896
Net : tli.delay_counter_6
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_6/in_1

T_15_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_5/in_3

End 

Net : tli.delay_counter_7
T_15_19_wire_logic_cluster/lc_7/out
T_15_19_lc_trk_g3_7
T_15_19_wire_logic_cluster/lc_7/in_1

T_15_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_1/in_1

End 

Net : tli.delay_counter_8
T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g1_0
T_16_20_wire_logic_cluster/lc_0/in_3

End 

Net : tli.delay_counter_9
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_16_20_lc_trk_g1_1
T_16_20_wire_logic_cluster/lc_0/in_0

End 

Net : tli.n895
Net : tli.n894
Net : tli.n10
T_16_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : tli.n14
T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : tli.n15
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g2_1
T_16_18_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g0_1
T_17_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_7/in_1

End 

Net : tli.n15_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : tli.n45
T_15_17_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g0_0
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : tli.n569
T_16_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g2_6
T_15_17_wire_logic_cluster/lc_2/in_0

T_16_18_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_3/in_0

End 

Net : tli.n6
T_16_19_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

End 

Net : tli.n893
