Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Oct 12 16:50:04 2022
| Host         : 603-14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_module_timing_summary_routed.rpt -pb Top_module_timing_summary_routed.pb -rpx Top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (34)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (34)
-------------------------
 There are 34 register/latch pins with no clock driven by root clock pin: Clock_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.840        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.840        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.840ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.828ns (19.894%)  route 3.334ns (80.106%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.558     9.124    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.248 r  Clock_divider/r_counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.248    Clock_divider/r_counter_0[29]
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[29]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.077    15.088    Clock_divider/r_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 0.828ns (19.942%)  route 3.324ns (80.058%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.548     9.114    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.238 r  Clock_divider/r_counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.238    Clock_divider/r_counter_0[30]
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[30]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.081    15.092    Clock_divider/r_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.890ns (21.790%)  route 3.194ns (78.210%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X34Y47         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  Clock_divider/r_counter_reg[27]/Q
                         net (fo=2, routed)           1.079     6.683    Clock_divider/r_counter[27]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.807 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     7.235    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.688     9.047    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.171 r  Clock_divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.171    Clock_divider/r_counter_0[8]
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.031    15.041    Clock_divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 0.890ns (21.795%)  route 3.193ns (78.205%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X34Y47         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  Clock_divider/r_counter_reg[27]/Q
                         net (fo=2, routed)           1.079     6.683    Clock_divider/r_counter[27]
    SLICE_X34Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.807 r  Clock_divider/r_counter[31]_i_9/O
                         net (fo=1, routed)           0.427     7.235    Clock_divider/r_counter[31]_i_9_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I4_O)        0.124     7.359 r  Clock_divider/r_counter[31]_i_4/O
                         net (fo=32, routed)          1.687     9.046    Clock_divider/r_counter[31]_i_4_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I2_O)        0.124     9.170 r  Clock_divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.170    Clock_divider/r_counter_0[5]
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[5]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X33Y42         FDCE (Setup_fdce_C_D)        0.031    15.041    Clock_divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.828ns (20.734%)  route 3.165ns (79.266%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.389     8.956    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X36Y46         LUT6 (Prop_lut6_I0_O)        0.124     9.080 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     9.080    Clock_divider/r_clk_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X36Y46         FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism              0.188    14.974    
                         clock uncertainty           -0.035    14.939    
    SLICE_X36Y46         FDCE (Setup_fdce_C_D)        0.029    14.968    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.828ns (20.705%)  route 3.171ns (79.295%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.395     8.961    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X34Y48         LUT5 (Prop_lut5_I0_O)        0.124     9.085 r  Clock_divider/r_counter[31]_i_1/O
                         net (fo=1, routed)           0.000     9.085    Clock_divider/r_counter_0[31]
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[31]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y48         FDCE (Setup_fdce_C_D)        0.079    15.090    Clock_divider/r_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.828ns (20.854%)  route 3.143ns (79.146%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.366     8.933    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.057 r  Clock_divider/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.057    Clock_divider/r_counter_0[22]
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.029    15.080    Clock_divider/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -9.057    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.828ns (20.859%)  route 3.142ns (79.141%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.365     8.932    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.124     9.056 r  Clock_divider/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.056    Clock_divider/r_counter_0[23]
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[23]/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X33Y46         FDCE (Setup_fdce_C_D)        0.031    15.082    Clock_divider/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 0.828ns (21.484%)  route 3.026ns (78.516%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X33Y46         FDCE                                         r  Clock_divider/r_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  Clock_divider/r_counter_reg[22]/Q
                         net (fo=2, routed)           1.208     6.750    Clock_divider/r_counter[22]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.124     6.874 r  Clock_divider/r_counter[31]_i_7/O
                         net (fo=1, routed)           0.568     7.442    Clock_divider/r_counter[31]_i_7_n_0
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.566 r  Clock_divider/r_counter[31]_i_2/O
                         net (fo=32, routed)          1.250     8.816    Clock_divider/r_counter[31]_i_2_n_0
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.940 r  Clock_divider/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.940    Clock_divider/r_counter_0[21]
    SLICE_X34Y46         FDCE                                         r  Clock_divider/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    Clock_divider/CLK
    SLICE_X34Y46         FDCE                                         r  Clock_divider/r_counter_reg[21]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X34Y46         FDCE (Setup_fdce_C_D)        0.077    15.087    Clock_divider/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 Clock_divider/r_counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.890ns (23.050%)  route 2.971ns (76.950%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    Clock_divider/CLK
    SLICE_X34Y48         FDCE                                         r  Clock_divider/r_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  Clock_divider/r_counter_reg[31]/Q
                         net (fo=2, routed)           1.174     6.778    Clock_divider/r_counter[31]
    SLICE_X36Y42         LUT4 (Prop_lut4_I3_O)        0.124     6.902 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.450     7.352    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.124     7.476 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          1.348     8.823    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X34Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.947 r  Clock_divider/r_counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.947    Clock_divider/r_counter_0[27]
    SLICE_X34Y47         FDCE                                         r  Clock_divider/r_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    Clock_divider/CLK
    SLICE_X34Y47         FDCE                                         r  Clock_divider/r_counter_reg[27]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDCE (Setup_fdce_C_D)        0.079    15.105    Clock_divider/r_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  6.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.771    Clock_divider/r_counter[0]
    SLICE_X36Y42         LUT1 (Prop_lut1_I0_O)        0.042     1.813 r  Clock_divider/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    Clock_divider/r_counter_0[0]
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_divider/CLK
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.105     1.550    Clock_divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Clock_divider/r_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    Clock_divider/CLK
    SLICE_X36Y46         FDCE                                         r  Clock_divider/r_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  Clock_divider/r_clk_reg/Q
                         net (fo=2, routed)           0.185     1.772    Clock_divider/r_clk
    SLICE_X36Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  Clock_divider/r_clk_i_1/O
                         net (fo=1, routed)           0.000     1.817    Clock_divider/r_clk_i_1_n_0
    SLICE_X36Y46         FDCE                                         r  Clock_divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    Clock_divider/CLK
    SLICE_X36Y46         FDCE                                         r  Clock_divider/r_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.091     1.537    Clock_divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.231ns (35.497%)  route 0.420ns (64.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.734    Clock_divider/r_counter[3]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.271     2.051    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.096 r  Clock_divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.096    Clock_divider/r_counter_0[6]
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_divider/CLK
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y42         FDCE (Hold_fdce_C_D)         0.092     1.801    Clock_divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.768%)  route 0.309ns (57.232%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.232     1.819    Clock_divider/r_counter[8]
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.864 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.077     1.940    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.985 r  Clock_divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.985    Clock_divider/r_counter_0[15]
    SLICE_X34Y44         FDCE                                         r  Clock_divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_divider/CLK
    SLICE_X34Y44         FDCE                                         r  Clock_divider/r_counter_reg[15]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.121     1.601    Clock_divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.610%)  route 0.311ns (57.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[8]/Q
                         net (fo=2, routed)           0.232     1.819    Clock_divider/r_counter[8]
    SLICE_X34Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.864 f  Clock_divider/r_counter[31]_i_3/O
                         net (fo=32, routed)          0.079     1.942    Clock_divider/r_counter[31]_i_3_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.045     1.987 r  Clock_divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     1.987    Clock_divider/r_counter_0[14]
    SLICE_X34Y44         FDCE                                         r  Clock_divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_divider/CLK
    SLICE_X34Y44         FDCE                                         r  Clock_divider/r_counter_reg[14]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.120     1.600    Clock_divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.276ns (35.913%)  route 0.493ns (64.087%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X36Y42         FDCE                                         r  Clock_divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.771    Clock_divider/r_counter[0]
    SLICE_X36Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.816 r  Clock_divider/r_counter[31]_i_10/O
                         net (fo=1, routed)           0.168     1.984    Clock_divider/r_counter[31]_i_10_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I4_O)        0.045     2.029 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.140     2.169    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.214 r  Clock_divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.214    Clock_divider/r_counter_0[8]
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[8]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y42         FDCE (Hold_fdce_C_D)         0.092     1.801    Clock_divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.231ns (39.544%)  route 0.353ns (60.456%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.734    Clock_divider/r_counter[3]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.205     1.984    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.029 r  Clock_divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.029    Clock_divider/r_counter_0[7]
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    Clock_divider/CLK
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[7]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.121     1.600    Clock_divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.409%)  route 0.355ns (60.591%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.734    Clock_divider/r_counter[3]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.207     1.986    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.031 r  Clock_divider/r_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.031    Clock_divider/r_counter_0[2]
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    Clock_divider/CLK
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[2]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.121     1.600    Clock_divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.409%)  route 0.355ns (60.591%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.734    Clock_divider/r_counter[3]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.207     1.986    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.031 r  Clock_divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.031    Clock_divider/r_counter_0[4]
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    Clock_divider/CLK
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[4]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.121     1.600    Clock_divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 Clock_divider/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.275%)  route 0.357ns (60.725%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    Clock_divider/CLK
    SLICE_X33Y42         FDCE                                         r  Clock_divider/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  Clock_divider/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.148     1.734    Clock_divider/r_counter[3]
    SLICE_X33Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.779 r  Clock_divider/r_counter[31]_i_5/O
                         net (fo=32, routed)          0.209     1.988    Clock_divider/r_counter[31]_i_5_n_0
    SLICE_X34Y42         LUT5 (Prop_lut5_I3_O)        0.045     2.033 r  Clock_divider/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    Clock_divider/r_counter_0[1]
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    Clock_divider/CLK
    SLICE_X34Y42         FDCE                                         r  Clock_divider/r_counter_reg[1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X34Y42         FDCE (Hold_fdce_C_D)         0.120     1.599    Clock_divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.434    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   Clock_divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   Clock_divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   Clock_divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   Clock_divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   Clock_divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   Clock_divider/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   Clock_divider/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   Clock_divider/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   Clock_divider/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Clock_divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Clock_divider/r_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Clock_divider/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Clock_divider/r_counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Clock_divider/r_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   Clock_divider/r_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   Clock_divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Clock_divider/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Clock_divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Clock_divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   Clock_divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   Clock_divider/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   Clock_divider/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   Clock_divider/r_counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   Clock_divider/r_counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   Clock_divider/r_counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   Clock_divider/r_counter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Clock_divider/r_counter_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   Clock_divider/r_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y42   Clock_divider/r_counter_reg[1]/C



