

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Sat Mar 19 19:06:06 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F2550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F2550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _LATBbits	set	3978
    53  0000                     _PIR1bits	set	3998
    54  0000                     _T2CONbits	set	4042
    55  0000                     _PR2	set	4043
    56  0000                     _TMR2	set	4044
    57  0000                     _INTCONbits	set	4082
    58  0000                     _TRISBbits	set	3987
    59  0000                     _PIE1bits	set	3997
    60                           
    61                           ; #config settings
    62                           
    63                           	psect	cinit
    64  000072                     __pcinit:
    65                           	callstack 0
    66  000072                     start_initialization:
    67                           	callstack 0
    68  000072                     __initialization:
    69                           	callstack 0
    70  000072                     end_of_initialization:
    71                           	callstack 0
    72  000072                     __end_of__initialization:
    73                           	callstack 0
    74  000072  9002               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    75  000074  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    76  000076  0100               	movlb	0
    77  000078  EF24  F000         	goto	_main	;jump to C main() function
    78                           
    79                           	psect	cstackCOMRAM
    80  000001                     __pcstackCOMRAM:
    81                           	callstack 0
    82  000001                     ??_ISR_timer2:
    83  000001                     
    84                           ; 1 bytes @ 0x0
    85  000001                     	ds	1
    86  000002                     
    87                           ; 1 bytes @ 0x1
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 94 in file "main.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;		None
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2, cstack
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         0       0       0       0       0       0       0       0       0
   109 ;;      Temps:          0       0       0       0       0       0       0       0       0
   110 ;;      Totals:         0       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        0 bytes
   112 ;; Hardware stack levels required when called: 2
   113 ;; This function calls:
   114 ;;		_TIMER2_init
   115 ;; This function is called by:
   116 ;;		Startup code after reset
   117 ;; This function uses a non-reentrant model
   118 ;;
   119                           
   120                           	psect	text0
   121  000048                     __ptext0:
   122                           	callstack 0
   123  000048                     _main:
   124                           	callstack 29
   125  000048                     
   126                           ;main.c: 96: TRISBbits.TRISB1 = 0;
   127  000048  9293               	bcf	147,1,c	;volatile
   128                           
   129                           ;main.c: 97: LATBbits.LATB1 = 0;
   130  00004A  928A               	bcf	138,1,c	;volatile
   131  00004C                     
   132                           ;main.c: 99: TIMER2_init();
   133  00004C  EC2F  F000         	call	_TIMER2_init	;wreg free
   134  000050                     
   135                           ;main.c: 100: INTCONbits.GIE = 1;
   136  000050  8EF2               	bsf	242,7,c	;volatile
   137  000052                     
   138                           ;main.c: 101: INTCONbits.PEIE = 1;
   139  000052  8CF2               	bsf	242,6,c	;volatile
   140  000054                     
   141                           ;main.c: 102: PIE1bits.TMR2IE = 1;
   142  000054  829D               	bsf	157,1,c	;volatile
   143  000056                     l30:
   144  000056  EF2B  F000         	goto	l30
   145  00005A  EF07  F000         	goto	start
   146  00005E                     __end_of_main:
   147                           	callstack 0
   148                           
   149 ;; *************** function _TIMER2_init *****************
   150 ;; Defined at:
   151 ;;		line 76 in file "main.c"
   152 ;; Parameters:    Size  Location     Type
   153 ;;		None
   154 ;; Auto vars:     Size  Location     Type
   155 ;;		None
   156 ;; Return value:  Size  Location     Type
   157 ;;                  1    wreg      void 
   158 ;; Registers used:
   159 ;;		wreg, status,2
   160 ;; Tracked objects:
   161 ;;		On entry : 0/0
   162 ;;		On exit  : 0/0
   163 ;;		Unchanged: 0/0
   164 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   165 ;;      Params:         0       0       0       0       0       0       0       0       0
   166 ;;      Locals:         0       0       0       0       0       0       0       0       0
   167 ;;      Temps:          0       0       0       0       0       0       0       0       0
   168 ;;      Totals:         0       0       0       0       0       0       0       0       0
   169 ;;Total ram usage:        0 bytes
   170 ;; Hardware stack levels used: 1
   171 ;; Hardware stack levels required when called: 1
   172 ;; This function calls:
   173 ;;		Nothing
   174 ;; This function is called by:
   175 ;;		_main
   176 ;; This function uses a non-reentrant model
   177 ;;
   178                           
   179                           	psect	text1
   180  00005E                     __ptext1:
   181                           	callstack 0
   182  00005E                     _TIMER2_init:
   183                           	callstack 29
   184  00005E                     
   185                           ;main.c: 78: TMR2 = 0;
   186  00005E  0E00               	movlw	0
   187  000060  6ECC               	movwf	204,c	;volatile
   188                           
   189                           ;main.c: 79: PR2 = 195;
   190  000062  0EC3               	movlw	195
   191  000064  6ECB               	movwf	203,c	;volatile
   192                           
   193                           ;main.c: 80: T2CONbits.TOUTPS = 0b1111;
   194  000066  0E78               	movlw	120
   195  000068  12CA               	iorwf	202,f,c	;volatile
   196                           
   197                           ;main.c: 81: T2CONbits.T2CKPS = 0b11;
   198  00006A  0E03               	movlw	3
   199  00006C  12CA               	iorwf	202,f,c	;volatile
   200  00006E                     
   201                           ;main.c: 82: T2CONbits.TMR2ON = 1;
   202  00006E  84CA               	bsf	202,2,c	;volatile
   203  000070  0012               	return		;funcret
   204  000072                     __end_of_TIMER2_init:
   205                           	callstack 0
   206                           
   207 ;; *************** function _ISR_timer2 *****************
   208 ;; Defined at:
   209 ;;		line 85 in file "main.c"
   210 ;; Parameters:    Size  Location     Type
   211 ;;		None
   212 ;; Auto vars:     Size  Location     Type
   213 ;;		None
   214 ;; Return value:  Size  Location     Type
   215 ;;                  1    wreg      void 
   216 ;; Registers used:
   217 ;;		wreg, status,2, status,0
   218 ;; Tracked objects:
   219 ;;		On entry : 0/0
   220 ;;		On exit  : 0/0
   221 ;;		Unchanged: 0/0
   222 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   223 ;;      Params:         0       0       0       0       0       0       0       0       0
   224 ;;      Locals:         0       0       0       0       0       0       0       0       0
   225 ;;      Temps:          1       0       0       0       0       0       0       0       0
   226 ;;      Totals:         1       0       0       0       0       0       0       0       0
   227 ;;Total ram usage:        1 bytes
   228 ;; Hardware stack levels used: 1
   229 ;; This function calls:
   230 ;;		Nothing
   231 ;; This function is called by:
   232 ;;		Interrupt level 2
   233 ;; This function uses a non-reentrant model
   234 ;;
   235                           
   236                           	psect	intcode
   237  000008                     __pintcode:
   238                           	callstack 0
   239  000008                     _ISR_timer2:
   240                           	callstack 29
   241                           
   242                           ;incstack = 0
   243  000008  8202               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   244  00000A  ED09  F000         	call	int_func,f	;refresh shadow registers
   245                           
   246                           	psect	intcode_body
   247  000012                     __pintcode_body:
   248                           	callstack 29
   249  000012                     int_func:
   250                           	callstack 29
   251  000012  0006               	pop		; remove dummy address from shadow register refresh
   252  000014                     
   253                           ;main.c: 87: if(PIR1bits.TMR2IF == 1)
   254  000014  A29E               	btfss	158,1,c	;volatile
   255  000016  EF0F  F000         	goto	i2u1_41
   256  00001A  EF11  F000         	goto	i2u1_40
   257  00001E                     i2u1_41:
   258  00001E  EF22  F000         	goto	i2l25
   259  000022                     i2u1_40:
   260  000022                     
   261                           ;main.c: 88: {;main.c: 89: LATBbits.LATB1 = !LATBbits.LATB1;
   262  000022  A28A               	btfss	138,1,c	;volatile
   263  000024  EF16  F000         	goto	i2u2_41
   264  000028  EF1A  F000         	goto	i2u2_40
   265  00002C                     i2u2_41:
   266  00002C  6A01               	clrf	??_ISR_timer2^0,c
   267  00002E  2A01               	incf	??_ISR_timer2^0,f,c
   268  000030  EF1B  F000         	goto	i2u3_48
   269  000034                     i2u2_40:
   270  000034  6A01               	clrf	??_ISR_timer2^0,c
   271  000036                     i2u3_48:
   272  000036  4601               	rlncf	??_ISR_timer2^0,f,c
   273  000038  508A               	movf	138,w,c	;volatile
   274  00003A  1801               	xorwf	??_ISR_timer2^0,w,c
   275  00003C  0BFD               	andlw	-3
   276  00003E  1801               	xorwf	??_ISR_timer2^0,w,c
   277  000040  6E8A               	movwf	138,c	;volatile
   278  000042                     
   279                           ;main.c: 90: PIR1bits.TMR2IF = 0;
   280  000042  929E               	bcf	158,1,c	;volatile
   281  000044                     i2l25:
   282  000044  9202               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   283  000046  0011               	retfie		f
   284  000048                     __end_of_ISR_timer2:
   285                           	callstack 0
   286  0000                     
   287                           	psect	rparam
   288  0000                     
   289                           	psect	temp
   290  000002                     btemp:
   291                           	callstack 0
   292  000002                     	ds	1
   293  0000                     int$flags	set	btemp
   294  0000                     wtemp8	set	btemp+1
   295  0000                     ttemp5	set	btemp+1
   296  0000                     ttemp6	set	btemp+4
   297  0000                     ttemp7	set	btemp+8
   298                           
   299                           	psect	idloc
   300                           
   301                           ;Config register IDLOC0 @ 0x200000
   302                           ;	unspecified, using default values
   303  200000                     	org	2097152
   304  200000  FF                 	db	255
   305                           
   306                           ;Config register IDLOC1 @ 0x200001
   307                           ;	unspecified, using default values
   308  200001                     	org	2097153
   309  200001  FF                 	db	255
   310                           
   311                           ;Config register IDLOC2 @ 0x200002
   312                           ;	unspecified, using default values
   313  200002                     	org	2097154
   314  200002  FF                 	db	255
   315                           
   316                           ;Config register IDLOC3 @ 0x200003
   317                           ;	unspecified, using default values
   318  200003                     	org	2097155
   319  200003  FF                 	db	255
   320                           
   321                           ;Config register IDLOC4 @ 0x200004
   322                           ;	unspecified, using default values
   323  200004                     	org	2097156
   324  200004  FF                 	db	255
   325                           
   326                           ;Config register IDLOC5 @ 0x200005
   327                           ;	unspecified, using default values
   328  200005                     	org	2097157
   329  200005  FF                 	db	255
   330                           
   331                           ;Config register IDLOC6 @ 0x200006
   332                           ;	unspecified, using default values
   333  200006                     	org	2097158
   334  200006  FF                 	db	255
   335                           
   336                           ;Config register IDLOC7 @ 0x200007
   337                           ;	unspecified, using default values
   338  200007                     	org	2097159
   339  200007  FF                 	db	255
   340                           
   341                           	psect	config
   342                           
   343                           ;Config register CONFIG1L @ 0x300000
   344                           ;	PLL Prescaler Selection bits
   345                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   346                           ;	System Clock Postscaler Selection bits
   347                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   348                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   349                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   350  300000                     	org	3145728
   351  300000  00                 	db	0
   352                           
   353                           ;Config register CONFIG1H @ 0x300001
   354                           ;	Oscillator Selection bits
   355                           ;	FOSC = XT_XT, XT oscillator (XT)
   356                           ;	Fail-Safe Clock Monitor Enable bit
   357                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   358                           ;	Internal/External Oscillator Switchover bit
   359                           ;	IESO = OFF, Oscillator Switchover mode disabled
   360  300001                     	org	3145729
   361  300001  00                 	db	0
   362                           
   363                           ;Config register CONFIG2L @ 0x300002
   364                           ;	Power-up Timer Enable bit
   365                           ;	PWRT = ON, PWRT enabled
   366                           ;	Brown-out Reset Enable bits
   367                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   368                           ;	Brown-out Reset Voltage bits
   369                           ;	BORV = 3, Minimum setting 2.05V
   370                           ;	USB Voltage Regulator Enable bit
   371                           ;	VREGEN = OFF, USB voltage regulator disabled
   372  300002                     	org	3145730
   373  300002  18                 	db	24
   374                           
   375                           ;Config register CONFIG2H @ 0x300003
   376                           ;	Watchdog Timer Enable bit
   377                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   378                           ;	Watchdog Timer Postscale Select bits
   379                           ;	WDTPS = 32768, 1:32768
   380  300003                     	org	3145731
   381  300003  1E                 	db	30
   382                           
   383                           ; Padding undefined space
   384  300004                     	org	3145732
   385  300004  FF                 	db	255
   386                           
   387                           ;Config register CONFIG3H @ 0x300005
   388                           ;	CCP2 MUX bit
   389                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   390                           ;	PORTB A/D Enable bit
   391                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   392                           ;	Low-Power Timer 1 Oscillator Enable bit
   393                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   394                           ;	MCLR Pin Enable bit
   395                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   396  300005                     	org	3145733
   397  300005  83                 	db	131
   398                           
   399                           ;Config register CONFIG4L @ 0x300006
   400                           ;	Stack Full/Underflow Reset Enable bit
   401                           ;	STVREN = ON, Stack full/underflow will cause Reset
   402                           ;	Single-Supply ICSP Enable bit
   403                           ;	LVP = OFF, Single-Supply ICSP disabled
   404                           ;	Extended Instruction Set Enable bit
   405                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   406                           ;	Background Debugger Enable bit
   407                           ;	DEBUG = 0x1, unprogrammed default
   408  300006                     	org	3145734
   409  300006  81                 	db	129
   410                           
   411                           ; Padding undefined space
   412  300007                     	org	3145735
   413  300007  FF                 	db	255
   414                           
   415                           ;Config register CONFIG5L @ 0x300008
   416                           ;	Code Protection bit
   417                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   418                           ;	Code Protection bit
   419                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   420                           ;	Code Protection bit
   421                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   422                           ;	Code Protection bit
   423                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   424  300008                     	org	3145736
   425  300008  0F                 	db	15
   426                           
   427                           ;Config register CONFIG5H @ 0x300009
   428                           ;	Boot Block Code Protection bit
   429                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   430                           ;	Data EEPROM Code Protection bit
   431                           ;	CPD = OFF, Data EEPROM is not code-protected
   432  300009                     	org	3145737
   433  300009  C0                 	db	192
   434                           
   435                           ;Config register CONFIG6L @ 0x30000A
   436                           ;	Write Protection bit
   437                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   438                           ;	Write Protection bit
   439                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   440                           ;	Write Protection bit
   441                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   442                           ;	Write Protection bit
   443                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   444  30000A                     	org	3145738
   445  30000A  0F                 	db	15
   446                           
   447                           ;Config register CONFIG6H @ 0x30000B
   448                           ;	Configuration Register Write Protection bit
   449                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   450                           ;	Boot Block Write Protection bit
   451                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   452                           ;	Data EEPROM Write Protection bit
   453                           ;	WRTD = OFF, Data EEPROM is not write-protected
   454  30000B                     	org	3145739
   455  30000B  E0                 	db	224
   456                           
   457                           ;Config register CONFIG7L @ 0x30000C
   458                           ;	Table Read Protection bit
   459                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   460                           ;	Table Read Protection bit
   461                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   462                           ;	Table Read Protection bit
   463                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   464                           ;	Table Read Protection bit
   465                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   466  30000C                     	org	3145740
   467  30000C  0F                 	db	15
   468                           
   469                           ;Config register CONFIG7H @ 0x30000D
   470                           ;	Boot Block Table Read Protection bit
   471                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   472  30000D                     	org	3145741
   473  30000D  40                 	db	64
   474                           tosu	equ	0xFFF
   475                           tosh	equ	0xFFE
   476                           tosl	equ	0xFFD
   477                           stkptr	equ	0xFFC
   478                           pclatu	equ	0xFFB
   479                           pclath	equ	0xFFA
   480                           pcl	equ	0xFF9
   481                           tblptru	equ	0xFF8
   482                           tblptrh	equ	0xFF7
   483                           tblptrl	equ	0xFF6
   484                           tablat	equ	0xFF5
   485                           prodh	equ	0xFF4
   486                           prodl	equ	0xFF3
   487                           indf0	equ	0xFEF
   488                           postinc0	equ	0xFEE
   489                           postdec0	equ	0xFED
   490                           preinc0	equ	0xFEC
   491                           plusw0	equ	0xFEB
   492                           fsr0h	equ	0xFEA
   493                           fsr0l	equ	0xFE9
   494                           wreg	equ	0xFE8
   495                           indf1	equ	0xFE7
   496                           postinc1	equ	0xFE6
   497                           postdec1	equ	0xFE5
   498                           preinc1	equ	0xFE4
   499                           plusw1	equ	0xFE3
   500                           fsr1h	equ	0xFE2
   501                           fsr1l	equ	0xFE1
   502                           bsr	equ	0xFE0
   503                           indf2	equ	0xFDF
   504                           postinc2	equ	0xFDE
   505                           postdec2	equ	0xFDD
   506                           preinc2	equ	0xFDC
   507                           plusw2	equ	0xFDB
   508                           fsr2h	equ	0xFDA
   509                           fsr2l	equ	0xFD9
   510                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR_timer2 in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR_timer2 in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR_timer2 in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR_timer2 in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR_timer2 in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR_timer2 in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR_timer2 in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR_timer2 in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR_timer2 in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
                        _TIMER2_init
 ---------------------------------------------------------------------------------
 (1) _TIMER2_init                                          0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _ISR_timer2                                           1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _TIMER2_init

 _ISR_timer2 (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      1       1       1        1.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRhh          D      0       0      21        0.0%
BITBIGSFRhl         25      0       0      22        0.0%
BITBIGSFRlh         2B      0       0      23        0.0%
BITBIGSFRllhh        9      0       0      24        0.0%
BITBIGSFRllhl        8      0       0      25        0.0%
BITBIGSFRlll        2A      0       0      26        0.0%
BIGRAM             7FF      0       0      27        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Sat Mar 19 19:06:06 2022

                     l30 0056                       l31 0056                       l19 0070  
                    l781 005E                      l783 006E                      l791 0048  
                    l793 004C                      l795 0050                      l797 0052  
                    l799 0054                      _PR2 000FCB                     i2l25 0044  
                   _TMR2 000FCC                     _main 0048                     btemp 0002  
                   start 000E             ___param_bank 000000                    ?_main 0001  
                  i2l785 0014                    i2l787 0022                    i2l789 0042  
            ?_ISR_timer2 0001                    ttemp5 0003                    ttemp6 0006  
                  ttemp7 000A                    wtemp8 0003          __initialization 0072  
           __end_of_main 005E                   ??_main 0002            __activetblptr 000000  
           ?_TIMER2_init 0001                   i2u1_40 0022                   i2u1_41 001E  
                 i2u2_40 0034                   i2u2_41 002C                   i2u3_48 0036  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 0072  
          ___rparam_used 000001           __pcstackCOMRAM 0001             ??_ISR_timer2 0001  
                __Hparam 0000                  __Lparam 0000       __end_of_ISR_timer2 0048  
                __pcinit 0072                  __ramtop 0800                  __ptext0 0048  
                __ptext1 005E                _T2CONbits 000FCA           __pintcode_body 0012  
   end_of_initialization 0072                  int_func 0012                _TRISBbits 000F93  
    start_initialization 0072                __pintcode 0008            ??_TIMER2_init 0002  
               _LATBbits 000F8A                 _PIE1bits 000F9D                 _PIR1bits 000F9E  
    __end_of_TIMER2_init 0072                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000                 int$flags 0002               _INTCONbits 000FF2  
            _TIMER2_init 005E                 intlevel2 0000               _ISR_timer2 0008  
