===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.8679 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.1135 ( 21.8%)    4.1135 ( 27.7%)  FIR Parser
    9.0117 ( 47.8%)    6.2778 ( 42.2%)  'firrtl.circuit' Pipeline
    1.7912 (  9.5%)    0.8973 (  6.0%)    'firrtl.module' Pipeline
    1.7884 (  9.5%)    0.8959 (  6.0%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0975 (  0.5%)    0.0975 (  0.7%)    InferWidths
    0.5819 (  3.1%)    0.5819 (  3.9%)    LowerFIRRTLTypes
    3.6822 ( 19.5%)    1.8455 ( 12.4%)    'firrtl.module' Pipeline
    1.9683 ( 10.4%)    1.0069 (  6.8%)      ExpandWhens
    1.7095 (  9.1%)    0.8732 (  5.9%)      Canonicalizer
    0.5575 (  3.0%)    0.5575 (  3.7%)    Inliner
    2.2934 ( 12.2%)    2.2934 ( 15.4%)    IMConstProp
    0.0349 (  0.2%)    0.0349 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.9658 (  5.1%)    0.9658 (  6.5%)  LowerFIRRTLToHW
    0.2219 (  1.2%)    0.2219 (  1.5%)  HWMemSimImpl
    2.1709 ( 11.5%)    1.0859 (  7.3%)  'hw.module' Pipeline
    0.0707 (  0.4%)    0.0449 (  0.3%)    HWCleanup
    0.8293 (  4.4%)    0.4180 (  2.8%)    CSE
    0.0014 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.2636 (  6.7%)    0.6446 (  4.3%)    Canonicalizer
    0.3889 (  2.1%)    0.3889 (  2.6%)  HWLegalizeNames
    0.3668 (  1.9%)    0.1843 (  1.2%)  'hw.module' Pipeline
    0.3636 (  1.9%)    0.1827 (  1.2%)    PrettifyVerilog
    1.6168 (  8.6%)    1.6168 ( 10.9%)  Output
    0.0076 (  0.0%)    0.0076 (  0.1%)  Rest
   18.8711 (100.0%)   14.8679 (100.0%)  Total

{
  totalTime: 14.906,
  maxMemory: 777564160
}
