--------------------------------------------------------------------------------
Release 14.4 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml ADC_board_test.twx ADC_board_test.ncd -o ADC_board_test.twr
ADC_board_test.pcf -ucf rmemb3_xc6slx45_master.ucf

Design file:              ADC_board_test.ncd
Physical constraint file: ADC_board_test.pcf
Device,package,speed:     xc6slx45,fgg484,C,-3 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.200ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_200M_i = PERIOD TIMEGRP "clk_200M_i" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_200M_i_IBUFG
--------------------------------------------------------------------------------
Slack: 1.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.600ns (Tdcmpw_CLKIN_200_250)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_200M_i_IBUFG
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_200M_i_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100M7 = PERIOD TIMEGRP "clk_100M7" TS_clk_200M_i * 
0.503496503 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100M7 = PERIOD TIMEGRP "clk_100M7" TS_clk_200M_i * 0.503496503 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.200ns (period - min period limit)
  Period: 9.930ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_100M7_BUFG/I0
  Logical resource: clk_100M7_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_100M7
--------------------------------------------------------------------------------
Slack: 8.291ns (period - min period limit)
  Period: 9.930ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: R_ADC/adc_value_o<4>/CLK0
  Logical resource: R_ADC/adc_value_o_4/CK0
  Location pin: OLOGIC_X3Y116.CLK0
  Clock network: clk_100M7_BUFG
--------------------------------------------------------------------------------
Slack: 8.291ns (period - min period limit)
  Period: 9.930ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: R_ADC/adc_value_o<3>/CLK0
  Logical resource: R_ADC/adc_value_o_3/CK0
  Location pin: OLOGIC_X3Y117.CLK0
  Clock network: clk_100M7_BUFG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_200M_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_200M_i                  |      5.000ns|      3.200ns|      0.871ns|            0|            0|            0|            0|
| TS_clk_100M7                  |      9.931ns|      1.730ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 0 paths, 0 nets, and 0 connections

Design statistics:
   Minimum period:   3.200ns{1}   (Maximum frequency: 312.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 24 17:14:58 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 182 MB



