{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524078451015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524078451015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:07:30 2018 " "Processing started: Wed Apr 18 22:07:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524078451015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078451015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off singlecycle -c singlecycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078451015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524078451275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524078451275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/simpleregwe.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/simpleregwe.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleRegWE " "Found entity 1: simpleRegWE" {  } { { "../moduleVeTests/simpleregWE.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/simpleregWE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/simplereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/simplereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleReg " "Found entity 1: simpleReg" {  } { { "../moduleVeTests/simpleReg.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/simpleReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftReg " "Found entity 1: shiftReg" {  } { { "../moduleVeTests/shiftReg.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/shiftReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../moduleVeTests/mux_4to1.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../moduleVeTests/mux_2to1.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "../moduleVeTests/decoder_2to4.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/decoder_2to4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "../moduleVeTests/constantValueGenerator.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_fe/desktop/modulevetests/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mc_fe/desktop/modulevetests/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../moduleVeTests/ALU.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendimm.v 1 1 " "Found 1 design units, including 1 entities, in source file extendimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 extendImm " "Found entity 1: extendImm" {  } { { "extendImm.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/extendImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.v 1 1 " "Found 1 design units, including 1 entities, in source file shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC Pc datapath.v(7) " "Verilog HDL Declaration information at datapath.v(7): object \"PC\" differs only in case from object \"Pc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluResult ALUResult datapath.v(9) " "Verilog HDL Declaration information at datapath.v(9): object \"AluResult\" differs only in case from object \"ALUResult\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "instructionMem.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/instructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "dataMem.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/dataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(55) " "Verilog HDL warning at controller.v(55): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller.v(104) " "Verilog HDL warning at controller.v(104): extended using \"x\" or \"z\"" {  } { { "controller.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/arm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycle.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleCycle " "Found entity 1: singleCycle" {  } { { "singleCycle.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/singleCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_singlecycle.v 1 1 " "Found 1 design units, including 1 entities, in source file test_singlecycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test_singleCycle " "Found entity 1: Test_singleCycle" {  } { { "Test_singleCycle.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/Test_singleCycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524078459221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singleCycle " "Elaborating entity \"singleCycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524078459237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm1 " "Elaborating entity \"arm\" for hierarchy \"arm:arm1\"" {  } { { "singleCycle.v" "arm1" { Text "C:/Users/mc_fe/Desktop/lab3/singleCycle.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm1\|controller:c1 " "Elaborating entity \"controller\" for hierarchy \"arm:arm1\|controller:c1\"" {  } { { "arm.v" "c1" { Text "C:/Users/mc_fe/Desktop/lab3/arm.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftLR controller.v(66) " "Verilog HDL Always Construct warning at controller.v(66): inferring latch(es) for variable \"shiftLR\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 "|singleCycle|arm:arm1|controller:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftLR controller.v(110) " "Inferred latch for \"shiftLR\" at controller.v(110)" {  } { { "controller.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 110 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 "|singleCycle|arm:arm1|controller:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleRegWE arm:arm1\|controller:c1\|simpleRegWE:flagreg1 " "Elaborating entity \"simpleRegWE\" for hierarchy \"arm:arm1\|controller:c1\|simpleRegWE:flagreg1\"" {  } { { "controller.v" "flagreg1" { Text "C:/Users/mc_fe/Desktop/lab3/controller.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm1\|datapath:d1 " "Elaborating entity \"datapath\" for hierarchy \"arm:arm1\|datapath:d1\"" {  } { { "arm.v" "d1" { Text "C:/Users/mc_fe/Desktop/lab3/arm.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PC 0 datapath.v(7) " "Net \"PC\" at datapath.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "datapath.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 "|singleCycle|arm:arm1|datapath:d1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AluResult 0 datapath.v(9) " "Net \"AluResult\" at datapath.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "datapath.v" "" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 "|singleCycle|arm:arm1|datapath:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 arm:arm1\|datapath:d1\|mux_2to1:pcmux " "Elaborating entity \"mux_2to1\" for hierarchy \"arm:arm1\|datapath:d1\|mux_2to1:pcmux\"" {  } { { "datapath.v" "pcmux" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleReg arm:arm1\|datapath:d1\|simpleReg:pcreg " "Elaborating entity \"simpleReg\" for hierarchy \"arm:arm1\|datapath:d1\|simpleReg:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm1\|datapath:d1\|adder:pc4 " "Elaborating entity \"adder\" for hierarchy \"arm:arm1\|datapath:d1\|adder:pc4\"" {  } { { "datapath.v" "pc4" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 arm:arm1\|datapath:d1\|mux_2to1:Ra2src " "Elaborating entity \"mux_2to1\" for hierarchy \"arm:arm1\|datapath:d1\|mux_2to1:Ra2src\"" {  } { { "datapath.v" "Ra2src" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile arm:arm1\|datapath:d1\|registerFile:regFile " "Elaborating entity \"registerFile\" for hierarchy \"arm:arm1\|datapath:d1\|registerFile:regFile\"" {  } { { "datapath.v" "regFile" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendImm arm:arm1\|datapath:d1\|extendImm:extend " "Elaborating entity \"extendImm\" for hierarchy \"arm:arm1\|datapath:d1\|extendImm:extend\"" {  } { { "datapath.v" "extend" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift arm:arm1\|datapath:d1\|shift:shifter " "Elaborating entity \"shift\" for hierarchy \"arm:arm1\|datapath:d1\|shift:shifter\"" {  } { { "datapath.v" "shifter" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU arm:arm1\|datapath:d1\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"arm:arm1\|datapath:d1\|ALU:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CO ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"CO\", which holds its previous value in one or more paths through the always construct" {  } { { "../moduleVeTests/ALU.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 "|arm|datapath:d1|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OVF ALU.v(12) " "Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable \"OVF\", which holds its previous value in one or more paths through the always construct" {  } { { "../moduleVeTests/ALU.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/ALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 "|arm|datapath:d1|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OVF ALU.v(12) " "Inferred latch for \"OVF\" at ALU.v(12)" {  } { { "../moduleVeTests/ALU.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 "|arm|datapath:d1|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CO ALU.v(12) " "Inferred latch for \"CO\" at ALU.v(12)" {  } { { "../moduleVeTests/ALU.v" "" { Text "C:/Users/mc_fe/Desktop/moduleVeTests/ALU.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 "|arm|datapath:d1|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 arm:arm1\|datapath:d1\|mux_4to1:resultmux " "Elaborating entity \"mux_4to1\" for hierarchy \"arm:arm1\|datapath:d1\|mux_4to1:resultmux\"" {  } { { "datapath.v" "resultmux" { Text "C:/Users/mc_fe/Desktop/lab3/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMem instructionMem:imem " "Elaborating entity \"instructionMem\" for hierarchy \"instructionMem:imem\"" {  } { { "singleCycle.v" "imem" { Text "C:/Users/mc_fe/Desktop/lab3/singleCycle.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ instructions.txt(6) " "Verilog HDL syntax error at instructions.txt(6) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "C:/Users/mc_fe/Desktop/lab3/instructions.txt" "" { Text "C:/Users/mc_fe/Desktop/lab3/instructions.txt" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "instructionMem:imem " "Can't elaborate user hierarchy \"instructionMem:imem\"" {  } { { "singleCycle.v" "imem" { Text "C:/Users/mc_fe/Desktop/lab3/singleCycle.v" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524078459268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mc_fe/Desktop/lab3/output_files/singlecycle.map.smsg " "Generated suppressed messages file C:/Users/mc_fe/Desktop/lab3/output_files/singlecycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459299 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524078459362 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 18 22:07:39 2018 " "Processing ended: Wed Apr 18 22:07:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524078459362 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524078459362 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524078459362 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524078459362 ""}
