Running: D:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISEpro/D_74LS138_SCH/D_74L138_D_74L138_sch_tb_isim_beh.exe -prj D:/ISEpro/D_74LS138_SCH/D_74L138_D_74L138_sch_tb_beh.prj work.D_74L138_D_74L138_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISEpro/D_74LS138_SCH/D_74L138.vf" into library work
Analyzing Verilog file "D:/ISEpro/D_74LS138_SCH/D_74LS138_sim.v" into library work
Analyzing Verilog file "D:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module AND2
Compiling module NAND3
Compiling module INV
Compiling module NOR3
Compiling module D_74L138
Compiling module D_74L138_D_74L138_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable D:/ISEpro/D_74LS138_SCH/D_74L138_D_74L138_sch_tb_isim_beh.exe
Fuse Memory Usage: 28276 KB
Fuse CPU Usage: 421 ms
