
---------- Begin Simulation Statistics ----------
final_tick                               732549895500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93464                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739076                       # Number of bytes of host memory used
host_op_rate                                    93774                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6562.98                       # Real time elapsed on the host
host_tick_rate                              111618544                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613398815                       # Number of instructions simulated
sim_ops                                     615437588                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.732550                       # Number of seconds simulated
sim_ticks                                732549895500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.216632                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               75936211                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            88076058                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6432494                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119340601                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11385086                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11488903                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          103817                       # Number of indirect misses.
system.cpu0.branchPred.lookups              154490901                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052402                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509399                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          4560300                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138971553                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16524652                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532359                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       50081602                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561795069                       # Number of instructions committed
system.cpu0.commit.committedOps             562305735                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    920360061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.610963                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.405268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    655370885     71.21%     71.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159336488     17.31%     88.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     33695534      3.66%     92.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34164971      3.71%     95.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12200875      1.33%     97.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5192836      0.56%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       998370      0.11%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2875450      0.31%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16524652      1.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    920360061                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671959                       # Number of function calls committed.
system.cpu0.commit.int_insts                543438519                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174757940                       # Number of loads committed
system.cpu0.commit.membars                    1019947                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019953      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311051501     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175267331     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69811971     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562305735                       # Class of committed instruction
system.cpu0.commit.refs                     245079330                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561795069                       # Number of Instructions Simulated
system.cpu0.committedOps                    562305735                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.583273                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.583273                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            104354876                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1876854                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            74500829                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             622945013                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               387637356                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                430504717                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               4564469                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8226954                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2340014                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  154490901                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 99686192                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    543044047                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2514065                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     639098408                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          102                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               12873358                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.106452                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         379920476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          87321297                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440372                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         929401432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.688195                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.927493                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               482643900     51.93%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               329542715     35.46%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60880847      6.55%     93.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43053002      4.63%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10420802      1.12%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1740064      0.19%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   98925      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     453      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020724      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           929401432                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      521868867                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             4669970                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146078519                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.418705                       # Inst execution rate
system.cpu0.iew.exec_refs                   272901959                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75862774                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               85544357                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            196629472                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512634                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2271889                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76719122                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          612373333                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197039185                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3733586                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            607654258                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                463385                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1550302                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               4564469                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2588417                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        81178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9752409                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30067                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4470                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3466758                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     21871532                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6397732                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4470                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       826660                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3843310                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                270426510                       # num instructions consuming a value
system.cpu0.iew.wb_count                    601231363                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837423                       # average fanout of values written-back
system.cpu0.iew.wb_producers                226461390                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.414279                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     601332364                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               739041013                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384846688                       # number of integer regfile writes
system.cpu0.ipc                              0.387106                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.387106                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020974      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            330593465     54.07%     54.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213113      0.69%     54.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018056      0.17%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.10% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           198819541     32.52%     87.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           75722644     12.39%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             611387844                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     756109                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001237                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 150659     19.93%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     5      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                512293     67.75%     87.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                93148     12.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             611122924                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2152999246                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    601231312                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        662444548                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 610840541                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                611387844                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532792                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50067595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            66123                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           433                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11319207                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    929401432                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.657830                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.860208                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          502798589     54.10%     54.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286601123     30.84%     84.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102787972     11.06%     96.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           30966492      3.33%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5508184      0.59%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             325549      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             290425      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              76514      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              46584      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      929401432                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.421278                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6286140                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1285681                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           196629472                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76719122                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1033                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1451270299                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    13829514                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               92130172                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357821334                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3642835                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               391885441                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               2500455                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8829                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            755507319                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             619931008                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          398022652                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                428274883                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6264421                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               4564469                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             12445319                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                40201314                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       755507275                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101148                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3131                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7191300                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3117                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1516209863                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1233823579                       # The number of ROB writes
system.cpu0.timesIdled                       14563104                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1000                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.038487                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2931039                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3662037                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           383772                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4864834                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136823                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140349                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3526                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5488156                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8914                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509144                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           286641                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4418807                       # Number of branches committed
system.cpu1.commit.bw_lim_events               478632                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528143                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2419392                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19240233                       # Number of instructions committed
system.cpu1.commit.committedOps              19749587                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110368631                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178942                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.834709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102136426     92.54%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4113984      3.73%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1384296      1.25%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1266215      1.15%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324683      0.29%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       117427      0.11%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       475333      0.43%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        71635      0.06%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       478632      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110368631                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227335                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18549121                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5319673                       # Number of loads committed
system.cpu1.commit.membars                    1018405                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018405      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11643301     58.95%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5828817     29.51%     93.63% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1258926      6.37%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19749587                       # Class of committed instruction
system.cpu1.commit.refs                       7087755                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19240233                       # Number of Instructions Simulated
system.cpu1.committedOps                     19749587                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.788421                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.788421                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             96907892                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               102048                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2787369                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23227329                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3839213                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8650320                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                287064                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               255281                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1178928                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5488156                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3638254                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    106406062                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                71043                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23789991                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 768390                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.049278                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4073145                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3067862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.213611                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         110863417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.219195                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.653574                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                95834366     86.44%     86.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 9165665      8.27%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3505470      3.16%     97.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1649494      1.49%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  484665      0.44%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  105903      0.10%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117673      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     172      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           110863417                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         507157                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              305840                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4770708                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192545                       # Inst execution rate
system.cpu1.iew.exec_refs                     7723510                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1850471                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               84178412                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5955251                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            509986                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           307012                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1925465                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22163755                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5873039                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271516                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21443848                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                482561                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               901529                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                287064                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1971730                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        15974                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          147504                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6699                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          472                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1358                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       635578                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       157383                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           472                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92963                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        212877                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12249354                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21188867                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842599                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10321288                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.190256                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21197842                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26724711                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14194814                       # number of integer regfile writes
system.cpu1.ipc                              0.172759                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172759                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018591      4.69%      4.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             12886848     59.34%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6452250     29.71%     93.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357531      6.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21715364                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     588080                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027081                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 115286     19.60%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                420068     71.43%     91.03% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                52722      8.97%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21284837                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         154915813                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21188855                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24578193                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20635248                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21715364                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528507                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2414167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            33616                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           364                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1078809                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    110863417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195875                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.649008                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           97452323     87.90%     87.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8728180      7.87%     95.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2719489      2.45%     98.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             928604      0.84%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             708874      0.64%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             115153      0.10%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             151794      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              31631      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27369      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      110863417                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194983                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3277100                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          354718                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5955251                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1925465                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    186                       # number of misc regfile reads
system.cpu1.numCycles                       111370574                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1353709674                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               89656983                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13163039                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3193386                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4370217                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                718813                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4924                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28643901                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              22859263                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15301442                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  9013993                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3420097                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                287064                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7507707                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2138403                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28643889                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27453                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               836                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6645827                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           836                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   132057990                       # The number of ROB reads
system.cpu1.rob.rob_writes                   44833787                       # The number of ROB writes
system.cpu1.timesIdled                          12788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.835891                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2262526                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2833971                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           254914                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4001035                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98844                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         101583                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2739                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4403992                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2658                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509189                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170340                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647001                       # Number of branches committed
system.cpu2.commit.bw_lim_events               409995                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1732458                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16503843                       # Number of instructions committed
system.cpu2.commit.committedOps              17013223                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    109416945                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.155490                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.786037                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    102410291     93.60%     93.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3487958      3.19%     96.78% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1165436      1.07%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1085460      0.99%     98.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       230013      0.21%     99.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        91776      0.08%     99.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       472991      0.43%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63025      0.06%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       409995      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    109416945                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174061                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15891639                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4696948                       # Number of loads committed
system.cpu2.commit.membars                    1018427                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018427      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9795828     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206137     30.60%     94.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992693      5.83%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17013223                       # Class of committed instruction
system.cpu2.commit.refs                       6198842                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16503843                       # Number of Instructions Simulated
system.cpu2.committedOps                     17013223                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.662865                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.662865                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99263810                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87228                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2154783                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19394122                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2866852                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6409124                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170667                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               224930                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1041756                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4403992                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3096286                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    106204907                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46879                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19733691                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 510482                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.040050                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3292050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2361370                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.179458                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         109752209                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.184457                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.602744                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                97318274     88.67%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7417575      6.76%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3015226      2.75%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1424517      1.30%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  426359      0.39%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   84374      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65691      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     184      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           109752209                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         210665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185049                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3922992                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.165874                       # Inst execution rate
system.cpu2.iew.exec_refs                     6619198                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525349                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               86156615                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5116307                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510059                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178331                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554260                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18741787                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5093849                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           152309                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18239942                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                492923                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               958942                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170667                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2013756                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12922                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          104873                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4171                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          180                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          518                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       419359                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        52366                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           180                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48860                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136189                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10691218                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18089031                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.851294                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9101373                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.164501                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18094155                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22517001                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12237736                       # number of integer regfile writes
system.cpu2.ipc                              0.150086                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.150086                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018645      5.54%      5.54% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10712411     58.24%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.78% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5639283     30.66%     94.44% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021769      5.56%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18392251                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     563385                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030632                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 110275     19.57%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                407597     72.35%     91.92% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                45509      8.08%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17936975                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         147139009                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18089019                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20470460                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17213199                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18392251                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528588                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1728563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            38941                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           342                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       724353                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    109752209                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.167580                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.605350                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           98252155     89.52%     89.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7798233      7.11%     96.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2009162      1.83%     98.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             733379      0.67%     99.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             671944      0.61%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             101203      0.09%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             140594      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              26110      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              19429      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      109752209                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.167259                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3197643                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          360768                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5116307                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554260                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       109962874                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1355118976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91690019                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11441169                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3397349                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3378246                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                772729                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 3362                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23724672                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19162841                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12980522                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6763869                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               3549770                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170667                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              7724646                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1539353                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23724660                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         24762                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               872                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6466699                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           870                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   127751578                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37826888                       # The number of ROB writes
system.cpu2.timesIdled                           4734                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.429239                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3337541                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4545248                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1072541                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          6641884                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113072                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         258717                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          145645                       # Number of indirect misses.
system.cpu3.branchPred.lookups                7332771                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1230                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509170                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           582829                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470263                       # Number of branches committed
system.cpu3.commit.bw_lim_events               394456                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528216                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12123308                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15859670                       # Number of instructions committed
system.cpu3.commit.committedOps              16369043                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    102949733                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159000                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.786622                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     96035364     93.28%     93.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3496665      3.40%     96.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1217475      1.18%     97.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1035610      1.01%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       213702      0.21%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        81692      0.08%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       411701      0.40%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        63068      0.06%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       394456      0.38%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    102949733                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151205                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254135                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568593                       # Number of loads committed
system.cpu3.commit.membars                    1018413                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018413      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9352975     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077763     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919754      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369043                       # Class of committed instruction
system.cpu3.commit.refs                       5997529                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15859670                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369043                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.623499                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.623499                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             84212949                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               490588                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2995131                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              31682254                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5809888                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 12995890                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                583109                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               628918                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1270688                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    7332771                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5597963                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     97505135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                60777                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37150881                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2145642                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.069805                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6294567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3450613                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.353661                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         104872524                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.369187                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.867064                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                82318516     78.49%     78.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                13122287     12.51%     91.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 5514938      5.26%     96.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 2183158      2.08%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1069700      1.02%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  246822      0.24%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  416908      0.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           104872524                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         173986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              595537                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4789666                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.185831                       # Inst execution rate
system.cpu3.iew.exec_refs                     6375491                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441586                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               73065802                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8137837                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1085436                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           574429                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2601314                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           28488569                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4933905                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           327876                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19520907                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                503065                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               958747                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                583109                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1945159                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11350                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           91311                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2508                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          147                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3569244                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1172378                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            83                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       119753                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        475784                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11214517                       # num instructions consuming a value
system.cpu3.iew.wb_count                     19393871                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.831125                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9320667                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.184622                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      19398704                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                24424043                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12751484                       # number of integer regfile writes
system.cpu3.ipc                              0.150978                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.150978                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018625      5.13%      5.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             12418475     62.57%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     67.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5475368     27.59%     95.28% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936173      4.72%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19848783                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     562479                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.028338                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 112418     19.99%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     19.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                404196     71.86%     91.85% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                45861      8.15%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              19392621                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145190762                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     19393859                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         40608158                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  25205426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19848783                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3283143                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12119525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            58221                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1754927                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      8968216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    104872524                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.189266                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.627760                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           92079345     87.80%     87.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8968200      8.55%     96.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2074215      1.98%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             798518      0.76%     99.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             666762      0.64%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             107028      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             133425      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26387      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              18644      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      104872524                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.188952                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6314647                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          899770                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8137837                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2601314                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    212                       # number of misc regfile reads
system.cpu3.numCycles                       105046510                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1360034303                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               77780672                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036248                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2441049                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6835363                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                840061                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1505                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             36904402                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              30201787                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           20489672                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 12638798                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               3300078                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                583109                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              7008635                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 9453424                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36904390                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         25947                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               833                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  5910689                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           828                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   131046419                       # The number of ROB reads
system.cpu3.rob.rob_writes                   58908172                       # The number of ROB writes
system.cpu3.timesIdled                           2478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1420577                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                38459                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1723281                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6684011                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7267697                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14512340                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       310923                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        34361                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25929552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6369914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51982845                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6404275                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5744137                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1688994                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5555545                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              977                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            648                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1520151                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1520109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5744137                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1884                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     21776582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               21776582                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    573007360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               573007360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1400                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7267797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7267797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7267797                       # Request fanout histogram
system.membus.respLayer1.occupancy        38249514834                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23111392646                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                273                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    4943149861.313869                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31503999346.563145                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          134     97.81%     97.81% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.73%     98.54% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.73%     99.27% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.73%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 318637398000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            137                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55338364500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 677211531000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3090233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3090233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3090233                       # number of overall hits
system.cpu2.icache.overall_hits::total        3090233                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6053                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6053                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6053                       # number of overall misses
system.cpu2.icache.overall_misses::total         6053                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    219760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    219760500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    219760500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    219760500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3096286                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3096286                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3096286                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3096286                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001955                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001955                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001955                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001955                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 36306.046588                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 36306.046588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 36306.046588                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 36306.046588                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5428                       # number of writebacks
system.cpu2.icache.writebacks::total             5428                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          593                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          593                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          593                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          593                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5460                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5460                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5460                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5460                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    199770500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    199770500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    199770500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    199770500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001763                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001763                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001763                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001763                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 36588.003663                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 36588.003663                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 36588.003663                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 36588.003663                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5428                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3090233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3090233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6053                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6053                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    219760500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    219760500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3096286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3096286                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001955                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001955                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 36306.046588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 36306.046588                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          593                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          593                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5460                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5460                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    199770500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    199770500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001763                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001763                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 36588.003663                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 36588.003663                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.984265                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3035056                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5428                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           559.148121                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        357070500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.984265                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999508                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999508                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6198032                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6198032                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4674969                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4674969                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4674969                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4674969                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1248630                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1248630                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1248630                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1248630                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 148898985157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 148898985157                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 148898985157                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 148898985157                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5923599                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5923599                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5923599                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5923599                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.210789                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.210789                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.210789                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.210789                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 119249.886001                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 119249.886001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 119249.886001                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 119249.886001                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1052299                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77470                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            13365                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1122                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.735428                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.046346                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531259                       # number of writebacks
system.cpu2.dcache.writebacks::total           531259                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       923241                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       923241                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       923241                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       923241                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       325389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       325389                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       325389                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       325389                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  35371194016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35371194016                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  35371194016                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35371194016                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054931                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 108704.332402                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 108704.332402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 108704.332402                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 108704.332402                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531259                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4182313                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4182313                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       748993                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       748993                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  78140139000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  78140139000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4931306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4931306                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.151885                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.151885                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 104326.928289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 104326.928289                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       594095                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       594095                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       154898                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       154898                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  15033570000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15033570000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031411                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 97054.642410                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 97054.642410                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       492656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        492656                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       499637                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       499637                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  70758846157                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  70758846157                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992293                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.503518                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.503518                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 141620.508803                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 141620.508803                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       329146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       329146                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170491                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  20337624016                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  20337624016                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171815                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171815                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 119288.549050                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 119288.549050                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          334                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          201                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4541000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4541000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          535                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.375701                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.375701                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22592.039801                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22592.039801                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           58                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       636500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.108411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.108411                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 10974.137931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10974.137931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1205000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1205000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          366                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.450820                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.450820                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7303.030303                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7303.030303                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1065000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1065000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.448087                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.448087                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6493.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6493.902439                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       559000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       559000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       535000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       535000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284880                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284880                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224309                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224309                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  19832533500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  19832533500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509189                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509189                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440522                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440522                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 88416.129090                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 88416.129090                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224307                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224307                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  19608224500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  19608224500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440518                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440518                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 87416.908523                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 87416.908523                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.880775                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5507963                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           549525                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.023135                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        357082000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.880775                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.933774                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.933774                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13416933                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13416933                       # Number of data accesses
system.cpu3.numPwrStateTransitions                237                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5711456336.134454                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   33755537656.639355                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          116     97.48%     97.48% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.84%     98.32% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.84%     99.16% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.84%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 318637485500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            119                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    52886591500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 679663304000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5594812                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5594812                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5594812                       # number of overall hits
system.cpu3.icache.overall_hits::total        5594812                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3151                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3151                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3151                       # number of overall misses
system.cpu3.icache.overall_misses::total         3151                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    168350000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    168350000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    168350000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    168350000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5597963                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5597963                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5597963                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5597963                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000563                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000563                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000563                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000563                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53427.483339                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53427.483339                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53427.483339                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53427.483339                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          808                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    62.153846                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2859                       # number of writebacks
system.cpu3.icache.writebacks::total             2859                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          260                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2891                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2891                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2891                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2891                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    153012500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    153012500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    153012500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    153012500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000516                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000516                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 52927.187824                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52927.187824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 52927.187824                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52927.187824                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2859                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5594812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5594812                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3151                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3151                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    168350000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    168350000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5597963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5597963                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000563                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000563                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53427.483339                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53427.483339                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          260                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2891                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2891                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    153012500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    153012500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000516                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 52927.187824                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52927.187824                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.984059                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5542262                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2859                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1938.531654                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        363492500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.984059                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999502                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999502                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11198817                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11198817                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4497687                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4497687                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4497687                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4497687                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1216645                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1216645                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1216645                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1216645                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 138219134416                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 138219134416                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 138219134416                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 138219134416                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5714332                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5714332                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5714332                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5714332                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.212911                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.212911                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.212911                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.212911                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 113606.791148                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113606.791148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 113606.791148                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113606.791148                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       980585                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        75384                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11987                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            956                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    81.804038                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.853556                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       495931                       # number of writebacks
system.cpu3.dcache.writebacks::total           495931                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       911312                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       911312                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       911312                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       911312                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305333                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305333                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305333                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305333                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  32560911555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32560911555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  32560911555                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32560911555                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053433                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053433                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053433                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053433                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106640.656447                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106640.656447                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106640.656447                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106640.656447                       # average overall mshr miss latency
system.cpu3.dcache.replacements                495931                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4057482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4057482                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       737505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       737505                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  73905619500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  73905619500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4794987                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4794987                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.153808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.153808                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100210.330099                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100210.330099                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       587835                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       587835                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149670                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149670                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  14476808000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14476808000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031214                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 96724.847999                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 96724.847999                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       440205                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        440205                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       479140                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479140                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  64313514916                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  64313514916                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.521175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.521175                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 134226.979413                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 134226.979413                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       323477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       323477                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155663                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155663                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  18084103555                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  18084103555                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169319                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169319                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116174.707895                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116174.707895                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          246                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5600000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5600000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.443243                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.443243                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22764.227642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22764.227642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           80                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           80                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.144144                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.144144                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data        11325                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11325                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1135000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1135000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.457300                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.457300                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6837.349398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6837.349398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          162                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       991000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       991000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.446281                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.446281                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6117.283951                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6117.283951                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       372000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       372000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       354000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       354000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305533                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203637                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203637                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18518879000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18518879000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509170                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399939                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399939                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 90940.639471                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 90940.639471                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203636                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203636                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18315242000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18315242000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399937                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399937                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 89941.081145                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 89941.081145                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.352441                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5311175                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508747                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.439718                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        363504000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.352441                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.854764                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.854764                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12957612                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12957612                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    628614772.727273                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   945901936.883559                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       172000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2793597500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   725635133000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6914762500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     85189419                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        85189419                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     85189419                       # number of overall hits
system.cpu0.icache.overall_hits::total       85189419                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14496773                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14496773                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14496773                       # number of overall misses
system.cpu0.icache.overall_misses::total     14496773                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 535865112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 535865112998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 535865112998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 535865112998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     99686192                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     99686192                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     99686192                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     99686192                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145424                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145424                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145424                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145424                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 36964.441190                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 36964.441190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 36964.441190                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 36964.441190                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2389                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.920635                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12795669                       # number of writebacks
system.cpu0.icache.writebacks::total         12795669                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1701071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1701071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1701071                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1701071                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12795702                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12795702                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12795702                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12795702                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 418139858498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 418139858498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 418139858498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 418139858498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128360                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128360                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128360                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128360                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32678.149155                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32678.149155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32678.149155                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32678.149155                       # average overall mshr miss latency
system.cpu0.icache.replacements              12795669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     85189419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       85189419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14496773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14496773                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 535865112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 535865112998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     99686192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     99686192                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145424                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145424                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 36964.441190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 36964.441190                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1701071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1701071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12795702                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12795702                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 418139858498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 418139858498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128360                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128360                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32678.149155                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32678.149155                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999926                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           97983708                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12795669                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.657568                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999926                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        212168085                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       212168085                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237921762                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237921762                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237921762                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237921762                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15329533                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15329533                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15329533                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15329533                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 473257273705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 473257273705                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 473257273705                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 473257273705                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253251295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253251295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253251295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253251295                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.060531                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.060531                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.060531                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.060531                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30872.256428                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30872.256428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30872.256428                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30872.256428                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4674231                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       195166                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93718                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2309                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.875488                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.524036                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11560187                       # number of writebacks
system.cpu0.dcache.writebacks::total         11560187                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3940211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3940211                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3940211                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3940211                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11389322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11389322                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11389322                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11389322                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 221924634465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 221924634465                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 221924634465                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 221924634465                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19485.324453                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19485.324453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19485.324453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19485.324453                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11560187                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171696593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171696593                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11744719                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11744719                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 309702074500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 309702074500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    183441312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    183441312                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064024                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26369.475038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26369.475038                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2342171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2342171                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9402548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9402548                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 164226429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 164226429000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17466.162257                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17466.162257                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66225169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66225169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3584814                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3584814                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163555199205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163555199205                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69809983                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69809983                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.051351                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.051351                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45624.458955                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45624.458955                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1598040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1598040                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1986774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1986774                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57698205465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57698205465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028460                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028460                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29041.151870                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29041.151870                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1198                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          907                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          907                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9199500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9199500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.430879                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.430879                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10142.778390                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10142.778390                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          878                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          878                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1304000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013777                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 44965.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44965.517241                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          266                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.132602                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.132602                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10590.225564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10590.225564                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          262                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2556000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2556000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.130608                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.130608                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9755.725191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9755.725191                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318308                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191091                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191091                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  15597222000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  15597222000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509399                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375130                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 81621.960218                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 81621.960218                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191091                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191091                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  15406131000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  15406131000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375130                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 80621.960218                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 80621.960218                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.904683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249823750                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11580138                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.573469                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.904683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997021                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997021                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519109780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519109780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             8737053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10632713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               76993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               66838                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               62345                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19592919                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            8737053                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10632713                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11713                       # number of overall hits
system.l2.overall_hits::.cpu1.data              76993                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3853                       # number of overall hits
system.l2.overall_hits::.cpu2.data              66838                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1411                       # number of overall hits
system.l2.overall_hits::.cpu3.data              62345                       # number of overall hits
system.l2.overall_hits::total                19592919                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           4058647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            925662                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            465271                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1607                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            464373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            433341                       # number of demand (read+write) misses
system.l2.demand_misses::total                6353651                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          4058647                       # number of overall misses
system.l2.overall_misses::.cpu0.data           925662                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3270                       # number of overall misses
system.l2.overall_misses::.cpu1.data           465271                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1607                       # number of overall misses
system.l2.overall_misses::.cpu2.data           464373                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1480                       # number of overall misses
system.l2.overall_misses::.cpu3.data           433341                       # number of overall misses
system.l2.overall_misses::total               6353651                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 306011079997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87549428914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    324598998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52774965107                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    146735997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53039836355                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    131920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  49071220680                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     549049786548                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 306011079997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87549428914                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    324598998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52774965107                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    146735997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53039836355                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    131920500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  49071220680                       # number of overall miss cycles
system.l2.overall_miss_latency::total    549049786548                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12795700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11558375                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          542264                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5460                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          495686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25946570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12795700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11558375                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         542264                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5460                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         495686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25946570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.317188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.080086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.218247                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.858016                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.294322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.874178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.511934                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.874225                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.244874                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.317188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.080086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.218247                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.858016                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.294322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.874178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.511934                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.874225                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.244874                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 75397.313439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94580.342408                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99265.748624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113428.443008                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91310.514624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 114218.174517                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89135.472973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113239.275028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86414.848179                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 75397.313439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94580.342408                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99265.748624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113428.443008                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91310.514624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 114218.174517                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89135.472973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113239.275028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86414.848179                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             883660                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23603                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.438461                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    829271                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1688994                       # number of writebacks
system.l2.writebacks::total                   1688994                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             44                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          43415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9530                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            345                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           8763                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            246                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           9348                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               71999                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            44                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         43415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9530                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           345                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          8763                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           246                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          9348                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              71999                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      4058603                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       882247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       455741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       455610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       423993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6281652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      4058603                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       882247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       455741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       455610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       423993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1030264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7311916                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 265422215501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  75682216722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    271612498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47316015034                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    109575497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47620085658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    103845500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  43973407079                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 480498973489                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 265422215501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  75682216722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    271612498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47316015034                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    109575497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47620085658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    103845500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  43973407079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  93530691940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 574029665429                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.317185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.197691                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.231136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.857682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.426842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.855366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.317185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.197691                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840441                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.231136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.857682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.426842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.855366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281807                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 65397.432442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85783.478688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 91699.020257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103822.160029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86826.859746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 104519.404003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84153.565640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 103712.577988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76492.453496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 65397.432442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85783.478688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 91699.020257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103822.160029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86826.859746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 104519.404003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84153.565640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 103712.577988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90783.228318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78506.053055                       # average overall mshr miss latency
system.l2.replacements                       13591699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3410113                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3410113                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3410113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3410113                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22428118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22428118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22428118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22428118                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1030264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1030264                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  93530691940                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  93530691940                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90783.228318                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90783.228318                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   65                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            72                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                146                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       424500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        74000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       498500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.656250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.517241                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.691943                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5895.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2466.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3414.383562                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           72                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           23                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           145                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1446500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       424000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       462000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       594000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2926500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.960000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.656250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.687204                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20090.277778                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20190.476190                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20086.956522                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20482.758621                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20182.758621                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           70                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            159                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.814286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.658537                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.754717                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4266.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   533.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       543000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       420500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       280000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2383000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.814286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.658537                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.748428                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19991.228070                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20023.809524                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20025.210084                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1577890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            36025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            32960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1687479                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         578657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         332749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         340815                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         313612                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1565833                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52530651033                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37782795967                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38707293019                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  35262640971                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164283380990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2156547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3253312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.268326                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.891245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.904402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.904897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.481304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90780.291318                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113547.436557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113572.738932                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112440.343389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104917.562084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29085                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         5878                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5922                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46997                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       549572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       326637                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       334937                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       307690                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1518836                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44897814656                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  33900104613                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34745763140                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  31618531599                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 145162214008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.254839                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.874874                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.888804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.887810                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.466858                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81695.964598                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103785.255844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103738.204916                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 102760.998404                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95574.646643                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       8737053                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11713                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1411                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            8754030                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      4058647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3270                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1607                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4065004                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 306011079997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    324598998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    146735997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    131920500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 306614335492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12795700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14983                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5460                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12819034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.317188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.218247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.294322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.511934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.317107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 75397.313439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99265.748624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91310.514624                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89135.472973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75427.806588                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           44                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          308                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           943                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      4058603                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2962                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1234                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4064061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 265422215501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    271612498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    109575497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    103845500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 265907248996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.317185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.197691                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.231136                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.426842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.317033                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 65397.432442                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 91699.020257                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86826.859746                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84153.565640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65428.951238                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9054823                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        36389                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        30813                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        29385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9151410                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       347005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       132522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       123558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       119729                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          722814                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  35018777881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  14992169140                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  14332543336                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  13808579709                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  78152070066                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9401828                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       168911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149114                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9874224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.784567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.800396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.802936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.073202                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100917.214106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113129.662547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115998.505447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115331.955575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108121.965078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3418                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2885                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         3426                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24059                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       332675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       129104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       120673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       116303                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       698755                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  30784402066                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13415910421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  12874322518                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  12354875480                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  69429510485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035384                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.764332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.781708                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.779960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.070766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92535.964728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103915.528729                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 106687.680906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 106230.066980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99361.736925                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           57                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           18                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               127                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          756                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          475                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          528                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2157                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10525979                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2955467                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data      2962964                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      2734470                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     19178880                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          813                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          503                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          416                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          552                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2284                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.944334                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.956731                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.956522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.944396                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 13923.252646                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6222.035789                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  7444.633166                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  5178.920455                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  8891.460362                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          147                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           52                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          276                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          609                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          423                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          358                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          491                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1881                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12396933                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      8815420                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      7464931                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     10227413                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     38904697                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.749077                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.840954                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.860577                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.889493                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.823555                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20356.211823                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20840.236407                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20851.762570                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20829.761711                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20682.986178                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999862                       # Cycle average of tags in use
system.l2.tags.total_refs                    52695037                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13592099                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.876887                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.131999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.880379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.500682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.167538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.180273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.010848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.149024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.940171                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.517687                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.013756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.226573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.002618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.233440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 427891811                       # Number of tag accesses
system.l2.tags.data_accesses                427891811                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     259750528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56505408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        189568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      29182528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         80768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29175744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         78976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27149632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     62798592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          464911744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    259750528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       189568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        80768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        78976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     260099840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    108095616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       108095616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        4058602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         882897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         455977                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         455871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         424213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       981228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7264246                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1688994                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1688994                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        354584076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         77135235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           258778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         39836915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           110256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         39827654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           107810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         37061819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     85726027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             634648571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    354584076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       258778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       110256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       107810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        355060920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147560755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147560755                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147560755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       354584076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        77135235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          258778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        39836915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          110256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        39827654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          107810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        37061819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     85726027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            782209326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1526068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   4058601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    712830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    451192.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    450051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    416591.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    979181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004183419750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94182                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94182                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14394637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1436972                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7264246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1688994                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7264246                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1688994                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 190342                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                162926                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            145883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            146194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1339857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            209557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2223811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            204124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            203654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            217602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           214057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           172688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           173752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           156897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           153441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1159755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            120430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            112170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            121485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            135857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           118646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75776                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 153075044641                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                35369520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            285710744641                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21639.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40389.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5453163                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  926237                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7264246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1688994                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4627038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  770334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  543971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  355804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  206027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  108742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   54244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   31923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  45445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  64252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  50408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  35850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  32059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  28923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 100938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  99847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  91351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  91710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2220533                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.865766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.512504                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.833834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1159812     52.23%     52.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       380278     17.13%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       177782      8.01%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79666      3.59%     80.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       110224      4.96%     85.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        38282      1.72%     87.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       124469      5.61%     93.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8850      0.40%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141170      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2220533                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.108736                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.942970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.726928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94177     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94182                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94182                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.203086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.189021                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            85890     91.20%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1091      1.16%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4785      5.08%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1588      1.69%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              546      0.58%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              194      0.21%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94182                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              452729856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                12181888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                97666496                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               464911744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            108095616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       618.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       133.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    634.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.87                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  732549877500                       # Total gap between requests
system.mem_ctrls.avgGap                      81819.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    259750464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     45621120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       189568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28876288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        80768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28803264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        78976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     26661824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     62667584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     97666496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 354583988.879976570606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 62277150.376031957567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 258778.277308484016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 39418868.499449536204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 110255.970953175842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 39319183.822066351771                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 107809.721201441353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 36395915.368743643165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 85547188.505468830466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133324018.745969489217                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      4058602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       882897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       455977                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       455871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       424213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       981228                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1688994                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  98926075604                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40739790581                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    146723281                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28365729003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     56446766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28681366332                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     52029754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26378394193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  62364189127                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17768751825117                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     24374.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46143.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49535.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62208.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44728.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62915.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42163.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62181.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63557.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10520316.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7498920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3985755675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17506180440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4259566980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57826560480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     318576772260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13023983520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       422677740015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        576.995154                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31084195376                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24461320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 677004380124                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           8355756360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4441167060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         33001494120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3706356600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57826560480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     326999039820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5931547680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       440261922120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.999229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  12670942459                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24461320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 695417633041                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                219                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          110                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6150132354.545455                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35079076896.120972                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          107     97.27%     97.27% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.91%     98.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.91%     99.09% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.91%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 318637668000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            110                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56035336500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 676514559000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3621599                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3621599                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3621599                       # number of overall hits
system.cpu1.icache.overall_hits::total        3621599                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16655                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16655                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16655                       # number of overall misses
system.cpu1.icache.overall_misses::total        16655                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    526407499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    526407499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    526407499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    526407499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3638254                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3638254                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3638254                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3638254                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004578                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004578                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004578                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004578                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 31606.574542                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 31606.574542                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 31606.574542                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 31606.574542                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          609                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.363636                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14951                       # number of writebacks
system.cpu1.icache.writebacks::total            14951                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1672                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1672                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1672                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1672                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14983                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14983                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14983                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    480286999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    480286999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    480286999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    480286999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004118                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004118                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004118                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004118                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 32055.462791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32055.462791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 32055.462791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32055.462791                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14951                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3621599                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3621599                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16655                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    526407499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    526407499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3638254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3638254                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004578                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004578                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 31606.574542                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 31606.574542                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1672                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1672                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14983                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    480286999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    480286999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004118                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 32055.462791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32055.462791                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984506                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3558662                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14951                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           238.021671                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        350178500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984506                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999516                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999516                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7291491                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7291491                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5544702                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5544702                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5544702                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5544702                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1363888                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1363888                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1363888                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1363888                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 151537486090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151537486090                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 151537486090                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151537486090                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6908590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6908590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6908590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6908590                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197419                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 111106.986857                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111106.986857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 111106.986857                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111106.986857                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1180558                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       111341                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            16431                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1402                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.849431                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.415835                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       542412                       # number of writebacks
system.cpu1.dcache.writebacks::total           542412                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1017668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1017668                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1017668                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1017668                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       346220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       346220                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       346220                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       346220                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  36622015617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  36622015617                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  36622015617                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  36622015617                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050114                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 105776.718898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 105776.718898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 105776.718898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 105776.718898                       # average overall mshr miss latency
system.cpu1.dcache.replacements                542412                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4831694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4831694                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       818366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       818366                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  79838499000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  79838499000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5650060                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5650060                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144842                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144842                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97558.426181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97558.426181                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       648891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       648891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       169475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       169475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15796274000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15796274000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029995                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 93207.104293                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 93207.104293                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       713008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        713008                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       545522                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       545522                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  71698987090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  71698987090                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1258530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1258530                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.433460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.433460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 131431.889255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 131431.889255                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       368777                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       368777                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176745                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  20825741617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  20825741617                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140438                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 117829.311251                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 117829.311251                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          217                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          217                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6361500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6361500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          521                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.416507                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.416507                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 29315.668203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 29315.668203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       847500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.124760                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.124760                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13038.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13038.461538                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1497000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1497000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9072.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9072.727273                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1354000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1354000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449036                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8306.748466                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8306.748466                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       473000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       473000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       453000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       453000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292134                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292134                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217010                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217010                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18470333500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18470333500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509144                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509144                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85112.821990                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85112.821990                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217010                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18253323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18253323500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84112.821990                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84112.821990                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.746447                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6399127                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           563079                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.364528                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        350190000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.746447                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.898326                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.898326                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15400343                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15400343                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 732549895500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22695752                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5099107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22538537                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11902705                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1714901                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1040                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           688                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1728                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           63                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           63                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3322539                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3322539                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12819036                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9876718                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2284                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2284                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38387070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34700213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1648709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16348                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1612874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1501471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77920243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1637847552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1479587200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1915776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69418432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       696832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     67997184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       368000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63463168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3321294144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15379746                       # Total snoops (count)
system.tol2bus.snoopTraffic                 112690048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41333517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167961                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.398356                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34644845     83.82%     83.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6555972     15.86%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  28260      0.07%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  87840      0.21%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  16600      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41333517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        51945836290                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         824608967                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8371539                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         763298571                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4464194                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17370473473                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19199107864                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         844869428                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22646579                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               776295353000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 452667                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746932                       # Number of bytes of host memory used
host_op_rate                                   454094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1587.56                       # Real time elapsed on the host
host_tick_rate                               27555099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718637339                       # Number of instructions simulated
sim_ops                                     720903169                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.043745                       # Number of seconds simulated
sim_ticks                                 43745457500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.240360                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7472851                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7846307                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1320147                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13557945                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33695                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53991                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20296                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14544470                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12205                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4275                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1112206                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5955037                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1416057                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         139118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23189902                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27379660                       # Number of instructions committed
system.cpu0.commit.committedOps              27444232                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     68415815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.401139                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     58259028     85.15%     85.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5570802      8.14%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1421561      2.08%     95.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       756864      1.11%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       337149      0.49%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       162711      0.24%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       172392      0.25%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319251      0.47%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1416057      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     68415815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69994                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27005487                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6760000                       # Number of loads committed
system.cpu0.commit.membars                      97275                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97959      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19510741     71.09%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6770      0.02%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6763701     24.65%     96.13% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059917      3.86%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27444232                       # Class of committed instruction
system.cpu0.commit.refs                       7824501                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27379660                       # Number of Instructions Simulated
system.cpu0.committedOps                     27444232                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.066034                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.066034                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             34581352                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               209832                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6475385                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56006835                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7624193                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28023272                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1114971                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               632926                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1018261                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14544470                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3713687                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     64204048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                82050                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          950                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63791424                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 224                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2645840                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.173258                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6833858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7506546                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.759901                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          72362049                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.886902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                33957847     46.93%     46.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20382794     28.17%     75.10% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11809919     16.32%     91.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5473117      7.56%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  245488      0.34%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  292690      0.40%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  137508      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15873      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46813      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            72362049                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2801                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       11584932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1242644                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9376822                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527746                       # Inst execution rate
system.cpu0.iew.exec_refs                    12764537                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150609                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11508236                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12513461                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             71158                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           568567                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1252043                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50593618                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11613928                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1310792                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44302719                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 65672                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3474557                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1114971                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3602846                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        93924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18256                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          244                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          200                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5753461                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       187542                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           200                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       446856                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        795788                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31082750                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42291775                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.817692                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25416131                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.503791                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42584234                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56826105                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32045788                       # number of integer regfile writes
system.cpu0.ipc                              0.326154                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.326154                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100566      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32193731     70.58%     70.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7146      0.02%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1961      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1385      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12149971     26.64%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1156825      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            607      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45613511                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3349                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6664                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3278                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3358                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     294606                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006459                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169261     57.45%     57.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.01%     57.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     70      0.02%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                107389     36.45%     93.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17822      6.05%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45804202                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163945948                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42288497                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73739836                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50385377                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45613511                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             208241                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23149388                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            68935                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         69123                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9847758                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     72362049                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.630351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136350                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           48016441     66.36%     66.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12959831     17.91%     84.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5889195      8.14%     92.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2821645      3.90%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1717319      2.37%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             456672      0.63%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             287413      0.40%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             175023      0.24%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              38510      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       72362049                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.543361                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           142732                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           11457                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12513461                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1252043                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6149                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        83946981                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3543952                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20588307                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20402159                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                360134                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8950272                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8917394                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               259816                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             69638002                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53723509                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40311009                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27431138                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                554045                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1114971                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10152037                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19908854                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2843                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        69635159                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4125324                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             64977                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2434446                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         64982                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117603264                       # The number of ROB reads
system.cpu0.rob.rob_writes                  105221978                       # The number of ROB writes
system.cpu0.timesIdled                         112056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2599                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.174026                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7551987                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7614884                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1319845                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13593749                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12801                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16835                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4034                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14490069                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2010                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3958                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1120901                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5698410                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1302815                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         130032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23781536                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25993419                       # Number of instructions committed
system.cpu1.commit.committedOps              26055360                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     65616784                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.397084                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.356128                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     55756222     84.97%     84.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5511393      8.40%     93.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1391031      2.12%     95.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       703463      1.07%     96.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       322198      0.49%     97.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       150990      0.23%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165450      0.25%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313222      0.48%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1302815      1.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     65616784                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20468                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25635191                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6504114                       # Number of loads committed
system.cpu1.commit.membars                      93181                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        93181      0.36%      0.36% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18703392     71.78%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            205      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6508072     24.98%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750156      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26055360                       # Class of committed instruction
system.cpu1.commit.refs                       7258228                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25993419                       # Number of Instructions Simulated
system.cpu1.committedOps                     26055360                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.763226                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.763226                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             33869867                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               200195                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6522492                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55342200                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5634397                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27993911                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1122478                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623763                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1009534                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14490069                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3591888                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     63701496                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57247                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63313054                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2642844                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.201739                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4607241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7564788                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.881482                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          69630187                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.915143                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.047914                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                31349559     45.02%     45.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20359540     29.24%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11812215     16.96%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5439792      7.81%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  206050      0.30%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  278054      0.40%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  132380      0.19%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   11311      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   41286      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            69630187                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2195494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1256354                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9200981                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.601933                       # Inst execution rate
system.cpu1.iew.exec_refs                    12265641                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    851894                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11772199                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12346558                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64018                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           582789                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1014086                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49796316                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11413747                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1315802                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43234213                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 63576                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3427672                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1122478                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3551089                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        82778                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9769                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5842444                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       259972                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            63                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       456515                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        799839                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30420386                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41213886                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819175                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24919628                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.573804                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41535631                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55396186                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31446911                       # number of integer regfile writes
system.cpu1.ipc                              0.361896                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.361896                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94702      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31651745     71.05%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 262      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11945242     26.81%     98.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             857710      1.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44550015                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     250946                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005633                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 161373     64.31%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     64.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 88790     35.38%     99.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  783      0.31%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44706259                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159055465                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41213886                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73537333                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49603977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44550015                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             192339                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23740956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74302                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         62307                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10304505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     69630187                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.639809                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.133987                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           45770059     65.73%     65.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12618488     18.12%     83.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5896907      8.47%     92.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2795030      4.01%     96.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1680395      2.41%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             415779      0.60%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             258007      0.37%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             160070      0.23%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35452      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       69630187                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.620252                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           108656                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8939                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12346558                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1014086                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu1.numCycles                        71825681                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15575244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20825689                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19556233                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                336241                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6963830                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8932837                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               254287                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             68799502                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53001034                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39913983                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27384261                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                104407                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1122478                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9684985                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20357750                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        68799502                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3648944                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             59499                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2288339                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         59491                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   114141544                       # The number of ROB reads
system.cpu1.rob.rob_writes                  103694573                       # The number of ROB writes
system.cpu1.timesIdled                          22875                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.020520                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7562636                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7794883                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1321781                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13501102                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12729                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17399                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4670                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14401693                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2100                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3911                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1129629                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5715644                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1253313                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         114926                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24196172                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            26074162                       # Number of instructions committed
system.cpu2.commit.committedOps              26128537                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     64940853                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.402344                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.350579                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     54836596     84.44%     84.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5719837      8.81%     93.25% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1432473      2.21%     95.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       715181      1.10%     96.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       334358      0.51%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       168616      0.26%     97.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       172158      0.27%     97.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308321      0.47%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1253313      1.93%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     64940853                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20505                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25715769                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6516364                       # Number of loads committed
system.cpu2.commit.membars                      81830                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        81830      0.31%      0.31% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18793343     71.93%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            203      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6520275     24.95%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        732532      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26128537                       # Class of committed instruction
system.cpu2.commit.refs                       7252807                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   26074162                       # Number of Instructions Simulated
system.cpu2.committedOps                     26128537                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.729522                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.729522                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             32793360                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               193361                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6592199                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55832357                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5714571                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28355762                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1131195                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               604788                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1010844                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14401693                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3667668                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     63004434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                56917                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63657759                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2646694                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.202356                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4677906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7575365                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.894447                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          69005732                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.926032                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.034988                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                30411681     44.07%     44.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20563004     29.80%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11920643     17.27%     91.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5514226      7.99%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  204933      0.30%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  281618      0.41%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   69648      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11014      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28965      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            69005732                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        2164254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1269309                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9260413                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.612590                       # Inst execution rate
system.cpu2.iew.exec_refs                    12318534                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    845254                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11553257                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12410635                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52039                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           563135                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1037620                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50288791                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11473280                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1343462                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43597991                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 64278                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3051475                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1131195                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3173619                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        78298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9902                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5894271                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       301177                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            55                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       469104                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        800205                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30493149                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41577394                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.818652                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24963274                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.584198                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41919490                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55840950                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31785421                       # number of integer regfile writes
system.cpu2.ipc                              0.366365                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.366365                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83351      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32005029     71.21%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 266      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.40% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12006193     26.72%     98.12% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             846260      1.88%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44941453                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     239850                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005337                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 156605     65.29%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     65.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82308     34.32%     99.61% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  937      0.39%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45097952                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         159203889                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41577394                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74449096                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50128797                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44941453                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             159994                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24160254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            75401                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45068                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10505129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     69005732                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.651271                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.135537                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           44928763     65.11%     65.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12626367     18.30%     83.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6049146      8.77%     92.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2861720      4.15%     96.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1707711      2.47%     98.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             406732      0.59%     99.38% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             243776      0.35%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             147662      0.21%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33855      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       69005732                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.631466                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           128359                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           10472                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12410635                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1037620                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1521                       # number of misc regfile reads
system.cpu2.numCycles                        71169986                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    16229335                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20221388                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19637477                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                320490                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7047567                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8921501                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               249126                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69481695                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53497901                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40338477                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27744562                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 76235                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1131195                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9630065                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20701000                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69481695                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3230955                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             46870                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2290406                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         46872                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   114002590                       # The number of ROB reads
system.cpu2.rob.rob_writes                  104721521                       # The number of ROB writes
system.cpu2.timesIdled                          23095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.357252                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7397802                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7677473                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1295803                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13227538                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12927                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17261                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4334                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14123848                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1945                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4042                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1101790                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5654231                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1253370                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98500                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23912445                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25791283                       # Number of instructions committed
system.cpu3.commit.committedOps              25837452                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     63529723                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.406699                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.359202                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     53582684     84.34%     84.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5607301      8.83%     93.17% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1399748      2.20%     95.37% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       728131      1.15%     96.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328166      0.52%     97.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       168096      0.26%     97.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       169431      0.27%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292796      0.46%     98.03% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1253370      1.97%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     63529723                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20456                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25437742                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6407397                       # Number of loads committed
system.cpu3.commit.membars                      69527                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69527      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18630706     72.11%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            223      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6411439     24.81%     97.19% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        725203      2.81%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25837452                       # Class of committed instruction
system.cpu3.commit.refs                       7136642                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25791283                       # Number of Instructions Simulated
system.cpu3.committedOps                     25837452                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.704479                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.704479                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             31806101                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               195265                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6477377                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55139596                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5655006                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27981757                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1103351                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               613930                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               995499                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14123848                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3572314                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     61665827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                55717                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           47                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      62703529                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                 120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2594728                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.202487                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4578356                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7410729                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.898950                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          67541714                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.931387                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.034075                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29555848     43.76%     43.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20227941     29.95%     73.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11703677     17.33%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5469073      8.10%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  212866      0.32%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  278306      0.41%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   60430      0.09%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9176      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   24397      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            67541714                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2210280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1238174                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9141193                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.617565                       # Inst execution rate
system.cpu3.iew.exec_refs                    12087084                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    819595                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11669477                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12226130                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43708                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           537137                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              998454                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49715449                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11267489                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1322851                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43076403                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 65701                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2791758                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1103351                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2915247                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        71425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9660                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5818733                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269209                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       457485                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        780689                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30204297                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41114101                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817762                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24699937                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.589433                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41446952                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55154706                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31465591                       # number of integer regfile writes
system.cpu3.ipc                              0.369757                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.369757                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71039      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31712352     71.43%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 270      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11796551     26.57%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             818688      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44399254                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     241185                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005432                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 161104     66.80%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     66.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 79122     32.81%     99.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  959      0.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44569400                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         156654587                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41114101                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73593494                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49583099                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44399254                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132350                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23877997                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            73180                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         33850                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10373700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     67541714                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.657360                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.141992                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           43842918     64.91%     64.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12354152     18.29%     83.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5984125      8.86%     92.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2845370      4.21%     96.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1684855      2.49%     98.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             399601      0.59%     99.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             246448      0.36%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             149331      0.22%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34914      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       67541714                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.636530                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           118220                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            9672                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12226130                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             998454                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1512                       # number of misc regfile reads
system.cpu3.numCycles                        69751994                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17648367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               20043712                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19423133                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                314870                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6953560                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8712011                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               263561                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             68621097                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52875493                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39946993                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27393736                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                112602                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1103351                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9447570                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20523860                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        68621097                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2599785                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             38222                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2231525                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         38220                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   112017306                       # The number of ROB reads
system.cpu3.rob.rob_writes                  103518877                       # The number of ROB writes
system.cpu3.timesIdled                          23126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1353085                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                22660                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1499567                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                186                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5900893                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3128390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6047828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       732367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       200225                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2538599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1961950                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5540530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2162175                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2981666                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       381842                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2538911                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12935                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          21683                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110554                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110071                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2981666                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           230                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9139565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9139565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    222309504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               222309504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30452                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3127068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3127068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3127068                       # Request fanout histogram
system.membus.respLayer1.occupancy        16045072483                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8157762129                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1570                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          786                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10382769.720102                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14808926.098952                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          786    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    145007500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            786                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    35584600500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   8160857000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3643003                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3643003                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3643003                       # number of overall hits
system.cpu2.icache.overall_hits::total        3643003                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        24664                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24664                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        24664                       # number of overall misses
system.cpu2.icache.overall_misses::total        24664                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1720706499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1720706499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1720706499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1720706499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3667667                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3667667                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3667667                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3667667                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006725                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006725                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006725                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006725                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 69765.913842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 69765.913842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 69765.913842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 69765.913842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2503                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    39.730159                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23138                       # number of writebacks
system.cpu2.icache.writebacks::total            23138                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1526                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1526                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1526                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23138                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23138                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23138                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23138                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1593354999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1593354999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1593354999                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1593354999                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006309                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006309                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006309                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006309                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68863.125551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68863.125551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68863.125551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68863.125551                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23138                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3643003                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3643003                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        24664                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24664                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1720706499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1720706499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3667667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3667667                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006725                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006725                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 69765.913842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 69765.913842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1526                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1526                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23138                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23138                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1593354999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1593354999                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68863.125551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68863.125551                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3726778                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23170                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.844972                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7358472                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7358472                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8651565                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8651565                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8651565                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8651565                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3082691                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3082691                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3082691                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3082691                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 240534570055                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 240534570055                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 240534570055                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 240534570055                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11734256                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11734256                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11734256                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11734256                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.262709                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.262709                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.262709                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.262709                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 78027.466929                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78027.466929                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 78027.466929                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78027.466929                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4196405                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       347091                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            81414                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4808                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    51.544022                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.190308                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       620198                       # number of writebacks
system.cpu2.dcache.writebacks::total           620198                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2450134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2450134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2450134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2450134                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632557                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632557                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54397387884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54397387884                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54397387884                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54397387884                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053907                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053907                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053907                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053907                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85996.025471                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85996.025471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85996.025471                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85996.025471                       # average overall mshr miss latency
system.cpu2.dcache.replacements                620194                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8114363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8114363                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2915025                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2915025                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 227724270500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 227724270500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11029388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11029388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.264296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.264296                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 78120.863629                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 78120.863629                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2311335                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2311335                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603690                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603690                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  51637308500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  51637308500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054735                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054735                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 85536.133612                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 85536.133612                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       537202                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        537202                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       167666                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       167666                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12810299555                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12810299555                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       704868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       704868                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.237869                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.237869                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 76403.680860                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 76403.680860                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       138799                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       138799                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        28867                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        28867                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2760079384                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2760079384                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.040954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040954                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 95613.655177                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 95613.655177                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27180                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27180                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1530                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1530                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     37694000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     37694000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.053292                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.053292                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24636.601307                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24636.601307                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          450                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          450                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1080                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1080                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     17044000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     17044000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.037618                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.037618                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15781.481481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15781.481481                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21715                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5725                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5725                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     45482500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     45482500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27440                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.208637                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.208637                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7944.541485                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7944.541485                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5556                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5556                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     40057500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     40057500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.202478                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.202478                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7209.773218                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7209.773218                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2900000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2900000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2769000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2769000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1094                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1094                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2817                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2817                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     60333500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     60333500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3911                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3911                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.720276                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.720276                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 21417.642882                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 21417.642882                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2816                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2816                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     57516500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     57516500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.720020                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.720020                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 20424.893466                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 20424.893466                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.902506                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9347384                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633349                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.758662                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.902506                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965703                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24221953                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24221953                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1672                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          837                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10597227.001195                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18101477.350338                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          837    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    258327000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            837                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34875578500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8869879000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3547594                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3547594                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3547594                       # number of overall hits
system.cpu3.icache.overall_hits::total        3547594                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24718                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24718                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24718                       # number of overall misses
system.cpu3.icache.overall_misses::total        24718                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1747647499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1747647499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1747647499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1747647499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3572312                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3572312                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3572312                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3572312                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006919                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006919                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006919                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006919                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70703.434703                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70703.434703                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70703.434703                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70703.434703                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4146                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          143                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    59.228571                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          143                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23178                       # number of writebacks
system.cpu3.icache.writebacks::total            23178                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1540                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1540                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1540                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1540                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23178                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23178                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1618192500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1618192500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1618192500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1618192500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006488                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006488                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006488                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006488                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69815.881439                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69815.881439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69815.881439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69815.881439                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23178                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3547594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3547594                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24718                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24718                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1747647499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1747647499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3572312                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3572312                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006919                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006919                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70703.434703                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70703.434703                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1540                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1540                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1618192500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1618192500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006488                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006488                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69815.881439                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69815.881439                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3626213                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23210                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           156.234942                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7167802                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7167802                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8511820                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8511820                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8511820                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8511820                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3046743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3046743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3046743                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3046743                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 239063899980                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 239063899980                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 239063899980                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 239063899980                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11558563                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11558563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11558563                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11558563                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.263592                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.263592                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.263592                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.263592                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 78465.397305                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 78465.397305                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 78465.397305                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 78465.397305                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3841590                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       375212                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            73844                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5017                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.023049                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.788120                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       602725                       # number of writebacks
system.cpu3.dcache.writebacks::total           602725                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2432036                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2432036                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2432036                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2432036                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       614707                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       614707                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       614707                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       614707                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  53079671897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53079671897                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  53079671897                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  53079671897                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053182                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053182                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053182                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053182                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 86349.548479                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 86349.548479                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 86349.548479                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 86349.548479                       # average overall mshr miss latency
system.cpu3.dcache.replacements                602725                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7975790                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7975790                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2880989                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2880989                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 226075364000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 226075364000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10856779                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10856779                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.265363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.265363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 78471.442966                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78471.442966                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2295469                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2295469                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       585520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       585520                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  50309048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  50309048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 85921.998395                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 85921.998395                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       536030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        536030                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       165754                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       165754                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  12988535980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12988535980                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       701784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       701784                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.236189                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.236189                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 78360.316976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 78360.316976                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       136567                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       136567                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29187                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29187                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2770623397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2770623397                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041590                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041590                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 94926.624764                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94926.624764                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        22993                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22993                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1581                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1581                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45148000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45148000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.064336                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.064336                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 28556.609741                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 28556.609741                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          479                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          479                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1102                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1102                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     17871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17871000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.044844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044844                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 16216.878403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16216.878403                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18035                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18035                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5065                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5065                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     36310000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     36310000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23100                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.219264                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.219264                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7168.805528                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7168.805528                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         4961                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4961                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     31458000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     31458000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.214762                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.214762                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6341.060270                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6341.060270                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2590000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2590000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2481000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2481000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1125                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1125                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2917                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2917                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     59900000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     59900000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4042                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4042                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.721672                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.721672                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20534.796023                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20534.796023                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2917                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2917                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     56983000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     56983000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.721672                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.721672                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19534.796023                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19534.796023                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.605938                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9180757                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           615564                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.914383                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.605938                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956436                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956436                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23836097                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23836097                       # Number of data accesses
system.cpu0.numPwrStateTransitions                496                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          248                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    7145564.516129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14879625.832488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          248    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    151945000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            248                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41973357500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1772100000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3596855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3596855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3596855                       # number of overall hits
system.cpu0.icache.overall_hits::total        3596855                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116830                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116830                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116830                       # number of overall misses
system.cpu0.icache.overall_misses::total       116830                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8818896992                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8818896992                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8818896992                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8818896992                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3713685                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3713685                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3713685                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3713685                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031459                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031459                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031459                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031459                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75484.866832                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75484.866832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75484.866832                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75484.866832                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26310                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              407                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.643735                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108907                       # number of writebacks
system.cpu0.icache.writebacks::total           108907                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7923                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7923                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7923                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7923                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108907                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108907                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108907                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108907                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8216702992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8216702992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8216702992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8216702992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029326                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029326                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029326                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029326                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75446.968441                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75446.968441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75446.968441                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75446.968441                       # average overall mshr miss latency
system.cpu0.icache.replacements                108907                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3596855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3596855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116830                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116830                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8818896992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8818896992                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3713685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3713685                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031459                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031459                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75484.866832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75484.866832                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7923                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7923                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108907                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108907                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8216702992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8216702992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029326                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75446.968441                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75446.968441                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3707174                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108939                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.029815                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7536277                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7536277                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8810962                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8810962                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8810962                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8810962                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3304616                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3304616                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3304616                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3304616                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 254366575993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 254366575993                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 254366575993                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 254366575993                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12115578                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12115578                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12115578                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12115578                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.272758                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.272758                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.272758                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.272758                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76973.111549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76973.111549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76973.111549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76973.111549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5242478                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       339630                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           101236                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4475                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.784721                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.894972                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       690160                       # number of writebacks
system.cpu0.dcache.writebacks::total           690160                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2602611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2602611                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2602611                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2602611                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       702005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       702005                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       702005                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       702005                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59393664344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59393664344                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59393664344                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59393664344                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057942                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057942                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057942                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057942                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84605.756859                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84605.756859                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84605.756859                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84605.756859                       # average overall mshr miss latency
system.cpu0.dcache.replacements                690160                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8110886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8110886                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2978750                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2978750                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230666178000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230666178000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11089636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11089636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.268607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.268607                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77437.239782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77437.239782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2335804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2335804                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       642946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       642946                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54628365000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54628365000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057977                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057977                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84965.712517                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84965.712517                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       700076                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        700076                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       325866                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       325866                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23700397993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23700397993                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1025942                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1025942                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.317626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.317626                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72730.502700                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72730.502700                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       266807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       266807                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59059                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59059                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4765299344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4765299344                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057566                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057566                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80687.098393                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80687.098393                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2650                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2650                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     67697000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     67697000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.075001                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075001                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25546.037736                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25546.037736                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2038                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          612                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          612                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6722500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017321                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10984.477124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10984.477124                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27239                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27239                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6888                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6888                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     62462000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     62462000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34127                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34127                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.201834                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.201834                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9068.234611                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9068.234611                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6751                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6751                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     55764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     55764000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.197820                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.197820                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8260.109613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8260.109613                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1028000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1028000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       975000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2007                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2007                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2268                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2268                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     57003999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     57003999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.530526                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.530526                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25134.038360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25134.038360                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2268                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2268                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     54735999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     54735999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.530526                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.530526                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24134.038360                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24134.038360                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.724189                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9585969                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           700967                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.675350                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.724189                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25079561                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25079561                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              159395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6878                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              145039                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6883                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              143061                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              138127                       # number of demand (read+write) hits
system.l2.demand_hits::total                   620239                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14103                       # number of overall hits
system.l2.overall_hits::.cpu0.data             159395                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6878                       # number of overall hits
system.l2.overall_hits::.cpu1.data             145039                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6883                       # number of overall hits
system.l2.overall_hits::.cpu2.data             143061                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6753                       # number of overall hits
system.l2.overall_hits::.cpu3.data             138127                       # number of overall hits
system.l2.overall_hits::total                  620239                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             94803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            527406                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            485950                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             16255                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            477374                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             16425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            465016                       # number of demand (read+write) misses
system.l2.demand_misses::total                2099577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            94803                       # number of overall misses
system.l2.overall_misses::.cpu0.data           527406                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16348                       # number of overall misses
system.l2.overall_misses::.cpu1.data           485950                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            16255                       # number of overall misses
system.l2.overall_misses::.cpu2.data           477374                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            16425                       # number of overall misses
system.l2.overall_misses::.cpu3.data           465016                       # number of overall misses
system.l2.overall_misses::total               2099577                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7881539472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56110947055                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1482541482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52687953615                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1468978981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51430782576                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1495325468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50211410668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     222769479317                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7881539472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56110947055                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1482541482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52687953615                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1468978981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51430782576                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1495325468                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50211410668                       # number of overall miss cycles
system.l2.overall_miss_latency::total    222769479317                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          686801                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          630989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23138                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620435                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          603143                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2719816                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         686801                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         630989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23138                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620435                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         603143                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2719816                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.870503                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.767917                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.703866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.770140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.702524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.769418                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.708646                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.770988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.771956                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.870503                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.767917                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.703866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.770140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.702524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.769418                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.708646                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.770988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.771956                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83135.971140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106390.422284                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90686.413139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108422.581778                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90370.900092                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 107736.874183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91039.602314                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 107977.812953                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106102.076426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83135.971140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106390.422284                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90686.413139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108422.581778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90370.900092                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 107736.874183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91039.602314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 107977.812953                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106102.076426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             498884                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     19046                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.193636                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    975223                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              381838                       # number of writebacks
system.l2.writebacks::total                    381838                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          14382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           4640                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           4819                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          11368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           4666                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          10740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               62265                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         14382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          4640                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          4819                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         11368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          4666                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         10740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              62265                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       513024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       474745                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        11436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       466006                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2037312                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       513024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       474745                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        11436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       466006                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1127042                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3164354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6903286981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50041268165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    982014991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  47206743705                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    956480488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46024447672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    989141473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44970112271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 198073495746                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6903286981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50041268165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    982014991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  47206743705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    956480488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46024447672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    989141473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44970112271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  95890946220                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 293964441966                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.866417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.746976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.504090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.752382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.494252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.751096                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.507335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.753181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749062                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.866417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.746976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.504090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.752382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.494252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.751096                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.507335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.753181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.163444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73160.590316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97541.768348                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83875.554407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99435.999758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83637.678209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 98763.637533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84117.822349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 98992.930005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97222.956398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73160.590316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97541.768348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83875.554407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99435.999758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83637.678209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 98763.637533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84117.822349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 98992.930005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85081.963423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92898.721814                       # average overall mshr miss latency
system.l2.replacements                        4988156                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       451614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           451614                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            4                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              4                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       451618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       451618                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000009                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            4                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000009                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1823697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1823697                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1823704                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1823704                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1127042                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1127042                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  95890946220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  95890946220                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85081.963423                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85081.963423                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             225                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             178                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             223                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             190                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  816                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           532                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           332                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           362                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           350                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1576                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3039000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       215500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       240000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       299500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3794000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          757                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          510                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          585                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          540                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2392                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.702774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.650980                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.618803                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.648148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.658863                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5712.406015                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   649.096386                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   662.983425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data   855.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2407.360406                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          532                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          330                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          362                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          348                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1572                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10677997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6690500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7297498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      7105500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31771495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.702774                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.618803                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.644444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.657191                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.422932                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20274.242424                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20158.834254                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20418.103448                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20210.874682                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           248                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           245                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           141                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                864                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          705                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          716                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          509                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3047                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4913500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4328500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3294500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2557000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     15093500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1365                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          950                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          946                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          650                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3911                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.818315                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.742105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.756871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.783077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779085                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4398.836168                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6139.716312                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4601.256983                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5023.575639                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4953.560880                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           15                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           16                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            67                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1102                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          686                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          700                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          492                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2980                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     22663500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     14812000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     14646999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     10523499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     62645998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.807326                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.722105                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.739958                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.756923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.761953                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20565.789474                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21591.836735                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20924.284286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21389.225610                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21022.146980                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10326                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             3187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             3383                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20265                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          44806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          23681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          23888                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              116306                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4538014929                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2742263413                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2687275926                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2695203931                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12662758199                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55132                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.812704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.881383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.875949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.851616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101281.411619                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114590.423008                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 113478.143913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112826.688337                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108874.505176                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4415                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          620                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          533                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          762                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6330                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        40391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23311                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        23148                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        23126                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3797997449                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2458700927                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2406484934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2402130440                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11065313750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.732624                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.853883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.861545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.848007                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.805266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94030.785299                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105473.850414                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 103960.814498                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103871.419182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100615.713883                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6883                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              34617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        94803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        16255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        16425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           143831                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7881539472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1482541482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1468978981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1495325468                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12328385403                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108906                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23226                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23138                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178448                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.870503                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.703866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.702524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.708646                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806011                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83135.971140                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90686.413139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90370.900092                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91039.602314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85714.382873                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          445                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         4640                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         4819                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         4666                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         14570                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        11436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       129261                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6903286981                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    982014991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    956480488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    989141473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9830923933                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.866417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.504090                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.494252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.507335                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.724362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73160.590316                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83875.554407                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83637.678209                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84117.822349                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76054.834273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       149069                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       141670                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       139874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       134744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            565357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       482600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       462019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       453693                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       441128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1839440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51572932126                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49945690202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48743506650                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47516206737                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197778335715                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       631669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       603689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       575872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2404797                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.764008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.765326                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.764350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.766017                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.764904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106864.757824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108103.108751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 107437.202359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 107715.236251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107520.949699                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9967                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10585                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        10835                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         9978                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41365                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       472633                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       442858                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       431150                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1798075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46243270716                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44748042778                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43617962738                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42567981831                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 177177258063                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.748229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.747792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.746096                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.748691                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.747703                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97841.815354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99124.219217                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 98491.983295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 98731.257871                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98537.190086                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          191                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               197                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          232                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           29                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           33                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           34                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             328                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5085997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       577495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       921995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data      1331496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7916983                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          423                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           32                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           34                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           36                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           525                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.548463                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.906250                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.970588                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.624762                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21922.400862                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19913.620690                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 27939.242424                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 39161.647059                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24137.143293                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data           11                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          230                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3105000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       461997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       461498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       456998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4485493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.380615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.718750                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.676471                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.638889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.438095                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20086.826087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20065.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19869.478261                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19502.143478                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999695                       # Cycle average of tags in use
system.l2.tags.total_refs                     5990278                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4988515                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.200814                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.399345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.587186                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.017874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.193082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.849538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        1.053090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.772651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.176786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.779589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.170553                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.443740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.031529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.018642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.016455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.027698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.018387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.027806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.377665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999995                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45004803                       # Number of tag accesses
system.l2.tags.data_accesses                 45004803                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6038976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      32840704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        749312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      30390080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        731904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      29833024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        752576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29080512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     67454080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          197871168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6038976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       749312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       731904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       752576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8272768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24437888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24437888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         513136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         474845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          11436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         466141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1053970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3091737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       381842                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             381842                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        138048070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        750722609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         17128910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        694702530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         16730971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        681968499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         17203523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        664766439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1541967643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4523239196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    138048070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     17128910                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     16730971                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     17203523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        189111475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      558638300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            558638300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      558638300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       138048070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       750722609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        17128910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       694702530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        16730971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       681968499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        17203523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       664766439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1541967643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5081877496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    503985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    469176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     11436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    460401.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    449291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1047604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22967                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22967                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4895593                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349678                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3091737                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     381849                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3091737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   381849                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  32018                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11256                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            115996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            133718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            191306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            188745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            192454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            171783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            142223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           157891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           125671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           136459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           218861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           374995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           465335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            27107                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 118715890721                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15298595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            176085621971                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38799.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57549.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2448925                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  333913                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3091737                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               381849                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  274711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  331870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  341845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  329682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  312534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  280446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  243927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  205963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  170434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  139888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 121820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 118029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  75552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  43197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  29373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  19226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  11784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       647481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    339.067716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.372402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.950670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       231024     35.68%     35.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       143423     22.15%     57.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59239      9.15%     66.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51150      7.90%     74.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23872      3.69%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16141      2.49%     81.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12181      1.88%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9610      1.48%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100841     15.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       647481                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22967                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     133.221971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.320483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.406532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14081     61.31%     61.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5853     25.48%     86.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2109      9.18%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          558      2.43%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          162      0.71%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           79      0.34%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           41      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           26      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      0.09%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           14      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22967                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.136370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.124934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21718     94.56%     94.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              237      1.03%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              551      2.40%     97.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              245      1.07%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              113      0.49%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.26%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22967                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              195822016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2049152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23718656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               197871168                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24438336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4476.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       542.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4523.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    558.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   43745395000                       # Total gap between requests
system.mem_ctrls.avgGap                      12593.73                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6038976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32255040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       749312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30027264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       731904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     29465664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       752576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28754624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     67046656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23718656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 138048070.476803213358                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 737334613.542446017265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 17128909.898816350847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 686408731.695170879364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 16730971.438577365130                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 673570827.325328588486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 17203523.360111162066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 657316796.835420012474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1532654127.574274301529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 542197004.111798286438                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       513136                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11708                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       474845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        11436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       466141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1053970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       381849                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3000761948                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  28768708095                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    491309390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27492501510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    477294630                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26675438330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    496697908                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  26108891867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  62574018293                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1100736314560                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31801.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56064.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41963.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57897.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41736.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     57226.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42239.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     57460.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59369.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2882648.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2813488440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1495396980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12848001600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          966775320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3453047520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19729382070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        184039200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41490131130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        948.444330                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    313222743                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1460680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  41971554757                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1809554460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            961793415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8998392060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          967777560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3453047520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      19211394000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        620239680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        36022198695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        823.450039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1451056491                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1460680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  40833721009                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1634                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9575825.794621                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12484618.597547                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          818    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64628000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            818                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35912432000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7833025500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3567162                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3567162                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3567162                       # number of overall hits
system.cpu1.icache.overall_hits::total        3567162                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24726                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24726                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24726                       # number of overall misses
system.cpu1.icache.overall_misses::total        24726                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1730848998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1730848998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1730848998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1730848998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3591888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3591888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3591888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3591888                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006884                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006884                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006884                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006884                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70001.172774                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70001.172774                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70001.172774                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70001.172774                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2504                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.644444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23226                       # number of writebacks
system.cpu1.icache.writebacks::total            23226                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1500                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1500                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1500                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23226                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23226                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23226                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23226                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1606341498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1606341498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1606341498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1606341498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006466                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006466                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006466                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006466                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69161.349264                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69161.349264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69161.349264                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69161.349264                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23226                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3567162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3567162                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24726                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24726                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1730848998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1730848998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3591888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3591888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70001.172774                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70001.172774                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1500                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23226                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23226                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1606341498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1606341498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006466                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69161.349264                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69161.349264                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3668308                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23258                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.722418                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7207002                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7207002                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8560973                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8560973                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8560973                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8560973                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3106926                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3106926                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3106926                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3106926                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 244704508609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 244704508609                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 244704508609                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 244704508609                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11667899                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11667899                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11667899                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11667899                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.266280                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.266280                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.266280                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.266280                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78760.971008                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78760.971008                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78760.971008                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78760.971008                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4556913                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       331745                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            86567                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4419                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.640302                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.072415                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       630693                       # number of writebacks
system.cpu1.dcache.writebacks::total           630693                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2464545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2464545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2464545                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2464545                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       642381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       642381                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       642381                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       642381                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  55679980903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  55679980903                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  55679980903                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  55679980903                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055055                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055055                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055055                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055055                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86677.502764                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86677.502764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86677.502764                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86677.502764                       # average overall mshr miss latency
system.cpu1.dcache.replacements                630693                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8020210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8020210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2928905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2928905                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 230476124000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 230476124000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10949115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10949115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.267502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.267502                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78690.201287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78690.201287                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2315253                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2315253                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       613652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       613652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52866736500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52866736500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056046                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86151.004967                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86151.004967                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       540763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        540763                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       178021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       178021                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  14228384609                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  14228384609                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       718784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718784                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.247670                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.247670                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79925.315603                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79925.315603                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       149292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       149292                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        28729                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        28729                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2813244403                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2813244403                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.039969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.039969                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97923.505970                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97923.505970                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1538                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1538                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40906500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40906500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047378                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047378                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26597.204161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26597.204161                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          444                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          444                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1094                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1094                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17811500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033701                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033701                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 16281.078611                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16281.078611                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        25227                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25227                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5893                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5893                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     46635500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     46635500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        31120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.189364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.189364                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7913.711183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7913.711183                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5731                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5731                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     41036500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     41036500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.184158                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.184158                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7160.443204                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7160.443204                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3046500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3046500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2914500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2914500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1079                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1079                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2879                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2879                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     62969500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     62969500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3958                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3958                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.727388                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.727388                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21872.004168                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21872.004168                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2878                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2878                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60090500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60090500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.727135                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.727135                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20879.256428                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20879.256428                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.964598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9273303                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           643662                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.407100                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.964598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967644                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967644                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24114512                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24114512                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  43745457500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2627396                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       833456                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2270587                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4606323                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1863672                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13698                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22574                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36272                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          425                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          425                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           143525                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          143525                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178448                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2448956                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          525                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2091182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1915336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        69414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1884297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1830845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8257006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13940096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88125184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2972928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80747712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2961664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79400128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2966784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77175232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348289728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6933345                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27736384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9665809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.350214                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.653518                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6961648     72.02%     72.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2265314     23.44%     95.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 237979      2.46%     97.92% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159639      1.65%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  41229      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9665809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5497861193                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         958514412                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          37148831                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         931363800                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37131157                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1059926417                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163659776                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         973783584                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37187156                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
