0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/danie/OneDrive/Documents/Basys3-Verilog/Lab5_ALU/Lab5_ALU.sim/sim_1/impl/timing/xsim/alu32_time_impl.v,1649547914,verilog,,,,adder32;alu32;arith;glbl;mux21,,,,,,,,
