#include "../cmucal.h"
#include "cmucal-node.h"
#include "cmucal-sfr.h"

struct cmucal_pll_table PLL_aud_rate_table[] = {
	PLL_RATE_MPSK(1200000000, 46, 1, 0, 10082),
	PLL_RATE_MPSK(983000000, 38, 1, 0, -12502),
	PLL_RATE_MPSK(836000000, 32, 1, 0, 9034),
	PLL_RATE_MPSK(590000000, 45, 1, 1, 24319),
};

struct cmucal_pll_table PLL_shared1_rate_table[] = {
	PLL_RATE_MPS(1866000000, 287, 4, 0),
};

struct cmucal_pll_table PLL_shared4_rate_table[] = {
	PLL_RATE_MPS(1332999936, 205, 4, 0),
};

struct cmucal_pll_table PLL_shared3_rate_table[] = {
	PLL_RATE_MPS(1600000000, 246, 4, 0),
};

struct cmucal_pll_table PLL_shared2_rate_table[] = {
	PLL_RATE_MPS(1600000000, 246, 4, 0),
};

struct cmucal_pll_table PLL_shared0_rate_table[] = {
	PLL_RATE_MPS(2132000000, 328, 4, 0),
};

struct cmucal_pll_table PLL_cpucl0_rate_table[] = {
	PLL_RATE_MPS(2100000000, 323, 4, 0),
	PLL_RATE_MPS(1700000000, 327, 5, 0),
	PLL_RATE_MPS(1100000000, 423, 5, 1),
	PLL_RATE_MPS(550000000, 423, 5, 2),
};

struct cmucal_pll_table PLL_cpucl1_rate_table[] = {
	PLL_RATE_MPS(2100000000, 323, 4, 0),
	PLL_RATE_MPS(1700000000, 327, 5, 0),
	PLL_RATE_MPS(1100000000, 423, 5, 1),
	PLL_RATE_MPS(550000000, 423, 5, 2),
};

struct cmucal_pll_table PLL_mmc_rate_table[] = {
	PLL_RATE_MPSK(808000000, 31, 1, 0, -15124),
};

struct cmucal_pll_table PLL_g3d0_rate_table[] = {
	PLL_RATE_MPS(1070000000, 535, 13, 0),
	PLL_RATE_MPS(860000000, 430, 13, 0),
	PLL_RATE_MPS(650000000, 175, 7, 0),
};

struct cmucal_pll_table PLL_g3d01_rate_table[] = {
	PLL_RATE_MPS(1070000000, 535, 13, 0),
	PLL_RATE_MPS(860000000, 430, 13, 0),
	PLL_RATE_MPS(650000000, 175, 7, 0),
};
struct cmucal_pll_table PLL_g3d1_rate_table[] = {
	PLL_RATE_MPS(1070000000, 535, 13, 0),
	PLL_RATE_MPS(860000000, 430, 13, 0),
	PLL_RATE_MPS(650000000, 175, 7, 0),
	PLL_RATE_MPS(450000000, 225, 13, 0),
};

struct cmucal_pll_table PLL_mif_main_rate_table[] = {
	PLL_RATE_MPS(6400000000, 492, 4, 0),
	PLL_RATE_MPS(3732999936, 287, 4, 0),
};

struct cmucal_pll_table PLL_mif_sub_rate_table[] = {
	PLL_RATE_MPS(6400000000, 492, 4, 0),
	PLL_RATE_MPS(3732999936, 287, 4, 0),
};

struct cmucal_pll_table PLL_mif_s2d_rate_table[] = {
	PLL_RATE_MPS(1600000000, 400, 13, 0),
};

struct cmucal_pll_table PLL_sfi_rate_table[] = {
	PLL_RATE_MPS(800000000, 123, 4, 0),
};

struct cmucal_pll_table PLL_eth_rate_table[] = {
	PLL_RATE_MPS(750000000, 375, 13, 0),
};

unsigned int cmucal_pll_size = 16;
struct cmucal_pll cmucal_pll_list[] = {
	CLK_PLL(PLL_0831X, PLL_AUD, OSCCLK_AUD, PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, PLL_CON3_PLL_AUD_ENABLE, PLL_CON3_PLL_AUD_STABLE, PLL_CON3_PLL_AUD_DIV_P, PLL_CON3_PLL_AUD_DIV_M, PLL_CON3_PLL_AUD_DIV_S, PLL_CON5_PLL_AUD_DIV_K, PLL_aud_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_SHARED1, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED1_ENABLE, PLL_CON3_PLL_SHARED1_STABLE, PLL_CON3_PLL_SHARED1_DIV_P, PLL_CON3_PLL_SHARED1_DIV_M, PLL_CON3_PLL_SHARED1_DIV_S, EMPTY_CAL_ID, PLL_shared1_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_SHARED4, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED4_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED4_ENABLE, PLL_CON3_PLL_SHARED4_STABLE, PLL_CON3_PLL_SHARED4_DIV_P, PLL_CON3_PLL_SHARED4_DIV_M, PLL_CON3_PLL_SHARED4_DIV_S, EMPTY_CAL_ID, PLL_shared4_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_SHARED3, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED3_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED3_ENABLE, PLL_CON3_PLL_SHARED3_STABLE, PLL_CON3_PLL_SHARED3_DIV_P, PLL_CON3_PLL_SHARED3_DIV_M, PLL_CON3_PLL_SHARED3_DIV_S, EMPTY_CAL_ID, PLL_shared3_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_SHARED2, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED2_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED2_ENABLE, PLL_CON3_PLL_SHARED2_STABLE, PLL_CON3_PLL_SHARED2_DIV_P, PLL_CON3_PLL_SHARED2_DIV_M, PLL_CON3_PLL_SHARED2_DIV_S, EMPTY_CAL_ID, PLL_shared2_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_SHARED0, OSCCLK_CMU, PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, PLL_CON3_PLL_SHARED0_ENABLE, PLL_CON3_PLL_SHARED0_STABLE, PLL_CON3_PLL_SHARED0_DIV_P, PLL_CON3_PLL_SHARED0_DIV_M, PLL_CON3_PLL_SHARED0_DIV_S, EMPTY_CAL_ID, PLL_shared0_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_CPUCL0, OSCCLK_CPUCL0, PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL0_ENABLE, PLL_CON3_PLL_CPUCL0_STABLE, PLL_CON3_PLL_CPUCL0_DIV_P, PLL_CON3_PLL_CPUCL0_DIV_M, PLL_CON3_PLL_CPUCL0_DIV_S, EMPTY_CAL_ID, PLL_cpucl0_rate_table, 0, 0),
	CLK_PLL(PLL_0817X, PLL_CPUCL1, OSCCLK_CPUCL1, PLL_LOCKTIME_PLL_CPUCL1_PLL_LOCK_TIME, PLL_CON3_PLL_CPUCL1_ENABLE, PLL_CON3_PLL_CPUCL1_STABLE, PLL_CON3_PLL_CPUCL1_DIV_P, PLL_CON3_PLL_CPUCL1_DIV_M, PLL_CON3_PLL_CPUCL1_DIV_S, EMPTY_CAL_ID, PLL_cpucl1_rate_table, 0, 0),
	CLK_PLL(PLL_0831X, PLL_MMC, OSCCLK_FSYS1, PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, PLL_CON3_PLL_MMC_ENABLE, PLL_CON3_PLL_MMC_STABLE, PLL_CON3_PLL_MMC_DIV_P, PLL_CON3_PLL_MMC_DIV_M, PLL_CON3_PLL_MMC_DIV_S, PLL_CON5_PLL_MMC_DIV_K, PLL_mmc_rate_table, 0, 0),
	CLK_PLL(PLL_0818X, PLL_G3D0, OSCCLK_G3D00, PLL_LOCKTIME_PLL_G3D0_PLL_LOCK_TIME, PLL_CON3_PLL_G3D0_ENABLE, PLL_CON3_PLL_G3D0_STABLE, PLL_CON3_PLL_G3D0_DIV_P, PLL_CON3_PLL_G3D0_DIV_M, PLL_CON3_PLL_G3D0_DIV_S, EMPTY_CAL_ID, PLL_g3d0_rate_table, 0, 0),
	CLK_PLL(PLL_0818X, PLL_G3D01, OSCCLK_G3D01, PLL_LOCKTIME_PLL_G3D01_PLL_LOCK_TIME, PLL_CON3_PLL_G3D01_ENABLE, PLL_CON3_PLL_G3D01_STABLE, PLL_CON3_PLL_G3D01_DIV_P, PLL_CON3_PLL_G3D01_DIV_M, PLL_CON3_PLL_G3D01_DIV_S, EMPTY_CAL_ID, PLL_g3d01_rate_table, 0, 0),
	CLK_PLL(PLL_0818X, PLL_G3D1, OSCCLK_G3D1, PLL_LOCKTIME_PLL_G3D1_PLL_LOCK_TIME, PLL_CON3_PLL_G3D1_ENABLE, PLL_CON3_PLL_G3D1_STABLE, PLL_CON3_PLL_G3D1_DIV_P, PLL_CON3_PLL_G3D1_DIV_M, PLL_CON3_PLL_G3D1_DIV_S, EMPTY_CAL_ID, PLL_g3d1_rate_table, 0, 0),
	CLK_PLL(PLL_0820X, PLL_MIF_MAIN, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_MAIN_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_MAIN_ENABLE, PLL_CON3_PLL_MIF_MAIN_STABLE, PLL_CON3_PLL_MIF_MAIN_DIV_P, PLL_CON3_PLL_MIF_MAIN_DIV_M, PLL_CON3_PLL_MIF_MAIN_DIV_S, EMPTY_CAL_ID, PLL_mif_main_rate_table, 0, 0),
	CLK_PLL(PLL_0820X, PLL_MIF_SUB, OSCCLK_MIF, PLL_LOCKTIME_PLL_MIF_SUB_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_SUB_ENABLE, PLL_CON3_PLL_MIF_SUB_STABLE, PLL_CON3_PLL_MIF_SUB_DIV_P, PLL_CON3_PLL_MIF_SUB_DIV_M, PLL_CON3_PLL_MIF_SUB_DIV_S, EMPTY_CAL_ID, PLL_mif_sub_rate_table, 0, 0),
	CLK_PLL(PLL_0820X, PLL_MIF_S2D, OSCCLK_S2D, PLL_LOCKTIME_PLL_MIF_S2D_PLL_LOCK_TIME, PLL_CON3_PLL_MIF_S2D_ENABLE, PLL_CON3_PLL_MIF_S2D_STABLE, PLL_CON3_PLL_MIF_S2D_DIV_P, PLL_CON3_PLL_MIF_S2D_DIV_M, PLL_CON3_PLL_MIF_S2D_DIV_S, EMPTY_CAL_ID, PLL_mif_s2d_rate_table, 0, 0),
	CLK_PLL(PLL_0818X, PLL_SFI, OSCCLK_SFI, PLL_LOCKTIME_PLL_SFI_PLL_LOCK_TIME, PLL_CON3_PLL_SFI_ENABLE, PLL_CON3_PLL_SFI_STABLE, PLL_CON3_PLL_SFI_DIV_P, PLL_CON3_PLL_SFI_DIV_M, PLL_CON3_PLL_SFI_DIV_S, EMPTY_CAL_ID, PLL_sfi_rate_table, 0, 0),
	CLK_PLL(PLL_0818X, PLL_ETH, OSCCLK_SFI, PLL_LOCKTIME_PLL_ETH_PLL_LOCK_TIME, PLL_CON3_PLL_ETH_ENABLE, PLL_CON3_PLL_ETH_STABLE, PLL_CON3_PLL_ETH_DIV_P, PLL_CON3_PLL_ETH_DIV_M, PLL_CON3_PLL_ETH_DIV_S, EMPTY_CAL_ID, PLL_eth_rate_table, 0, 0),
};

enum clk_id cmucal_mux_clk_apm_bus_parents[] = {
	MUX_CLKMUX_APM_RCO_USER,
	MUX_CLKCMU_APM_BUS_USER,
};
enum clk_id cmucal_mux_clk_aud_uaif3_parents[] = {
	DIV_CLK_AUD_UAIF3,
	CLKIO_AUD_UAIF3,
};
enum clk_id cmucal_mux_clk_aud_uaif2_parents[] = {
	DIV_CLK_AUD_UAIF2,
	CLKIO_AUD_UAIF2,
};
enum clk_id cmucal_mux_clk_aud_uaif1_parents[] = {
	DIV_CLK_AUD_UAIF1,
	CLKIO_AUD_UAIF1,
};
enum clk_id cmucal_mux_clk_aud_uaif0_parents[] = {
	DIV_CLK_AUD_UAIF0,
	CLKIO_AUD_UAIF0,
};
enum clk_id cmucal_mux_clk_aud_cpu_parents[] = {
	DIV_CLK_AUD_CPU,
	MUX_CLKCMU_AUD_CPU_USER,
};
enum clk_id cmucal_mux_hchgen_clk_aud_cpu_parents[] = {
	MUX_CLK_AUD_CPU,
	DIV_HCHGEN_CLK_AUD_CPU,
};
enum clk_id cmucal_mux_clk_aud_uaif4_parents[] = {
	DIV_CLK_AUD_UAIF4,
	CLKIO_AUD_UAIF4,
};
enum clk_id cmucal_mux_clk_aud_uaif5_parents[] = {
	DIV_CLK_AUD_UAIF5,
	CLKIO_AUD_UAIF5,
};
enum clk_id cmucal_mux_clk_aud_uaif6_parents[] = {
	DIV_CLK_AUD_UAIF6,
	CLKIO_AUD_UAIF6,
};
enum clk_id cmucal_mux_clk_aud_bus_parents[] = {
	DIV_CLK_AUD_BUS,
	MUX_CLKCMU_AUD_BUS_USER,
};
enum clk_id cmucal_mux_busc_cmuref_parents[] = {
	OSCCLK_BUSC,
	CLKCMU_CMU_BUSC_BOOST,
};
enum clk_id cmucal_mux_busmc_cmuref_parents[] = {
	OSCCLK_BUSMC,
	CLKCMU_CMU_BUSMC_BOOST,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_parents[] = {
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
};
enum clk_id cmucal_mux_clkcmu_busc_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_parents[] = {
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_dpus0_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
	PLL_SHARED3,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
};
enum clk_id cmucal_mux_clkcmu_core_bus_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_mif_switch_parents[] = {
	PLL_SHARED0,
	PLL_SHARED1,
	PLL_SHARED2,
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_taa_bus_parents[] = {
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_acc_bus_parents[] = {
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_ispb_bus_parents[] = {
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_aud_cpu_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_parents[] = {
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
};
enum clk_id cmucal_mux_clkcmu_fsys0_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys1_usbdrd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_cmu_cmuref_parents[] = {
	OSCCLK_CMU,
	DIV_CLKCMU_CMU_BOOST,
};
enum clk_id cmucal_mux_clkcmu_peric0_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_peric1_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_peris_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_apm_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys1_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_mfc_wfd_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_mif_busp_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_peric0_ip_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_peric1_ip_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_npu_bus_parents[] = {
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_dpum_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
	PLL_SHARED3,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_cluster_parents[] = {
	PLL_SHARED2,
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_fsys0_pcie_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_cmu_boost_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys1_mmc_card_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
};
enum clk_id cmucal_mux_clk_cmu_pllclkout_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED3,
	PLL_SHARED4_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
};
enum clk_id cmucal_mux_clkcmu_dptx_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_g3d00_switch_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
};
enum clk_id cmucal_mux_clkcmu_g3d1_switch_parents[] = {
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
};
enum clk_id cmucal_mux_clkcmu_g3d01_switch_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
};
enum clk_id cmucal_mux_clkcmu_dpus1_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
	PLL_SHARED3,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dptx_dpgtc_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_aud_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_cluster_parents[] = {
	PLL_SHARED2,
	PLL_SHARED4,
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_parents[] = {
	PLL_SHARED0_DIV2,
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
};
enum clk_id cmucal_mux_clkcmu_busmc_bus_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_busc_sss_parents[] = {
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys2_bus_parents[] = {
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED2_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys2_ufs_embd_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_clkcmu_fsys2_ethernet_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED3,
	OSCCLK_CMU,
	OSCCLK_CMU,
};
enum clk_id cmucal_mux_clkcmu_dnc_cpu_parents[] = {
	PLL_SHARED2_DIV2,
	PLL_SHARED4_DIV2,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
};
enum clk_id cmucal_mux_clkcmu_dnc_bus_parents[] = {
	PLL_SHARED1_DIV2,
	PLL_SHARED2_DIV2,
	PLL_SHARED0_DIV3,
	PLL_SHARED4_DIV2,
	PLL_SHARED1_DIV3,
	PLL_SHARED2_DIV3,
	PLL_SHARED1_DIV4,
	PLL_SHARED3,
};
enum clk_id cmucal_mux_clkcmu_hpm_parents[] = {
	OSCCLK_CMU,
	PLL_SHARED2_DIV3,
	PLL_SHARED2_DIV4,
	PLL_SHARED4_DIV4,
};
enum clk_id cmucal_mux_core_cmuref_parents[] = {
	OSCCLK_CORE,
	CLKCMU_CMU_CORE_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl0_core_parents[] = {
	PLL_CPUCL0,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	OSCCLK_CPUCL0,
	MUX_CLKCMU_CPUCL0_CLUSTER_USER,
};
enum clk_id cmucal_mux_cpucl0_cmuref_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CMU_CPUCL0_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl0_cluster_parents[] = {
	MUX_CLKCMU_CPUCL0_CLUSTER_USER,
	MUX_CLKCMU_CPUCL0_SWITCH_USER,
	OSCCLK_CPUCL0,
	PLL_CPUCL0,
};
enum clk_id cmucal_mux_clk_cpucl1_core_parents[] = {
	PLL_CPUCL1,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	OSCCLK_CPUCL1,
	MUX_CLKCMU_CPUCL1_CLUSTER_USER,
};
enum clk_id cmucal_mux_cpucl1_cmuref_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CMU_CPUCL1_BOOST,
};
enum clk_id cmucal_mux_clk_cpucl1_cluster_parents[] = {
	MUX_CLKCMU_CPUCL1_CLUSTER_USER,
	MUX_CLKCMU_CPUCL1_SWITCH_USER,
	OSCCLK_CPUCL1,
	PLL_CPUCL1,
};
enum clk_id cmucal_mux_clk_fsys0_bus_parents[] = {
	MUX_CLKCMU_FSYS0_BUS_USER,
	MUX_CLKSFI_FSYS0_BUS_USER,
};
enum clk_id cmucal_mux_clk_fsys0_pcie_parents[] = {
	MUX_CLKCMU_FSYS0_PCIE_USER,
	MUX_CLKSFI_FSYS0_PCIE_USER,
};
enum clk_id cmucal_mux_clk_fsys1_mmc_card_parents[] = {
	MUX_CLKCMU_FSYS1_MMC_CARD_USER,
	PLL_MMC,
};
enum clk_id cmucal_mux_clk_fsys2_ufs_embd_parents[] = {
	MUX_CLKCMU_FSYS2_UFS_EMBD_USER,
	MUX_CLKSFI_FSYS2_UFS_EMBD_USER,
};
enum clk_id cmucal_mux_clk_fsys2_ethernet_parents[] = {
	MUX_CLKCMU_FSYS2_ETHERNET_USER,
	MUX_CLKSFI_FSYS2_ETHERNET_USER,
};
enum clk_id cmucal_mux_clk_fsys2_bus_parents[] = {
	MUX_CLKCMU_FSYS2_BUS_USER,
	MUX_CLKSFI_FSYS2_BUS_USER,
};
enum clk_id cmucal_mux_clk_g3d00_bus_parents[] = {
	PLL_G3D0,
	MUX_CLKCMU_G3D00_SWITCH_USER,
};
enum clk_id cmucal_mux_clk_g3d01_bus_parents[] = {
	PLL_G3D01,
	MUX_CLKCMU_G3D01_SWITCH_USER,
};
enum clk_id cmucal_mux_clk_g3d1_bus_parents[] = {
	PLL_G3D1,
	MUX_CLKCMU_G3D1_SWITCH_USER,
};
enum clk_id cmucal_mux_mif_cmuref_parents[] = {
	OSCCLK_MIF,
	CLKCMU_CMU_MIF_BOOST,
};
enum clk_id cmucal_mux_clk_peric0_usi00_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi01_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi02_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi03_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi04_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi05_usi_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric0_usi_i2c_parents[] = {
	OSCCLK_PERIC0,
	MUX_CLKCMU_PERIC0_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi_i2c_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi06_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi07_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi08_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi09_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi10_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_peric1_usi11_usi_parents[] = {
	OSCCLK_PERIC1,
	MUX_CLKCMU_PERIC1_IP_USER,
};
enum clk_id cmucal_mux_clk_s2d_core_parents[] = {
	OSCCLK_S2D,
	CLK_MIF_BUSD_S2D,
};
enum clk_id cmucal_mux_clk_sfi_pllclkout_parents[] = {
	OSCCLK_SFI,
	RTCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
	RTCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_usi12_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_usi13_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_usi14_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_usi15_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_cpu_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clk_sfi_bus_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clk_sfi_serialflash_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_can0_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_can1_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clk_sfi_hyperbus_parents[] = {
	OSCCLK_SFI,
	PLL_SFI,
	PLL_ETH,
	OSCCLK_SFI,
};
enum clk_id cmucal_mux_clksfi_fsys0_bus_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clksfi_fsys2_bus_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clksfi_fsys0_pcie_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clksfi_fsys2_ufs_embd_parents[] = {
	PLL_SFI,
	PLL_ETH,
};
enum clk_id cmucal_mux_clksfi_fsys2_ethernet_parents[] = {
	PLL_ETH,
	PLL_SFI,
};
enum clk_id cmucal_mux_clkcmu_acc_bus_user_parents[] = {
	OSCCLK_ACC,
	CLKCMU_ACC_BUS,
};
enum clk_id cmucal_mux_clkcmu_apm_bus_user_parents[] = {
	OSCCLK_RCO_APM,
	CLKCMU_APM_BUS,
};
enum clk_id cmucal_mux_clkmux_apm_rco_user_parents[] = {
	OSCCLK_RCO_APM,
	CLK_RCO_APM,
};
enum clk_id cmucal_mux_clkcmu_aud_cpu_user_parents[] = {
	OSCCLK_AUD,
	CLKCMU_AUD_CPU,
};
enum clk_id cmucal_mux_clkcmu_aud_bus_user_parents[] = {
	OSCCLK_AUD,
	CLKCMU_AUD_BUS,
};
enum clk_id cmucal_mux_clkcmu_busc_bus_user_parents[] = {
	OSCCLK_BUSC,
	CLKCMU_BUSC_BUS,
};
enum clk_id cmucal_mux_clkcmu_busc_sss_user_parents[] = {
	OSCCLK_BUSC,
	CLKCMU_BUSC_SSS,
};
enum clk_id cmucal_mux_clkcmu_busmc_bus_user_parents[] = {
	OSCCLK_BUSMC,
	CLKCMU_BUSMC_BUS,
};
enum clk_id cmucal_mux_clkcmu_core_bus_user_parents[] = {
	OSCCLK_CORE,
	CLKCMU_CORE_BUS,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_switch_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_dbg_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_DBG,
};
enum clk_id cmucal_mux_clkcmu_cpucl0_cluster_user_parents[] = {
	OSCCLK_CPUCL0,
	CLKCMU_CPUCL0_CLUSTER,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_switch_user_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_cpucl1_cluster_user_parents[] = {
	OSCCLK_CPUCL1,
	CLKCMU_CPUCL1_CLUSTER,
};
enum clk_id cmucal_mux_clkcmu_dnc_bus_user_parents[] = {
	OSCCLK_DNC,
	CLKCMU_DNC_BUS,
};
enum clk_id cmucal_mux_clkcmu_dnc_cpu_user_parents[] = {
	OSCCLK_DNC,
	CLKCMU_DNC_CPU,
};
enum clk_id cmucal_mux_clkcmu_dptx_bus_user_parents[] = {
	OSCCLK_DPTX,
	CLKCMU_DPTX_BUS,
};
enum clk_id cmucal_mux_clkcmu_dptx_dpgtc_user_parents[] = {
	OSCCLK_DPTX,
	CLKCMU_DPTX_DPGTC,
};
enum clk_id cmucal_mux_clkcmu_dpum_bus_user_parents[] = {
	OSCCLK_DPUM,
	CLKCMU_DPUM_BUS,
};
enum clk_id cmucal_mux_clkcmu_dpus_bus_user_parents[] = {
	OSCCLK_DPUS,
	CLKCMU_DPUS0_BUS,
};
enum clk_id cmucal_mux_clkcmu_dpus1_bus_user_parents[] = {
	OSCCLK_DPUS1,
	CLKCMU_DPUS1_BUS,
};
enum clk_id cmucal_mux_clkcmu_fsys0_bus_user_parents[] = {
	OSCCLK_FSYS0,
	CLKCMU_FSYS0_BUS,
};
enum clk_id cmucal_mux_clkcmu_fsys0_pcie_user_parents[] = {
	OSCCLK_FSYS0,
	CLKCMU_FSYS0_PCIE,
};
enum clk_id cmucal_mux_clksfi_fsys0_bus_user_parents[] = {
	OSCCLK_FSYS0,
	CLKSFI_FSYS0_BUS,
};
enum clk_id cmucal_mux_clksfi_fsys0_pcie_user_parents[] = {
	OSCCLK_FSYS0,
	CLKSFI_FSYS0_PCIE,
};
enum clk_id cmucal_mux_clkcmu_fsys1_bus_user_parents[] = {
	OSCCLK_FSYS1,
	CLKCMU_FSYS1_BUS,
};
enum clk_id cmucal_mux_clkcmu_fsys1_mmc_card_user_parents[] = {
	OSCCLK_FSYS1,
	CLKCMU_FSYS1_MMC_CARD,
};
enum clk_id cmucal_mux_clkcmu_fsys1_usbdrd_user_parents[] = {
	OSCCLK_FSYS1,
	CLKCMU_FSYS1_USBDRD,
};
enum clk_id cmucal_mux_clkcmu_fsys2_ufs_embd_user_parents[] = {
	OSCCLK_FSYS2,
	CLKCMU_FSYS2_UFS_EMBD,
};
enum clk_id cmucal_mux_clksfi_fsys2_ufs_embd_user_parents[] = {
	OSCCLK_FSYS2,
	CLKSFI_FSYS2_UFS_EMBD,
};
enum clk_id cmucal_mux_clkcmu_fsys2_ethernet_user_parents[] = {
	OSCCLK_FSYS2,
	CLKCMU_FSYS2_ETHERNET,
};
enum clk_id cmucal_mux_clksfi_fsys2_bus_user_parents[] = {
	OSCCLK_FSYS2,
	CLKSFI_FSYS2_BUS,
};
enum clk_id cmucal_mux_clkcmu_fsys2_bus_user_parents[] = {
	OSCCLK_FSYS2,
	CLKCMU_FSYS2_BUS,
};
enum clk_id cmucal_mux_clksfi_fsys2_ethernet_user_parents[] = {
	OSCCLK_FSYS2,
	CLKSFI_FSYS2_ETHERNET,
};
enum clk_id cmucal_mux_clkcmu_g2d_g2d_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_G2D,
};
enum clk_id cmucal_mux_clkcmu_g2d_mscl_user_parents[] = {
	OSCCLK_G2D,
	CLKCMU_G2D_MSCL,
};
enum clk_id cmucal_mux_clkcmu_g3d00_switch_user_parents[] = {
	OSCCLK_G3D00,
	CLKCMU_G3D00_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_g3d01_switch_user_parents[] = {
	OSCCLK_G3D01,
	CLKCMU_G3D01_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_g3d1_switch_user_parents[] = {
	OSCCLK_G3D1,
	CLKCMU_G3D1_SWITCH,
};
enum clk_id cmucal_mux_clkcmu_embedded_g3d1_user_parents[] = {
	OSCCLK_EMBEDDED_G3D,
	DIV_CLK_G3D1_BUSD,
};
enum clk_id cmucal_mux_clkcmu_ispb_bus_user_parents[] = {
	OSCCLK_ISPB,
	CLKCMU_ISPB_BUS,
};
enum clk_id cmucal_mux_clkcmu_mfc_mfc_user_parents[] = {
	OSCCLK_MFC,
	CLKCMU_MFC_MFC,
};
enum clk_id cmucal_mux_clkcmu_mfc_wfd_user_parents[] = {
	OSCCLK_MFC,
	CLKCMU_MFC_WFD,
};
enum clk_id cmucal_mux_clkcmu_mif_busp_user_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_BUSP,
};
enum clk_id cmucal_clkmux_mif_ddrphy2x_parents[] = {
	OSCCLK_MIF,
	CLKCMU_MIF_SWITCH,
	PLL_MIF_MAIN,
	PLL_MIF_SUB,
};
enum clk_id cmucal_mux_clkcmu_npu_bus_user_parents[] = {
	OSCCLK_NPU,
	CLKCMU_NPU_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric0_bus_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric0_ip_user_parents[] = {
	OSCCLK_PERIC0,
	CLKCMU_PERIC0_IP,
};
enum clk_id cmucal_mux_clkcmu_peric1_bus_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_BUS,
};
enum clk_id cmucal_mux_clkcmu_peric1_ip_user_parents[] = {
	OSCCLK_PERIC1,
	CLKCMU_PERIC1_IP,
};
enum clk_id cmucal_mux_clkcmu_peris_bus_user_parents[] = {
	OSCCLK_PERIS,
	CLKCMU_PERIS_BUS,
};
enum clk_id cmucal_clkcmu_mif_ddrphy2x_s2d_parents[] = {
	OSCCLK_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
	PLL_MIF_S2D,
};
enum clk_id cmucal_mux_clkcmu_taa_bus_user_parents[] = {
	OSCCLK_TAA,
	CLKCMU_TAA_BUS,
};
enum clk_id cmucal_mux_clk_peris_gic_parents[] = {
	MUX_CLKCMU_PERIS_BUS_USER,
	OSCCLK_PERIS,
};
enum clk_id cmucal_mux_hchgen_clk_sfi_cpu_parents[] = {
	MUX_CLK_SFI_CPU,
	OSCCLK_SFI,
};
unsigned int cmucal_mux_size = 199;
struct cmucal_mux cmucal_mux_list[] = {
	CLK_MUX(MUX_CLK_APM_BUS, cmucal_mux_clk_apm_bus_parents, CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF3, cmucal_mux_clk_aud_uaif3_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF2, cmucal_mux_clk_aud_uaif2_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF1, cmucal_mux_clk_aud_uaif1_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF0, cmucal_mux_clk_aud_uaif0_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_CPU, cmucal_mux_clk_aud_cpu_parents, CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_HCHGEN_CLK_AUD_CPU, cmucal_mux_hchgen_clk_aud_cpu_parents, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_SELECT, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_BUSY, CLK_CON_MUX_MUX_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF4, cmucal_mux_clk_aud_uaif4_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF5, cmucal_mux_clk_aud_uaif5_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_UAIF6, cmucal_mux_clk_aud_uaif6_parents, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_SELECT, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_BUSY, CLK_CON_MUX_MUX_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_AUD_BUS, cmucal_mux_clk_aud_bus_parents, CLK_CON_MUX_MUX_CLK_AUD_BUS_SELECT, CLK_CON_MUX_MUX_CLK_AUD_BUS_BUSY, CLK_CON_MUX_MUX_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_BUSC_CMUREF, cmucal_mux_busc_cmuref_parents, CLK_CON_MUX_MUX_BUSC_CMUREF_SELECT, CLK_CON_MUX_MUX_BUSC_CMUREF_BUSY, CLK_CON_MUX_MUX_BUSC_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_BUSMC_CMUREF, cmucal_mux_busmc_cmuref_parents, CLK_CON_MUX_MUX_BUSMC_CMUREF_SELECT, CLK_CON_MUX_MUX_BUSMC_CMUREF_BUSY, CLK_CON_MUX_MUX_BUSMC_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC, cmucal_mux_clkcmu_mfc_mfc_parents, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSC_BUS, cmucal_mux_clkcmu_busc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D, cmucal_mux_clkcmu_g2d_g2d_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUS0_BUS, cmucal_mux_clkcmu_dpus0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH, cmucal_mux_clkcmu_cpucl0_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CORE_BUS, cmucal_mux_clkcmu_core_bus_parents, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_SWITCH, cmucal_mux_clkcmu_mif_switch_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TAA_BUS, cmucal_mux_clkcmu_taa_bus_parents, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ACC_BUS, cmucal_mux_clkcmu_acc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ISPB_BUS, cmucal_mux_clkcmu_ispb_bus_parents, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_CPU, cmucal_mux_clkcmu_aud_cpu_parents, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL, cmucal_mux_clkcmu_g2d_mscl_parents, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_SELECT, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_BUSY, CLK_CON_MUX_MUX_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG, cmucal_mux_clkcmu_cpucl0_dbg_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS0_BUS, cmucal_mux_clkcmu_fsys0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_USBDRD, cmucal_mux_clkcmu_fsys1_usbdrd_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CMU_CMUREF, cmucal_mux_cmu_cmuref_parents, CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_BUS, cmucal_mux_clkcmu_peric0_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_BUS, cmucal_mux_clkcmu_peric1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIS_BUS, cmucal_mux_clkcmu_peris_bus_parents, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_APM_BUS, cmucal_mux_clkcmu_apm_bus_parents, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_BUS, cmucal_mux_clkcmu_fsys1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_WFD, cmucal_mux_clkcmu_mfc_wfd_parents, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_SELECT, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_BUSY, CLK_CON_MUX_MUX_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_BUSP, cmucal_mux_clkcmu_mif_busp_parents, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_IP, cmucal_mux_clkcmu_peric0_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_IP, cmucal_mux_clkcmu_peric1_ip_parents, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_SELECT, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_BUSY, CLK_CON_MUX_MUX_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU_BUS, cmucal_mux_clkcmu_npu_bus_parents, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUM_BUS, cmucal_mux_clkcmu_dpum_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_CLUSTER, cmucal_mux_clkcmu_cpucl0_cluster_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS0_PCIE, cmucal_mux_clkcmu_fsys0_pcie_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CMU_BOOST, cmucal_mux_clkcmu_cmu_boost_parents, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_SELECT, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_BUSY, CLK_CON_MUX_MUX_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_MMC_CARD, cmucal_mux_clkcmu_fsys1_mmc_card_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CMU_PLLCLKOUT, cmucal_mux_clk_cmu_pllclkout_parents, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_SELECT, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_BUSY, CLK_CON_MUX_MUX_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPTX_BUS, cmucal_mux_clkcmu_dptx_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D00_SWITCH, cmucal_mux_clkcmu_g3d00_switch_parents, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D1_SWITCH, cmucal_mux_clkcmu_g3d1_switch_parents, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D01_SWITCH, cmucal_mux_clkcmu_g3d01_switch_parents, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUS1_BUS, cmucal_mux_clkcmu_dpus1_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPTX_DPGTC, cmucal_mux_clkcmu_dptx_dpgtc_parents, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_SELECT, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_BUSY, CLK_CON_MUX_MUX_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_BUS, cmucal_mux_clkcmu_aud_bus_parents, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_CLUSTER, cmucal_mux_clkcmu_cpucl1_cluster_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH, cmucal_mux_clkcmu_cpucl1_switch_parents, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_SELECT, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_MUX_MUX_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSMC_BUS, cmucal_mux_clkcmu_busmc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSC_SSS, cmucal_mux_clkcmu_busc_sss_parents, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_SELECT, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_BUSY, CLK_CON_MUX_MUX_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_BUS, cmucal_mux_clkcmu_fsys2_bus_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_UFS_EMBD, cmucal_mux_clkcmu_fsys2_ufs_embd_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_ETHERNET, cmucal_mux_clkcmu_fsys2_ethernet_parents, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_SELECT, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_BUSY, CLK_CON_MUX_MUX_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_CPU, cmucal_mux_clkcmu_dnc_cpu_parents, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUS, cmucal_mux_clkcmu_dnc_bus_parents, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_SELECT, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_BUSY, CLK_CON_MUX_MUX_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_HPM, cmucal_mux_clkcmu_hpm_parents, CLK_CON_MUX_MUX_CLKCMU_HPM_SELECT, CLK_CON_MUX_MUX_CLKCMU_HPM_BUSY, CLK_CON_MUX_MUX_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CORE_CMUREF, cmucal_mux_core_cmuref_parents, CLK_CON_MUX_MUX_CORE_CMUREF_SELECT, CLK_CON_MUX_MUX_CORE_CMUREF_BUSY, CLK_CON_MUX_MUX_CORE_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_CORE, cmucal_mux_clk_cpucl0_core_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL0_CMUREF, cmucal_mux_cpucl0_cmuref_parents, CLK_CON_MUX_MUX_CPUCL0_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL0_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL0_CLUSTER, cmucal_mux_clk_cpucl0_cluster_parents, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL1_CORE, cmucal_mux_clk_cpucl1_core_parents, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CPUCL1_CMUREF, cmucal_mux_cpucl1_cmuref_parents, CLK_CON_MUX_MUX_CPUCL1_CMUREF_SELECT, CLK_CON_MUX_MUX_CPUCL1_CMUREF_BUSY, CLK_CON_MUX_MUX_CPUCL1_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_CPUCL1_CLUSTER, cmucal_mux_clk_cpucl1_cluster_parents, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_SELECT, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_BUSY, CLK_CON_MUX_MUX_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS0_BUS, cmucal_mux_clk_fsys0_bus_parents, CLK_CON_MUX_MUX_CLK_FSYS0_BUS_SELECT, CLK_CON_MUX_MUX_CLK_FSYS0_BUS_BUSY, CLK_CON_MUX_MUX_CLK_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS0_PCIE, cmucal_mux_clk_fsys0_pcie_parents, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_SELECT, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_BUSY, CLK_CON_MUX_MUX_CLK_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS1_MMC_CARD, cmucal_mux_clk_fsys1_mmc_card_parents, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_SELECT, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_BUSY, CLK_CON_MUX_MUX_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS2_UFS_EMBD, cmucal_mux_clk_fsys2_ufs_embd_parents, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLK_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS2_ETHERNET, cmucal_mux_clk_fsys2_ethernet_parents, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_SELECT, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_BUSY, CLK_CON_MUX_MUX_CLK_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_FSYS2_BUS, cmucal_mux_clk_fsys2_bus_parents, CLK_CON_MUX_MUX_CLK_FSYS2_BUS_SELECT, CLK_CON_MUX_MUX_CLK_FSYS2_BUS_BUSY, CLK_CON_MUX_MUX_CLK_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D00_BUS, cmucal_mux_clk_g3d00_bus_parents, CLK_CON_MUX_MUX_CLK_G3D00_BUS_SELECT, CLK_CON_MUX_MUX_CLK_G3D00_BUS_BUSY, CLK_CON_MUX_MUX_CLK_G3D00_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D01_BUS, cmucal_mux_clk_g3d01_bus_parents, CLK_CON_MUX_MUX_CLK_G3D01_BUS_SELECT, CLK_CON_MUX_MUX_CLK_G3D01_BUS_BUSY, CLK_CON_MUX_MUX_CLK_G3D01_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_G3D1_BUS, cmucal_mux_clk_g3d1_bus_parents, CLK_CON_MUX_MUX_CLK_G3D1_BUS_SELECT, CLK_CON_MUX_MUX_CLK_G3D1_BUS_BUSY, CLK_CON_MUX_MUX_CLK_G3D1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_MIF_CMUREF, cmucal_mux_mif_cmuref_parents, CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI00_USI, cmucal_mux_clk_peric0_usi00_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI01_USI, cmucal_mux_clk_peric0_usi01_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI02_USI, cmucal_mux_clk_peric0_usi02_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI03_USI, cmucal_mux_clk_peric0_usi03_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI04_USI, cmucal_mux_clk_peric0_usi04_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI05_USI, cmucal_mux_clk_peric0_usi05_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC0_USI_I2C, cmucal_mux_clk_peric0_usi_i2c_parents, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_SELECT, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_BUSY, CLK_CON_MUX_MUX_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI_I2C, cmucal_mux_clk_peric1_usi_i2c_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI06_USI, cmucal_mux_clk_peric1_usi06_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI07_USI, cmucal_mux_clk_peric1_usi07_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI08_USI, cmucal_mux_clk_peric1_usi08_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI09_USI, cmucal_mux_clk_peric1_usi09_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI10_USI, cmucal_mux_clk_peric1_usi10_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIC1_USI11_USI, cmucal_mux_clk_peric1_usi11_usi_parents, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_SELECT, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_BUSY, CLK_CON_MUX_MUX_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_S2D_CORE, cmucal_mux_clk_s2d_core_parents, CLK_CON_MUX_MUX_CLK_S2D_CORE_SELECT, CLK_CON_MUX_MUX_CLK_S2D_CORE_BUSY, CLK_CON_MUX_MUX_CLK_S2D_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_PLLCLKOUT, cmucal_mux_clk_sfi_pllclkout_parents, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_SELECT, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_BUSY, CLK_CON_MUX_MUX_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_USI12, cmucal_mux_clk_sfi_usi12_parents, CLK_CON_MUX_MUX_CLK_SFI_USI12_SELECT, CLK_CON_MUX_MUX_CLK_SFI_USI12_BUSY, CLK_CON_MUX_MUX_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_USI13, cmucal_mux_clk_sfi_usi13_parents, CLK_CON_MUX_MUX_CLK_SFI_USI13_SELECT, CLK_CON_MUX_MUX_CLK_SFI_USI13_BUSY, CLK_CON_MUX_MUX_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_USI14, cmucal_mux_clk_sfi_usi14_parents, CLK_CON_MUX_MUX_CLK_SFI_USI14_SELECT, CLK_CON_MUX_MUX_CLK_SFI_USI14_BUSY, CLK_CON_MUX_MUX_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_USI15, cmucal_mux_clk_sfi_usi15_parents, CLK_CON_MUX_MUX_CLK_SFI_USI15_SELECT, CLK_CON_MUX_MUX_CLK_SFI_USI15_BUSY, CLK_CON_MUX_MUX_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_CPU, cmucal_mux_clk_sfi_cpu_parents, CLK_CON_MUX_MUX_CLK_SFI_CPU_SELECT, CLK_CON_MUX_MUX_CLK_SFI_CPU_BUSY, CLK_CON_MUX_MUX_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_BUS, cmucal_mux_clk_sfi_bus_parents, CLK_CON_MUX_MUX_CLK_SFI_BUS_SELECT, CLK_CON_MUX_MUX_CLK_SFI_BUS_BUSY, CLK_CON_MUX_MUX_CLK_SFI_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_SERIALFLASH, cmucal_mux_clk_sfi_serialflash_parents, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_SELECT, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_BUSY, CLK_CON_MUX_MUX_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_CAN0, cmucal_mux_clk_sfi_can0_parents, CLK_CON_MUX_MUX_CLK_SFI_CAN0_SELECT, CLK_CON_MUX_MUX_CLK_SFI_CAN0_BUSY, CLK_CON_MUX_MUX_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_CAN1, cmucal_mux_clk_sfi_can1_parents, CLK_CON_MUX_MUX_CLK_SFI_CAN1_SELECT, CLK_CON_MUX_MUX_CLK_SFI_CAN1_BUSY, CLK_CON_MUX_MUX_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_SFI_HYPERBUS, cmucal_mux_clk_sfi_hyperbus_parents, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_SELECT, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_BUSY, CLK_CON_MUX_MUX_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS0_BUS, cmucal_mux_clksfi_fsys0_bus_parents, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_SELECT, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_BUSY, CLK_CON_MUX_MUX_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_BUS, cmucal_mux_clksfi_fsys2_bus_parents, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_SELECT, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_BUSY, CLK_CON_MUX_MUX_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS0_PCIE, cmucal_mux_clksfi_fsys0_pcie_parents, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_SELECT, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_BUSY, CLK_CON_MUX_MUX_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_UFS_EMBD, cmucal_mux_clksfi_fsys2_ufs_embd_parents, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_SELECT, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_BUSY, CLK_CON_MUX_MUX_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_ETHERNET, cmucal_mux_clksfi_fsys2_ethernet_parents, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_SELECT, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_BUSY, CLK_CON_MUX_MUX_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(ACC_CMU_ACC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(APM_CMU_APM_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(AUD_CMU_AUD_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUSC_CMU_BUSC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(BUSMC_CMU_BUSMC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMU_CMU_TOP_CLKOUT0, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CMU_CMU_TOP_CLKOUT1, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CORE_CMU_CORE_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_CMU_CPUCL0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL0_EMBEDDED_CMU_CPUCL0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL1_CMU_CPUCL1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(CPUCL1_EMBEDDED_CMU_CPUCL1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DNC_CMU_DNC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPTX_CMU_DPTX_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPUM_CMU_DPUM_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPUS_CMU_DPUS_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(DPUS1_CMU_DPUS1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(FSYS0_CMU_FSYS0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(FSYS1_CMU_FSYS1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(FSYS2_CMU_FSYS2_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G2D_CMU_G2D_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D00_CMU_G3D00_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D01_CMU_G3D01_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D1_CMU_G3D1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(G3D1_EMBEDDED_CMU_G3D1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(ISPB_CMU_ISPB_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MFC_CMU_MFC_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MIF_CMU_MIF_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(NPU_CMU_NPU_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC0_CMU_PERIC0_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIC1_CMU_PERIC1_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(PERIS_CMU_PERIS_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(SFI_CMU_SFI_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(TAA_CMU_TAA_CLKOUT, NULL, EMPTY_CAL_ID, EMPTY_CAL_ID, EMPTY_CAL_ID),
	CLK_MUX(MUX_CLKCMU_ACC_BUS_USER, cmucal_mux_clkcmu_acc_bus_user_parents, PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_ACC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_ACC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_APM_BUS_USER, cmucal_mux_clkcmu_apm_bus_user_parents, PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKMUX_APM_RCO_USER, cmucal_mux_clkmux_apm_rco_user_parents, PLL_CON0_MUX_CLKMUX_APM_RCO_USER_MUX_SEL, PLL_CON0_MUX_CLKMUX_APM_RCO_USER_BUSY, PLL_CON1_MUX_CLKMUX_APM_RCO_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_CPU_USER, cmucal_mux_clkcmu_aud_cpu_user_parents, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUD_CPU_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_AUD_BUS_USER, cmucal_mux_clkcmu_aud_bus_user_parents, PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_AUD_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_AUD_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSC_BUS_USER, cmucal_mux_clkcmu_busc_bus_user_parents, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUSC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUSC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSC_SSS_USER, cmucal_mux_clkcmu_busc_sss_user_parents, PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUSC_SSS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUSC_SSS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_BUSMC_BUS_USER, cmucal_mux_clkcmu_busmc_bus_user_parents, PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_BUSMC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_BUSMC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CORE_BUS_USER, cmucal_mux_clkcmu_core_bus_user_parents, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_SWITCH_USER, cmucal_mux_clkcmu_cpucl0_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_DBG_USER, cmucal_mux_clkcmu_cpucl0_dbg_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL0_CLUSTER_USER, cmucal_mux_clkcmu_cpucl0_cluster_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL0_CLUSTER_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL0_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_SWITCH_USER, cmucal_mux_clkcmu_cpucl1_switch_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL1_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_CPUCL1_CLUSTER_USER, cmucal_mux_clkcmu_cpucl1_cluster_user_parents, PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_CPUCL1_CLUSTER_USER_BUSY, PLL_CON1_MUX_CLKCMU_CPUCL1_CLUSTER_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_BUS_USER, cmucal_mux_clkcmu_dnc_bus_user_parents, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNC_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNC_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DNC_CPU_USER, cmucal_mux_clkcmu_dnc_cpu_user_parents, PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DNC_CPU_USER_BUSY, PLL_CON1_MUX_CLKCMU_DNC_CPU_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPTX_BUS_USER, cmucal_mux_clkcmu_dptx_bus_user_parents, PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPTX_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPTX_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPTX_DPGTC_USER, cmucal_mux_clkcmu_dptx_dpgtc_user_parents, PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPTX_DPGTC_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPTX_DPGTC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUM_BUS_USER, cmucal_mux_clkcmu_dpum_bus_user_parents, PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUM_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUS_BUS_USER, cmucal_mux_clkcmu_dpus_bus_user_parents, PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_DPUS1_BUS_USER, cmucal_mux_clkcmu_dpus1_bus_user_parents, PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_DPUS1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_DPUS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS0_BUS_USER, cmucal_mux_clkcmu_fsys0_bus_user_parents, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS0_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS0_PCIE_USER, cmucal_mux_clkcmu_fsys0_pcie_user_parents, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS0_PCIE_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS0_BUS_USER, cmucal_mux_clksfi_fsys0_bus_user_parents, PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKSFI_FSYS0_BUS_USER_BUSY, PLL_CON1_MUX_CLKSFI_FSYS0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS0_PCIE_USER, cmucal_mux_clksfi_fsys0_pcie_user_parents, PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_MUX_SEL, PLL_CON0_MUX_CLKSFI_FSYS0_PCIE_USER_BUSY, PLL_CON1_MUX_CLKSFI_FSYS0_PCIE_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_BUS_USER, cmucal_mux_clkcmu_fsys1_bus_user_parents, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_MMC_CARD_USER, cmucal_mux_clkcmu_fsys1_mmc_card_user_parents, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS1_MMC_CARD_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS1_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS1_USBDRD_USER, cmucal_mux_clkcmu_fsys1_usbdrd_user_parents, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS1_USBDRD_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS1_USBDRD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_UFS_EMBD_USER, cmucal_mux_clkcmu_fsys2_ufs_embd_user_parents, PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_UFS_EMBD_USER, cmucal_mux_clksfi_fsys2_ufs_embd_user_parents, PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_MUX_SEL, PLL_CON0_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_BUSY, PLL_CON1_MUX_CLKSFI_FSYS2_UFS_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_ETHERNET_USER, cmucal_mux_clkcmu_fsys2_ethernet_user_parents, PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS2_ETHERNET_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_BUS_USER, cmucal_mux_clksfi_fsys2_bus_user_parents, PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKSFI_FSYS2_BUS_USER_BUSY, PLL_CON1_MUX_CLKSFI_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_FSYS2_BUS_USER, cmucal_mux_clkcmu_fsys2_bus_user_parents, PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_FSYS2_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_FSYS2_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKSFI_FSYS2_ETHERNET_USER, cmucal_mux_clksfi_fsys2_ethernet_user_parents, PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_MUX_SEL, PLL_CON0_MUX_CLKSFI_FSYS2_ETHERNET_USER_BUSY, PLL_CON1_MUX_CLKSFI_FSYS2_ETHERNET_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_G2D_USER, cmucal_mux_clkcmu_g2d_g2d_user_parents, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_G2D_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_G2D_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G2D_MSCL_USER, cmucal_mux_clkcmu_g2d_mscl_user_parents, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G2D_MSCL_USER_BUSY, PLL_CON1_MUX_CLKCMU_G2D_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D00_SWITCH_USER, cmucal_mux_clkcmu_g3d00_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D00_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D00_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D01_SWITCH_USER, cmucal_mux_clkcmu_g3d01_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D01_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D01_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_G3D1_SWITCH_USER, cmucal_mux_clkcmu_g3d1_switch_user_parents, PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_G3D1_SWITCH_USER_BUSY, PLL_CON1_MUX_CLKCMU_G3D1_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_EMBEDDED_G3D1_USER, cmucal_mux_clkcmu_embedded_g3d1_user_parents, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_EMBEDDED_G3D1_USER_BUSY, PLL_CON1_MUX_CLKCMU_EMBEDDED_G3D1_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_ISPB_BUS_USER, cmucal_mux_clkcmu_ispb_bus_user_parents, PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_ISPB_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_ISPB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_MFC_USER, cmucal_mux_clkcmu_mfc_mfc_user_parents, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC_MFC_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC_MFC_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MFC_WFD_USER, cmucal_mux_clkcmu_mfc_wfd_user_parents, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MFC_WFD_USER_BUSY, PLL_CON1_MUX_CLKCMU_MFC_WFD_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_MIF_BUSP_USER, cmucal_mux_clkcmu_mif_busp_user_parents, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, PLL_CON1_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKMUX_MIF_DDRPHY2X, cmucal_clkmux_mif_ddrphy2x_parents, PLL_CON0_CLKMUX_MIF_DDRPHY2X_MUX_SEL, PLL_CON0_CLKMUX_MIF_DDRPHY2X_BUSY, PLL_CON1_CLKMUX_MIF_DDRPHY2X_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_NPU_BUS_USER, cmucal_mux_clkcmu_npu_bus_user_parents, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_NPU_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_NPU_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_BUS_USER, cmucal_mux_clkcmu_peric0_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC0_IP_USER, cmucal_mux_clkcmu_peric0_ip_user_parents, PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC0_IP_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC0_IP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_BUS_USER, cmucal_mux_clkcmu_peric1_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIC1_IP_USER, cmucal_mux_clkcmu_peric1_ip_user_parents, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIC1_IP_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIC1_IP_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_PERIS_BUS_USER, cmucal_mux_clkcmu_peris_bus_user_parents, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_PERIS_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_PERIS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(CLKCMU_MIF_DDRPHY2X_S2D, cmucal_clkcmu_mif_ddrphy2x_s2d_parents, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_MUX_SEL, PLL_CON0_CLKCMU_MIF_DDRPHY2X_S2D_BUSY, PLL_CON1_CLKCMU_MIF_DDRPHY2X_S2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLKCMU_TAA_BUS_USER, cmucal_mux_clkcmu_taa_bus_user_parents, PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_MUX_SEL, PLL_CON0_MUX_CLKCMU_TAA_BUS_USER_BUSY, PLL_CON1_MUX_CLKCMU_TAA_BUS_USER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_CLK_PERIS_GIC, cmucal_mux_clk_peris_gic_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_CLK_PERIS_GIC_BUSY, CLK_CON_MUX_MUX_CLK_PERIS_GIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_MUX(MUX_HCHGEN_CLK_SFI_CPU, cmucal_mux_hchgen_clk_sfi_cpu_parents, EMPTY_CAL_ID, CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_BUSY, CLK_CON_MUX_MUX_HCHGEN_CLK_SFI_CPU_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_div_size = 145;
struct cmucal_div cmucal_div_list[] = {
	CLK_DIV(DIV_CLK_ACC_BUSP, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_DIV_DIV_CLK_ACC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_ACC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_ACC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_CPU, PLL_AUD, CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY, CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_AUDIF, PLL_AUD, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF0, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF1, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF2, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF3, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_BUS, PLL_AUD, CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_BUSP, MUX_CLK_AUD_BUS, CLK_CON_DIV_DIV_CLK_AUD_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_AUD_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_DMIC, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY, CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_CNT, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_CNT_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_CNT_BUSY, CLK_CON_DIV_DIV_CLK_AUD_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_MCLK, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF6, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF5, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_AUD_UAIF4, DIV_CLK_AUD_AUDIF, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_DIVRATIO, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_BUSY, CLK_CON_DIV_DIV_CLK_AUD_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_HCHGEN_CLK_AUD_CPU, MUX_CLK_AUD_BUS, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_DIVRATIO, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_BUSY, CLK_CON_DIV_DIV_HCHGEN_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BUSC_BUSP, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_DIV_DIV_CLK_BUSC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BUSC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_BUSC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_BUSMC_BUSP, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_BUSMC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_APM_BUS, GATE_CLKCMU_APM_BUS, CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV2, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D1_SWITCH, GATE_CLKCMU_G3D1_SWITCH, CLK_CON_DIV_CLKCMU_G3D1_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D1_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_BUS, GATE_CLKCMU_PERIC0_BUS, CLK_CON_DIV_CLKCMU_PERIC0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIS_BUS, GATE_CLKCMU_PERIS_BUS, CLK_CON_DIV_CLKCMU_PERIS_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIS_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS0_BUS, GATE_CLKCMU_FSYS0_BUS, CLK_CON_DIV_CLKCMU_FSYS0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS0_BUS_BUSY, CLK_CON_DIV_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUM_BUS, GATE_CLKCMU_DPUM_BUS, CLK_CON_DIV_CLKCMU_DPUM_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUM_BUS_BUSY, CLK_CON_DIV_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV2, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED2_DIV4, PLL_SHARED2_DIV2, CLK_CON_DIV_PLL_SHARED2_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED2_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED2_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED4_DIV4, PLL_SHARED4_DIV2, CLK_CON_DIV_PLL_SHARED4_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED4_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED4_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED2_DIV3, PLL_SHARED2, CLK_CON_DIV_PLL_SHARED2_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED2_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED2_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC_MFC, GATE_CLKCMU_MFC_MFC, CLK_CON_DIV_CLKCMU_MFC_MFC_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC_MFC_BUSY, CLK_CON_DIV_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_G2D, GATE_CLKCMU_G2D_G2D, CLK_CON_DIV_CLKCMU_G2D_G2D_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_G2D_BUSY, CLK_CON_DIV_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS1_BUS, GATE_CLKCMU_FSYS1_BUS, CLK_CON_DIV_CLKCMU_FSYS1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS1_BUS_BUSY, CLK_CON_DIV_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUS0_BUS, GATE_CLKCMU_DPUS0_BUS, CLK_CON_DIV_CLKCMU_DPUS0_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUS0_BUS_BUSY, CLK_CON_DIV_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_BUS, GATE_CLKCMU_PERIC1_BUS, CLK_CON_DIV_CLKCMU_PERIC1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_BUS_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUSC_BUS, GATE_CLKCMU_BUSC_BUS, CLK_CON_DIV_CLKCMU_BUSC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUSC_BUS_BUSY, CLK_CON_DIV_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_SWITCH, GATE_CLKCMU_CPUCL0_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CORE_BUS, GATE_CLKCMU_CORE_BUS, CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_TAA_BUS, GATE_CLKCMU_TAA_BUS, CLK_CON_DIV_CLKCMU_TAA_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_TAA_BUS_BUSY, CLK_CON_DIV_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_ACC_BUS, GATE_CLKCMU_ACC_BUS, CLK_CON_DIV_CLKCMU_ACC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_ACC_BUS_BUSY, CLK_CON_DIV_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_ISPB_BUS, GATE_CLKCMU_ISPB_BUS, CLK_CON_DIV_CLKCMU_ISPB_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_ISPB_BUS_BUSY, CLK_CON_DIV_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUD_CPU, GATE_CLKCMU_AUD_CPU, CLK_CON_DIV_CLKCMU_AUD_CPU_DIVRATIO, CLK_CON_DIV_CLKCMU_AUD_CPU_BUSY, CLK_CON_DIV_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G2D_MSCL, GATE_CLKCMU_G2D_MSCL, CLK_CON_DIV_CLKCMU_G2D_MSCL_DIVRATIO, CLK_CON_DIV_CLKCMU_G2D_MSCL_BUSY, CLK_CON_DIV_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_DBG, GATE_CLKCMU_CPUCL0_DBG, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS1_USBDRD, GATE_CLKCMU_FSYS1_USBDRD, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_BUSY, CLK_CON_DIV_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV4, PLL_SHARED1_DIV2, CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLKCMU_CMU_BOOST, GATE_CLKCMU_CMU_BOOST, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_DIVRATIO, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_BUSY, CLK_CON_DIV_DIV_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MFC_WFD, GATE_CLKCMU_MFC_WFD, CLK_CON_DIV_CLKCMU_MFC_WFD_DIVRATIO, CLK_CON_DIV_CLKCMU_MFC_WFD_BUSY, CLK_CON_DIV_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_MIF_BUSP, GATE_CLKCMU_MIF_BUSP, CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC0_IP, GATE_CLKCMU_PERIC0_IP, CLK_CON_DIV_CLKCMU_PERIC0_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC0_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_PERIC1_IP, GATE_CLKCMU_PERIC1_IP, CLK_CON_DIV_CLKCMU_PERIC1_IP_DIVRATIO, CLK_CON_DIV_CLKCMU_PERIC1_IP_BUSY, CLK_CON_DIV_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_NPU_BUS, GATE_CLKCMU_NPU_BUS, CLK_CON_DIV_CLKCMU_NPU_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_NPU_BUS_BUSY, CLK_CON_DIV_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED1_DIV3, PLL_SHARED1, CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED0_DIV3, PLL_SHARED0, CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL0_CLUSTER, GATE_CLKCMU_CPUCL0_CLUSTER, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_BUSY, CLK_CON_DIV_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D00_SWITCH, GATE_CLKCMU_G3D00_SWITCH, CLK_CON_DIV_CLKCMU_G3D00_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D00_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_CMU_PLLCLKOUT, GATE_CLK_CMU_PLLCLKOUT, CLK_CON_DIV_CLK_CMU_PLLCLKOUT_DIVRATIO, CLK_CON_DIV_CLK_CMU_PLLCLKOUT_BUSY, CLK_CON_DIV_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPTX_BUS, GATE_CLKCMU_DPTX_BUS, CLK_CON_DIV_CLKCMU_DPTX_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DPTX_BUS_BUSY, CLK_CON_DIV_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_G3D01_SWITCH, GATE_CLKCMU_G3D01_SWITCH, CLK_CON_DIV_CLKCMU_G3D01_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_G3D01_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPUS1_BUS, GATE_CLKCMU_DPUS1_BUS, CLK_CON_DIV_CLKCMU_DPUS1_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DPUS1_BUS_BUSY, CLK_CON_DIV_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DPTX_DPGTC, GATE_CLKCMU_DPTX_DPGTC, CLK_CON_DIV_CLKCMU_DPTX_DPGTC_DIVRATIO, CLK_CON_DIV_CLKCMU_DPTX_DPGTC_BUSY, CLK_CON_DIV_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_AUD_BUS, GATE_CLKCMU_AUD_BUS, CLK_CON_DIV_CLKCMU_AUD_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_AUD_BUS_BUSY, CLK_CON_DIV_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED2_DIV2, PLL_SHARED2, CLK_CON_DIV_PLL_SHARED2_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED2_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED2_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(PLL_SHARED4_DIV2, PLL_SHARED4, CLK_CON_DIV_PLL_SHARED4_DIV2_DIVRATIO, CLK_CON_DIV_PLL_SHARED4_DIV2_BUSY, CLK_CON_DIV_PLL_SHARED4_DIV2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL1_CLUSTER, GATE_CLKCMU_CPUCL1_CLUSTER, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_BUSY, CLK_CON_DIV_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_CPUCL1_SWITCH, GATE_CLKCMU_CPUCL1_SWITCH, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_DIVRATIO, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_BUSY, CLK_CON_DIV_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUSMC_BUS, GATE_CLKCMU_BUSMC_BUS, CLK_CON_DIV_CLKCMU_BUSMC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUSMC_BUS_BUSY, CLK_CON_DIV_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_BUSC_SSS, GATE_CLKCMU_BUSC_SSS, CLK_CON_DIV_CLKCMU_BUSC_SSS_DIVRATIO, CLK_CON_DIV_CLKCMU_BUSC_SSS_BUSY, CLK_CON_DIV_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS2_BUS, GATE_CLKCMU_FSYS2_BUS, CLK_CON_DIV_CLKCMU_FSYS2_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS2_BUS_BUSY, CLK_CON_DIV_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS2_UFS_EMBD, GATE_CLKCMU_FSYS2_UFS_EMBD, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_BUSY, CLK_CON_DIV_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_FSYS2_ETHERNET, GATE_CLKCMU_FSYS2_ETHERNET, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_DIVRATIO, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_BUSY, CLK_CON_DIV_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNC_BUS, GATE_CLKCMU_DNC_BUS, CLK_CON_DIV_CLKCMU_DNC_BUS_DIVRATIO, CLK_CON_DIV_CLKCMU_DNC_BUS_BUSY, CLK_CON_DIV_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_DNC_CPU, GATE_CLKCMU_DNC_CPU, CLK_CON_DIV_CLKCMU_DNC_CPU_DIVRATIO, CLK_CON_DIV_CLKCMU_DNC_CPU_BUSY, CLK_CON_DIV_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKCMU_HPM, GATE_CLKCMU_HPM, CLK_CON_DIV_CLKCMU_HPM_DIVRATIO, CLK_CON_DIV_CLKCMU_HPM_BUSY, CLK_CON_DIV_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CORE_BUSP, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_SHORTSTOP, DIV_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ACLK, GATE_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_ATCLK, GATE_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PERIPHCLK, GATE_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_PCLKDBG, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_BUSP, DIV_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_DBG_BUS, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_DBG_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER0_PCLK, DIV_CLK_CPUCL0_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER0_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_SHORTSTOP, DIV_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_SHORTSTOP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER1_ACLK, GATE_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER1_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER1_ATCLK, GATE_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER1_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER1_PERIPHCLK, GATE_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER1_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_BUSP, DIV_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CLUSTER1_PCLK, DIV_CLK_CPUCL1_CLUSTER, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_BUSY, CLK_CON_DIV_DIV_CLK_CLUSTER1_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNC_BUSP, MUX_CLKCMU_DNC_BUS_USER, CLK_CON_DIV_DIV_CLK_DNC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DNC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DNC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUM_BUSP, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_DIV_DIV_CLK_DPUM_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUM_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DPUM_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUS_BUSP, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_DIV_DIV_CLK_DPUS_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUS_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DPUS_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DPUS1_BUSP, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_DPUS1_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_FSYS1_MMC_CARD, MUX_CLK_FSYS1_MMC_CARD, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_DIVRATIO, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_BUSY, CLK_CON_DIV_DIV_CLK_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G2D_BUSP, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_DIV_DIV_CLK_G2D_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G2D_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G2D_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D00_BUSP, MUX_CLK_G3D00_BUS, CLK_CON_DIV_DIV_CLK_G3D00_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D00_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G3D00_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D01_BUSP, MUX_CLK_G3D01_BUS, CLK_CON_DIV_DIV_CLK_G3D01_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D01_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G3D01_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D1_BUSP, MUX_CLK_G3D1_BUS, CLK_CON_DIV_DIV_CLK_G3D1_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_G3D1_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_G3D1_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_ISPB_BUSP, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_DIV_DIV_CLK_ISPB_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_ISPB_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_ISPB_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_MFC_BUSP, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_DIV_DIV_CLK_MFC_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_MFC_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_MFC_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU_BUSP, MUX_CLKCMU_NPU_BUS_USER, CLK_CON_DIV_DIV_CLK_NPU_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_NPU_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_NPU_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI00_USI, MUX_CLK_PERIC0_USI00_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI00_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI01_USI, MUX_CLK_PERIC0_USI01_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI01_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI02_USI, MUX_CLK_PERIC0_USI02_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI02_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI03_USI, MUX_CLK_PERIC0_USI03_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI03_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI04_USI, MUX_CLK_PERIC0_USI04_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI04_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI05_USI, MUX_CLK_PERIC0_USI05_USI, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI05_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC0_USI_I2C, MUX_CLK_PERIC0_USI_I2C, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC0_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI_I2C, MUX_CLK_PERIC1_USI_I2C, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI_I2C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI06_USI, MUX_CLK_PERIC1_USI06_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI06_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI07_USI, MUX_CLK_PERIC1_USI07_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI07_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI08_USI, MUX_CLK_PERIC1_USI08_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI08_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI09_USI, MUX_CLK_PERIC1_USI09_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI09_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI10_USI, MUX_CLK_PERIC1_USI10_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI10_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_PERIC1_USI11_USI, MUX_CLK_PERIC1_USI11_USI, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_DIVRATIO, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_BUSY, CLK_CON_DIV_DIV_CLK_PERIC1_USI11_USI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLK_SFI_PLLCLKOUT, GATE_CLK_SFI_PLLCLKOUT, CLK_CON_DIV_CLK_SFI_PLLCLKOUT_DIVRATIO, CLK_CON_DIV_CLK_SFI_PLLCLKOUT_BUSY, CLK_CON_DIV_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKSFI_FSYS0_BUS, GATE_CLKSFI_FSYS0_BUS, CLK_CON_DIV_CLKSFI_FSYS0_BUS_DIVRATIO, CLK_CON_DIV_CLKSFI_FSYS0_BUS_BUSY, CLK_CON_DIV_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKSFI_FSYS0_PCIE, GATE_CLKSFI_FSYS0_PCIE, CLK_CON_DIV_CLKSFI_FSYS0_PCIE_DIVRATIO, CLK_CON_DIV_CLKSFI_FSYS0_PCIE_BUSY, CLK_CON_DIV_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKSFI_FSYS2_UFS_EMBD, GATE_CLKSFI_FSYS2_UFS_EMBD, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_DIVRATIO, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_BUSY, CLK_CON_DIV_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_USI12, MUX_CLK_SFI_USI12, CLK_CON_DIV_DIV_CLK_SFI_USI12_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_USI12_BUSY, CLK_CON_DIV_DIV_CLK_SFI_USI12_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_USI14, MUX_CLK_SFI_USI14, CLK_CON_DIV_DIV_CLK_SFI_USI14_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_USI14_BUSY, CLK_CON_DIV_DIV_CLK_SFI_USI14_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_USI13, MUX_CLK_SFI_USI13, CLK_CON_DIV_DIV_CLK_SFI_USI13_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_USI13_BUSY, CLK_CON_DIV_DIV_CLK_SFI_USI13_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_BUSD, MUX_CLK_SFI_BUS, CLK_CON_DIV_DIV_CLK_SFI_BUSD_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_SFI_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CPU_ACLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CPU_ATCLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CPU_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CPU_PCLKDBG, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CPU_CNTCLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CPU_CNTCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKSFI_FSYS2_ETHERNET, GATE_CLKSFI_FSYS2_ETHERNET, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_DIVRATIO, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_BUSY, CLK_CON_DIV_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(CLKSFI_FSYS2_BUS, GATE_CLKSFI_FSYS2_BUS, CLK_CON_DIV_CLKSFI_FSYS2_BUS_DIVRATIO, CLK_CON_DIV_CLKSFI_FSYS2_BUS_BUSY, CLK_CON_DIV_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_BUSP, DIV_CLK_SFI_BUSD, CLK_CON_DIV_DIV_CLK_SFI_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_SFI_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_SERIALFLASH, MUX_CLK_SFI_SERIALFLASH, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_BUSY, CLK_CON_DIV_DIV_CLK_SFI_SERIALFLASH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CAN0, MUX_CLK_SFI_CAN0, CLK_CON_DIV_DIV_CLK_SFI_CAN0_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CAN0_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CAN0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_HYPERBUS, MUX_CLK_SFI_HYPERBUS, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_BUSY, CLK_CON_DIV_DIV_CLK_SFI_HYPERBUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_CAN1, MUX_CLK_SFI_CAN1, CLK_CON_DIV_DIV_CLK_SFI_CAN1_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_CAN1_BUSY, CLK_CON_DIV_DIV_CLK_SFI_CAN1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_SFI_USI15, MUX_CLK_SFI_USI15, CLK_CON_DIV_DIV_CLK_SFI_USI15_DIVRATIO, CLK_CON_DIV_DIV_CLK_SFI_USI15_BUSY, CLK_CON_DIV_DIV_CLK_SFI_USI15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_TAA_BUSP, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_DIV_DIV_CLK_TAA_BUSP_DIVRATIO, CLK_CON_DIV_DIV_CLK_TAA_BUSP_BUSY, CLK_CON_DIV_DIV_CLK_TAA_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CORE, MUX_CLK_CPUCL0_CORE, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL0_CLUSTER, MUX_CLK_CPUCL0_CLUSTER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CORE, MUX_CLK_CPUCL1_CORE, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_CPUCL1_CLUSTER, MUX_CLK_CPUCL1_CLUSTER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_BUSY, CLK_CON_DIV_DIV_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNC_BUSD, MUX_CLKCMU_DNC_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DNC_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_DNC_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_DNC_CPU, MUX_CLKCMU_DNC_CPU_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_DNC_CPU_BUSY, CLK_CON_DIV_DIV_CLK_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D00_BUSD, MUX_CLK_G3D00_BUS, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D00_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_G3D00_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D01_BUSD, MUX_CLK_G3D01_BUS, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D01_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_G3D01_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_G3D1_BUSD, MUX_CLK_G3D1_BUS, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_G3D1_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_G3D1_BUSD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_DIV(DIV_CLK_NPU_BUSD, MUX_CLKCMU_NPU_BUS_USER, EMPTY_CAL_ID, CLK_CON_DIV_DIV_CLK_NPU_BUSD_BUSY, CLK_CON_DIV_DIV_CLK_NPU_BUSD_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_gate_size = 1488;
struct cmucal_gate cmucal_gate_list[] = {
	CLK_GATE(GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_RSTNSYNC_CLK_ACC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ACC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSREG_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_D_TZPC_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_OTF_ACCTAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_XIU_D_ACC_KITT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_LITE_ACC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_APB_ASYNC_CSIS0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_VRA_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_C2COMX_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_C2C_ACCTAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_C2C_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D0_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AST_D1_ACCDPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB0ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHM_AST_OTF_ISPB1ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_VGEN_ISPPRE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_PPMU_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ACC_UID_ACC_CMU_ACC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_LHS_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_BTM_ISPPRE_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS0P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS1P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_CSIS_LINK_MUX3X6_IPCLKPORT_CSIS2P1_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_GDC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_ISPPRE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK, DIV_CLK_ACC_BUSP, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_QE_VRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_ISPPRE_I_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC0_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_HUB_IPCLKPORT_GDC1_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ACC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2, MUX_CLKCMU_ACC_BUS_USER, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_ACC_UID_SYSMMU_ISPPRE_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, OSCCLK_RCO_APM, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, OSCCLK_APM, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SS_DBGCORE_IPCLKPORT_SS_DBGCORE_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_D_TZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_DBGCORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HCU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_ROM_CRC32_HOST_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_SUB0_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK, MUX_CLK_APM_BUS, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_SFI1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUD_UID_AUD_CMU_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHS_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PPMU_D_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSREG_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, MUX_CLK_AUD_UAIF0, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, MUX_CLK_AUD_UAIF1, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3, MUX_CLK_AUD_UAIF3, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_GPIO_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK, OSCCLK_AUD, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUD_UID_RSTNSYNC_CLK_AUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF0, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF1, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF2, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF3, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, MUX_CLK_AUD_UAIF2, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_LHM_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK, DIV_CLK_AUD_MCLK, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, CLK_CON_GAT_CLK_BLK_AUD_UID_DFTMUX_AUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT, DIV_CLK_AUD_CNT, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_CNT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK, DIV_CLK_AUD_CNT, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CNT_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4, MUX_CLK_AUD_UAIF4, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5, MUX_CLK_AUD_UAIF5, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6, MUX_CLK_AUD_UAIF6, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_BCLK_UAIF6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF4, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF4_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF5, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF5_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK, MUX_CLK_AUD_UAIF6, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_UAIF6_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_HIFI4_B_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_DAP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_SMMU_AUD_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESETN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_BTM_D_AUD_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_ABOX_IPCLKPORT_CCLK_SWP3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUBRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK, MUX_HCHGEN_CLK_AUD_CPU, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUDRESET3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_RSTNSYNC_CLK_AUD_CPU_CPUPRESETN3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_WDT_AUD3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_SYSMMU_AXI_D_AUD_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_AUD1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_VGEN_LITE_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM, MUX_CLK_AUD_BUS, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_AD_APB_VGEN_AUD1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK, DIV_CLK_AUD_BUSP, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_AUD_UID_D_TZPC_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_D_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSREG_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_D_TZPC_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D0_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK, OSCCLK_BUSC, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D1_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_ACLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_BUSMC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_TREX_P_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_PUF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_D_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_BAAW_P_SFI_BUSC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_SSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_ISPB1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_MIF3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_TAA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RSTNSYNC_CLK_BUSC_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_PUF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_XIU_D_BUSC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_VGEN_LITE_BUSC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK, MUX_CLKCMU_BUSC_SSS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_SSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_QE_RTIC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUSC_UID_BUSC_CMU_BUSC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK, DIV_CLK_BUSC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHM_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_SYSMMU_BUSC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_LHS_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM, MUX_CLKCMU_BUSC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSC_UID_AD_APB_SYSMMU_BUSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUSMC_UID_BUSMC_CMU_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSREG_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_BUSIF_CMUTOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_RB_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_WRAP2_CONV_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_PDMA0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_D_TZPC_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE0_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_TREX_D1_BUSMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_SPDMA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_QE_PDMA0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_XIU_D0_BUSMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_AD_APB_MMCACHE0_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_D_AUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_MMCACHE1_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK, OSCCLK_BUSMC, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_BUSMC_UID_RSTNSYNC_CLK_BUSMC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHS_AXI_D_BUSMC_DP_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_AXI_P_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_LHM_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_BUSMC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_LITE_APM_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_VGEN_SFI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2, MUX_CLKCMU_BUSMC_BUS_USER, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SYSMMU_SFI_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK, DIV_CLK_BUSMC_BUSP, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_BUSMC_UID_SFMPU_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_APM_BUS, MUX_CLKCMU_APM_BUS, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS0_BUS, MUX_CLKCMU_FSYS0_BUS, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_MIF_SWITCH, MUX_CLKCMU_MIF_SWITCH, CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC_MFC, MUX_CLKCMU_MFC_MFC, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC_MFC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_G2D, MUX_CLKCMU_G2D_G2D, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_G2D_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS1_BUS, MUX_CLKCMU_FSYS1_BUS, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_FSYS1_MMC_CARD, MUX_CLKCMU_FSYS1_MMC_CARD, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_CG_VAL, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_MANUAL, CLK_CON_GAT_CLKCMU_FSYS1_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUM_BUS, MUX_CLKCMU_DPUM_BUS, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUM_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D1_SWITCH, MUX_CLKCMU_G3D1_SWITCH, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIS_BUS, MUX_CLKCMU_PERIS_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIS_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUS0_BUS, MUX_CLKCMU_DPUS0_BUS, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_BUS, MUX_CLKCMU_PERIC0_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_BUS, MUX_CLKCMU_PERIC1_BUS, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUSC_BUS, MUX_CLKCMU_BUSC_BUS, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUSC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_SWITCH, MUX_CLKCMU_CPUCL0_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CORE_BUS, MUX_CLKCMU_CORE_BUS, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_TAA_BUS, MUX_CLKCMU_TAA_BUS, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_TAA_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_ACC_BUS, MUX_CLKCMU_ACC_BUS, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_ACC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_ISPB_BUS, MUX_CLKCMU_ISPB_BUS, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_ISPB_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUD_CPU, MUX_CLKCMU_AUD_CPU, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G2D_MSCL, MUX_CLKCMU_G2D_MSCL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G2D_MSCL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_DBG, MUX_CLKCMU_CPUCL0_DBG, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS1_USBDRD, MUX_CLKCMU_FSYS1_USBDRD, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS1_USBDRD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MFC_WFD, MUX_CLKCMU_MFC_WFD, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MFC_WFD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_MIF_BUSP, MUX_CLKCMU_MIF_BUSP, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC0_IP, MUX_CLKCMU_PERIC0_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC0_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_PERIC1_IP, MUX_CLKCMU_PERIC1_IP, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_MANUAL, CLK_CON_GAT_GATE_CLKCMU_PERIC1_IP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_NPU_BUS, MUX_CLKCMU_NPU_BUS, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_NPU_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL0_CLUSTER, MUX_CLKCMU_CPUCL0_CLUSTER, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS0_PCIE, MUX_CLKCMU_FSYS0_PCIE, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D00_SWITCH, MUX_CLKCMU_G3D00_SWITCH, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D00_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CMU_PLLCLKOUT, MUX_CLK_CMU_PLLCLKOUT, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_CG_VAL, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_MANUAL, CLK_CON_GAT_GATE_CLK_CMU_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPTX_BUS, MUX_CLKCMU_DPTX_BUS, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPTX_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_G3D01_SWITCH, MUX_CLKCMU_G3D01_SWITCH, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_G3D01_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPUS1_BUS, MUX_CLKCMU_DPUS1_BUS, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPUS1_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DPTX_DPGTC, MUX_CLKCMU_DPTX_DPGTC, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DPTX_DPGTC_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_AUD_BUS, MUX_CLKCMU_AUD_BUS, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL1_CLUSTER, MUX_CLKCMU_CPUCL1_CLUSTER, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CPUCL1_SWITCH, MUX_CLKCMU_CPUCL1_SWITCH, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CPUCL1_SWITCH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_CMU_BOOST, MUX_CLKCMU_CMU_BOOST, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_MANUAL, CLK_CON_GAT_GATE_CLKCMU_CMU_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_CPUCL0_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_CPUCL0_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_CPUCL1_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_CPUCL1_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_CORE_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_CORE_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_BUSC_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_BUSC_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_MIF_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_MIF_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUSMC_BUS, MUX_CLKCMU_BUSMC_BUS, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUSMC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLKCMU_CMU_BUSMC_BOOST, DIV_CLKCMU_CMU_BOOST, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_CG_VAL, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_MANUAL, CLK_CON_GAT_CLKCMU_CMU_BUSMC_BOOST_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_BUSC_SSS, MUX_CLKCMU_BUSC_SSS, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_BUSC_SSS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS2_BUS, MUX_CLKCMU_FSYS2_BUS, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS2_UFS_EMBD, MUX_CLKCMU_FSYS2_UFS_EMBD, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_FSYS2_ETHERNET, MUX_CLKCMU_FSYS2_ETHERNET, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_MANUAL, CLK_CON_GAT_GATE_CLKCMU_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNC_CPU, MUX_CLKCMU_DNC_CPU, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNC_CPU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_DNC_BUS, MUX_CLKCMU_DNC_BUS, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_MANUAL, CLK_CON_GAT_GATE_CLKCMU_DNC_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKCMU_HPM, MUX_CLKCMU_HPM, CLK_CON_GAT_GATE_CLKCMU_HPM_CG_VAL, CLK_CON_GAT_GATE_CLKCMU_HPM_MANUAL, CLK_CON_GAT_GATE_CLKCMU_HPM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE2AXI_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_DEBUG_CCI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_ACLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_APB_G_BDU_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BDU_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D2_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D3_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P0_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P1_CORE_IPCLKPORT_PCLK_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D0_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D1_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D2_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D3_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_AXI_ASB_CSSYS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CORE_UID_CCI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G0_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G1_DMC3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D4_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D5_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D6_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_MPACE_ASB_D7_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPCFW_G3D0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_DBG_G_BUSMC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_CPUCL0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPC_IRPS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK, DIV_CLK_CORE_BUSP, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_PPMU_G3D1_3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D0_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSMMU_G3D1_3_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D0_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_APB_ASYNC_SYSMMU_G3D1_3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D0_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_ACE_SLICE_G3D1_1_3_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_LITTLE_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_BIG_QOS_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D0_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_0_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_1_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_2_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK, MUX_CLKCMU_CORE_BUS_USER, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CORE_UID_G3D1_3_QOS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL0_CLUSTER, DIV_CLK_CPUCL0_CLUSTER, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL0, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T_BDU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T0_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T2_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ATB_T3_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK, DIV_CLK_CLUSTER0_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK, GATE_CLK_CPUCL0_CLUSTER, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_P_CPUCL0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_CSSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AXI_US_32TO64_G_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_TREX_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_APB_ASYNC_P_CSSYS_0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_ETR_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_BPS_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK, DIV_CLK_CLUSTER0_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_ACE_D1_CLUSTER0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL0_CORE, DIV_CLK_CPUCL0_CORE, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL0_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK, DIV_CLK_CLUSTER0_ACLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CLUSTER0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK, DIV_CLK_CLUSTER0_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER0_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CLUSTER0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_XIU_DP_DBGCORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_STM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_G_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK, DIV_CLK_CPUCL0_DBG_BUS, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_G_INT_DBGCORE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK, MUX_CLKCMU_CPUCL0_DBG_USER, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_ATCLK_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK, DIV_CLK_CPUCL0_DBG_PCLKDBG, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_PCLKDBG_CSSYS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK, DIV_CLK_CPUCL0_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_HPM_APBIF_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_HPM_CPUCL0_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL1_CORE, DIV_CLK_CPUCL1_CORE, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CORE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CPUCL1_CMU_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_SYSREG_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T3_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T2_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ATB_T0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D0_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHM_AXI_P_CPUCL1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_D_TZPC_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK, OSCCLK_CPUCL1, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CPUCL1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER1_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK, DIV_CLK_CLUSTER1_ATCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ATCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK, DIV_CLK_CLUSTER1_PERIPHCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PERIPHCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK, DIV_CLK_CLUSTER1_ACLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_LHS_ACE_D1_CLUSTER1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_CPUCL1_CLUSTER, DIV_CLK_CPUCL1_CLUSTER, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_CG_VAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_MANUAL, CLK_CON_GAT_GATE_CLK_CPUCL1_CLUSTER_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK, GATE_CLK_CPUCL1_CLUSTER, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK, DIV_CLK_CLUSTER1_ACLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM, DIV_CLK_CLUSTER1_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_ADM_APB_G_CLUSTER1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK, DIV_CLK_CLUSTER1_PCLK, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK, DIV_CLK_CLUSTER1_PCLK, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_RSTNSYNC_CLK_CLUSTER1_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C, CLKCMU_HPM, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_CG_VAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_MANUAL, CLK_CON_GAT_CLK_BLK_CPUCL1_UID_HPM_CPUCL1_IPCLKPORT_HPM_TARGETCLK_C_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK, DIV_CLK_CPUCL1_BUSP, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_CPUCL1_UID_HPM_APBIF_CPUCL1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DNC_UID_DNC_CMU_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D_TZPC_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU1_UNIT1_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AST_D_NPU0_UNIT0_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU1_UNIT1_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU10_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_D_NPU11_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AST_D_NPU0_UNIT0_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSREG_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK, OSCCLK_DNC, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_VGEN_LITE_DNC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_DSPC_IPCLKPORT_I_CLK_HIGH_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RSTNSYNC_CLK_DNC_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_TREX_D_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D0_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D1_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCDMA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_D2_DNCFLC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_SYSMMU_DC_DNC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DC_BTM_DNC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D1_DSPC_WRAPPER_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_D_DNCSRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D0_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D1_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D2_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D3_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D4_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D5_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D6_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_DC_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_ACEL_D7_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_NPUC_DSPC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D0_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D1_SDMA2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_D_SRAMDMA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_BUSD, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_IP_NPUC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D3_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D4_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_D5_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_PPMU_DC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D0_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D1_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D2_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D3_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D4_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_D5_BTM_DNC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_DAP_ASYNC_IPCLKPORT_DAPCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHS_AXI_INT_DSPC_NPUC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_XIU_D0_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_APB_ASYNC_SMMU_S1_NS_DC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK, DIV_CLK_DNC_BUSP, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_LHM_AXI_P_DNC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D0_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D1_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCDMA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_D2_DNCFLC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK, DIV_CLK_DNC_CPU, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DNC_UID_RS_DC_DNC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_SYSREG_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_LHM_AXI_P_DPTX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK, MUX_CLKCMU_DPTX_DPGTC_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK, MUX_CLKCMU_DPTX_DPGTC_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_DP_GTC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_D_TZPC_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPTX_UID_DPTX_CMU_DPTX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPTX, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPTX_UID_RSTNSYNC_CLK_DPTX_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP0_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK, MUX_CLKCMU_DPTX_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPTX_UID_DPTX_TOP1_IPCLKPORT_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUM_UID_DPUM_CMU_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D0_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D1_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSREG_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHM_AXI_P_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D1_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_AD_APB_DPP_DPUM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D2_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D2_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D0_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D1_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D2_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_WRAPPER_FOR_S5I6287_HSI_DPHY_COMBO_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D0_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_DPUM_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_D_TZPC_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_BTM_D3_DPUM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_LHS_AXI_D3_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_PPMU_D3_DPUM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK, OSCCLK_DPUM, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUM_UID_RSTNSYNC_CLK_DPUM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D0_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D1_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D2_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUM_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SYSMMU_D3_DPUM_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK, DIV_CLK_DPUM_BUSP, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUM_UID_SFMPU_DPUM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUS_UID_DPUS_CMU_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSREG_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D3_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D2_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D1_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_PPMU_D0_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHM_AXI_P_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D0_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D1_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D2_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_LHS_AXI_D3_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_D_TZPC_DPUS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_DPUS_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D0_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D1_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D2_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_BTM_D3_DPUS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_AD_APB_DPP_DPUS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_RSTNSYNC_CLK_DPUS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D0_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D1_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D2_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SYSMMU_D3_DPUS_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK, DIV_CLK_DPUS_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS_UID_SFMPU_DPUS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_DPUS1_UID_DPUS1_CMU_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSREG_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D3_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D2_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D1_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_PPMU_D0_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHM_AXI_P_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D0_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D1_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D2_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_LHS_AXI_D3_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_D_TZPC_DPUS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_DPUS1_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D0_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D1_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D2_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_BTM_D3_DPUS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_AD_APB_DPP_DPUS1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_RSTNSYNC_CLK_DPUS1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D0_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D1_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D2_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2, MUX_CLKCMU_DPUS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SYSMMU_D3_DPUS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK, DIV_CLK_DPUS1_BUSP, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_DPUS1_UID_SFMPU_DPUS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_FSYS0_CMU_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D0_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_GPIO_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_SYSREG_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D0_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK, OSCCLK_FSYS0, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_RSTNSYNC_CLK_FSYS0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D0_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D0_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_P_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_XIU_D_FSYS0_PCIE_SLV_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D1_FSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_2L1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3A_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_IA_GEN3B_4L_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D1_FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D1_PCIE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_ACEL_D1_FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2120X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_PIPE_PAL_PCIE_G3X4_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X4_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_4L_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_QCHANNEL_WRAPPER_FOR_PCIE_PHY_S2121X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_PIPE_PAL_PCIE_G3X2_INST_0_I_APB_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_I_DRIVER_APB_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_DBI_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_MSTR_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PCIE_GEN3_2L1_IPCLKPORT_KITT_G3X1_DWC_PCIE_DM_INST_0_SLV_ACLK_UG_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X1_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN, MUX_CLK_FSYS0_PCIE, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS0_UID_PCIE_GEN3_2L0_IPCLKPORT_KITT_G3X2_PCIE_SUB_CTRL_INST_0_PHY_REFCLK_IN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_BTM_D_FSYS0SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_D_TZPC_FSYS0_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3A_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_2L1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_VGEN_PCIE_GEN3B_4L_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_PPMU_D_FSYS0SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3A_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_2L1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_QE_PCIE_GEN3B_4L_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHM_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_LHS_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D0_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2, MUX_CLK_FSYS0_BUS, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS0_UID_S2MPU_D1_FSYS0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_FSYS1_CMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN, DIV_CLK_FSYS1_MMC_CARD, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_SYSREG_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_GPIO_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHS_ACEL_D_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_LHM_AXI_P_FSYS1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_D_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_XIU_P_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_PPMU_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_BTM_FSYS1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_VGEN_LITE_FSYS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_D_TZPC_FSYS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK, OSCCLK_FSYS1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_RSTNSYNC_CLK_FSYS1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40, MUX_CLKCMU_FSYS1_USBDRD_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_0_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40, MUX_CLKCMU_FSYS1_USBDRD_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_I_USB20DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB20DRD_1_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40, MUX_CLKCMU_FSYS1_USBDRD_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40, MUX_CLKCMU_FSYS1_USBDRD_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_REF_CLK_40_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_ACLK_PHYCTRL_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB3_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_US_D_USB2_1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26, OSCCLK_FSYS1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_1_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26, OSCCLK_FSYS1, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS1_UID_USB30DRD_0_IPCLKPORT_I_USB30DRD_SUSPEND_CLK_26_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2, MUX_CLKCMU_FSYS1_BUS_USER, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS1_UID_S2MPU_D_FSYS1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS2_UID_FSYS2_CMU_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS0FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2FSYS0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_BTM_D_FSYS2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_D_TZPC_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK, MUX_CLK_FSYS2_ETHERNET, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK, MUX_CLK_FSYS2_ETHERNET, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_GPIO_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_AXI_D_FSYS2FSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHS_ACEL_D_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_ETHERNET1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_QE_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK, OSCCLK_FSYS2, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_FSYS2_UID_RSTNSYNC_CLK_FSYS2_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSMMU_ETHERNET_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_S2MPU_D_FSYS2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_SYSREG_FSYS2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO, MUX_CLK_FSYS2_UFS_EMBD, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD0_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO, MUX_CLK_FSYS2_UFS_EMBD, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_CLK_UNIPRO_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_UFS_EMBD1_IPCLKPORT_I_FMP_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_D_FSYS2_ETH_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_LHM_AXI_P_FSYS2_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_VGEN_ETHERNET1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_ETHERNET_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_XIU_P_FSYS2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_PPMU_UFS_EMBD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET0_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1, MUX_CLK_FSYS2_BUS, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_FSYS2_UID_ETHERNET1_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G2D_UID_G2D_CMU_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSREG_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D0_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D1_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHM_AXI_P_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_G2D_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_BTM_G2DD2_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_JPEG_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_QE_MSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_PPMU_G2DD2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_LHS_ACEL_D2_G2D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_XIU_D_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_RSTNSYNC_CLK_G2D_BUSD_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_VGEN_LITE_G2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_G2D_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_JPEG_IPCLKPORT_I_SMFC_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_MSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK, DIV_CLK_G2D_BUSP, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_D_TZPC_G2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_AS_P_MSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD0_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_G2D_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD1_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2, MUX_CLKCMU_G2D_MSCL_USER, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_G2D_UID_SYSMMU_G2DD2_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_G3D00_CMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_VGEN_LITE_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_SYSREG_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHS_ACE_D_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_LHM_AXI_P_INT_G3D00_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_GRAY2BIN_G3D00_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D00_UID_GPU00_IPCLKPORT_CLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_GPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_D_TZPC_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D00, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_RSTNSYNC_CLK_G3D00_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK, DIV_CLK_G3D00_BUSP, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK, DIV_CLK_G3D00_BUSD, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D00_UID_PPMU_G3D00_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_G3D01_CMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_VGEN_LITE_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_SYSREG_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHS_ACE_D_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_LHM_AXI_P_INT_G3D01_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_GRAY2BIN_G3D01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_GPU01_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_D_TZPC_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D01, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_RSTNSYNC_CLK_G3D01_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK, DIV_CLK_G3D01_BUSP, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK, DIV_CLK_G3D01_BUSD, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D01_UID_PPMU_G3D01_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_SYSREG_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK, OSCCLK_G3D1, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_G3D1_CMU_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHS_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_VGEN_LITE_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D1_USER, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_G3D1_UID_GPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK, MUX_CLKCMU_EMBEDDED_G3D1_USER, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_LHM_AXI_P_INT_G3D1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D1_USER, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_GRAY2BIN_G3D1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK, DIV_CLK_G3D1_BUSP, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_D_TZPC_G3D1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_EMBEDDED_G3D1_USER, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_G3D1_UID_RSTNSYNC_CLK_G3D1_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AXI_P_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AXI_D_ISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSREG_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_ISPB_CMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_C2C_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_BTM_ISPB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_ISPB_UID_RSTNSYNC_CLK_ISPB_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHM_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_D_TZPC_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_LHS_AST_OTF_ISPBACC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_VGEN_LITE_ISPB_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK, DIV_CLK_ISPB_BUSP, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_PPMU_ISPB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_ISPB_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_AS_APB_ISPB_ISPB3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2, MUX_CLKCMU_ISPB_BUS_USER, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_ISPB_UID_SYSMMU_ISPB_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MFC_UID_MFC_CMU_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSREG_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D0_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHS_AXI_D1_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LHM_AXI_P_MFC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D0_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D1_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D0_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_BTM_D1_MFC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_N_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D0_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_SYSMMU_D1_MFC_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_AXI_WFD_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_XIU_D_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_AS_APB_WFD_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_VGEN_LITE_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_WFD_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_PPMU_D2_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_SI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK, DIV_CLK_MFC_BUSP, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_D_TZPC_MFC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI, MUX_CLKCMU_MFC_WFD_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_LH_ATB_MFC_IPCLKPORT_I_CLK_MI_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D0_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2, MUX_CLKCMU_MFC_MFC_USER, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_MFC_UID_SYSMMU_D1_MFC_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_LHM_AXI_P_MIF_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_AXI2APB_MIF_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC0_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, OSCCLK_MIF, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK, CLK_MIF_BUSD_0, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK, CLK_MIF_BUSD_0, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK, CLK_MIF_BUSD_0, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC1_IPCLKPORT_PCLK2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_APBBR_DMCTZ1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_DDRPHY1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DEBUG1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_QCH_ADAPTER_PPC_DVFS1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK, CLK_MIF_BUSD_1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK, CLK_MIF_BUSD_1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DEBUG1_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK, CLK_MIF_BUSD_1, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_MIF_UID_PPC_DVFS1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK, MUX_CLKCMU_MIF_BUSP_USER, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_MIF_UID_SFMPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_NPU_UID_NPU_CMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_RSTNSYNC_CLK_NPU_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_P_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_AXI2APB_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_D_TZPC_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D1_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_SYSREG_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D0_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPUD_UNIT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_PPMU_NPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK, DIV_CLK_NPU_BUSP, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_NPU_PPC_WRAPPER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D2_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUH_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUV_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D3_NPUX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AST_D_NPU_UNIT_SETREG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHM_AXI_D_NPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK, DIV_CLK_NPU_BUSD, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_NPU_UID_LHS_AST_D_NPU_UNIT_DONE_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_GPIO_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_SYSREG_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_PERIC0_CMU_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC0, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI00_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI01_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI01_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI02_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI02_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI03_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI03_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI04_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI04_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK, DIV_CLK_PERIC0_USI05_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_RSTNSYNC_CLK_PERIC0_USI05_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_LHM_AXI_P_PERIC0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_D_TZPC_PERIC0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0, DIV_CLK_PERIC0_USI00_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2, DIV_CLK_PERIC0_USI01_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC0_USI02_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6, DIV_CLK_PERIC0_USI03_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8, DIV_CLK_PERIC0_USI04_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10, DIV_CLK_PERIC0_USI05_USI, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11, DIV_CLK_PERIC0_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15, MUX_CLKCMU_PERIC0_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC0_UID_PERIC0_TOP0_IPCLKPORT_PCLK_15_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_GPIO_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_SYSREG_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_PERIC1_CMU_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIC1, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI06_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI06_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI07_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI07_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI08_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI08_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI09_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI09_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI10_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_LHM_AXI_P_PERIC1_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_RSTNSYNC_CLK_PERIC1_USI11_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_D_TZPC_PERIC1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0, DIV_CLK_PERIC1_USI06_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2, DIV_CLK_PERIC1_USI07_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4, DIV_CLK_PERIC1_USI08_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6, DIV_CLK_PERIC1_USI09_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8, DIV_CLK_PERIC1_USI10_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10, DIV_CLK_PERIC1_USI11_USI, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_2_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_3_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_4_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_5_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_6_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_7_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_8_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_9_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11, MUX_CLKCMU_PERIC1_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_PCLK_11_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1, DIV_CLK_PERIC1_USI_I2C, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIC1_UID_PERIC1_TOP0_IPCLKPORT_IPCLK_1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_PERIS_CMU_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_RSTNSYNC_CLK_PERIS_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_AD_AXI_P_PERIS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK, MUX_CLK_PERIS_GIC, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_LHM_AXI_P_PERIS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_D_TZPC_PERIS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BIRA_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, OSCCLK_PERIS, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, CLK_CON_GAT_CLK_BLK_PERIS_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_OTP_CON_BISR_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_ABOX_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_MAILBOX_AP_CR52_C1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK, MUX_CLKCMU_PERIS_BUS_USER, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_PERIS_UID_SYSREG_PERIS_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_S2D_CMU_S2D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_RSTNSYNC_CLK_S2D_CORE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_BIS_S2D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK, I_SCLK_S2D, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_BIS_S2D_IPCLKPORT_SCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK, MUX_CLK_S2D_CORE, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_S2D_UID_LHM_AXI_G_SCAN2DRAM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK, I_SCLK_S2D, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_S2D_UID_RSTNSYNC_CLK_S2D_SCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK, DIV_CLK_SFI_USI12, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI12_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK, OSCCLK_SFI, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_RSTNSYNC_CLK_SFI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLK_SFI_PLLCLKOUT, MUX_CLK_SFI_PLLCLKOUT, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_CG_VAL, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_MANUAL, CLK_CON_GAT_GATE_CLK_SFI_PLLCLKOUT_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKSFI_FSYS0_BUS, MUX_CLKSFI_FSYS0_BUS, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_MANUAL, CLK_CON_GAT_GATE_CLKSFI_FSYS0_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKSFI_FSYS0_PCIE, MUX_CLKSFI_FSYS0_PCIE, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_CG_VAL, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_MANUAL, CLK_CON_GAT_GATE_CLKSFI_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKSFI_FSYS2_UFS_EMBD, MUX_CLKSFI_FSYS2_UFS_EMBD, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_CG_VAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_MANUAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_UFS_EMBD_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK, DIV_CLK_SFI_USI13, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI13_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK, DIV_CLK_SFI_USI13, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0, OSCCLK_SFI, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK, DIV_CLK_SFI_USI12, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK, DIV_CLK_SFI_USI14, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI14_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK, DIV_CLK_SFI_USI14, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ADM_APB_G_SFI_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_DAP_SFI_IPCLKPORT_DAPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKSFI_FSYS2_ETHERNET, MUX_CLKSFI_FSYS2_ETHERNET, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_CG_VAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_MANUAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_ETHERNET_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GATE_CLKSFI_FSYS2_BUS, MUX_CLKSFI_FSYS2_BUS, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_CG_VAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_MANUAL, CLK_CON_GAT_GATE_CLKSFI_FSYS2_BUS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK, DIV_CLK_SFI_ADD, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK, DIV_CLK_SFI_ADD, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_GPIO_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK, DIV_CLK_SFI_ADD, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_LO_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK, DIV_CLK_SFI_ADD, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ADD_SFI_UP_IPCLKPORT_CH_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_FMU_IPCLKPORT_PCLK_FMU_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_FMU0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIAPM_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFIFSYS0_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_TZPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_GPIO_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI14_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_MAILBOX_CR52_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_MCT_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SSS_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SYSREG_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI12_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI13_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_VOLMON_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT0_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_D_SFPC_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK, DIV_CLK_SFI_CAN0, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD0_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK, DIV_CLK_SFI_SERIALFLASH, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_SERIALFLASH_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_INTMEM_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_INTMEM_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_D_FSYS0SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHM_AXI_P_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_D_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIFSYS0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_AXI_P_SFIAPM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PPMU_SFIFSYS0_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_DP_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK, DIV_CLK_SFI_SERIALFLASH, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SERIALFLASH_IPCLKPORT_SFCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIR_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_AXIM_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_D_FSYS0SFI_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_CPU_ATCLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_CPU_ATCLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_DT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_CPU_ATCLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_CPU_ATCLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_LHS_ATB_IT1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M0_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_M1_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAXI_S0_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK, DIV_CLK_SFI_CPU_ATCLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_CPU_ATCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK, DIV_CLK_SFI_CAN1, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CAN_FD1_IPCLKPORT_I_CCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SF_AXI2APB_BRIDGE_SFI_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK, DIV_CLK_SFI_USI15, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_USI15_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK, DIV_CLK_SFI_USI15, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_USI15_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_WDT1_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH0_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_FLSH1_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SFMPU_IMEM_SFI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BUSIF_CMU_SFI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK, OSCCLK_SFI, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_PMU_HANDSHAKE_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_FLSH_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK, DIV_CLK_SFI_HYPERBUS, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_HYPERBUS_IPCLKPORT_SYS_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLUSTER_SFI_IPCLKPORT_CLKIN_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_XIU_P3_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK, DIV_CLK_SFI_CPU_ACLK, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_SBIST1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_BAAW_P_SFI_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_CLK_BLK_SFI_UID_ROM_CRC32_SFI_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK, DIV_CLK_SFI_HYPERBUS, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_RSTNSYNC_CLK_SFI_HYPERBUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH0_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_FLSH1_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_ASYNCAPB_SFMPU_INTMEM_SFI_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_PMC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK0_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_REF_CLK1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00, DIV_CLK_SFI_BUSP, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10, DIV_CLK_SFI_BUSD, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON1_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00, MUX_HCHGEN_CLK_SFI_CPU, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10, DIV_CLK_SFI_SERIALFLASH, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10, DIV_CLK_SFI_USI12, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON0_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON2_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00, OSCCLK_SFI, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK00_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10, DIV_CLK_SFI_HYPERBUS, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_CG_VAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_MANUAL, CLK_CON_GAT_GOUT_BLK_SFI_UID_CLKMON3_IPCLKPORT_MON_CLK10_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AXI_D_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AXI_P_TAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSREG_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_CLK_BLK_TAA_UID_TAA_CMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_BTM_TAA_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_C2C_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHS_AST_OTF_TAAISPB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_D_TZPC_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_OTF_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_LHM_AST_C2C_ACCTAA_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK, OSCCLK_TAA, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_RSTNSYNC_CLK_TAA_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_PPMU_TAA_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S1_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_VGEN_LITE_TAA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_S_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S1_NS_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AXI2APB_TAA_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_TAA_IPCLKPORT_C2CLK_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA1_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_TAA3_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS, DIV_CLK_TAA_BUSP, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_AD_APB_TAA_SYSMMU_S2_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING),
	CLK_GATE(GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2, MUX_CLKCMU_TAA_BUS_USER, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_CG_VAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_MANUAL, CLK_CON_GAT_GOUT_BLK_TAA_UID_SYSMMU_TAA_IPCLKPORT_CLK_S2_ENABLE_AUTOMATIC_CLKGATING),
};

unsigned int cmucal_fixed_rate_size = 43;
struct cmucal_clk_fixed_rate cmucal_fixed_rate_list[] = {
	FIXEDRATE(OSCCLK_ACC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_RCO_APM, 30000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_APM, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CLK_RCO_APM, 60000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_AUD, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF0, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF1, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF2, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF3, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF6, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF5, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(CLKIO_AUD_UAIF4, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BUSC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_BUSMC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CMU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CORE, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_CPUCL1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DNC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPTX, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUM, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_DPUS1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FSYS0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FSYS1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_FSYS2, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D00, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D01, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_G3D1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_EMBEDDED_G3D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_ISPB, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MFC, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_MIF, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_NPU, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC0, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIC1, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_PERIS, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_S2D, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(I_SCLK_S2D, 100000000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_SFI, 26000000, EMPTY_CAL_ID),
	FIXEDRATE(RTCCLK_SFI, 40000, EMPTY_CAL_ID),
	FIXEDRATE(OSCCLK_TAA, 26000000, EMPTY_CAL_ID),
};

unsigned int cmucal_fixed_factor_size = 6;
struct cmucal_clk_fixed_factor cmucal_fixed_factor_list[] = {
	FIXEDFACTOR(CLKCMU_FSYS0_PCIE, GATE_CLKCMU_FSYS0_PCIE, 3, CLK_CON_DIV_CLKCMU_FSYS0_PCIE_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_BUSD_0, CLKMUX_MIF_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF_BUSD_0_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_BUSD_1, CLKMUX_MIF_DDRPHY2X, 3, CLK_CON_DIV_CLK_MIF_BUSD_1_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLKCMU_OTP, OSCCLK_PERIS, 7, CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(CLK_MIF_BUSD_S2D, CLKCMU_MIF_DDRPHY2X_S2D, 3, CLK_CON_DIV_CLK_MIF_BUSD_S2D_ENABLE_AUTOMATIC_CLKGATING),
	FIXEDFACTOR(DIV_CLK_SFI_ADD, OSCCLK_SFI, 12, CLK_CON_DIV_DIV_CLK_SFI_ADD_ENABLE_AUTOMATIC_CLKGATING),
};
