void F_1 ( int V_1 )\r\n{\r\nstruct V_2 * V_3 ;\r\nV_3 = F_2 ( V_1 ) ;\r\nV_3 -> V_4 = F_3 ( V_1 ) ;\r\nV_3 -> V_5 = F_4 ( V_1 ) ;\r\nV_3 -> V_6 = F_5 () & ( ~ ( ( 1 << 12 ) - 1 ) ) ;\r\nF_6 ( & V_3 -> V_7 ) ;\r\n}\r\nint F_7 ( int V_8 )\r\n{\r\nT_1 V_9 ;\r\nint V_10 , V_11 ;\r\nV_10 = 0 ;\r\nswitch ( V_8 ) {\r\ncase V_12 :\r\nV_10 = F_8 ( 0 ) ;\r\nbreak;\r\ncase V_13 :\r\nV_10 = F_9 ( 0 ) ;\r\nbreak;\r\ncase V_14 :\r\nV_10 = F_10 ( 0 ) ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\nif ( F_11 () )\r\nV_10 = F_12 ( 0 ) ;\r\nelse\r\nV_10 = F_13 ( 0 ) ;\r\nbreak;\r\ndefault:\r\nif ( F_11 () ) {\r\nswitch ( V_8 ) {\r\ncase V_19 :\r\nV_10 = F_14 ( 0 ) ;\r\nbreak;\r\ncase V_20 :\r\nV_10 = F_15 ( 0 ) ;\r\nbreak;\r\ncase V_21 :\r\nV_10 = F_16 ( 0 ) ;\r\nbreak;\r\n}\r\n} else {\r\nswitch ( V_8 ) {\r\ncase V_22 :\r\nV_10 = F_17 ( 0 ) ;\r\nbreak;\r\ncase V_23 :\r\nV_10 = F_18 ( 0 ) ;\r\nbreak;\r\ncase V_24 :\r\nV_10 = F_19 ( 0 ) ;\r\nbreak;\r\ncase V_25 :\r\nV_10 = F_20 ( 0 ) ;\r\nbreak;\r\ncase V_26 :\r\nV_10 = F_21 ( 0 ) ;\r\nbreak;\r\ncase V_27 :\r\nV_10 = F_22 ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_10 != 0 ) {\r\nV_9 = F_23 ( V_10 ) ;\r\nV_11 = F_24 ( V_9 , V_28 ) & 0xffff ;\r\nswitch ( V_8 ) {\r\ncase V_16 :\r\nV_11 = V_11 + 1 ; break;\r\ncase V_17 :\r\nV_11 = V_11 + 2 ; break;\r\ncase V_18 :\r\nV_11 = V_11 + 3 ; break;\r\n}\r\n} else if ( V_8 >= V_29 && V_8 <= V_30 ) {\r\nV_11 = F_25 ( V_8 - V_29 ) ;\r\n} else {\r\nV_11 = - 1 ;\r\n}\r\nreturn V_11 ;\r\n}\r\nunsigned int F_26 ( int V_1 , int V_31 )\r\n{\r\nunsigned int V_32 , V_33 , V_34 , V_35 ;\r\nunsigned int V_36 , V_37 , V_38 ;\r\nT_1 V_39 , V_4 ;\r\nV_4 = F_2 ( V_1 ) -> V_4 ;\r\nV_36 = F_27 ( V_4 , V_40 ) ;\r\nif ( F_11 () ) {\r\nV_39 = 1000000ULL * ( 400 * 3 + 100 * ( V_36 >> 26 ) ) ;\r\nV_38 = 3 ;\r\n} else {\r\nV_37 = F_27 ( V_4 , V_41 ) ;\r\nV_32 = ( ( V_36 >> 10 ) & 0x7f ) + 1 ;\r\nV_33 = ( ( V_36 >> 8 ) & 0x3 ) + 1 ;\r\nV_35 = ( ( V_36 >> 30 ) & 0x3 ) + 1 ;\r\nV_34 = ( ( V_37 >> ( V_31 * 4 ) ) & 0xf ) + 1 ;\r\nV_39 = 800000000ULL * V_32 ;\r\nV_38 = 3 * V_33 * V_35 * V_34 ;\r\n}\r\nF_28 ( V_39 , V_38 ) ;\r\nreturn ( unsigned int ) V_39 ;\r\n}\r\nstatic unsigned int F_29 ( int V_1 )\r\n{\r\nT_2 V_42 , V_43 , V_44 , V_45 ;\r\nT_2 V_46 , V_47 , V_48 , V_49 , V_50 , V_51 ;\r\nT_3 V_52 , V_4 , V_53 , V_54 ;\r\nV_4 = F_2 ( V_1 ) -> V_4 ;\r\nV_54 =\r\n( F_27 ( V_4 , V_40 ) >> 18 ) & 0x3 ;\r\nswitch ( V_54 ) {\r\ncase 0 :\r\nV_52 = 200000000ULL ;\r\nV_50 = 3 ;\r\nbreak;\r\ncase 1 :\r\nV_52 = 100000000ULL ;\r\nV_50 = 1 ;\r\nbreak;\r\ncase 2 :\r\nV_52 = 125000000ULL ;\r\nV_50 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_52 = 400000000ULL ;\r\nV_50 = 3 ;\r\nbreak;\r\n}\r\nV_49 = ( F_27 ( V_4 , V_55 ) >> 22 ) & 0x3 ;\r\nswitch ( V_49 ) {\r\ncase 0 :\r\nV_42 = F_27 ( V_4 , V_56 ) ;\r\nV_43 = F_27 ( V_4 , V_57 ) ;\r\nbreak;\r\ncase 1 :\r\nV_42 = F_27 ( V_4 , F_30 ( 0 ) ) ;\r\nV_43 = F_27 ( V_4 , F_31 ( 0 ) ) ;\r\nbreak;\r\ncase 2 :\r\nV_42 = F_27 ( V_4 , F_30 ( 1 ) ) ;\r\nV_43 = F_27 ( V_4 , F_31 ( 1 ) ) ;\r\nbreak;\r\ncase 3 :\r\nV_42 = F_27 ( V_4 , F_30 ( 2 ) ) ;\r\nV_43 = F_27 ( V_4 , F_31 ( 2 ) ) ;\r\nbreak;\r\n}\r\nV_44 = ( V_42 >> 5 ) & 0x7 ;\r\nV_45 = ( V_42 >> 24 ) & 0x7 ;\r\nV_46 = V_43 & 0xff ;\r\nV_47 = ( V_43 >> 8 ) & 0xfff ;\r\nswitch ( V_45 ) {\r\ncase 1 :\r\nV_45 = 2 ;\r\nbreak;\r\ncase 3 :\r\nV_45 = 4 ;\r\nbreak;\r\ncase 7 :\r\nV_45 = 8 ;\r\nbreak;\r\ncase 6 :\r\nV_45 = 16 ;\r\nbreak;\r\ncase 0 :\r\ndefault:\r\nV_45 = 1 ;\r\nbreak;\r\n}\r\nV_47 = V_47 / ( 1 << 13 ) ;\r\nV_53 = ( ( V_52 >> 1 ) * ( 6 + V_46 ) ) + V_47 ;\r\nV_48 = ( 1 << V_44 ) * V_45 * 3 ;\r\nif ( V_48 > 0 )\r\nF_28 ( V_53 , V_48 ) ;\r\nV_51 = ( F_27 ( V_4 , V_58 ) >> 22 ) & 0x3 ;\r\nF_28 ( V_53 , 1 << V_51 ) ;\r\nreturn V_53 ;\r\n}\r\nunsigned int F_32 ( int V_1 )\r\n{\r\nif ( F_11 () )\r\nreturn F_29 ( V_1 ) ;\r\nelse\r\nreturn 133333333 ;\r\n}\r\nunsigned int F_33 ( void )\r\n{\r\nreturn F_26 ( 0 , 0 ) ;\r\n}\r\nint F_34 ( int V_59 , T_1 * V_60 )\r\n{\r\nT_1 V_61 , V_62 , V_63 ;\r\nT_4 V_64 ;\r\nint V_65 , V_1 , V_66 ;\r\nV_61 = F_35 ( 0 ) ;\r\nV_66 = 0 ;\r\nfor ( V_65 = 0 ; V_65 < 8 ; V_65 ++ ) {\r\nV_64 = F_36 ( V_61 ,\r\nF_37 ( V_65 ) ) ;\r\nV_1 = ( V_64 >> 1 ) & 0x3 ;\r\nif ( V_59 >= 0 && V_59 != V_1 )\r\ncontinue;\r\nV_64 = F_36 ( V_61 , F_38 ( V_65 ) ) ;\r\nV_64 = ( V_64 >> 12 ) & 0xfffff ;\r\nV_62 = ( T_1 ) V_64 << 20 ;\r\nV_64 = F_36 ( V_61 , F_39 ( V_65 ) ) ;\r\nV_64 = ( V_64 >> 12 ) & 0xfffff ;\r\nif ( V_64 == 0 )\r\ncontinue;\r\nV_63 = ( ( T_1 ) V_64 + 1 ) << 20 ;\r\nV_60 [ V_66 ] = V_62 ;\r\nV_60 [ V_66 + 1 ] = V_63 ;\r\nV_66 += 2 ;\r\n}\r\nreturn V_66 ;\r\n}
